<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >pulse_debug_reset</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pulse_warm_reset</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >pulse_cold_reset</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >hps_reset_inst</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >debounce_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|irq_synchronizer_001</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|irq_synchronizer</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|irq_mapper_002</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|irq_mapper_001</TD>
<TD >3</TD>
<TD >29</TD>
<TD >0</TD>
<TD >29</TD>
<TD >32</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|irq_mapper</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|avalon_st_adapter|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|avalon_st_adapter</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|hps_0_f2h_sdram0_data_rsp_width_adapter</TD>
<TD >156</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >115</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|hps_0_f2h_sdram0_data_cmd_width_adapter|uncompressor</TD>
<TD >54</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >47</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|hps_0_f2h_sdram0_data_cmd_width_adapter</TD>
<TD >120</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >151</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|rsp_mux</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|rsp_demux</TD>
<TD >117</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >115</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|cmd_mux</TD>
<TD >117</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >115</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|cmd_demux</TD>
<TD >117</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >115</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|router_001</TD>
<TD >152</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >151</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|router</TD>
<TD >116</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >115</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|hps_0_f2h_sdram0_data_agent_rsp_fifo</TD>
<TD >192</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >151</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|hps_0_f2h_sdram0_data_agent|uncompressor</TD>
<TD >54</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|hps_0_f2h_sdram0_data_agent</TD>
<TD >442</TD>
<TD >72</TD>
<TD >70</TD>
<TD >72</TD>
<TD >488</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|f2sdram_only_master_master_agent</TD>
<TD >192</TD>
<TD >39</TD>
<TD >79</TD>
<TD >39</TD>
<TD >148</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|hps_0_f2h_sdram0_data_translator</TD>
<TD >191</TD>
<TD >4</TD>
<TD >3</TD>
<TD >4</TD>
<TD >177</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3|f2sdram_only_master_master_translator</TD>
<TD >116</TD>
<TD >13</TD>
<TD >2</TD>
<TD >13</TD>
<TD >109</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_3</TD>
<TD >140</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_009|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_009</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_008|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_008</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_007|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_007</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_006|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_006</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_005|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_005</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_003|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_003</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_002|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_002</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_007|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_007|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_007|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_007</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_006|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_006|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_006|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_006</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_005|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_005|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_005|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_005</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_004|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_004|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_004|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_004</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_003|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_003|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_003|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_003</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_002|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_002|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_002|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_002</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_001|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser_001</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser|clock_xer</TD>
<TD >127</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|crosser</TD>
<TD >129</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >123</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_rsp_width_adapter</TD>
<TD >164</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >123</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_rsp_width_adapter</TD>
<TD >164</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >123</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_cmd_width_adapter|uncompressor</TD>
<TD >47</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >40</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_cmd_width_adapter</TD>
<TD >128</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >159</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_cmd_width_adapter|uncompressor</TD>
<TD >47</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >40</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_cmd_width_adapter</TD>
<TD >128</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >159</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux_002|arb|adder</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux_002|arb</TD>
<TD >7</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux_002</TD>
<TD >369</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >125</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux_001|arb|adder</TD>
<TD >24</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux_001|arb</TD>
<TD >10</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux_001</TD>
<TD >735</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux|arb|adder</TD>
<TD >40</TD>
<TD >20</TD>
<TD >0</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux|arb</TD>
<TD >14</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_mux</TD>
<TD >1223</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_009</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_008</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_007</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_006</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_005</TD>
<TD >125</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >123</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_004</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_003</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_002</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux_001</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|rsp_demux</TD>
<TD >126</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >245</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_009|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_009|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_009</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_008|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_008|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_008</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_007|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_007|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_007</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_006|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_006|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_006</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_005</TD>
<TD >125</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_004|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_004|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_004</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_003|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_003|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_003</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_002|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_002|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_002</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_001|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_001|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux_001</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_mux</TD>
<TD >247</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_demux_002</TD>
<TD >127</TD>
<TD >9</TD>
<TD >2</TD>
<TD >9</TD>
<TD >367</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_demux_001</TD>
<TD >139</TD>
<TD >36</TD>
<TD >6</TD>
<TD >36</TD>
<TD >733</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|cmd_demux</TD>
<TD >143</TD>
<TD >100</TD>
<TD >2</TD>
<TD >100</TD>
<TD >1221</TD>
<TD >100</TD>
<TD >100</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|fpga_only_master_master_limiter</TD>
<TD >248</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >255</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|mm_bridge_0_m0_limiter</TD>
<TD >248</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >255</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_012|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_012</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_011|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_011</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_010|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_010</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_009|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_009</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_008|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_008</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_007</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_006</TD>
<TD >151</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >159</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_005</TD>
<TD >151</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >159</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_004</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_003</TD>
<TD >115</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_002</TD>
<TD >115</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router_001</TD>
<TD >115</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router|the_default_decode</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|router</TD>
<TD >115</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|onchip_memory2_0_s1_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|onchip_memory2_0_s1_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|onchip_memory2_0_s1_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|led_pio_s1_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|led_pio_s1_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|led_pio_s1_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|dipsw_pio_s1_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|dipsw_pio_s1_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|dipsw_pio_s1_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|button_pio_s1_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|button_pio_s1_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|button_pio_s1_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sgdma_0_csr_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sgdma_0_csr_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sgdma_0_csr_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sysid_qsys_control_slave_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sysid_qsys_control_slave_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sysid_qsys_control_slave_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_agent_rdata_fifo</TD>
<TD >111</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >68</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_agent_rsp_fifo</TD>
<TD >191</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >150</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_agent</TD>
<TD >449</TD>
<TD >72</TD>
<TD >79</TD>
<TD >72</TD>
<TD >479</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent_rdata_fifo</TD>
<TD >111</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >68</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent_rsp_fifo</TD>
<TD >191</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >150</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_agent</TD>
<TD >449</TD>
<TD >72</TD>
<TD >79</TD>
<TD >72</TD>
<TD >479</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|ilc_avalon_slave_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|ilc_avalon_slave_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|ilc_avalon_slave_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent_rsp_fifo</TD>
<TD >155</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >114</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent|uncompressor</TD>
<TD >47</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >45</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_agent</TD>
<TD >313</TD>
<TD >39</TD>
<TD >47</TD>
<TD >39</TD>
<TD >338</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sgdma_0_m_write_agent</TD>
<TD >200</TD>
<TD >38</TD>
<TD >87</TD>
<TD >38</TD>
<TD >147</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|fpga_only_master_master_agent</TD>
<TD >200</TD>
<TD >38</TD>
<TD >87</TD>
<TD >38</TD>
<TD >147</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|mm_bridge_0_m0_agent</TD>
<TD >200</TD>
<TD >38</TD>
<TD >87</TD>
<TD >38</TD>
<TD >147</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|onchip_memory2_0_s1_translator</TD>
<TD >115</TD>
<TD >7</TD>
<TD >21</TD>
<TD >7</TD>
<TD >84</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|led_pio_s1_translator</TD>
<TD >115</TD>
<TD >6</TD>
<TD >33</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|dipsw_pio_s1_translator</TD>
<TD >115</TD>
<TD >6</TD>
<TD >33</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|button_pio_s1_translator</TD>
<TD >115</TD>
<TD >6</TD>
<TD >33</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sgdma_0_csr_translator</TD>
<TD >115</TD>
<TD >6</TD>
<TD >28</TD>
<TD >6</TD>
<TD >73</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sysid_qsys_control_slave_translator</TD>
<TD >115</TD>
<TD >6</TD>
<TD >31</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sha3_256_0_avs_cra_translator</TD>
<TD >184</TD>
<TD >6</TD>
<TD >27</TD>
<TD >6</TD>
<TD >145</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|camelliacbc_0_avs_cra_translator</TD>
<TD >184</TD>
<TD >6</TD>
<TD >28</TD>
<TD >6</TD>
<TD >144</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|ilc_avalon_slave_translator</TD>
<TD >115</TD>
<TD >6</TD>
<TD >26</TD>
<TD >6</TD>
<TD >74</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|jtag_uart_avalon_jtag_slave_translator</TD>
<TD >115</TD>
<TD >5</TD>
<TD >34</TD>
<TD >5</TD>
<TD >70</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|sgdma_0_m_write_translator</TD>
<TD >116</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >76</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|fpga_only_master_master_translator</TD>
<TD >116</TD>
<TD >13</TD>
<TD >2</TD>
<TD >13</TD>
<TD >109</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2|mm_bridge_0_m0_translator</TD>
<TD >102</TD>
<TD >24</TD>
<TD >2</TD>
<TD >24</TD>
<TD >109</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_2</TD>
<TD >587</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >500</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|rsp_mux_001</TD>
<TD >120</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|rsp_mux</TD>
<TD >120</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|rsp_demux</TD>
<TD >121</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >235</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|cmd_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|cmd_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|cmd_mux</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|cmd_demux_001</TD>
<TD >120</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >118</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|cmd_demux</TD>
<TD >120</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >118</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >31</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >29</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_burst_adapter</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|router_002</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|router_001</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|router</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_agent_rsp_fifo</TD>
<TD >158</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >117</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_agent</TD>
<TD >311</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >333</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent|align_address_to_size</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|hps_0_h2f_lw_axi_master_agent</TD>
<TD >413</TD>
<TD >83</TD>
<TD >183</TD>
<TD >83</TD>
<TD >298</TD>
<TD >83</TD>
<TD >83</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1|mm_bridge_0_s0_translator</TD>
<TD >104</TD>
<TD >4</TD>
<TD >3</TD>
<TD >4</TD>
<TD >92</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_1</TD>
<TD >193</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_rd_rsp_width_adapter</TD>
<TD >169</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >128</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_wr_rsp_width_adapter</TD>
<TD >169</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >128</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_rd_cmd_width_adapter|uncompressor</TD>
<TD >58</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >44</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_rd_cmd_width_adapter</TD>
<TD >133</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >164</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_wr_cmd_width_adapter|uncompressor</TD>
<TD >58</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >44</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_wr_cmd_width_adapter</TD>
<TD >133</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >164</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_003|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_003|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_003</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_002|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_002|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_002</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_001|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_001|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux_001</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_mux</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >129</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_demux_001</TD>
<TD >133</TD>
<TD >16</TD>
<TD >2</TD>
<TD >16</TD>
<TD >509</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|rsp_demux</TD>
<TD >133</TD>
<TD >16</TD>
<TD >2</TD>
<TD >16</TD>
<TD >509</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux_001|arb|adder</TD>
<TD >16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux_001|arb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux_001</TD>
<TD >511</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux|arb|adder</TD>
<TD >16</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >8</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux|arb</TD>
<TD >8</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_mux</TD>
<TD >511</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_demux_003</TD>
<TD >134</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >255</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_demux_002</TD>
<TD >134</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >255</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_demux_001</TD>
<TD >131</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >255</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|cmd_demux</TD>
<TD >134</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >255</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_only_master_master_limiter</TD>
<TD >258</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >259</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_m_read_limiter</TD>
<TD >258</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >259</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_descriptor_read_limiter</TD>
<TD >258</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >259</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_005</TD>
<TD >162</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_004</TD>
<TD >162</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_003</TD>
<TD >126</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_002</TD>
<TD >126</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router_001</TD>
<TD >126</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|router</TD>
<TD >126</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|read_rsp_fifo</TD>
<TD >202</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >159</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|write_rsp_fifo</TD>
<TD >202</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >159</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|read_burst_uncompressor</TD>
<TD >58</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >56</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent|check_and_align_address_to_size</TD>
<TD >46</TD>
<TD >9</TD>
<TD >2</TD>
<TD >9</TD>
<TD >35</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_0_f2h_axi_slave_agent</TD>
<TD >420</TD>
<TD >30</TD>
<TD >27</TD>
<TD >30</TD>
<TD >532</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_only_master_master_agent</TD>
<TD >205</TD>
<TD >49</TD>
<TD >92</TD>
<TD >49</TD>
<TD >158</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_m_read_agent</TD>
<TD >205</TD>
<TD >49</TD>
<TD >92</TD>
<TD >49</TD>
<TD >158</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_descriptor_write_agent</TD>
<TD >205</TD>
<TD >49</TD>
<TD >92</TD>
<TD >49</TD>
<TD >158</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_descriptor_read_agent</TD>
<TD >205</TD>
<TD >49</TD>
<TD >92</TD>
<TD >49</TD>
<TD >158</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|hps_only_master_master_translator</TD>
<TD >116</TD>
<TD >13</TD>
<TD >2</TD>
<TD >13</TD>
<TD >109</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_m_read_translator</TD>
<TD >116</TD>
<TD >51</TD>
<TD >2</TD>
<TD >51</TD>
<TD >109</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_descriptor_write_translator</TD>
<TD >116</TD>
<TD >19</TD>
<TD >2</TD>
<TD >19</TD>
<TD >76</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0|sgdma_0_descriptor_read_translator</TD>
<TD >116</TD>
<TD >51</TD>
<TD >2</TD>
<TD >51</TD>
<TD >109</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_interconnect_0</TD>
<TD >295</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >315</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sysid_qsys</TD>
<TD >3</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >32</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >2051</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >2313</TD>
<TD >0</TD>
<TD >2313</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2314</TD>
<TD >0</TD>
<TD >2311</TD>
<TD >0</TD>
<TD >2311</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp</TD>
<TD >2052</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6676</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8726</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic</TD>
<TD >4363</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4362</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >2051</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >2313</TD>
<TD >0</TD>
<TD >2313</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2314</TD>
<TD >0</TD>
<TD >2311</TD>
<TD >0</TD>
<TD >2311</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp</TD>
<TD >2052</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6676</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8726</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic</TD>
<TD >4363</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4362</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].router[1].router</TD>
<TD >4364</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >4361</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].router[0].router</TD>
<TD >4364</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >4361</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated</TD>
<TD >2830</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2560</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst</TD>
<TD >2831</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2560</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst</TD>
<TD >5649</TD>
<TD >3584</TD>
<TD >2306</TD>
<TD >3584</TD>
<TD >5120</TD>
<TD >3584</TD>
<TD >3584</TD>
<TD >3584</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst</TD>
<TD >4625</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst</TD>
<TD >4625</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|bottom_inst</TD>
<TD >8209</TD>
<TD >2</TD>
<TD >4101</TD>
<TD >2</TD>
<TD >4112</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|top_inst</TD>
<TD >8209</TD>
<TD >2</TD>
<TD >4101</TD>
<TD >2</TD>
<TD >4112</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst</TD>
<TD >12305</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst</TD>
<TD >4625</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst</TD>
<TD >4626</TD>
<TD >10</TD>
<TD >1</TD>
<TD >10</TD>
<TD >4098</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst</TD>
<TD >4618</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4098</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0</TD>
<TD >4618</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >4100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].host[1].avm_to_ic</TD>
<TD >4391</TD>
<TD >23</TD>
<TD >8</TD>
<TD >23</TD>
<TD >4384</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|local_mem_system_aspace66.local_mem_group[0].host[0].avm_to_ic</TD>
<TD >4391</TD>
<TD >23</TD>
<TD >8</TD>
<TD >23</TD>
<TD >4384</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B5_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B5_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B3_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B3_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thesha3_256_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thesha3_256_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2561</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_sha3_2560</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_sha3_2561</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region|thesha3_256_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thebb_sha3_256_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce|thesha3_256_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >1352</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1352</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x|theiord</TD>
<TD >1385</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >1348</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_iord_bl_call_sha3_256_unnamed_sha3_2562_sha3_2562_aunroll_x</TD>
<TD >1350</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1348</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2560</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >11</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_data_fifo_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_sha3_256s_c1_exit_sha3_2561_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|pipelined_write</TD>
<TD >2343</TD>
<TD >19</TD>
<TD >10</TD>
<TD >19</TD>
<TD >2349</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_2561</TD>
<TD >6542</TD>
<TD >2313</TD>
<TD >2114</TD>
<TD >2313</TD>
<TD >2343</TD>
<TD >2313</TD>
<TD >2313</TD>
<TD >2313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memdep_2_sha3_25638_aunroll_x</TD>
<TD >4169</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >2340</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2560_aunroll_x</TD>
<TD >3400</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >2341</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_sha3_256s_c1_enter_sha3_2564_aunroll_x</TD>
<TD >3401</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2342</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_sha3_2561</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sha3_256s_c0_exit_sha3_2561_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond107_sha3_2562|thei_llvm_fpga_push_i1_notexitcond107_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond107_sha3_2562|thei_llvm_fpga_push_i1_notexitcond107_sha3_2561</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond107_sha3_2562</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561|thei_llvm_fpga_pipeline_keep_going106_sha3_2561</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going106_sha3_2561</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_sha3_256s_c0_enter1_sha3_2560_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region|thesha3_256_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thebb_sha3_256_B1_start_stall_region</TD>
<TD >3404</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2348</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thesha3_256_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start|thesha3_256_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B1_start</TD>
<TD >3405</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2348</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor44_i45_sha3_25614</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor39_i44_sha3_25612</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor34_i2743_sha3_25610</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor28_i42_sha3_2568</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor22_i41_sha3_2566</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_xor16_i40_sha3_2564</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4347_sha3_2562</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2561</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_sha3_256_4146_sha3_2560</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >264</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x|theiowr_nb</TD>
<TD >328</TD>
<TD >4</TD>
<TD >63</TD>
<TD >4</TD>
<TD >260</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_iowr_nb_return_sha3_256_unnamed_sha3_25639_sha3_25616_aunroll_x</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617|thei_llvm_fpga_push_token_i1_throttle_push_sha3_2561</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_sha3_25617</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thebb_sha3_256_B4_stall_region</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thesha3_256_B4_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4|thesha3_256_B4_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2560|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2560|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2560</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560|ms.acl_mid_speed_fifo_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2560</TD>
<TD >28</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >27</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_data_fifo_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_sha3_256s_c0_exit111_sha3_2561_aunroll_x</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_256200|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2564_sha3_256200</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_0_0_pop42_sha3_25654</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_0_0_push42_sha3_25656</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_masked69_sha3_256234_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_256209|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25613_sha3_256209</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25634_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_39_0_pop24_sha3_25681</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_39_0_push24_sha3_25683</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_256208|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25612_sha3_256208</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25636_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_35_0_pop26_sha3_25678</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_35_0_push26_sha3_25680</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_256207|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25611_sha3_256207</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25638_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_31_0_pop28_sha3_25675</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_31_0_push28_sha3_25677</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_256206|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25610_sha3_256206</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25640_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_27_0_pop30_sha3_25672</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_27_0_push30_sha3_25674</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_256205|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2569_sha3_256205</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25642_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_23_0_pop32_sha3_25669</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_23_0_push32_sha3_25671</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_256204|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2568_sha3_256204</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25644_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_19_0_pop34_sha3_25666</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_19_0_push34_sha3_25668</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_256203|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2567_sha3_256203</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25646_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_15_0_pop36_sha3_25663</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_15_0_push36_sha3_25665</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_256233|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25637_sha3_256233</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256105_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_69_0_pop9_sha3_256185</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_69_0_push9_sha3_256187</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_256232|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25636_sha3_256232</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256107_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_65_0_pop11_sha3_256182</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_65_0_push11_sha3_256184</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_256231|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25635_sha3_256231</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256109_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_61_0_pop13_sha3_256179</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_61_0_push13_sha3_256181</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_256230|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25634_sha3_256230</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256111_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_57_0_pop15_sha3_256176</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_57_0_push15_sha3_256178</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_256202|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2566_sha3_256202</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25648_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_11_0_pop38_sha3_25660</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_11_0_push38_sha3_25662</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_256229|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25633_sha3_256229</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256113_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_53_0_pop17_sha3_256173</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_53_0_push17_sha3_256175</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_256228|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25632_sha3_256228</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256115_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_49_0_pop19_sha3_256170</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_49_0_push19_sha3_256172</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_256227|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25631_sha3_256227</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256117_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_45_0_pop21_sha3_256167</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_45_0_push21_sha3_256169</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_256226|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25630_sha3_256226</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256119_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_41_0_pop23_sha3_256164</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_41_0_push23_sha3_256166</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_256225|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25629_sha3_256225</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256121_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_37_0_pop25_sha3_256161</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_37_0_push25_sha3_256163</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_256224|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25628_sha3_256224</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256123_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_33_0_pop27_sha3_256158</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_33_0_push27_sha3_256160</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_256223|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25627_sha3_256223</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256125_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_29_0_pop29_sha3_256155</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_29_0_push29_sha3_256157</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_256222|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25626_sha3_256222</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256127_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_25_0_pop31_sha3_256152</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_25_0_push31_sha3_256154</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_256221|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25625_sha3_256221</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256129_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_21_0_pop33_sha3_256149</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_21_0_push33_sha3_256151</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_256220|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25624_sha3_256220</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256131_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_17_0_pop35_sha3_256146</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_17_0_push35_sha3_256148</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_256201|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_2565_sha3_256201</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25650_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_7_0_pop40_sha3_25657</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_7_0_push40_sha3_25659</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_256219|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25623_sha3_256219</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256133_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_13_0_pop37_sha3_256143</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_13_0_push37_sha3_256145</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_256218|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25622_sha3_256218</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_256135_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_9_0_pop39_sha3_256140</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_9_0_push39_sha3_256142</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_256217|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25621_sha3_256217</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25652_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_5_0_pop41_sha3_256137</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_5_0_push41_sha3_256139</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_256216|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25620_sha3_256216</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25620_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_67_0_pop10_sha3_256102</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_67_0_push10_sha3_256104</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_256215|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25619_sha3_256215</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25622_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_63_0_pop12_sha3_25699</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_63_0_push12_sha3_256101</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_256214|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25618_sha3_256214</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25624_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_59_0_pop14_sha3_25696</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_59_0_push14_sha3_25698</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_256213|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25617_sha3_256213</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25626_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_55_0_pop16_sha3_25693</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_55_0_push16_sha3_25695</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_256212|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25616_sha3_256212</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25628_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_51_0_pop18_sha3_25690</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_51_0_push18_sha3_25692</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_256211|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25615_sha3_256211</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25630_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_47_0_pop20_sha3_25687</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_47_0_push20_sha3_25689</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_256210|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25614_sha3_256210</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|i_unnamed_sha3_25632_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_a_sroa_43_0_pop22_sha3_25684</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_a_sroa_43_0_push22_sha3_25686</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|req_fifo</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|pipelined_read</TD>
<TD >2087</TD>
<TD >271</TD>
<TD >3</TD>
<TD >271</TD>
<TD >365</TD>
<TD >271</TD>
<TD >271</TD>
<TD >271</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_2561</TD>
<TD >2326</TD>
<TD >2065</TD>
<TD >193</TD>
<TD >2065</TD>
<TD >2407</TD>
<TD >2065</TD>
<TD >2065</TD>
<TD >2065</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_sha3_256_fpgaunique_73_sha3_25618_aunroll_x</TD>
<TD >2121</TD>
<TD >59</TD>
<TD >1</TD>
<TD >59</TD>
<TD >2404</TD>
<TD >59</TD>
<TD >59</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_2561</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_j_076_pop43_sha3_25612</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189|thei_llvm_fpga_push_i8_j_076_push43_sha3_2561</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_j_076_push43_sha3_256189</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2561</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups63_pop45_sha3_2562</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_2561</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups63_push45_sha3_256197</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566|thei_llvm_fpga_pipeline_keep_going60_sha3_2561</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going60_sha3_2566</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration62_sha3_2561</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration62_sha3_25611</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2561</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations58_pop44_sha3_2567</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2561</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations58_push44_sha3_2569</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194|thei_llvm_fpga_push_i1_notexitcond70_sha3_2561</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond70_sha3_256194</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_2561</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop8_sha3_256190</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_2561</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv_push8_sha3_256199</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2560_aunroll_x</TD>
<TD >2058</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3435</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thei_sfc_s_c0_in_for_body_sha3_256s_c0_enter1092_sha3_2561_aunroll_x</TD>
<TD >2059</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3434</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region|thesha3_256_B3_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thebb_sha3_256_B3_stall_region</TD>
<TD >2058</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3434</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thesha3_256_B3_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3|thesha3_256_B3_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B3</TD>
<TD >2061</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3437</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2|thesha3_256_B2_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2|thebb_sha3_256_B2_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2|thesha3_256_B2_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B2</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2561|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2561|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|theloop_limiter_sha3_2561</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560|ms.acl_mid_speed_fifo_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2560</TD>
<TD >28</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >27</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_data_fifo_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body20_sha3_256s_c0_exit118_sha3_2561_aunroll_x</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_256573|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25644_sha3_256573</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_256580|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25651_sha3_256580</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_256579|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25650_sha3_256579</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_256578|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25649_sha3_256578</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_256577|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25648_sha3_256577</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_256576|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25647_sha3_256576</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_256575|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25646_sha3_256575</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_256574|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_2561</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_sha3_25645_sha3_256574</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor72_i87_pop85_sha3_25694</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor72_i87_push85_sha3_256394</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor104_i33117_pop55_sha3_25685</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor104_i33117_push55_sha3_256418</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12316_sha3_25684</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor61_i77_pop95_sha3_25697</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor61_i77_push95_sha3_256386</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11912_sha3_25696</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_pop96_sha3_256112|thei_llvm_fpga_pop_i32_pop96_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_pop96_sha3_256112|thei_llvm_fpga_pop_i32_pop96_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_pop96_sha3_256112</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553|thei_llvm_fpga_push_i32_push96_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_push96_sha3_256553</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor78_i92_pop80_sha3_25643</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor78_i92_push80_sha3_256398</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13629_sha3_25642</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor128_i88_pop84_sha3_25679</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor128_i88_push84_sha3_256434</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12518_sha3_25678</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor184_i89_pop83_sha3_25664</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor184_i89_push83_sha3_256474</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor134_i93_pop79_sha3_25628</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor134_i93_push79_sha3_256438</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor90_i32102_pop70_sha3_25640</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor90_i32102_push70_sha3_256406</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor190_i94_pop78_sha3_25613</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor190_i94_push78_sha3_256478</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor66_i82_pop90_sha3_25646</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor66_i82_push90_sha3_256390</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13528_sha3_25645</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor202_i104_pop68_sha3_256140</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor202_i104_push68_sha3_256486</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor84_i97_pop75_sha3_25691</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor84_i97_push75_sha3_256402</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor122_i83_pop89_sha3_25631</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor122_i83_push89_sha3_256430</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14033_sha3_25630</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor117_i78_pop94_sha3_25682</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor117_i78_push94_sha3_256426</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12417_sha3_25681</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12114_sha3_25690</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor196_i99_pop73_sha3_256134</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor196_i99_push73_sha3_256482</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor263_i110_pop62_sha3_256148</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor263_i110_push62_sha3_256530</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor246_i4195_pop77_sha3_256130</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor246_i4195_push77_sha3_256518</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor240_i4090_pop82_sha3_256125</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor240_i4090_push82_sha3_256514</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor160_i118_pop54_sha3_25670</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor160_i118_push54_sha3_256458</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12821_sha3_25669</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor164_i123_pop49_sha3_25619</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor164_i123_push49_sha3_256462</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14437_sha3_25618</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor268_i115_pop57_sha3_256154</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor268_i115_push57_sha3_256534</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor100_i112_pop60_sha3_25637</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor100_i112_push60_sha3_256414</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13831_sha3_25636</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor156_i113_pop59_sha3_25622</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor156_i113_push59_sha3_256454</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14336_sha3_25621</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor212_i114_pop58_sha3_256152</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor212_i114_push58_sha3_256494</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor48_i28116_pop56_sha3_256100</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor48_i28116_push56_sha3_256378</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11811_sha3_25699</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor52_i121_pop51_sha3_25649</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor52_i121_push51_sha3_256382</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor272_i120_pop52_sha3_256159</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor272_i120_push52_sha3_256538</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor276_i44125_pop47_sha3_256165</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor276_i44125_push47_sha3_256542</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor95_i107_pop65_sha3_25688</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor95_i107_push65_sha3_256410</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor252_i42100_pop72_sha3_256136</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor252_i42100_push72_sha3_256522</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12215_sha3_25687</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor28_i96_pop76_sha3_256106</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor28_i96_push76_sha3_256362</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor140_i98_pop74_sha3_25676</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor140_i98_push74_sha3_256442</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12619_sha3_25675</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor146_i103_pop69_sha3_25625</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor146_i103_push69_sha3_256446</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor151_i108_pop64_sha3_25673</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor151_i108_push64_sha3_256450</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor22_i91_pop81_sha3_25658</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor22_i91_push81_sha3_256358</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25640_sha3_25657</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor16_i86_pop86_sha3_256109</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor16_i86_push86_sha3_256354</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_sha3_25641_sha3_256108</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12720_sha3_25672</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor229_i80_pop92_sha3_256115</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor229_i80_push92_sha3_256506</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor108_i122_pop50_sha3_25634</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor108_i122_push50_sha3_256422</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor39_i106_pop66_sha3_256103</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor39_i106_push66_sha3_256370</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select11710_sha3_256102</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor34_i27101_pop71_sha3_25655</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor34_i27101_push71_sha3_256366</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13225_sha3_25654</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor258_i43105_pop67_sha3_256142</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor258_i43105_push67_sha3_256526</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor178_i84_pop88_sha3_25616</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor178_i84_push88_sha3_256470</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14538_sha3_25615</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor173_i79_pop93_sha3_25667</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor173_i79_push93_sha3_256466</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12922_sha3_25666</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor44_i111_pop61_sha3_25652</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor44_i111_push61_sha3_256374</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor207_i37109_pop63_sha3_256146</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor207_i37109_push63_sha3_256490</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor_i1781_pop91_sha3_25661</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor_i1781_push91_sha3_256560</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_2561</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i8_round_075_pop97_sha3_256543</TD>
<TD >23</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >9</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562|thei_llvm_fpga_push_i8_round_075_push97_sha3_2561</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i8_round_075_push97_sha3_256562</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13124_sha3_25660</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13326_sha3_25651</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13932_sha3_25633</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor234_i3985_pop87_sha3_256120</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor234_i3985_push87_sha3_256510</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor216_i38119_pop53_sha3_256160</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor216_i38119_push53_sha3_256498</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_2561</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i32_xor220_i124_pop48_sha3_256166</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_2561</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i32_xor220_i124_push48_sha3_256502</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14235_sha3_25624</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select1169_sha3_256105</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13427_sha3_25648</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14639_sha3_25612</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13730_sha3_25639</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select14134_sha3_25627</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select13023_sha3_25663</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select8_sha3_256111</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566|thei_llvm_fpga_pipeline_keep_going_sha3_2561</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pipeline_keep_going_sha3_2566</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611|thei_llvm_fpga_push_i1_lastiniteration_sha3_2561</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_sha3_25611</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2561</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop98_sha3_2567</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569|thei_llvm_fpga_push_i4_initerations_push98_sha3_2561</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_initerations_push98_sha3_2569</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567|thei_llvm_fpga_push_i1_notexitcond_sha3_2561</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_sha3_256567</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_2561</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv5_pop46_sha3_256563</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_2561</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv5_push46_sha3_256572</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2561</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop99_sha3_2562</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570|thei_llvm_fpga_push_i4_cleanups_push99_sha3_2561</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push99_sha3_256570</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_2561|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_2561</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_spec_select12013_sha3_25693</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x|thei_sfc_logic_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2560_aunroll_x</TD>
<TD >1094</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thei_sfc_s_c0_in_for_body20_sha3_256s_c0_enter1143_sha3_2561_aunroll_x</TD>
<TD >1095</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >262</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region|thesha3_256_B5_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thebb_sha3_256_B5_stall_region</TD>
<TD >1094</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thesha3_256_B5_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5|thesha3_256_B5_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B5</TD>
<TD >1097</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >265</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thebb_sha3_256_B4_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going_sha3_2566_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going60_sha3_2566_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function|thei_llvm_fpga_pipeline_keep_going106_sha3_2561_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal|thesha3_256_function</TD>
<TD >5580</TD>
<TD >1</TD>
<TD >129</TD>
<TD >1</TD>
<TD >4939</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst|sha3_256_internal</TD>
<TD >4184</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4746</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0|sha3_256_internal_inst</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sha3_256_0</TD>
<TD >81</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated|dpfifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo|soc_system_sgdma_0_stream_fifo_stream_fifo|auto_generated</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_stream_fifo</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated|dpfifo</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo|soc_system_sgdma_0_status_token_fifo_status_token_fifo|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_status_token_fifo</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|fifo_state|is_almost_full_compare|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|fifo_state|is_almost_empty_compare|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|rd_ptr|auto_generated</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo|soc_system_sgdma_0_desc_address_fifo_desc_address_fifo|subfifo|last_row_data_out_mux|auto_generated</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_desc_address_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >110</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated|dpfifo</TD>
<TD >109</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_fifo|soc_system_sgdma_0_command_fifo_command_fifo|auto_generated</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_fifo</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0|the_thirty_two_bit_byteenable_FSM|upper_sixteen_bit_byteenable_FSM</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0|the_thirty_two_bit_byteenable_FSM|lower_sixteen_bit_byteenable_FSM</TD>
<TD >6</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0|the_thirty_two_bit_byteenable_FSM</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_write|the_byteenable_gen_which_resides_within_soc_system_sgdma_0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_write</TD>
<TD >108</TD>
<TD >2</TD>
<TD >16</TD>
<TD >2</TD>
<TD >96</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated|dpfifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo|soc_system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|auto_generated</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo|the_soc_system_sgdma_0_m_readfifo_m_readfifo</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_readfifo</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_m_read</TD>
<TD >97</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_command_grabber</TD>
<TD >111</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_write_which_resides_within_soc_system_sgdma_0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|fifo_state|is_almost_full_compare|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|fifo_state|is_almost_empty_compare|auto_generated</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|rd_ptr|auto_generated</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo|descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo_controlbitsfifo|subfifo|last_row_data_out_mux|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0|the_descriptor_read_which_resides_within_soc_system_sgdma_0_control_bits_fifo</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_descriptor_read_which_resides_within_soc_system_sgdma_0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >227</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain|the_control_status_slave_which_resides_within_soc_system_sgdma_0</TD>
<TD >85</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >101</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0|the_soc_system_sgdma_0_chain</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >272</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|sgdma_0</TD>
<TD >111</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >233</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|pll_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|onchip_memory2_0|the_altsyncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|onchip_memory2_0</TD>
<TD >54</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|mm_bridge_0</TD>
<TD >96</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >92</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|led_pio</TD>
<TD >38</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >42</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r|rfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_r</TD>
<TD >13</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w|wfifo|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart|the_soc_system_jtag_uart_scfifo_w</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|jtag_uart</TD>
<TD >38</TD>
<TD >10</TD>
<TD >23</TD>
<TD >10</TD>
<TD >34</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|p2b_adapter</TD>
<TD >14</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >20</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|b2p_adapter</TD>
<TD >22</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|transacto|p2m</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|transacto</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|p2b</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|b2p</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|fifo</TD>
<TD >53</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >10</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|timing_adt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master|node</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >8</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master|jtag_phy_embedded_in_jtag_master</TD>
<TD >38</TD>
<TD >27</TD>
<TD >0</TD>
<TD >27</TD>
<TD >11</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_only_master</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|dll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|oct</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|c0</TD>
<TD >228</TD>
<TD >173</TD>
<TD >8</TD>
<TD >173</TD>
<TD >280</TD>
<TD >173</TD>
<TD >173</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|seq</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad</TD>
<TD >91</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[23].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[21].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[16].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[15].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[14].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[13].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[12].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[11].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[10].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[9].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[7].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[6].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[5].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[4].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[3].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[2].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[1].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads</TD>
<TD >118</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads</TD>
<TD >633</TD>
<TD >58</TD>
<TD >118</TD>
<TD >58</TD>
<TD >220</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy</TD>
<TD >975</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >366</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|p0</TD>
<TD >878</TD>
<TD >545</TD>
<TD >0</TD>
<TD >545</TD>
<TD >130</TD>
<TD >545</TD>
<TD >545</TD>
<TD >545</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst|pll</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border|hps_sdram_inst</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io|border</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|hps_io</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0|fpga_interfaces</TD>
<TD >586</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >523</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|hps_0</TD>
<TD >501</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >362</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|p2b_adapter</TD>
<TD >14</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >20</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|b2p_adapter</TD>
<TD >22</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|transacto|p2m</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|transacto</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|p2b</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|b2p</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|fifo</TD>
<TD >53</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >10</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|timing_adt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master|node</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >8</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master|jtag_phy_embedded_in_jtag_master</TD>
<TD >38</TD>
<TD >27</TD>
<TD >0</TD>
<TD >27</TD>
<TD >11</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|fpga_only_master</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|p2b_adapter</TD>
<TD >14</TD>
<TD >8</TD>
<TD >2</TD>
<TD >8</TD>
<TD >20</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|b2p_adapter</TD>
<TD >22</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|transacto|p2m</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|transacto</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|p2b</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|b2p</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|fifo</TD>
<TD >53</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >10</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|timing_adt</TD>
<TD >12</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|crosser</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|output_stage</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_inserter</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|idle_remover</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >10</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming</TD>
<TD >20</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master|node</TD>
<TD >4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >8</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master|jtag_phy_embedded_in_jtag_master</TD>
<TD >38</TD>
<TD >27</TD>
<TD >0</TD>
<TD >27</TD>
<TD >11</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|f2sdram_only_master</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|dipsw_pio</TD>
<TD >48</TD>
<TD >0</TD>
<TD >22</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6936</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >2051</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >2307</TD>
<TD >0</TD>
<TD >2307</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2314</TD>
<TD >0</TD>
<TD >2311</TD>
<TD >0</TD>
<TD >2311</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.s_endp</TD>
<TD >2052</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6676</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8726</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8726</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port2bank0[0].data_ic</TD>
<TD >6673</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >6413</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp</TD>
<TD >2051</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >2313</TD>
<TD >0</TD>
<TD >2313</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2314</TD>
<TD >0</TD>
<TD >2311</TD>
<TD >0</TD>
<TD >2311</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.s_endp</TD>
<TD >2052</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6676</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8726</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
<TD >0</TD>
<TD >2050</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
<TD >0</TD>
<TD >2312</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
<TD >0</TD>
<TD >4362</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].port1bank0[0].data_ic</TD>
<TD >4363</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4362</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].router[2].router</TD>
<TD >4364</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >4361</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].router[1].router</TD>
<TD >4364</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >4361</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].router[0].router</TD>
<TD >4364</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >4361</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated</TD>
<TD >2830</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2560</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst</TD>
<TD >2831</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2560</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst</TD>
<TD >5649</TD>
<TD >3584</TD>
<TD >2306</TD>
<TD >3584</TD>
<TD >5120</TD>
<TD >3584</TD>
<TD >3584</TD>
<TD >3584</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst</TD>
<TD >4625</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst</TD>
<TD >4625</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|bottom_inst</TD>
<TD >8209</TD>
<TD >2</TD>
<TD >4101</TD>
<TD >2</TD>
<TD >4112</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst|top_inst</TD>
<TD >8209</TD>
<TD >2</TD>
<TD >4101</TD>
<TD >2</TD>
<TD >4112</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch_inst</TD>
<TD >12305</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4116</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst</TD>
<TD >4625</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4096</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst</TD>
<TD >4626</TD>
<TD >10</TD>
<TD >1</TD>
<TD >10</TD>
<TD >4098</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|hld_ram_inst</TD>
<TD >4618</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4098</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].bank[0].mem0</TD>
<TD >4618</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >4100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].host[2].avm_to_ic</TD>
<TD >4391</TD>
<TD >23</TD>
<TD >8</TD>
<TD >23</TD>
<TD >4384</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].host[1].avm_to_ic</TD>
<TD >4391</TD>
<TD >23</TD>
<TD >8</TD>
<TD >23</TD>
<TD >4384</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|local_mem_system_aspace69.local_mem_group[0].host[0].avm_to_ic</TD>
<TD >4391</TD>
<TD >23</TD>
<TD >8</TD>
<TD >23</TD>
<TD >4384</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B9_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B9_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B11_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B11_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B10_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B10_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thecamelliaCBC_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thecamelliaCBC_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_camelliacbc0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_camelliacbc1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region|thecamelliaCBC_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thebb_camelliaCBC_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce|thecamelliaCBC_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x|theiowr_nb|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x|theiowr_nb</TD>
<TD >200</TD>
<TD >4</TD>
<TD >63</TD>
<TD >4</TD>
<TD >132</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_iowr_nb_return_camelliacbc_unnamed_camelliacbc84_camelliacbc8_aunroll_x</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_unnamed_camelliacbc83_camelliacbc2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select19157_camelliacbc6</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select18156_camelliacbc4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select155_camelliacbc0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_camelliacbc9</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thebb_camelliaCBC_B12_stall_region</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thecamelliaCBC_B12_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12|thecamelliaCBC_B12_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc12|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc2_camelliacbc12</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >423</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >421</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >424</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >424</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x|theiord</TD>
<TD >457</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >420</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_iord_bl_call_camelliacbc_unnamed_camelliacbc0_camelliacbc1_aunroll_x</TD>
<TD >422</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >396</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_camelliacbc0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thecamelliaCBC_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc1</TD>
<TD >291</TD>
<TD >24</TD>
<TD >0</TD>
<TD >24</TD>
<TD >288</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_datastructs_unnamed_camelliacbc1_camelliacbc11_aunroll_x</TD>
<TD >269</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc13|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc3_camelliacbc13</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc14|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc4_camelliacbc14</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc15|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc5_camelliacbc15</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc16|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc6_camelliacbc16</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc17|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc7_camelliacbc17</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc18|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc8_camelliacbc18</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc19|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc9_camelliacbc19</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thebb_camelliaCBC_B1_start_stall_region</TD>
<TD >423</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >525</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thecamelliaCBC_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x|thecamelliaCBC_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_aunroll_x</TD>
<TD >424</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >528</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0|ms.acl_mid_speed_fifo_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc0</TD>
<TD >28</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >27</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_data_fifo_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_i_camelliacbcs_c0_exit_camelliacbc1_aunroll_x</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc124|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc21_camelliacbc124</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_masked209_camelliacbc127_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc123|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc20_camelliacbc123</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc126|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc23_camelliacbc126</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc125|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc22_camelliacbc125</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl1_i_0401_pop15_camelliacbc22</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl1_i_0401_push15_camelliacbc97</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc19_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc18_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc17_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc16_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kl2_i_0402_pop14_camelliacbc19</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kl2_i_0402_push14_camelliacbc102</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc15_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc14_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc13_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc12_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_reduction_camelliacbc_9_camelliacbc100_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr2_i_0404_pop12_camelliacbc13</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr2_i_0404_push12_camelliacbc110</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract62_camelliacbc107</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract63_camelliacbc12</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract41_camelliacbc98</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract42_camelliacbc18</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_reduction_camelliacbc_6_camelliacbc94_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_kr1_i_0403_pop13_camelliacbc16</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_kr1_i_0403_push13_camelliacbc106</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract52_camelliacbc15</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract30_camelliacbc92</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract31_camelliacbc21</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|i_cmp8_i_camelliacbc90_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_i_0_i405_pop11_camelliacbc24</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_i_0_i405_push11_camelliacbc112</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6|thei_llvm_fpga_pipeline_keep_going200_camelliacbc1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration202_camelliacbc11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations198_pop16_camelliacbc7</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations198_push16_camelliacbc9</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond210_camelliacbc117</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc1</TD>
<TD >23</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >11</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop10_camelliacbc113</TD>
<TD >18</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc1</TD>
<TD >15</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push10_camelliacbc122</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups203_pop17_camelliacbc2</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups203_push17_camelliacbc120</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract51_camelliacbc103</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc0_aunroll_x</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thei_sfc_s_c0_in_for_body_i_camelliacbcs_c0_enter1_camelliacbc1_aunroll_x</TD>
<TD >135</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >134</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region|thecamelliaCBC_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thebb_camelliaCBC_B2_stall_region</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thecamelliaCBC_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2|thecamelliaCBC_B2_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B2</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0|ms.acl_mid_speed_fifo_inst</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >23</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc0</TD>
<TD >20</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >19</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_data_fifo_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_exit235_camelliacbc1_aunroll_x</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc133|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc26_camelliacbc133</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1</TD>
<TD >292</TD>
<TD >25</TD>
<TD >1</TD>
<TD >25</TD>
<TD >290</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40616_camelliacbc1_aunroll_x</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|pipelined_write</TD>
<TD >2343</TD>
<TD >19</TD>
<TD >10</TD>
<TD >19</TD>
<TD >2349</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc1</TD>
<TD >6542</TD>
<TD >2313</TD>
<TD >2114</TD>
<TD >2313</TD>
<TD >2343</TD>
<TD >2313</TD>
<TD >2313</TD>
<TD >2313</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memdep_3_camelliacbc129_aunroll_x</TD>
<TD >4169</TD>
<TD >64</TD>
<TD >1</TD>
<TD >64</TD>
<TD >2340</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_875_camelliacbc28</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1083_camelliacbc30</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3284_camelliacbc31</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3393_camelliacbc32</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract40_camelliacbc34</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract29_camelliacbc33</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract50_camelliacbc38</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract39_camelliacbc37</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract61_camelliacbc42</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract49_camelliacbc41</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract28_camelliacbc46</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract60_camelliacbc45</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3290_camelliacbc66</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1078_camelliacbc65</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3398_camelliacbc70</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3289_camelliacbc69</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract25_camelliacbc74</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract57_camelliacbc73</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract36_camelliacbc78</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract24_camelliacbc77</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3288_camelliacbc82</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1079_camelliacbc81</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3397_camelliacbc86</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3287_camelliacbc85</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_871_camelliacbc90</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3396_camelliacbc89</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1080_camelliacbc94</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_872_camelliacbc93</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract56_camelliacbc98</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract46_camelliacbc97</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract23_camelliacbc102</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract55_camelliacbc101</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract35_camelliacbc106</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract22_camelliacbc105</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract45_camelliacbc110</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract34_camelliacbc109</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc1</TD>
<TD >292</TD>
<TD >25</TD>
<TD >1</TD>
<TD >25</TD>
<TD >290</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40615_camelliacbc9_aunroll_x</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc148|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc41_camelliacbc148</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3285_camelliacbc126</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1082_camelliacbc125</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc147|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc40_camelliacbc147</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1081_camelliacbc122</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_874_camelliacbc121</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc146|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc39_camelliacbc146</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_873_camelliacbc118</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3394_camelliacbc117</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc145|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc38_camelliacbc145</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3395_camelliacbc114</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3286_camelliacbc113</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc144|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc37_camelliacbc144</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract37_camelliacbc62</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract26_camelliacbc61</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc143|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc36_camelliacbc143</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract27_camelliacbc58</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract58_camelliacbc57</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc142|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc35_camelliacbc142</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract59_camelliacbc54</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract47_camelliacbc53</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc141|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc34_camelliacbc141</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract48_camelliacbc50</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract38_camelliacbc49</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc140|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc33_camelliacbc140</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3399_camelliacbc25</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3291_camelliacbc24</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc139|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc32_camelliacbc139</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_3292_camelliacbc21</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1077_camelliacbc20</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc138|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc31_camelliacbc138</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_1076_camelliacbc17</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_870_camelliacbc16</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc137|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc30_camelliacbc137</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_869_camelliacbc12</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_acl_33100_camelliacbc11</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc136|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc29_camelliacbc136</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc1</TD>
<TD >292</TD>
<TD >25</TD>
<TD >1</TD>
<TD >25</TD>
<TD >290</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40619_camelliacbc7_aunroll_x</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc135|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc28_camelliacbc135</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc1</TD>
<TD >292</TD>
<TD >25</TD>
<TD >1</TD>
<TD >25</TD>
<TD >290</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40618_camelliacbc5_aunroll_x</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc134|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc27_camelliacbc134</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc1</TD>
<TD >292</TD>
<TD >25</TD>
<TD >1</TD>
<TD >25</TD>
<TD >290</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_datastructs_inputdata40617_camelliacbc3_aunroll_x</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x|thei_sfc_logic_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x</TD>
<TD >2575</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2855</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region|thei_sfc_s_c0_in_keyschedule_yaxpeai0_z_exit_camelliacbcs_c0_enter233_camelliacbc0_aunroll_x</TD>
<TD >2577</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2855</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thebb_camelliaCBC_B3_stall_region</TD>
<TD >2576</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2855</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thecamelliaCBC_B3_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x|thecamelliaCBC_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B3_aunroll_x</TD>
<TD >2577</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2855</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc13|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc43_camelliacbc13</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract44_camelliacbc3</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract104_camelliacbc4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract108_camelliacbc10</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract106_camelliacbc7</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract102_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract21_camelliacbc9</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc15|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc45_camelliacbc15</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract33_camelliacbc6</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc14|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc44_camelliacbc14</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract54_camelliacbc0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc12|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc42_camelliacbc12</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thebb_camelliaCBC_B4_stall_region</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thecamelliaCBC_B4_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4|thecamelliaCBC_B4_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B4</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC1|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0|ms.acl_mid_speed_fifo_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc0</TD>
<TD >28</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >27</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_data_fifo_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_camelliacbcs_c0_exit242_camelliacbc1_aunroll_x</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc147|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc62_camelliacbc147</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_masked191_camelliacbc151_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc150|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc65_camelliacbc150</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc149|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc64_camelliacbc149</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc148|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc63_camelliacbc148</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i130_camelliacbc90</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_0398_pop20_camelliacbc22</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_0398_push20_camelliacbc134</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i124_camelliacbc116</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i126_camelliacbc100</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor36134_camelliacbc21</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc57_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc56_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc55_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc54_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc61_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc60_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc59_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc58_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_0397_pop21_camelliacbc19</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_0397_push21_camelliacbc130</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_cmp46_camelliacbc88_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_cmp53_camelliacbc104_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_or_i43_camelliacbc114_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i118_camelliacbc113</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|i_xor_i58_camelliacbc99_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_0396_pop22_camelliacbc16</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_0396_push22_camelliacbc127</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor30136_camelliacbc15</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i128_camelliacbc97</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_0395_pop23_camelliacbc13</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_0395_push23_camelliacbc124</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i132_camelliacbc95</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i122_camelliacbc111</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor137_camelliacbc12</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor33135_camelliacbc18</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i120_camelliacbc106</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|req_fifo</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|pipelined_read</TD>
<TD >2087</TD>
<TD >271</TD>
<TD >3</TD>
<TD >271</TD>
<TD >365</TD>
<TD >271</TD>
<TD >271</TD>
<TD >271</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc1</TD>
<TD >2326</TD>
<TD >2065</TD>
<TD >193</TD>
<TD >2065</TD>
<TD >2407</TD>
<TD >2065</TD>
<TD >2065</TD>
<TD >2065</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_144_camelliacbc29_aunroll_x</TD>
<TD >2121</TD>
<TD >59</TD>
<TD >1</TD>
<TD >59</TD>
<TD >2404</TD>
<TD >59</TD>
<TD >59</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i_0399_pop19_camelliacbc24</TD>
<TD >23</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >9</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i_0399_push19_camelliacbc136</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups185_pop25_camelliacbc2</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups185_push25_camelliacbc144</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6|thei_llvm_fpga_pipeline_keep_going182_camelliacbc1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration184_camelliacbc11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations180_pop24_camelliacbc7</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations180_push24_camelliacbc9</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond192_camelliacbc141</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop18_camelliacbc137</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push18_camelliacbc146</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc0_aunroll_x</TD>
<TD >2442</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2475</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thei_sfc_s_c0_in_for_body_camelliacbcs_c0_enter2382_camelliacbc1_aunroll_x</TD>
<TD >2443</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2474</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region|thecamelliaCBC_B9_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thebb_camelliaCBC_B9_stall_region</TD>
<TD >2442</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2474</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thecamelliaCBC_B9_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9|thecamelliaCBC_B9_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B9</TD>
<TD >2445</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2477</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7|thecamelliaCBC_B7_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7|thebb_camelliaCBC_B7_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7|thecamelliaCBC_B7_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B7</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc29|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc51_camelliacbc29</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc31|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc53_camelliacbc31</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc30|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc52_camelliacbc30</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc28|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc50_camelliacbc28</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i113_camelliacbc12</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_45147_camelliacbc7</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_2_extract43_camelliacbc20</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_40153_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_36151_camelliacbc3</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_38152_camelliacbc2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_49149_camelliacbc5</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_acl_51150_camelliacbc4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_0_extract20_camelliacbc16</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_1_extract32_camelliacbc18</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_2_3_extract53_camelliacbc22</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i109_camelliacbc8</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i111_camelliacbc10</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i115_camelliacbc14</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_14148_camelliacbc6</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thei_llvm_fpga_ffwd_dest_i32_reduction_camelliacbc_26154_camelliacbc0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region|thecamelliaCBC_B8_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thebb_camelliaCBC_B8_stall_region</TD>
<TD >517</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thecamelliaCBC_B8_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8|thecamelliaCBC_B8_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8</TD>
<TD >519</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B8_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0|ms.acl_mid_speed_fifo_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc0</TD>
<TD >28</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >27</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_data_fifo_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body95_camelliacbcs_c0_exit250_camelliacbc1_aunroll_x</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc149|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc74_camelliacbc149</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_masked173_camelliacbc153_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc152|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc77_camelliacbc152</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc151|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc76_camelliacbc151</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc150|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc75_camelliacbc150</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|redist16_i_cmp106_camelliacbc90_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_cmp106_camelliacbc90_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_and_i_camelliacbc119_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or121_i_i129_camelliacbc118</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_xor_i27_camelliacbc101_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or58_i279_i121_camelliacbc99</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r1_2391_pop29_camelliacbc13</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r1_2391_push29_camelliacbc133</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l1_2389_pop31_camelliacbc19</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l1_2389_push31_camelliacbc124</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_or_i_camelliacbc116_delay</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or126_i_i131_camelliacbc115</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor86140_camelliacbc18</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or48_i287_i117_camelliacbc97</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_cmp114_camelliacbc106_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or111_i197_i125_camelliacbc108</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc70_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc73_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc72_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc71_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_r2_2392_pop28_camelliacbc16</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_r2_2392_push28_camelliacbc136</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or63_i282_i123_camelliacbc92</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor83141_camelliacbc15</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p67i8_a256i8_unnamed_camelliacbc69_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p66i8_a256i8_unnamed_camelliacbc68_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p65i8_a256i8_unnamed_camelliacbc67_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|i_llvm_fpga_rom_lookup_i8_p64i8_a256i8_unnamed_camelliacbc66_camelliacbc0_NO_NAME_x_lutmem_dmem|auto_generated</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_l2_2390_pop30_camelliacbc22</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_l2_2390_push30_camelliacbc128</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor89139_camelliacbc21</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or116_i200_i127_camelliacbc113</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_xor80142_camelliacbc12</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_or53_i291_i119_camelliacbc102</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|req_fifo</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|pipelined_read</TD>
<TD >2087</TD>
<TD >271</TD>
<TD >3</TD>
<TD >271</TD>
<TD >365</TD>
<TD >271</TD>
<TD >271</TD>
<TD >271</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc1</TD>
<TD >2326</TD>
<TD >2065</TD>
<TD >193</TD>
<TD >2065</TD>
<TD >2407</TD>
<TD >2065</TD>
<TD >2065</TD>
<TD >2065</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_camelliacbc_fpgaunique_155_camelliacbc31_aunroll_x</TD>
<TD >2121</TD>
<TD >59</TD>
<TD >1</TD>
<TD >59</TD>
<TD >2404</TD>
<TD >59</TD>
<TD >59</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i90_0393_pop27_camelliacbc24</TD>
<TD >23</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >9</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i90_0393_push27_camelliacbc138</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups167_pop33_camelliacbc2</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups167_push33_camelliacbc146</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6|thei_llvm_fpga_pipeline_keep_going164_camelliacbc1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration166_camelliacbc11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations162_pop32_camelliacbc7</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations162_push32_camelliacbc9</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond174_camelliacbc143</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop26_camelliacbc139</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push26_camelliacbc148</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc0_aunroll_x</TD>
<TD >2442</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2475</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thei_sfc_s_c0_in_for_body95_camelliacbcs_c0_enter2463_camelliacbc1_aunroll_x</TD>
<TD >2443</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2474</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region|thecamelliaCBC_B10_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thebb_camelliaCBC_B10_stall_region</TD>
<TD >2442</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2474</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thecamelliaCBC_B10_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10|thecamelliaCBC_B10_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10</TD>
<TD >2445</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2477</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B10_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc13|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc47_camelliacbc13</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or142_i360_i114_camelliacbc4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_2_extract103_camelliacbc3</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_0_extract107_camelliacbc9</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_1_extract105_camelliacbc6</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_inputdata_fca_1_3_extract101_camelliacbc0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or132_i367_i110_camelliacbc10</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc15|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc49_camelliacbc15</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or137_i371_i112_camelliacbc7</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc14|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc48_camelliacbc14</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_dest_i32_or147_i363_i116_camelliacbc1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc12|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc46_camelliacbc12</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thebb_camelliaCBC_B5_stall_region</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thecamelliaCBC_B5_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5|thecamelliaCBC_B5_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B5</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC2|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC2|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6|thecamelliaCBC_B6_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6|thebb_camelliaCBC_B6_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6|thecamelliaCBC_B6_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B6</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going164_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC3|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC3|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|theloop_limiter_camelliaCBC3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0|ms.acl_mid_speed_fifo_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc0</TD>
<TD >28</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >27</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_data_fifo_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body143_camelliacbcs_c0_exit258_camelliacbc1_aunroll_x</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc66|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc78_camelliacbc66</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc34_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_0_0_pop38_camelliacbc25</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_0_0_push38_camelliacbc37</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_0_extract65_camelliacbc24</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_masked_camelliacbc70_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc69|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc81_camelliacbc69</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc28_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_9_0_pop35_camelliacbc16</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_9_0_push35_camelliacbc43</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_3_extract68_camelliacbc15</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc68|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc80_camelliacbc68</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc30_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_6_0_pop36_camelliacbc19</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_6_0_push36_camelliacbc41</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_2_extract67_camelliacbc18</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_camelliacbc79_camelliacbc67</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc32_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_encryptiondata_addr_sroa_3_0_pop37_camelliacbc22</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_encryptiondata_addr_sroa_3_0_push37_camelliacbc39</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_encryptiondata_fca_0_1_extract66_camelliacbc21</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_pop39_camelliacbc13|thei_llvm_fpga_pop_i32_pop39_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_pop39_camelliacbc13|thei_llvm_fpga_pop_i32_pop39_camelliacbc1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i32_pop39_camelliacbc13</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65|thei_llvm_fpga_push_i32_push39_camelliacbc1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i32_push39_camelliacbc65</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc56_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|i_unnamed_camelliacbc58_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc1</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i8_i138_0388_pop40_camelliacbc27</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i8_i138_0388_push40_camelliacbc45</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select67144_camelliacbc61</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select63143_camelliacbc60</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select75146_camelliacbc63</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6|thei_llvm_fpga_pipeline_keep_going_camelliacbc1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_camelliacbc6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_camelliacbc11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop41_camelliacbc7</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_initerations_push41_camelliacbc9</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50|thei_llvm_fpga_push_i1_notexitcond_camelliacbc1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_camelliacbc50</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc1</TD>
<TD >23</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >11</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv12_pop34_camelliacbc46</TD>
<TD >18</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >4</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc1</TD>
<TD >15</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv12_push34_camelliacbc55</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc1</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop42_camelliacbc2</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc1</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push42_camelliacbc53</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_select71145_camelliacbc12</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x|thei_sfc_logic_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc0_aunroll_x</TD>
<TD >262</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thei_sfc_s_c0_in_for_body143_camelliacbcs_c0_enter2544_camelliacbc1_aunroll_x</TD>
<TD >263</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >134</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region|thecamelliaCBC_B11_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thebb_camelliaCBC_B11_stall_region</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thecamelliaCBC_B11_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11|thecamelliaCBC_B11_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B11</TD>
<TD >265</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B12_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going182_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thei_llvm_fpga_pipeline_keep_going200_camelliacbc6_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function|thebb_camelliaCBC_B1_start_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal|thecamelliaCBC_function</TD>
<TD >6703</TD>
<TD >1</TD>
<TD >129</TD>
<TD >1</TD>
<TD >7151</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst|camelliaCBC_internal</TD>
<TD >6234</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >7086</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0|camelliacbc_internal_inst</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|camelliacbc_0</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|button_pio</TD>
<TD >42</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[7].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[6].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[5].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[4].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[3].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[2].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[1].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|state_machine[0].state_machine_counter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[7].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[6].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[5].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[4].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[3].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[2].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[1].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc|irq_detector_cicuit[0].irq_detector</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0|ilc</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >u0</TD>
<TD >60</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >60</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
