Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Mon Mar 06 15:08:31 2017
| Host              : edell34 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing -file ./report/CCLabel_timing_synth.rpt
| Design            : CCLabel
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.678ns  (logic 4.451ns (66.655%)  route 2.227ns (33.345%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.607 - 10.000 ) 
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=4057, unset)         1.784     1.784    totalIntensity_U/CCLabel_totalIntensity_ram_U/ap_clk
                                                                      r  totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.238 r  totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg/DOBDO[1]
                         net (fo=3, unplaced)         0.800     5.038    grp_CCLabel_calCentroid_fu_53/I17[1]
                         LUT2 (Prop_lut2_I0_O)        0.124     5.162 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_133/O
                         net (fo=1, unplaced)         0.000     5.162    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_133
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.695 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_70/CO[3]
                         net (fo=1, unplaced)         0.009     5.704    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_70
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.821 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_68/CO[3]
                         net (fo=1, unplaced)         0.000     5.821    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_68
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.938 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_66/CO[3]
                         net (fo=1, unplaced)         0.000     5.938    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_66
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.055 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     6.055    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_64
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.172 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_62/CO[3]
                         net (fo=1, unplaced)         0.000     6.172    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_62
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.289 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_60/CO[3]
                         net (fo=1, unplaced)         0.000     6.289    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_60
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.406 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_58/CO[3]
                         net (fo=1, unplaced)         0.000     6.406    grp_CCLabel_calCentroid_fu_53/n_3_ram_reg_i_58
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.737 r  grp_CCLabel_calCentroid_fu_53/ram_reg_i_56/O[3]
                         net (fo=1, unplaced)         0.618     7.355    grp_CCLabel_firstPass_fu_76/totalIntensity_d0[31]
                         LUT5 (Prop_lut5_I3_O)        0.307     7.662 r  grp_CCLabel_firstPass_fu_76/ram_reg_i_15__0/O
                         net (fo=1, unplaced)         0.800     8.462    totalIntensity_U/CCLabel_totalIntensity_ram_U/O31[31]
                         RAMB36E1                                     r  totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=4057, unset)         1.607    11.607    totalIntensity_U/CCLabel_totalIntensity_ram_U/ap_clk
                                                                      r  totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    11.607    
                         clock uncertainty           -0.035    11.572    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.737    10.835    totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  2.373    




