// Seed: 3342896105
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wand id_2,
    output tri  id_3
);
  assign id_2 = ~id_0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri1 id_6
);
  logic id_8;
  ;
  assign id_2 = 1 | id_4 > 1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_0
  );
  logic id_9;
  logic id_10;
  wire  id_11 = id_10;
endmodule
