<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Scheduler.cpp source code [llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/MCA/HardwareUnits/Scheduler.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>MCA</a>/<a href='./'>HardwareUnits</a>/<a href='Scheduler.cpp.html'>Scheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--------------------- Scheduler.cpp ------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// A scheduler for processor resource units and processor resource groups.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html">"llvm/MCA/HardwareUnits/Scheduler.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">mca</span> {</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "llvm-mca"</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><em>void</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE" title='llvm::mca::Scheduler::initializeStrategy' data-ref="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE" data-ref-filename="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE">initializeStrategy</dfn>(<span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</a>&gt; <dfn class="local col1 decl" id="1S" title='S' data-type='std::unique_ptr&lt;SchedulerStrategy&gt;' data-ref="1S" data-ref-filename="1S">S</dfn>) {</td></tr>
<tr><th id="23">23</th><td>  <i>// Ensure we have a valid (non-null) strategy object.</i></td></tr>
<tr><th id="24">24</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Strategy" title='llvm::mca::Scheduler::Strategy' data-ref="llvm::mca::Scheduler::Strategy" data-ref-filename="llvm..mca..Scheduler..Strategy">Strategy</a> <span class='ref fn' title='std::unique_ptr::operator=' data-ref="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptraSEOSt10unique_ptrIT_T0_E">=</span> <span class='ref fn fake' title='std::unique_ptr::operator bool' data-ref="_ZNKSt10unique_ptrcvbEv" data-ref-filename="_ZNKSt10unique_ptrcvbEv"></span><a class="local col1 ref" href="#1S" title='S' data-ref="1S" data-ref-filename="1S">S</a> ? <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col1 ref" href="#1S" title='S' data-ref="1S" data-ref-filename="1S">S</a></span>) : <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::DefaultSchedulerStrategy" title='llvm::mca::DefaultSchedulerStrategy' data-ref="llvm::mca::DefaultSchedulerStrategy" data-ref-filename="llvm..mca..DefaultSchedulerStrategy">DefaultSchedulerStrategy</a>&gt;();</td></tr>
<tr><th id="25">25</th><td>}</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>// Anchor the vtable of SchedulerStrategy and DefaultSchedulerStrategy.</i></td></tr>
<tr><th id="28">28</th><td><a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</a>::<dfn class="virtual decl def fn" id="_ZN4llvm3mca17SchedulerStrategyD1Ev" title='llvm::mca::SchedulerStrategy::~SchedulerStrategy' data-ref="_ZN4llvm3mca17SchedulerStrategyD1Ev" data-ref-filename="_ZN4llvm3mca17SchedulerStrategyD1Ev">~SchedulerStrategy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="29">29</th><td><a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::DefaultSchedulerStrategy" title='llvm::mca::DefaultSchedulerStrategy' data-ref="llvm::mca::DefaultSchedulerStrategy" data-ref-filename="llvm..mca..DefaultSchedulerStrategy">DefaultSchedulerStrategy</a>::<dfn class="virtual decl def fn" id="_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev" title='llvm::mca::DefaultSchedulerStrategy::~DefaultSchedulerStrategy' data-ref="_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev" data-ref-filename="_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev">~DefaultSchedulerStrategy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="32">32</th><td><em>void</em> Scheduler::dump() <em>const</em> {</td></tr>
<tr><th id="33">33</th><td>  dbgs() &lt;&lt; <q>"[SCHEDULER]: WaitSet size is: "</q> &lt;&lt; WaitSet.size() &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="34">34</th><td>  dbgs() &lt;&lt; <q>"[SCHEDULER]: ReadySet size is: "</q> &lt;&lt; ReadySet.size() &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="35">35</th><td>  dbgs() &lt;&lt; <q>"[SCHEDULER]: IssuedSet size is: "</q> &lt;&lt; IssuedSet.size() &lt;&lt; <kbd>'\n'</kbd>;</td></tr>
<tr><th id="36">36</th><td>  Resources-&gt;dump();</td></tr>
<tr><th id="37">37</th><td>}</td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="31">endif</span></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Status" title='llvm::mca::Scheduler::Status' data-ref="llvm::mca::Scheduler::Status" data-ref-filename="llvm..mca..Scheduler..Status">Status</a> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE" title='llvm::mca::Scheduler::isAvailable' data-ref="_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE">isAvailable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col2 decl" id="2IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="2IR" data-ref-filename="2IR">IR</dfn>) {</td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::ResourceStateEvent" title='llvm::mca::ResourceStateEvent' data-ref="llvm::mca::ResourceStateEvent" data-ref-filename="llvm..mca..ResourceStateEvent">ResourceStateEvent</a> <dfn class="local col3 decl" id="3RSE" title='RSE' data-type='llvm::mca::ResourceStateEvent' data-ref="3RSE" data-ref-filename="3RSE">RSE</dfn> =</td></tr>
<tr><th id="42">42</th><td>      <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#_ZNK4llvm3mca15ResourceManager15canBeDispatchedEm" title='llvm::mca::ResourceManager::canBeDispatched' data-ref="_ZNK4llvm3mca15ResourceManager15canBeDispatchedEm" data-ref-filename="_ZNK4llvm3mca15ResourceManager15canBeDispatchedEm">canBeDispatched</a>(<a class="local col2 ref" href="#2IR" title='IR' data-ref="2IR" data-ref-filename="2IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction14getUsedBuffersEv" title='llvm::mca::Instruction::getUsedBuffers' data-ref="_ZNK4llvm3mca11Instruction14getUsedBuffersEv" data-ref-filename="_ZNK4llvm3mca11Instruction14getUsedBuffersEv">getUsedBuffers</a>());</td></tr>
<tr><th id="43">43</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::HadTokenStall" title='llvm::mca::Scheduler::HadTokenStall' data-ref="llvm::mca::Scheduler::HadTokenStall" data-ref-filename="llvm..mca..Scheduler..HadTokenStall">HadTokenStall</a> = <a class="local col3 ref" href="#3RSE" title='RSE' data-ref="3RSE" data-ref-filename="3RSE">RSE</a> != <a class="enum" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::RS_BUFFER_AVAILABLE" title='llvm::mca::RS_BUFFER_AVAILABLE' data-ref="llvm::mca::RS_BUFFER_AVAILABLE" data-ref-filename="llvm..mca..RS_BUFFER_AVAILABLE">RS_BUFFER_AVAILABLE</a>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <b>switch</b> (<a class="local col3 ref" href="#3RSE" title='RSE' data-ref="3RSE" data-ref-filename="3RSE">RSE</a>) {</td></tr>
<tr><th id="46">46</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::ResourceStateEvent" title='llvm::mca::ResourceStateEvent' data-ref="llvm::mca::ResourceStateEvent" data-ref-filename="llvm..mca..ResourceStateEvent">ResourceStateEvent</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::RS_BUFFER_UNAVAILABLE" title='llvm::mca::RS_BUFFER_UNAVAILABLE' data-ref="llvm::mca::RS_BUFFER_UNAVAILABLE" data-ref-filename="llvm..mca..RS_BUFFER_UNAVAILABLE">RS_BUFFER_UNAVAILABLE</a>:</td></tr>
<tr><th id="47">47</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::SC_BUFFERS_FULL" title='llvm::mca::Scheduler::SC_BUFFERS_FULL' data-ref="llvm::mca::Scheduler::SC_BUFFERS_FULL" data-ref-filename="llvm..mca..Scheduler..SC_BUFFERS_FULL">SC_BUFFERS_FULL</a>;</td></tr>
<tr><th id="48">48</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::ResourceStateEvent" title='llvm::mca::ResourceStateEvent' data-ref="llvm::mca::ResourceStateEvent" data-ref-filename="llvm..mca..ResourceStateEvent">ResourceStateEvent</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::RS_RESERVED" title='llvm::mca::RS_RESERVED' data-ref="llvm::mca::RS_RESERVED" data-ref-filename="llvm..mca..RS_RESERVED">RS_RESERVED</a>:</td></tr>
<tr><th id="49">49</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL" title='llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL' data-ref="llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL" data-ref-filename="llvm..mca..Scheduler..SC_DISPATCH_GROUP_STALL">SC_DISPATCH_GROUP_STALL</a>;</td></tr>
<tr><th id="50">50</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::ResourceStateEvent" title='llvm::mca::ResourceStateEvent' data-ref="llvm::mca::ResourceStateEvent" data-ref-filename="llvm..mca..ResourceStateEvent">ResourceStateEvent</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::RS_BUFFER_AVAILABLE" title='llvm::mca::RS_BUFFER_AVAILABLE' data-ref="llvm::mca::RS_BUFFER_AVAILABLE" data-ref-filename="llvm..mca..RS_BUFFER_AVAILABLE">RS_BUFFER_AVAILABLE</a>:</td></tr>
<tr><th id="51">51</th><td>    <b>break</b>;</td></tr>
<tr><th id="52">52</th><td>  }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <i>// Give lower priority to LSUnit stall events.</i></td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnit" title='llvm::mca::LSUnit' data-ref="llvm::mca::LSUnit" data-ref-filename="llvm..mca..LSUnit">LSUnit</a>::<a class="type" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnitBase::Status" title='llvm::mca::LSUnitBase::Status' data-ref="llvm::mca::LSUnitBase::Status" data-ref-filename="llvm..mca..LSUnitBase..Status">Status</a> <dfn class="local col4 decl" id="4LSS" title='LSS' data-type='LSUnit::Status' data-ref="4LSS" data-ref-filename="4LSS">LSS</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="virtual ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca10LSUnitBase11isAvailableERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::isAvailable' data-ref="_ZNK4llvm3mca10LSUnitBase11isAvailableERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca10LSUnitBase11isAvailableERKNS0_7InstRefE">isAvailable</a>(<a class="local col2 ref" href="#2IR" title='IR' data-ref="2IR" data-ref-filename="2IR">IR</a>);</td></tr>
<tr><th id="56">56</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::HadTokenStall" title='llvm::mca::Scheduler::HadTokenStall' data-ref="llvm::mca::Scheduler::HadTokenStall" data-ref-filename="llvm..mca..Scheduler..HadTokenStall">HadTokenStall</a> = <a class="local col4 ref" href="#4LSS" title='LSS' data-ref="4LSS" data-ref-filename="4LSS">LSS</a> != <a class="type" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnit" title='llvm::mca::LSUnit' data-ref="llvm::mca::LSUnit" data-ref-filename="llvm..mca..LSUnit">LSUnit</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnitBase::LSU_AVAILABLE" title='llvm::mca::LSUnitBase::LSU_AVAILABLE' data-ref="llvm::mca::LSUnitBase::LSU_AVAILABLE" data-ref-filename="llvm..mca..LSUnitBase..LSU_AVAILABLE">LSU_AVAILABLE</a>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4LSS" title='LSS' data-ref="4LSS" data-ref-filename="4LSS">LSS</a>) {</td></tr>
<tr><th id="59">59</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnit" title='llvm::mca::LSUnit' data-ref="llvm::mca::LSUnit" data-ref-filename="llvm..mca..LSUnit">LSUnit</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnitBase::LSU_LQUEUE_FULL" title='llvm::mca::LSUnitBase::LSU_LQUEUE_FULL' data-ref="llvm::mca::LSUnitBase::LSU_LQUEUE_FULL" data-ref-filename="llvm..mca..LSUnitBase..LSU_LQUEUE_FULL">LSU_LQUEUE_FULL</a>:</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL" title='llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL' data-ref="llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL" data-ref-filename="llvm..mca..Scheduler..SC_LOAD_QUEUE_FULL">SC_LOAD_QUEUE_FULL</a>;</td></tr>
<tr><th id="61">61</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnit" title='llvm::mca::LSUnit' data-ref="llvm::mca::LSUnit" data-ref-filename="llvm..mca..LSUnit">LSUnit</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnitBase::LSU_SQUEUE_FULL" title='llvm::mca::LSUnitBase::LSU_SQUEUE_FULL' data-ref="llvm::mca::LSUnitBase::LSU_SQUEUE_FULL" data-ref-filename="llvm..mca..LSUnitBase..LSU_SQUEUE_FULL">LSU_SQUEUE_FULL</a>:</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::SC_STORE_QUEUE_FULL" title='llvm::mca::Scheduler::SC_STORE_QUEUE_FULL' data-ref="llvm::mca::Scheduler::SC_STORE_QUEUE_FULL" data-ref-filename="llvm..mca..Scheduler..SC_STORE_QUEUE_FULL">SC_STORE_QUEUE_FULL</a>;</td></tr>
<tr><th id="63">63</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnit" title='llvm::mca::LSUnit' data-ref="llvm::mca::LSUnit" data-ref-filename="llvm..mca..LSUnit">LSUnit</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::LSUnitBase::LSU_AVAILABLE" title='llvm::mca::LSUnitBase::LSU_AVAILABLE' data-ref="llvm::mca::LSUnitBase::LSU_AVAILABLE" data-ref-filename="llvm..mca..LSUnitBase..LSU_AVAILABLE">LSU_AVAILABLE</a>:</td></tr>
<tr><th id="64">64</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<a class="enum" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::SC_AVAILABLE" title='llvm::mca::Scheduler::SC_AVAILABLE' data-ref="llvm::mca::Scheduler::SC_AVAILABLE" data-ref-filename="llvm..mca..Scheduler..SC_AVAILABLE">SC_AVAILABLE</a>;</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Don't know how to process this LSU state result!"</q>);</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>void</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE" title='llvm::mca::Scheduler::issueInstructionImpl' data-ref="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE" data-ref-filename="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE">issueInstructionImpl</dfn>(</td></tr>
<tr><th id="71">71</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col5 decl" id="5IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="5IR" data-ref-filename="5IR">IR</dfn>,</td></tr>
<tr><th id="72">72</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::ResourceRef" title='llvm::mca::ResourceRef' data-type='std::pair&lt;uint64_t, uint64_t&gt;' data-ref="llvm::mca::ResourceRef" data-ref-filename="llvm..mca..ResourceRef">ResourceRef</a>, <a class="type" href="../../../include/llvm/MCA/Support.h.html#llvm::mca::ResourceCycles" title='llvm::mca::ResourceCycles' data-ref="llvm::mca::ResourceCycles" data-ref-filename="llvm..mca..ResourceCycles">ResourceCycles</a>&gt;&gt; &amp;<dfn class="local col6 decl" id="6UsedResources" title='UsedResources' data-type='SmallVectorImpl&lt;std::pair&lt;ResourceRef, ResourceCycles&gt; &gt; &amp;' data-ref="6UsedResources" data-ref-filename="6UsedResources">UsedResources</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> *<dfn class="local col7 decl" id="7IS" title='IS' data-type='llvm::mca::Instruction *' data-ref="7IS" data-ref-filename="7IS">IS</dfn> = <a class="local col5 ref" href="#5IR" title='IR' data-ref="5IR" data-ref-filename="5IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="74">74</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstrDesc" title='llvm::mca::InstrDesc' data-ref="llvm::mca::InstrDesc" data-ref-filename="llvm..mca..InstrDesc">InstrDesc</a> &amp;<dfn class="local col8 decl" id="8D" title='D' data-type='const llvm::mca::InstrDesc &amp;' data-ref="8D" data-ref-filename="8D">D</dfn> = <a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDescEv" title='llvm::mca::InstructionBase::getDesc' data-ref="_ZNK4llvm3mca15InstructionBase7getDescEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDescEv">getDesc</a>();</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// Issue the instruction and collect all the consumed resources</i></td></tr>
<tr><th id="77">77</th><td><i>  // into a vector. That vector is then used to notify the listener.</i></td></tr>
<tr><th id="78">78</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE" title='llvm::mca::ResourceManager::issueInstruction' data-ref="_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE" data-ref-filename="_ZN4llvm3mca15ResourceManager16issueInstructionERKNS0_9InstrDescERNS_15SmallVectorImplISt4pairIS6_ImmENS0_14ResourceCyclesEEEE">issueInstruction</a>(<a class="local col8 ref" href="#8D" title='D' data-ref="8D" data-ref-filename="8D">D</a>, <span class='refarg'><a class="local col6 ref" href="#6UsedResources" title='UsedResources' data-ref="6UsedResources" data-ref-filename="6UsedResources">UsedResources</a></span>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <i>// Notify the instruction that it started executing.</i></td></tr>
<tr><th id="81">81</th><td><i>  // This updates the internal state of each write.</i></td></tr>
<tr><th id="82">82</th><td>  <a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction7executeEj" title='llvm::mca::Instruction::execute' data-ref="_ZN4llvm3mca11Instruction7executeEj" data-ref-filename="_ZN4llvm3mca11Instruction7executeEj">execute</a>(<a class="local col5 ref" href="#5IR" title='IR' data-ref="5IR" data-ref-filename="5IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getSourceIndexEv" title='llvm::mca::InstRef::getSourceIndex' data-ref="_ZNK4llvm3mca7InstRef14getSourceIndexEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getSourceIndexEv">getSourceIndex</a>());</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction21computeCriticalRegDepEv" title='llvm::mca::Instruction::computeCriticalRegDep' data-ref="_ZN4llvm3mca11Instruction21computeCriticalRegDepEv" data-ref-filename="_ZN4llvm3mca11Instruction21computeCriticalRegDepEv">computeCriticalRegDep</a>();</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <b>if</b> (<a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>()) {</td></tr>
<tr><th id="87">87</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="virtual ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::onInstructionIssued' data-ref="_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca10LSUnitBase19onInstructionIssuedERKNS0_7InstRefE">onInstructionIssued</a>(<a class="local col5 ref" href="#5IR" title='IR' data-ref="5IR" data-ref-filename="5IR">IR</a>);</td></tr>
<tr><th id="88">88</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#llvm::mca::MemoryGroup" title='llvm::mca::MemoryGroup' data-ref="llvm::mca::MemoryGroup" data-ref-filename="llvm..mca..MemoryGroup">MemoryGroup</a> &amp;<dfn class="local col9 decl" id="9Group" title='Group' data-type='const llvm::mca::MemoryGroup &amp;' data-ref="9Group" data-ref-filename="9Group">Group</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZN4llvm3mca10LSUnitBase8getGroupEj" title='llvm::mca::LSUnitBase::getGroup' data-ref="_ZN4llvm3mca10LSUnitBase8getGroupEj" data-ref-filename="_ZN4llvm3mca10LSUnitBase8getGroupEj">getGroup</a>(<a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction13getLSUTokenIDEv" title='llvm::mca::Instruction::getLSUTokenID' data-ref="_ZNK4llvm3mca11Instruction13getLSUTokenIDEv" data-ref-filename="_ZNK4llvm3mca11Instruction13getLSUTokenIDEv">getLSUTokenID</a>());</td></tr>
<tr><th id="89">89</th><td>    <a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction17setCriticalMemDepERKNS0_18CriticalDependencyE" title='llvm::mca::Instruction::setCriticalMemDep' data-ref="_ZN4llvm3mca11Instruction17setCriticalMemDepERKNS0_18CriticalDependencyE" data-ref-filename="_ZN4llvm3mca11Instruction17setCriticalMemDepERKNS0_18CriticalDependencyE">setCriticalMemDep</a>(<a class="local col9 ref" href="#9Group" title='Group' data-ref="9Group" data-ref-filename="9Group">Group</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca11MemoryGroup22getCriticalPredecessorEv" title='llvm::mca::MemoryGroup::getCriticalPredecessor' data-ref="_ZNK4llvm3mca11MemoryGroup22getCriticalPredecessorEv" data-ref-filename="_ZNK4llvm3mca11MemoryGroup22getCriticalPredecessorEv">getCriticalPredecessor</a>());</td></tr>
<tr><th id="90">90</th><td>  }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <b>if</b> (<a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction11isExecutingEv" title='llvm::mca::Instruction::isExecuting' data-ref="_ZNK4llvm3mca11Instruction11isExecutingEv" data-ref-filename="_ZNK4llvm3mca11Instruction11isExecutingEv">isExecuting</a>())</td></tr>
<tr><th id="93">93</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::IssuedSet" title='llvm::mca::Scheduler::IssuedSet' data-ref="llvm::mca::Scheduler::IssuedSet" data-ref-filename="llvm..mca..Scheduler..IssuedSet">IssuedSet</a>.<span class='ref fn' title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOTL0__" data-ref-filename="_ZNSt6vector12emplace_backEDpOTL0__">emplace_back</span>(<span class='refarg'><a class="local col5 ref" href="#5IR" title='IR' data-ref="5IR" data-ref-filename="5IR">IR</a></span>);</td></tr>
<tr><th id="94">94</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#7IS" title='IS' data-ref="7IS" data-ref-filename="7IS">IS</a>-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction10isExecutedEv" title='llvm::mca::Instruction::isExecuted' data-ref="_ZNK4llvm3mca11Instruction10isExecutedEv" data-ref-filename="_ZNK4llvm3mca11Instruction10isExecutedEv">isExecuted</a>())</td></tr>
<tr><th id="95">95</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="virtual ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::onInstructionExecuted' data-ref="_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE">onInstructionExecuted</a>(<a class="local col5 ref" href="#5IR" title='IR' data-ref="5IR" data-ref-filename="5IR">IR</a>);</td></tr>
<tr><th id="96">96</th><td>}</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>// Release the buffered resources and issue the instruction.</i></td></tr>
<tr><th id="99">99</th><td><em>void</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_" title='llvm::mca::Scheduler::issueInstruction' data-ref="_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_" data-ref-filename="_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_">issueInstruction</dfn>(</td></tr>
<tr><th id="100">100</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col0 decl" id="10IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="10IR" data-ref-filename="10IR">IR</dfn>,</td></tr>
<tr><th id="101">101</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::ResourceRef" title='llvm::mca::ResourceRef' data-type='std::pair&lt;uint64_t, uint64_t&gt;' data-ref="llvm::mca::ResourceRef" data-ref-filename="llvm..mca..ResourceRef">ResourceRef</a>, <a class="type" href="../../../include/llvm/MCA/Support.h.html#llvm::mca::ResourceCycles" title='llvm::mca::ResourceCycles' data-ref="llvm::mca::ResourceCycles" data-ref-filename="llvm..mca..ResourceCycles">ResourceCycles</a>&gt;&gt; &amp;<dfn class="local col1 decl" id="11UsedResources" title='UsedResources' data-type='SmallVectorImpl&lt;std::pair&lt;ResourceRef, ResourceCycles&gt; &gt; &amp;' data-ref="11UsedResources" data-ref-filename="11UsedResources">UsedResources</dfn>,</td></tr>
<tr><th id="102">102</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col2 decl" id="12PendingInstructions" title='PendingInstructions' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="12PendingInstructions" data-ref-filename="12PendingInstructions">PendingInstructions</dfn>,</td></tr>
<tr><th id="103">103</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col3 decl" id="13ReadyInstructions" title='ReadyInstructions' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="13ReadyInstructions" data-ref-filename="13ReadyInstructions">ReadyInstructions</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col4 decl" id="14Inst" title='Inst' data-type='const llvm::mca::Instruction &amp;' data-ref="14Inst" data-ref-filename="14Inst">Inst</dfn> = *<a class="local col0 ref" href="#10IR" title='IR' data-ref="10IR" data-ref-filename="10IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <dfn class="local col5 decl" id="15HasDependentUsers" title='HasDependentUsers' data-type='bool' data-ref="15HasDependentUsers" data-ref-filename="15HasDependentUsers">HasDependentUsers</dfn> = <a class="local col4 ref" href="#14Inst" title='Inst' data-ref="14Inst" data-ref-filename="14Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase17hasDependentUsersEv" title='llvm::mca::InstructionBase::hasDependentUsers' data-ref="_ZNK4llvm3mca15InstructionBase17hasDependentUsersEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase17hasDependentUsersEv">hasDependentUsers</a>();</td></tr>
<tr><th id="106">106</th><td>  <a class="local col5 ref" href="#15HasDependentUsers" title='HasDependentUsers' data-ref="15HasDependentUsers" data-ref-filename="15HasDependentUsers">HasDependentUsers</a> |= <a class="local col4 ref" href="#14Inst" title='Inst' data-ref="14Inst" data-ref-filename="14Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>() &amp;&amp; <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca10LSUnitBase17hasDependentUsersERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::hasDependentUsers' data-ref="_ZNK4llvm3mca10LSUnitBase17hasDependentUsersERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca10LSUnitBase17hasDependentUsersERKNS0_7InstRefE">hasDependentUsers</a>(<a class="local col0 ref" href="#10IR" title='IR' data-ref="10IR" data-ref-filename="10IR">IR</a>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#_ZN4llvm3mca15ResourceManager14releaseBuffersEm" title='llvm::mca::ResourceManager::releaseBuffers' data-ref="_ZN4llvm3mca15ResourceManager14releaseBuffersEm" data-ref-filename="_ZN4llvm3mca15ResourceManager14releaseBuffersEm">releaseBuffers</a>(<a class="local col4 ref" href="#14Inst" title='Inst' data-ref="14Inst" data-ref-filename="14Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction14getUsedBuffersEv" title='llvm::mca::Instruction::getUsedBuffers' data-ref="_ZNK4llvm3mca11Instruction14getUsedBuffersEv" data-ref-filename="_ZNK4llvm3mca11Instruction14getUsedBuffersEv">getUsedBuffers</a>());</td></tr>
<tr><th id="109">109</th><td>  <a class="member fn" href="#_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE" title='llvm::mca::Scheduler::issueInstructionImpl' data-ref="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE" data-ref-filename="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE">issueInstructionImpl</a>(<span class='refarg'><a class="local col0 ref" href="#10IR" title='IR' data-ref="10IR" data-ref-filename="10IR">IR</a></span>, <span class='refarg'><a class="local col1 ref" href="#11UsedResources" title='UsedResources' data-ref="11UsedResources" data-ref-filename="11UsedResources">UsedResources</a></span>);</td></tr>
<tr><th id="110">110</th><td>  <i>// Instructions that have been issued during this cycle might have unblocked</i></td></tr>
<tr><th id="111">111</th><td><i>  // other dependent instructions. Dependent instructions may be issued during</i></td></tr>
<tr><th id="112">112</th><td><i>  // this same cycle if operands have ReadAdvance entries.  Promote those</i></td></tr>
<tr><th id="113">113</th><td><i>  // instructions to the ReadySet and notify the caller that those are ready.</i></td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<a class="local col5 ref" href="#15HasDependentUsers" title='HasDependentUsers' data-ref="15HasDependentUsers" data-ref-filename="15HasDependentUsers">HasDependentUsers</a>)</td></tr>
<tr><th id="115">115</th><td>    <b>if</b> (<a class="member fn" href="#_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToPendingSet' data-ref="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToPendingSet</a>(<span class='refarg'><a class="local col2 ref" href="#12PendingInstructions" title='PendingInstructions' data-ref="12PendingInstructions" data-ref-filename="12PendingInstructions">PendingInstructions</a></span>))</td></tr>
<tr><th id="116">116</th><td>      <a class="member fn" href="#_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToReadySet' data-ref="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToReadySet</a>(<span class='refarg'><a class="local col3 ref" href="#13ReadyInstructions" title='ReadyInstructions' data-ref="13ReadyInstructions" data-ref-filename="13ReadyInstructions">ReadyInstructions</a></span>);</td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToReadySet' data-ref="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToReadySet</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col6 decl" id="16Ready" title='Ready' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="16Ready" data-ref-filename="16Ready">Ready</dfn>) {</td></tr>
<tr><th id="120">120</th><td>  <i>// Scan the set of waiting instructions and promote them to the</i></td></tr>
<tr><th id="121">121</th><td><i>  // ready set if operands are all ready.</i></td></tr>
<tr><th id="122">122</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="17PromotedElements" title='PromotedElements' data-type='unsigned int' data-ref="17PromotedElements" data-ref-filename="17PromotedElements">PromotedElements</dfn> = <var>0</var>;</td></tr>
<tr><th id="123">123</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="18I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;' data-ref="18I" data-ref-filename="18I">I</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::begin' data-ref="_ZNSt6vector5beginEv" data-ref-filename="_ZNSt6vector5beginEv">begin</span>(), <dfn class="local col9 decl" id="19E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;' data-ref="19E" data-ref-filename="19E">E</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>(); <a class="local col8 ref" href="#18I" title='I' data-ref="18I" data-ref-filename="18I">I</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col9 ref" href="#19E" title='E' data-ref="19E" data-ref-filename="19E">E</a>;) {</td></tr>
<tr><th id="124">124</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col0 decl" id="20IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="20IR" data-ref-filename="20IR">IR</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col8 ref" href="#18I" title='I' data-ref="18I" data-ref-filename="18I">I</a>;</td></tr>
<tr><th id="125">125</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRefcvbEv" title='llvm::mca::InstRef::operator bool' data-ref="_ZNK4llvm3mca7InstRefcvbEv" data-ref-filename="_ZNK4llvm3mca7InstRefcvbEv"></a><a class="local col0 ref" href="#20IR" title='IR' data-ref="20IR" data-ref-filename="20IR">IR</a>)</td></tr>
<tr><th id="126">126</th><td>      <b>break</b>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <i>// Check if there are unsolved register dependencies.</i></td></tr>
<tr><th id="129">129</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col1 decl" id="21IS" title='IS' data-type='llvm::mca::Instruction &amp;' data-ref="21IS" data-ref-filename="21IS">IS</dfn> = *<a class="local col0 ref" href="#20IR" title='IR' data-ref="20IR" data-ref-filename="20IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="130">130</th><td>    <b>if</b> (!<a class="local col1 ref" href="#21IS" title='IS' data-ref="21IS" data-ref-filename="21IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction7isReadyEv" title='llvm::mca::Instruction::isReady' data-ref="_ZNK4llvm3mca11Instruction7isReadyEv" data-ref-filename="_ZNK4llvm3mca11Instruction7isReadyEv">isReady</a>() &amp;&amp; !<a class="local col1 ref" href="#21IS" title='IS' data-ref="21IS" data-ref-filename="21IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction13updatePendingEv" title='llvm::mca::Instruction::updatePending' data-ref="_ZN4llvm3mca11Instruction13updatePendingEv" data-ref-filename="_ZN4llvm3mca11Instruction13updatePendingEv">updatePending</a>()) {</td></tr>
<tr><th id="131">131</th><td>      <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col8 ref" href="#18I" title='I' data-ref="18I" data-ref-filename="18I">I</a>;</td></tr>
<tr><th id="132">132</th><td>      <b>continue</b>;</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td>    <i>// Check if there are unsolved memory dependencies.</i></td></tr>
<tr><th id="135">135</th><td>    <b>if</b> (<a class="local col1 ref" href="#21IS" title='IS' data-ref="21IS" data-ref-filename="21IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>() &amp;&amp; !<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca10LSUnitBase7isReadyERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::isReady' data-ref="_ZNK4llvm3mca10LSUnitBase7isReadyERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca10LSUnitBase7isReadyERKNS0_7InstRefE">isReady</a>(<a class="local col0 ref" href="#20IR" title='IR' data-ref="20IR" data-ref-filename="20IR">IR</a>)) {</td></tr>
<tr><th id="136">136</th><td>      <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col8 ref" href="#18I" title='I' data-ref="18I" data-ref-filename="18I">I</a>;</td></tr>
<tr><th id="137">137</th><td>      <b>continue</b>;</td></tr>
<tr><th id="138">138</th><td>    }</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[SCHEDULER]: Instruction #"</q> &lt;&lt; IR</td></tr>
<tr><th id="141">141</th><td>                      &lt;&lt; <q>" promoted to the READY set.\n"</q>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>    <a class="local col6 ref" href="#16Ready" title='Ready' data-ref="16Ready" data-ref-filename="16Ready">Ready</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<span class='refarg'><a class="local col0 ref" href="#20IR" title='IR' data-ref="20IR" data-ref-filename="20IR">IR</a></span>);</td></tr>
<tr><th id="144">144</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOTL0__" data-ref-filename="_ZNSt6vector12emplace_backEDpOTL0__">emplace_back</span>(<span class='refarg'><a class="local col0 ref" href="#20IR" title='IR' data-ref="20IR" data-ref-filename="20IR">IR</a></span>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    <a class="local col0 ref" href="#20IR" title='IR' data-ref="20IR" data-ref-filename="20IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef10invalidateEv" title='llvm::mca::InstRef::invalidate' data-ref="_ZN4llvm3mca7InstRef10invalidateEv" data-ref-filename="_ZN4llvm3mca7InstRef10invalidateEv">invalidate</a>();</td></tr>
<tr><th id="147">147</th><td>    ++<a class="local col7 ref" href="#17PromotedElements" title='PromotedElements' data-ref="17PromotedElements" data-ref-filename="17PromotedElements">PromotedElements</a>;</td></tr>
<tr><th id="148">148</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::iter_swap' data-ref="_ZSt9iter_swapT_T0_" data-ref-filename="_ZSt9iter_swapT_T0_">iter_swap</span>(<span class='ref fn fake' title='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::mca::InstRef*,std::vector{llvm::mca::InstRef,std::allocator{llvm::mca::InstRef}}}::__normal_iterator" data-ref-filename="__gnu_cxx..__normal_iterator{llvm..mca..InstRef*,std..vector{llvm..mca..InstRef,std..allocator{llvm..mca..InstRef}}}..__normal_iterator"></span><a class="local col8 ref" href="#18I" title='I' data-ref="18I" data-ref-filename="18I">I</a>, <a class="local col9 ref" href="#19E" title='E' data-ref="19E" data-ref-filename="19E">E</a> <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator-' data-ref="__gnu_cxx::__normal_iterator::operator-" data-ref-filename="__gnu_cxx..__normal_iterator..operator-">-</span> <a class="local col7 ref" href="#17PromotedElements" title='PromotedElements' data-ref="17PromotedElements" data-ref-filename="17PromotedElements">PromotedElements</a>);</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm" data-ref-filename="_ZNSt6vector6resizeEm">resize</span>(<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() - <a class="local col7 ref" href="#17PromotedElements" title='PromotedElements' data-ref="17PromotedElements" data-ref-filename="17PromotedElements">PromotedElements</a>);</td></tr>
<tr><th id="152">152</th><td>  <b>return</b> <a class="local col7 ref" href="#17PromotedElements" title='PromotedElements' data-ref="17PromotedElements" data-ref-filename="17PromotedElements">PromotedElements</a>;</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToPendingSet' data-ref="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToPendingSet</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col2 decl" id="22Pending" title='Pending' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="22Pending" data-ref-filename="22Pending">Pending</dfn>) {</td></tr>
<tr><th id="156">156</th><td>  <i>// Scan the set of waiting instructions and promote them to the</i></td></tr>
<tr><th id="157">157</th><td><i>  // pending set if operands are all ready.</i></td></tr>
<tr><th id="158">158</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="23RemovedElements" title='RemovedElements' data-type='unsigned int' data-ref="23RemovedElements" data-ref-filename="23RemovedElements">RemovedElements</dfn> = <var>0</var>;</td></tr>
<tr><th id="159">159</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="24I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;' data-ref="24I" data-ref-filename="24I">I</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</a>.<span class='ref fn' title='std::vector::begin' data-ref="_ZNSt6vector5beginEv" data-ref-filename="_ZNSt6vector5beginEv">begin</span>(), <dfn class="local col5 decl" id="25E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;' data-ref="25E" data-ref-filename="25E">E</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>(); <a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col5 ref" href="#25E" title='E' data-ref="25E" data-ref-filename="25E">E</a>;) {</td></tr>
<tr><th id="160">160</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col6 decl" id="26IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="26IR" data-ref-filename="26IR">IR</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>;</td></tr>
<tr><th id="161">161</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRefcvbEv" title='llvm::mca::InstRef::operator bool' data-ref="_ZNK4llvm3mca7InstRefcvbEv" data-ref-filename="_ZNK4llvm3mca7InstRefcvbEv"></a><a class="local col6 ref" href="#26IR" title='IR' data-ref="26IR" data-ref-filename="26IR">IR</a>)</td></tr>
<tr><th id="162">162</th><td>      <b>break</b>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>    <i>// Check if this instruction is now ready. In case, force</i></td></tr>
<tr><th id="165">165</th><td><i>    // a transition in state using method 'updateDispatched()'.</i></td></tr>
<tr><th id="166">166</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col7 decl" id="27IS" title='IS' data-type='llvm::mca::Instruction &amp;' data-ref="27IS" data-ref-filename="27IS">IS</dfn> = *<a class="local col6 ref" href="#26IR" title='IR' data-ref="26IR" data-ref-filename="26IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="167">167</th><td>    <b>if</b> (<a class="local col7 ref" href="#27IS" title='IS' data-ref="27IS" data-ref-filename="27IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction12isDispatchedEv" title='llvm::mca::Instruction::isDispatched' data-ref="_ZNK4llvm3mca11Instruction12isDispatchedEv" data-ref-filename="_ZNK4llvm3mca11Instruction12isDispatchedEv">isDispatched</a>() &amp;&amp; !<a class="local col7 ref" href="#27IS" title='IS' data-ref="27IS" data-ref-filename="27IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction16updateDispatchedEv" title='llvm::mca::Instruction::updateDispatched' data-ref="_ZN4llvm3mca11Instruction16updateDispatchedEv" data-ref-filename="_ZN4llvm3mca11Instruction16updateDispatchedEv">updateDispatched</a>()) {</td></tr>
<tr><th id="168">168</th><td>      <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>;</td></tr>
<tr><th id="169">169</th><td>      <b>continue</b>;</td></tr>
<tr><th id="170">170</th><td>    }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>    <b>if</b> (<a class="local col7 ref" href="#27IS" title='IS' data-ref="27IS" data-ref-filename="27IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>() &amp;&amp; <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca10LSUnitBase9isWaitingERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::isWaiting' data-ref="_ZNK4llvm3mca10LSUnitBase9isWaitingERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca10LSUnitBase9isWaitingERKNS0_7InstRefE">isWaiting</a>(<a class="local col6 ref" href="#26IR" title='IR' data-ref="26IR" data-ref-filename="26IR">IR</a>)) {</td></tr>
<tr><th id="173">173</th><td>      <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>;</td></tr>
<tr><th id="174">174</th><td>      <b>continue</b>;</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[SCHEDULER]: Instruction #"</q> &lt;&lt; IR</td></tr>
<tr><th id="178">178</th><td>                      &lt;&lt; <q>" promoted to the PENDING set.\n"</q>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <a class="local col2 ref" href="#22Pending" title='Pending' data-ref="22Pending" data-ref-filename="22Pending">Pending</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<span class='refarg'><a class="local col6 ref" href="#26IR" title='IR' data-ref="26IR" data-ref-filename="26IR">IR</a></span>);</td></tr>
<tr><th id="181">181</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOTL0__" data-ref-filename="_ZNSt6vector12emplace_backEDpOTL0__">emplace_back</span>(<span class='refarg'><a class="local col6 ref" href="#26IR" title='IR' data-ref="26IR" data-ref-filename="26IR">IR</a></span>);</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <a class="local col6 ref" href="#26IR" title='IR' data-ref="26IR" data-ref-filename="26IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef10invalidateEv" title='llvm::mca::InstRef::invalidate' data-ref="_ZN4llvm3mca7InstRef10invalidateEv" data-ref-filename="_ZN4llvm3mca7InstRef10invalidateEv">invalidate</a>();</td></tr>
<tr><th id="184">184</th><td>    ++<a class="local col3 ref" href="#23RemovedElements" title='RemovedElements' data-ref="23RemovedElements" data-ref-filename="23RemovedElements">RemovedElements</a>;</td></tr>
<tr><th id="185">185</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::iter_swap' data-ref="_ZSt9iter_swapT_T0_" data-ref-filename="_ZSt9iter_swapT_T0_">iter_swap</span>(<span class='ref fn fake' title='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::mca::InstRef*,std::vector{llvm::mca::InstRef,std::allocator{llvm::mca::InstRef}}}::__normal_iterator" data-ref-filename="__gnu_cxx..__normal_iterator{llvm..mca..InstRef*,std..vector{llvm..mca..InstRef,std..allocator{llvm..mca..InstRef}}}..__normal_iterator"></span><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>, <a class="local col5 ref" href="#25E" title='E' data-ref="25E" data-ref-filename="25E">E</a> <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator-' data-ref="__gnu_cxx::__normal_iterator::operator-" data-ref-filename="__gnu_cxx..__normal_iterator..operator-">-</span> <a class="local col3 ref" href="#23RemovedElements" title='RemovedElements' data-ref="23RemovedElements" data-ref-filename="23RemovedElements">RemovedElements</a>);</td></tr>
<tr><th id="186">186</th><td>  }</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</a>.<span class='ref fn' title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm" data-ref-filename="_ZNSt6vector6resizeEm">resize</span>(<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() - <a class="local col3 ref" href="#23RemovedElements" title='RemovedElements' data-ref="23RemovedElements" data-ref-filename="23RemovedElements">RemovedElements</a>);</td></tr>
<tr><th id="189">189</th><td>  <b>return</b> <a class="local col3 ref" href="#23RemovedElements" title='RemovedElements' data-ref="23RemovedElements" data-ref-filename="23RemovedElements">RemovedElements</a>;</td></tr>
<tr><th id="190">190</th><td>}</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler6selectEv" title='llvm::mca::Scheduler::select' data-ref="_ZN4llvm3mca9Scheduler6selectEv" data-ref-filename="_ZN4llvm3mca9Scheduler6selectEv">select</dfn>() {</td></tr>
<tr><th id="193">193</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28QueueIndex" title='QueueIndex' data-type='unsigned int' data-ref="28QueueIndex" data-ref-filename="28QueueIndex">QueueIndex</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>();</td></tr>
<tr><th id="194">194</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="29I" title='I' data-type='unsigned int' data-ref="29I" data-ref-filename="29I">I</dfn> = <var>0</var>, <dfn class="local col0 decl" id="30E" title='E' data-type='unsigned int' data-ref="30E" data-ref-filename="30E">E</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>(); <a class="local col9 ref" href="#29I" title='I' data-ref="29I" data-ref-filename="29I">I</a> != <a class="local col0 ref" href="#30E" title='E' data-ref="30E" data-ref-filename="30E">E</a>; ++<a class="local col9 ref" href="#29I" title='I' data-ref="29I" data-ref-filename="29I">I</a>) {</td></tr>
<tr><th id="195">195</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col1 decl" id="31IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="31IR" data-ref-filename="31IR">IR</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#29I" title='I' data-ref="29I" data-ref-filename="29I">I</a>]</span>;</td></tr>
<tr><th id="196">196</th><td>    <b>if</b> (<a class="local col8 ref" href="#28QueueIndex" title='QueueIndex' data-ref="28QueueIndex" data-ref-filename="28QueueIndex">QueueIndex</a> == <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() ||</td></tr>
<tr><th id="197">197</th><td>        <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Strategy" title='llvm::mca::Scheduler::Strategy' data-ref="llvm::mca::Scheduler::Strategy" data-ref-filename="llvm..mca..Scheduler..Strategy">Strategy</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="virtual ref fn" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#_ZNK4llvm3mca17SchedulerStrategy7compareERKNS0_7InstRefES4_" title='llvm::mca::SchedulerStrategy::compare' data-ref="_ZNK4llvm3mca17SchedulerStrategy7compareERKNS0_7InstRefES4_" data-ref-filename="_ZNK4llvm3mca17SchedulerStrategy7compareERKNS0_7InstRefES4_">compare</a>(<a class="local col1 ref" href="#31IR" title='IR' data-ref="31IR" data-ref-filename="31IR">IR</a>, <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#28QueueIndex" title='QueueIndex' data-ref="28QueueIndex" data-ref-filename="28QueueIndex">QueueIndex</a>]</span>)) {</td></tr>
<tr><th id="198">198</th><td>      <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col2 decl" id="32IS" title='IS' data-type='llvm::mca::Instruction &amp;' data-ref="32IS" data-ref-filename="32IS">IS</dfn> = *<a class="local col1 ref" href="#31IR" title='IR' data-ref="31IR" data-ref-filename="31IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="199">199</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="33BusyResourceMask" title='BusyResourceMask' data-type='uint64_t' data-ref="33BusyResourceMask" data-ref-filename="33BusyResourceMask">BusyResourceMask</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE" title='llvm::mca::ResourceManager::checkAvailability' data-ref="_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE" data-ref-filename="_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE">checkAvailability</a>(<a class="local col2 ref" href="#32IS" title='IS' data-ref="32IS" data-ref-filename="32IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDescEv" title='llvm::mca::InstructionBase::getDesc' data-ref="_ZNK4llvm3mca15InstructionBase7getDescEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDescEv">getDesc</a>());</td></tr>
<tr><th id="200">200</th><td>      <b>if</b> (<a class="local col3 ref" href="#33BusyResourceMask" title='BusyResourceMask' data-ref="33BusyResourceMask" data-ref-filename="33BusyResourceMask">BusyResourceMask</a>)</td></tr>
<tr><th id="201">201</th><td>        <a class="local col2 ref" href="#32IS" title='IS' data-ref="32IS" data-ref-filename="32IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction23setCriticalResourceMaskEm" title='llvm::mca::Instruction::setCriticalResourceMask' data-ref="_ZN4llvm3mca11Instruction23setCriticalResourceMaskEm" data-ref-filename="_ZN4llvm3mca11Instruction23setCriticalResourceMaskEm">setCriticalResourceMask</a>(<a class="local col3 ref" href="#33BusyResourceMask" title='BusyResourceMask' data-ref="33BusyResourceMask" data-ref-filename="33BusyResourceMask">BusyResourceMask</a>);</td></tr>
<tr><th id="202">202</th><td>      <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::BusyResourceUnits" title='llvm::mca::Scheduler::BusyResourceUnits' data-ref="llvm::mca::Scheduler::BusyResourceUnits" data-ref-filename="llvm..mca..Scheduler..BusyResourceUnits">BusyResourceUnits</a> |= <a class="local col3 ref" href="#33BusyResourceMask" title='BusyResourceMask' data-ref="33BusyResourceMask" data-ref-filename="33BusyResourceMask">BusyResourceMask</a>;</td></tr>
<tr><th id="203">203</th><td>      <b>if</b> (!<a class="local col3 ref" href="#33BusyResourceMask" title='BusyResourceMask' data-ref="33BusyResourceMask" data-ref-filename="33BusyResourceMask">BusyResourceMask</a>)</td></tr>
<tr><th id="204">204</th><td>        <a class="local col8 ref" href="#28QueueIndex" title='QueueIndex' data-ref="28QueueIndex" data-ref-filename="28QueueIndex">QueueIndex</a> = <a class="local col9 ref" href="#29I" title='I' data-ref="29I" data-ref-filename="29I">I</a>;</td></tr>
<tr><th id="205">205</th><td>    }</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>if</b> (<a class="local col8 ref" href="#28QueueIndex" title='QueueIndex' data-ref="28QueueIndex" data-ref-filename="28QueueIndex">QueueIndex</a> == <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>())</td></tr>
<tr><th id="209">209</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a><a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRefC1Ev" title='llvm::mca::InstRef::InstRef' data-ref="_ZN4llvm3mca7InstRefC1Ev" data-ref-filename="_ZN4llvm3mca7InstRefC1Ev">(</a>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i>// We found an instruction to issue.</i></td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> <dfn class="local col4 decl" id="34IR" title='IR' data-type='llvm::mca::InstRef' data-ref="34IR" data-ref-filename="34IR">IR</dfn> = <a class="ref fn fake" href="../../../include/llvm/MCA/Instruction.h.html#562" title='llvm::mca::InstRef::InstRef' data-ref="_ZN4llvm3mca7InstRefC1ERKS1_" data-ref-filename="_ZN4llvm3mca7InstRefC1ERKS1_"></a><a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#28QueueIndex" title='QueueIndex' data-ref="28QueueIndex" data-ref-filename="28QueueIndex">QueueIndex</a>]</span>;</td></tr>
<tr><th id="213">213</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#28QueueIndex" title='QueueIndex' data-ref="28QueueIndex" data-ref-filename="28QueueIndex">QueueIndex</a>]</span></span>, <span class='refarg'><a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() - <var>1</var>]</span></span>);</td></tr>
<tr><th id="214">214</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv" data-ref-filename="_ZNSt6vector8pop_backEv">pop_back</span>();</td></tr>
<tr><th id="215">215</th><td>  <b>return</b> <a class="local col4 ref" href="#34IR" title='IR' data-ref="34IR" data-ref-filename="34IR">IR</a>;</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>void</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::updateIssuedSet' data-ref="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE">updateIssuedSet</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col5 decl" id="35Executed" title='Executed' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="35Executed" data-ref-filename="35Executed">Executed</dfn>) {</td></tr>
<tr><th id="219">219</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="36RemovedElements" title='RemovedElements' data-type='unsigned int' data-ref="36RemovedElements" data-ref-filename="36RemovedElements">RemovedElements</dfn> = <var>0</var>;</td></tr>
<tr><th id="220">220</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="37I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;' data-ref="37I" data-ref-filename="37I">I</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::IssuedSet" title='llvm::mca::Scheduler::IssuedSet' data-ref="llvm::mca::Scheduler::IssuedSet" data-ref-filename="llvm..mca..Scheduler..IssuedSet">IssuedSet</a>.<span class='ref fn' title='std::vector::begin' data-ref="_ZNSt6vector5beginEv" data-ref-filename="_ZNSt6vector5beginEv">begin</span>(), <dfn class="local col8 decl" id="38E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;' data-ref="38E" data-ref-filename="38E">E</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::IssuedSet" title='llvm::mca::Scheduler::IssuedSet' data-ref="llvm::mca::Scheduler::IssuedSet" data-ref-filename="llvm..mca..Scheduler..IssuedSet">IssuedSet</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>(); <a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col8 ref" href="#38E" title='E' data-ref="38E" data-ref-filename="38E">E</a>;) {</td></tr>
<tr><th id="221">221</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col9 decl" id="39IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="39IR" data-ref-filename="39IR">IR</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>;</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRefcvbEv" title='llvm::mca::InstRef::operator bool' data-ref="_ZNK4llvm3mca7InstRefcvbEv" data-ref-filename="_ZNK4llvm3mca7InstRefcvbEv"></a><a class="local col9 ref" href="#39IR" title='IR' data-ref="39IR" data-ref-filename="39IR">IR</a>)</td></tr>
<tr><th id="223">223</th><td>      <b>break</b>;</td></tr>
<tr><th id="224">224</th><td>    <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col0 decl" id="40IS" title='IS' data-type='llvm::mca::Instruction &amp;' data-ref="40IS" data-ref-filename="40IS">IS</dfn> = *<a class="local col9 ref" href="#39IR" title='IR' data-ref="39IR" data-ref-filename="39IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (!<a class="local col0 ref" href="#40IS" title='IS' data-ref="40IS" data-ref-filename="40IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction10isExecutedEv" title='llvm::mca::Instruction::isExecuted' data-ref="_ZNK4llvm3mca11Instruction10isExecutedEv" data-ref-filename="_ZNK4llvm3mca11Instruction10isExecutedEv">isExecuted</a>()) {</td></tr>
<tr><th id="226">226</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[SCHEDULER]: Instruction #"</q> &lt;&lt; IR</td></tr>
<tr><th id="227">227</th><td>                        &lt;&lt; <q>" is still executing.\n"</q>);</td></tr>
<tr><th id="228">228</th><td>      <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>;</td></tr>
<tr><th id="229">229</th><td>      <b>continue</b>;</td></tr>
<tr><th id="230">230</th><td>    }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <i>// Instruction IR has completed execution.</i></td></tr>
<tr><th id="233">233</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="virtual ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::onInstructionExecuted' data-ref="_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca10LSUnitBase21onInstructionExecutedERKNS0_7InstRefE">onInstructionExecuted</a>(<a class="local col9 ref" href="#39IR" title='IR' data-ref="39IR" data-ref-filename="39IR">IR</a>);</td></tr>
<tr><th id="234">234</th><td>    <a class="local col5 ref" href="#35Executed" title='Executed' data-ref="35Executed" data-ref-filename="35Executed">Executed</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<span class='refarg'><a class="local col9 ref" href="#39IR" title='IR' data-ref="39IR" data-ref-filename="39IR">IR</a></span>);</td></tr>
<tr><th id="235">235</th><td>    ++<a class="local col6 ref" href="#36RemovedElements" title='RemovedElements' data-ref="36RemovedElements" data-ref-filename="36RemovedElements">RemovedElements</a>;</td></tr>
<tr><th id="236">236</th><td>    <a class="local col9 ref" href="#39IR" title='IR' data-ref="39IR" data-ref-filename="39IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef10invalidateEv" title='llvm::mca::InstRef::invalidate' data-ref="_ZN4llvm3mca7InstRef10invalidateEv" data-ref-filename="_ZN4llvm3mca7InstRef10invalidateEv">invalidate</a>();</td></tr>
<tr><th id="237">237</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::iter_swap' data-ref="_ZSt9iter_swapT_T0_" data-ref-filename="_ZSt9iter_swapT_T0_">iter_swap</span>(<span class='ref fn fake' title='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::mca::InstRef*,std::vector{llvm::mca::InstRef,std::allocator{llvm::mca::InstRef}}}::__normal_iterator" data-ref-filename="__gnu_cxx..__normal_iterator{llvm..mca..InstRef*,std..vector{llvm..mca..InstRef,std..allocator{llvm..mca..InstRef}}}..__normal_iterator"></span><a class="local col7 ref" href="#37I" title='I' data-ref="37I" data-ref-filename="37I">I</a>, <a class="local col8 ref" href="#38E" title='E' data-ref="38E" data-ref-filename="38E">E</a> <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator-' data-ref="__gnu_cxx::__normal_iterator::operator-" data-ref-filename="__gnu_cxx..__normal_iterator..operator-">-</span> <a class="local col6 ref" href="#36RemovedElements" title='RemovedElements' data-ref="36RemovedElements" data-ref-filename="36RemovedElements">RemovedElements</a>);</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::IssuedSet" title='llvm::mca::Scheduler::IssuedSet' data-ref="llvm::mca::Scheduler::IssuedSet" data-ref-filename="llvm..mca..Scheduler..IssuedSet">IssuedSet</a>.<span class='ref fn' title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm" data-ref-filename="_ZNSt6vector6resizeEm">resize</span>(<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::IssuedSet" title='llvm::mca::Scheduler::IssuedSet' data-ref="llvm::mca::Scheduler::IssuedSet" data-ref-filename="llvm..mca..Scheduler..IssuedSet">IssuedSet</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>() - <a class="local col6 ref" href="#36RemovedElements" title='RemovedElements' data-ref="36RemovedElements" data-ref-filename="36RemovedElements">RemovedElements</a>);</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::analyzeResourcePressure' data-ref="_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE">analyzeResourcePressure</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col1 decl" id="41Insts" title='Insts' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="41Insts" data-ref-filename="41Insts">Insts</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12append_rangeERT_OT0_" title='llvm::append_range' data-ref="_ZN4llvm12append_rangeERT_OT0_" data-ref-filename="_ZN4llvm12append_rangeERT_OT0_">append_range</a>(<span class='refarg'><a class="local col1 ref" href="#41Insts" title='Insts' data-ref="41Insts" data-ref-filename="41Insts">Insts</a></span>, <span class='refarg'><a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a></span>);</td></tr>
<tr><th id="245">245</th><td>  <b>return</b> <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::BusyResourceUnits" title='llvm::mca::Scheduler::BusyResourceUnits' data-ref="llvm::mca::Scheduler::BusyResourceUnits" data-ref-filename="llvm..mca..Scheduler..BusyResourceUnits">BusyResourceUnits</a>;</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>void</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_" title='llvm::mca::Scheduler::analyzeDataDependencies' data-ref="_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_" data-ref-filename="_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_">analyzeDataDependencies</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col2 decl" id="42RegDeps" title='RegDeps' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="42RegDeps" data-ref-filename="42RegDeps">RegDeps</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col3 decl" id="43MemDeps" title='MemDeps' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="43MemDeps" data-ref-filename="43MemDeps">MemDeps</dfn>) {</td></tr>
<tr><th id="250">250</th><td>  <em>const</em> <em>auto</em> <dfn class="local col4 decl" id="44EndIt" title='EndIt' data-type='const __gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;' data-ref="44EndIt" data-ref-filename="44EndIt">EndIt</dfn> = <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::end' data-ref="_ZNSt6vector3endEv" data-ref-filename="_ZNSt6vector3endEv">end</span>() <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator-' data-ref="__gnu_cxx::__normal_iterator::operator-" data-ref-filename="__gnu_cxx..__normal_iterator..operator-">-</span> <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::NumDispatchedToThePendingSet" title='llvm::mca::Scheduler::NumDispatchedToThePendingSet' data-ref="llvm::mca::Scheduler::NumDispatchedToThePendingSet" data-ref-filename="llvm..mca..Scheduler..NumDispatchedToThePendingSet">NumDispatchedToThePendingSet</a>;</td></tr>
<tr><th id="251">251</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col5 decl" id="45IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="45IR" data-ref-filename="45IR">IR</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::begin' data-ref="_ZNSt6vector5beginEv" data-ref-filename="_ZNSt6vector5beginEv">begin</span>(), <span class='ref fn fake' title='__gnu_cxx::__normal_iterator&lt;llvm::mca::InstRef *, std::vector&lt;llvm::mca::InstRef, std::allocator&lt;llvm::mca::InstRef&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::mca::InstRef*,std::vector{llvm::mca::InstRef,std::allocator{llvm::mca::InstRef}}}::__normal_iterator" data-ref-filename="__gnu_cxx..__normal_iterator{llvm..mca..InstRef*,std..vector{llvm..mca..InstRef,std..allocator{llvm..mca..InstRef}}}..__normal_iterator"></span><a class="local col4 ref" href="#44EndIt" title='EndIt' data-ref="44EndIt" data-ref-filename="44EndIt">EndIt</a>)) {</td></tr>
<tr><th id="252">252</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col6 decl" id="46IS" title='IS' data-type='const llvm::mca::Instruction &amp;' data-ref="46IS" data-ref-filename="46IS">IS</dfn> = *<a class="local col5 ref" href="#45IR" title='IR' data-ref="45IR" data-ref-filename="45IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE" title='llvm::mca::ResourceManager::checkAvailability' data-ref="_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE" data-ref-filename="_ZNK4llvm3mca15ResourceManager17checkAvailabilityERKNS0_9InstrDescE">checkAvailability</a>(<a class="local col6 ref" href="#46IS" title='IS' data-ref="46IS" data-ref-filename="46IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDescEv" title='llvm::mca::InstructionBase::getDesc' data-ref="_ZNK4llvm3mca15InstructionBase7getDescEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDescEv">getDesc</a>()))</td></tr>
<tr><th id="254">254</th><td>      <b>continue</b>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (<a class="local col6 ref" href="#46IS" title='IS' data-ref="46IS" data-ref-filename="46IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>() &amp;&amp; <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca10LSUnitBase9isPendingERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::isPending' data-ref="_ZNK4llvm3mca10LSUnitBase9isPendingERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca10LSUnitBase9isPendingERKNS0_7InstRefE">isPending</a>(<a class="local col5 ref" href="#45IR" title='IR' data-ref="45IR" data-ref-filename="45IR">IR</a>))</td></tr>
<tr><th id="257">257</th><td>      <a class="local col3 ref" href="#43MemDeps" title='MemDeps' data-ref="43MemDeps" data-ref-filename="43MemDeps">MemDeps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="local col5 ref" href="#45IR" title='IR' data-ref="45IR" data-ref-filename="45IR">IR</a>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>    <b>if</b> (<a class="local col6 ref" href="#46IS" title='IS' data-ref="46IS" data-ref-filename="46IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction9isPendingEv" title='llvm::mca::Instruction::isPending' data-ref="_ZNK4llvm3mca11Instruction9isPendingEv" data-ref-filename="_ZNK4llvm3mca11Instruction9isPendingEv">isPending</a>())</td></tr>
<tr><th id="260">260</th><td>      <a class="local col2 ref" href="#42RegDeps" title='RegDeps' data-ref="42RegDeps" data-ref-filename="42RegDeps">RegDeps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" title='llvm::SmallVectorImpl::emplace_back' data-ref="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__" data-ref-filename="_ZN4llvm15SmallVectorImpl12emplace_backEDpOTL0__">emplace_back</a>(<a class="local col5 ref" href="#45IR" title='IR' data-ref="45IR" data-ref-filename="45IR">IR</a>);</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><em>void</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_" title='llvm::mca::Scheduler::cycleEvent' data-ref="_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_" data-ref-filename="_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_">cycleEvent</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#llvm::mca::ResourceRef" title='llvm::mca::ResourceRef' data-type='std::pair&lt;uint64_t, uint64_t&gt;' data-ref="llvm::mca::ResourceRef" data-ref-filename="llvm..mca..ResourceRef">ResourceRef</a>&gt; &amp;<dfn class="local col7 decl" id="47Freed" title='Freed' data-type='SmallVectorImpl&lt;llvm::mca::ResourceRef&gt; &amp;' data-ref="47Freed" data-ref-filename="47Freed">Freed</dfn>,</td></tr>
<tr><th id="265">265</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col8 decl" id="48Executed" title='Executed' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="48Executed" data-ref-filename="48Executed">Executed</dfn>,</td></tr>
<tr><th id="266">266</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col9 decl" id="49Pending" title='Pending' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="49Pending" data-ref-filename="49Pending">Pending</dfn>,</td></tr>
<tr><th id="267">267</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col0 decl" id="50Ready" title='Ready' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="50Ready" data-ref-filename="50Ready">Ready</dfn>) {</td></tr>
<tr><th id="268">268</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="virtual ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZN4llvm3mca10LSUnitBase10cycleEventEv" title='llvm::mca::LSUnitBase::cycleEvent' data-ref="_ZN4llvm3mca10LSUnitBase10cycleEventEv" data-ref-filename="_ZN4llvm3mca10LSUnitBase10cycleEventEv">cycleEvent</a>();</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// Release consumed resources.</i></td></tr>
<tr><th id="271">271</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE" title='llvm::mca::ResourceManager::cycleEvent' data-ref="_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE" data-ref-filename="_ZN4llvm3mca15ResourceManager10cycleEventERNS_15SmallVectorImplISt4pairImmEEE">cycleEvent</a>(<span class='refarg'><a class="local col7 ref" href="#47Freed" title='Freed' data-ref="47Freed" data-ref-filename="47Freed">Freed</a></span>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col1 decl" id="51IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="51IR" data-ref-filename="51IR">IR</dfn> : <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::IssuedSet" title='llvm::mca::Scheduler::IssuedSet' data-ref="llvm::mca::Scheduler::IssuedSet" data-ref-filename="llvm..mca..Scheduler..IssuedSet">IssuedSet</a>)</td></tr>
<tr><th id="274">274</th><td>    <a class="local col1 ref" href="#51IR" title='IR' data-ref="51IR" data-ref-filename="51IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction10cycleEventEv" title='llvm::mca::Instruction::cycleEvent' data-ref="_ZN4llvm3mca11Instruction10cycleEventEv" data-ref-filename="_ZN4llvm3mca11Instruction10cycleEventEv">cycleEvent</a>();</td></tr>
<tr><th id="275">275</th><td>  <a class="member fn" href="#_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::updateIssuedSet' data-ref="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE">updateIssuedSet</a>(<span class='refarg'><a class="local col8 ref" href="#48Executed" title='Executed' data-ref="48Executed" data-ref-filename="48Executed">Executed</a></span>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col2 decl" id="52IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="52IR" data-ref-filename="52IR">IR</dfn> : <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>)</td></tr>
<tr><th id="278">278</th><td>    <a class="local col2 ref" href="#52IR" title='IR' data-ref="52IR" data-ref-filename="52IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction10cycleEventEv" title='llvm::mca::Instruction::cycleEvent' data-ref="_ZN4llvm3mca11Instruction10cycleEventEv" data-ref-filename="_ZN4llvm3mca11Instruction10cycleEventEv">cycleEvent</a>();</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col3 decl" id="53IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="53IR" data-ref-filename="53IR">IR</dfn> : <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</a>)</td></tr>
<tr><th id="281">281</th><td>    <a class="local col3 ref" href="#53IR" title='IR' data-ref="53IR" data-ref-filename="53IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction10cycleEventEv" title='llvm::mca::Instruction::cycleEvent' data-ref="_ZN4llvm3mca11Instruction10cycleEventEv" data-ref-filename="_ZN4llvm3mca11Instruction10cycleEventEv">cycleEvent</a>();</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <a class="member fn" href="#_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToPendingSet' data-ref="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToPendingSet</a>(<span class='refarg'><a class="local col9 ref" href="#49Pending" title='Pending' data-ref="49Pending" data-ref-filename="49Pending">Pending</a></span>);</td></tr>
<tr><th id="284">284</th><td>  <a class="member fn" href="#_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToReadySet' data-ref="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToReadySet</a>(<span class='refarg'><a class="local col0 ref" href="#50Ready" title='Ready' data-ref="50Ready" data-ref-filename="50Ready">Ready</a></span>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::NumDispatchedToThePendingSet" title='llvm::mca::Scheduler::NumDispatchedToThePendingSet' data-ref="llvm::mca::Scheduler::NumDispatchedToThePendingSet" data-ref-filename="llvm..mca..Scheduler..NumDispatchedToThePendingSet">NumDispatchedToThePendingSet</a> = <var>0</var>;</td></tr>
<tr><th id="287">287</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::BusyResourceUnits" title='llvm::mca::Scheduler::BusyResourceUnits' data-ref="llvm::mca::Scheduler::BusyResourceUnits" data-ref-filename="llvm..mca..Scheduler..BusyResourceUnits">BusyResourceUnits</a> = <var>0</var>;</td></tr>
<tr><th id="288">288</th><td>}</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE" title='llvm::mca::Scheduler::mustIssueImmediately' data-ref="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE">mustIssueImmediately</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col4 decl" id="54IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="54IR" data-ref-filename="54IR">IR</dfn>) <em>const</em> {</td></tr>
<tr><th id="291">291</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstrDesc" title='llvm::mca::InstrDesc' data-ref="llvm::mca::InstrDesc" data-ref-filename="llvm..mca..InstrDesc">InstrDesc</a> &amp;<dfn class="local col5 decl" id="55Desc" title='Desc' data-type='const llvm::mca::InstrDesc &amp;' data-ref="55Desc" data-ref-filename="55Desc">Desc</dfn> = <a class="local col4 ref" href="#54IR" title='IR' data-ref="54IR" data-ref-filename="54IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDescEv" title='llvm::mca::InstructionBase::getDesc' data-ref="_ZNK4llvm3mca15InstructionBase7getDescEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDescEv">getDesc</a>();</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="local col5 ref" href="#55Desc" title='Desc' data-ref="55Desc" data-ref-filename="55Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca9InstrDesc13isZeroLatencyEv" title='llvm::mca::InstrDesc::isZeroLatency' data-ref="_ZNK4llvm3mca9InstrDesc13isZeroLatencyEv" data-ref-filename="_ZNK4llvm3mca9InstrDesc13isZeroLatencyEv">isZeroLatency</a>())</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="294">294</th><td>  <i>// Instructions that use an in-order dispatch/issue processor resource must be</i></td></tr>
<tr><th id="295">295</th><td><i>  // issued immediately to the pipeline(s). Any other in-order buffered</i></td></tr>
<tr><th id="296">296</th><td><i>  // resources (i.e. BufferSize=1) is consumed.</i></td></tr>
<tr><th id="297">297</th><td>  <b>return</b> <a class="local col5 ref" href="#55Desc" title='Desc' data-ref="55Desc" data-ref-filename="55Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstrDesc::MustIssueImmediately" title='llvm::mca::InstrDesc::MustIssueImmediately' data-ref="llvm::mca::InstrDesc::MustIssueImmediately" data-ref-filename="llvm..mca..InstrDesc..MustIssueImmediately">MustIssueImmediately</a>;</td></tr>
<tr><th id="298">298</th><td>}</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><em>bool</em> <a class="type" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a>::<dfn class="decl def fn" id="_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE" title='llvm::mca::Scheduler::dispatch' data-ref="_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE">dispatch</dfn>(<a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col6 decl" id="56IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="56IR" data-ref-filename="56IR">IR</dfn>) {</td></tr>
<tr><th id="301">301</th><td>  <a class="type" href="../../../include/llvm/MCA/Instruction.h.html#llvm::mca::Instruction" title='llvm::mca::Instruction' data-ref="llvm::mca::Instruction" data-ref-filename="llvm..mca..Instruction">Instruction</a> &amp;<dfn class="local col7 decl" id="57IS" title='IS' data-type='llvm::mca::Instruction &amp;' data-ref="57IS" data-ref-filename="57IS">IS</dfn> = *<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZN4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZN4llvm3mca7InstRef14getInstructionEv">getInstruction</a>();</td></tr>
<tr><th id="302">302</th><td>  <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/ResourceManager.h.html#_ZN4llvm3mca15ResourceManager14reserveBuffersEm" title='llvm::mca::ResourceManager::reserveBuffers' data-ref="_ZN4llvm3mca15ResourceManager14reserveBuffersEm" data-ref-filename="_ZN4llvm3mca15ResourceManager14reserveBuffersEm">reserveBuffers</a>(<a class="local col7 ref" href="#57IS" title='IS' data-ref="57IS" data-ref-filename="57IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction14getUsedBuffersEv" title='llvm::mca::Instruction::getUsedBuffers' data-ref="_ZNK4llvm3mca11Instruction14getUsedBuffersEv" data-ref-filename="_ZNK4llvm3mca11Instruction14getUsedBuffersEv">getUsedBuffers</a>());</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// If necessary, reserve queue entries in the load-store unit (LSU).</i></td></tr>
<tr><th id="305">305</th><td>  <b>if</b> (<a class="local col7 ref" href="#57IS" title='IS' data-ref="57IS" data-ref-filename="57IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>())</td></tr>
<tr><th id="306">306</th><td>    <a class="local col7 ref" href="#57IS" title='IS' data-ref="57IS" data-ref-filename="57IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZN4llvm3mca11Instruction13setLSUTokenIDEj" title='llvm::mca::Instruction::setLSUTokenID' data-ref="_ZN4llvm3mca11Instruction13setLSUTokenIDEj" data-ref-filename="_ZN4llvm3mca11Instruction13setLSUTokenIDEj">setLSUTokenID</a>(<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="virtual ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZN4llvm3mca10LSUnitBase8dispatchERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::dispatch' data-ref="_ZN4llvm3mca10LSUnitBase8dispatchERKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca10LSUnitBase8dispatchERKNS0_7InstRefE">dispatch</a>(<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>));</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <b>if</b> (<a class="local col7 ref" href="#57IS" title='IS' data-ref="57IS" data-ref-filename="57IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction12isDispatchedEv" title='llvm::mca::Instruction::isDispatched' data-ref="_ZNK4llvm3mca11Instruction12isDispatchedEv" data-ref-filename="_ZNK4llvm3mca11Instruction12isDispatchedEv">isDispatched</a>() || (<a class="local col7 ref" href="#57IS" title='IS' data-ref="57IS" data-ref-filename="57IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>() &amp;&amp; <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca10LSUnitBase9isWaitingERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::isWaiting' data-ref="_ZNK4llvm3mca10LSUnitBase9isWaitingERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca10LSUnitBase9isWaitingERKNS0_7InstRefE">isWaiting</a>(<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>))) {</td></tr>
<tr><th id="309">309</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[SCHEDULER] Adding #"</q> &lt;&lt; IR &lt;&lt; <q>" to the WaitSet\n"</q>);</td></tr>
<tr><th id="310">310</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>);</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <b>if</b> (<a class="local col7 ref" href="#57IS" title='IS' data-ref="57IS" data-ref-filename="57IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca11Instruction9isPendingEv" title='llvm::mca::Instruction::isPending' data-ref="_ZNK4llvm3mca11Instruction9isPendingEv" data-ref-filename="_ZNK4llvm3mca11Instruction9isPendingEv">isPending</a>() || (<a class="local col7 ref" href="#57IS" title='IS' data-ref="57IS" data-ref-filename="57IS">IS</a>.<a class="ref fn" href="../../../include/llvm/MCA/Instruction.h.html#_ZNK4llvm3mca15InstructionBase7isMemOpEv" title='llvm::mca::InstructionBase::isMemOp' data-ref="_ZNK4llvm3mca15InstructionBase7isMemOpEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7isMemOpEv">isMemOp</a>() &amp;&amp; <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>.<a class="ref fn" href="../../../include/llvm/MCA/HardwareUnits/LSUnit.h.html#_ZNK4llvm3mca10LSUnitBase9isPendingERKNS0_7InstRefE" title='llvm::mca::LSUnitBase::isPending' data-ref="_ZNK4llvm3mca10LSUnitBase9isPendingERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca10LSUnitBase9isPendingERKNS0_7InstRefE">isPending</a>(<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>))) {</td></tr>
<tr><th id="315">315</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[SCHEDULER] Adding #"</q> &lt;&lt; IR</td></tr>
<tr><th id="316">316</th><td>                      &lt;&lt; <q>" to the PendingSet\n"</q>);</td></tr>
<tr><th id="317">317</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>);</td></tr>
<tr><th id="318">318</th><td>    ++<a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::NumDispatchedToThePendingSet" title='llvm::mca::Scheduler::NumDispatchedToThePendingSet' data-ref="llvm::mca::Scheduler::NumDispatchedToThePendingSet" data-ref-filename="llvm..mca..Scheduler..NumDispatchedToThePendingSet">NumDispatchedToThePendingSet</a>;</td></tr>
<tr><th id="319">319</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(IS.isReady() &amp;&amp; (!IS.isMemOp() || LSU.isReady(IR)) &amp;&amp;</td></tr>
<tr><th id="323">323</th><td>         <q>"Unexpected internal state found!"</q>);</td></tr>
<tr><th id="324">324</th><td>  <i>// Don't add a zero-latency instruction to the Ready queue.</i></td></tr>
<tr><th id="325">325</th><td><i>  // A zero-latency instruction doesn't consume any scheduler resources. That is</i></td></tr>
<tr><th id="326">326</th><td><i>  // because it doesn't need to be executed, and it is often removed at register</i></td></tr>
<tr><th id="327">327</th><td><i>  // renaming stage. For example, register-register moves are often optimized at</i></td></tr>
<tr><th id="328">328</th><td><i>  // register renaming stage by simply updating register aliases. On some</i></td></tr>
<tr><th id="329">329</th><td><i>  // targets, zero-idiom instructions (for example: a xor that clears the value</i></td></tr>
<tr><th id="330">330</th><td><i>  // of a register) are treated specially, and are often eliminated at register</i></td></tr>
<tr><th id="331">331</th><td><i>  // renaming stage.</i></td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE" title='llvm::mca::Scheduler::mustIssueImmediately' data-ref="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE">mustIssueImmediately</a>(<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>)) {</td></tr>
<tr><th id="333">333</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"[SCHEDULER] Adding #"</q> &lt;&lt; IR &lt;&lt; <q>" to the ReadySet\n"</q>);</td></tr>
<tr><th id="334">334</th><td>    <a class="member field" href="../../../include/llvm/MCA/HardwareUnits/Scheduler.h.html#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col6 ref" href="#56IR" title='IR' data-ref="56IR" data-ref-filename="56IR">IR</a>);</td></tr>
<tr><th id="335">335</th><td>  }</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="338">338</th><td>}</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>} <i>// namespace mca</i></td></tr>
<tr><th id="341">341</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="342">342</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>