set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/ceyhun/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/ceyhun/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/ALU"
set ::env(DESIGN_NAME) "TopModule"
set ::env(VERILOG_FILES) "/openlane/ALU/src/TopModule.v /openlane/ALU/src/RegisterFile.v /openlane/ALU/src/ALU.v /openlane/ALU/src/Top.v"
set ::env(CLOCK_TREE_SYNTH) "1"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10"
set ::env(FP_SIZING) "relative"
set ::env(FP_CORE_UTIL) "25"
set ::env(PL_RANDOM_GLB_PLACEMENT) "0"
set ::env(PL_TARGET_DENSITY) "0.55"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_VPITCH) "50"
set ::env(FP_PDN_HPITCH) "50"
set ::env(FP_PDN_VOFFSET) "20"
set ::env(FP_PDN_HOFFSET) "20"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(DIODE_ON_PORTS) "both"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(USE_ANTENNA_CELL) "1"
set ::env(ANTENNA_CELL) "sky130_fd_sc_hd__diode_2"
set ::env(ANTENNA_CELL_PIN) "DIODE"
set ::env(DIODE_INSERTION_STRATEGY) "4"
set ::env(FP_PIN_ORDER_CFG) "/openlane/ALU/pin_order.cfg"
