sumo_vid_mapping_table	,	V_68
SamuLevel	,	V_165
acp_clock_voltage_dependency_table	,	V_167
dpm_thermal	,	V_191
KV_MAX_DEEPSLEEP_DIVIDER_ID	,	V_284
sclk_frequency	,	V_115
RADEON_CG_BLOCK_UVD	,	V_228
kv_construct_max_power_limits_table	,	F_114
radeon_clock_voltage_dependency_table	,	V_71
SAMUInterval	,	V_164
uvd_v4_2_resume	,	F_92
radeon_ps	,	V_2
radeon_atom_get_clock_dividers	,	F_26
vid	,	V_84
DpmXNbPsHi_MASK	,	V_321
caps_sclk_throttle_low_notification	,	V_106
PPSMC_MSG_NoForcedLevel	,	V_104
thermal	,	V_329
kv_notify_message_to_smu	,	F_15
soft_regs_start	,	V_49
samu_power_gated	,	V_199
cik_enter_rlc_safe_mode	,	F_12
kv_update_requested_ps	,	F_60
kv_dpm_powergate_samu	,	F_72
kv_enable_nb_dpm	,	F_98
"kv_enable_ulv failed\n"	,	L_13
nonClockInfoIndex	,	V_403
PPSMC_MSG_UVDDPM_SetEnabledMask	,	V_215
kv_calculate_dpm_settings	,	F_106
caps_sq_ramping	,	V_27
radeon_mode_info	,	V_330
EnabledForActivity	,	V_90
SMC_RAM_END	,	V_414
kv_start_am	,	F_39
dpm0_pg_nb_ps_hi	,	V_301
at	,	V_88
AT	,	V_89
high_voltage_t	,	V_128
"Unsupported IGP table: %d %d\n"	,	L_20
config_regs	,	V_15
CG_THERMAL_INT_CTRL	,	V_326
VClkBypassCntl	,	V_134
kv_enable_vce_dpm	,	F_79
kv_apply_state_adjust_rules	,	F_102
acp_power_gated	,	V_200
new_mask	,	V_314
SMU__NUM_SCLK_DPM_STATE	,	V_423
KV_CONFIGREG_CACHE	,	V_20
kv_update_acp_boot_level	,	F_89
VCEInterval	,	V_155
bios	,	V_339
usEngineClockLow	,	V_376
graphics_voltage_change_enable	,	V_50
VceLevel	,	V_156
kv_reset_acp_boot_level	,	F_58
kv_get_vce_boot_level	,	F_84
"kv_calculate_ds_divider failed\n"	,	L_17
RREG32	,	F_6
VclkDivider	,	V_136
GraphicsVoltageChangeEnable	,	V_52
kv_enable_new_levels	,	F_107
SMU7_Fusion_ExtClkLevel	,	V_157
vce_power_gated	,	V_198
_ATOM_PPLIB_NONCLOCK_INFO	,	V_357
clock_array_index	,	V_384
RESET_BUSY_CNT	,	V_96
"kv_enable_smc_cac failed\n"	,	L_15
DpmTable	,	V_45
AcpLevelCount	,	V_170
"kv_upload_dpm_settings failed\n"	,	L_4
ulSystemConfig	,	V_349
a	,	V_122
b	,	V_123
requested_state	,	V_428
kv_convert_2bit_index_to_voltage	,	F_31
i	,	V_75
irq	,	V_186
j	,	V_381
r600_dpm_print_cap_info	,	F_149
vddc_index	,	V_269
k	,	V_382
vce_level_count	,	V_146
m	,	V_418
v	,	V_78
enable_dpm	,	V_258
new_ps	,	V_178
voltage_drop_t	,	V_86
GENERAL_PWRMGT	,	V_91
"kv_enable_dpm_voltage_scaling failed\n"	,	L_10
kv_dpm_display_configuration_changed	,	F_154
acp_level_count	,	V_168
NB_DPM_CONFIG_1	,	V_317
kv_freeze_sclk_dpm	,	F_41
kv_populate_uvd_table	,	F_52
sumo_take_smu_control	,	F_111
kv_reset_am	,	F_40
kv_dpm_reset_asic	,	F_112
usStateArrayOffset	,	V_395
clockInfoIndex	,	V_405
GraphicsLevel	,	V_118
bapm_enable	,	V_183
old_ps	,	V_256
DYNAMIC_PM_EN	,	V_97
kv_dpm_powergate_uvd	,	F_74
RADEON_MAX_VCE_LEVELS	,	V_411
SMU7_Firmware_Header	,	V_44
ret	,	V_36
enable_nb_dpm	,	V_247
"kv_populate_uvd_table failed\n"	,	L_5
PPSMC_MSG_DPM_ForceState	,	V_278
count	,	V_76
kv_enable_acp_dpm	,	F_81
sAvail_SCLK	,	V_356
kv_dpm_set_power_state	,	F_103
dpm0_pg_nb_ps_lo	,	V_300
samu_clock_voltage_dependency_table	,	V_159
vce_states	,	V_293
sumo_sclk_voltage_mapping_table	,	V_112
SMU_VOLTAGE_CURRENT_LEVEL_SHIFT	,	V_426
DIDT_SQ_CTRL0	,	V_28
SMU7_Fusion_DpmTable	,	V_51
DRM_ERROR	,	F_63
kv_program_nbps_index_settings	,	F_108
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_365
kv_dpm_fini	,	F_152
kv_calculate_dfs_bypass_settings	,	F_56
VceLevelCount	,	V_153
states	,	V_401
requested_rps	,	V_181
caps_uvd_pg	,	V_227
PPSMC_MSG_UVDDPM_Disable	,	V_202
vid_7bit	,	V_80
new_rps	,	V_240
le32_to_cpu	,	F_132
vclk	,	V_131
sclk_voltage_mapping_table	,	V_113
class	,	V_296
"kv_set_dpm_interval failed\n"	,	L_11
radeon_vce_clock_voltage_dependency_table	,	V_144
kv_dpm_print_power_state	,	F_147
kv_program_pt_config_registers	,	F_3
samu_level_count	,	V_160
vce_boot_level	,	V_219
PPSMC_MSG_SCLKDPM_SetEnabledMask	,	V_315
usBootUpNBVoltage	,	V_344
non_clock_array_index	,	V_383
UpH	,	V_312
GraphicsInterval	,	V_55
ulDCLK	,	V_367
kv_construct_boot_state	,	F_116
kv_populate_acp_table	,	F_55
kv_init_sclk_t	,	F_76
atom_context	,	V_338
dyn_state	,	V_73
graphics_dpm_level_count	,	V_109
kv_dpm_disable	,	F_75
gate	,	V_209
family	,	V_101
ucHtcHystLmt	,	V_347
stable_p_state_sclk	,	V_289
kv_smc_dpm_enable	,	F_37
acp_boot_level	,	V_177
_ClockInfoArray	,	V_387
ENOMEM	,	V_400
sram_end	,	V_46
video_start	,	V_295
vce_active	,	V_292
DIG_THERM_INTL_MASK	,	V_328
ps_priv	,	V_5
kv_set_enabled_levels	,	F_45
samu_boot_level	,	V_222
SUMO_MAX_HARDWARE_POWERLEVELS	,	V_407
tmp	,	V_42
uvd_level	,	V_129
MinVoltage	,	V_150
clk	,	V_110
kv_set_dpm_interval	,	F_21
max_limits	,	V_290
vddc_dependency_on_sclk	,	V_74
index	,	V_59
didt_config_kv	,	V_37
kv_enable_dpm_voltage_scaling	,	F_19
kv_convert_vid7_to_vid2	,	F_29
kv_dpm_get_mclk	,	F_156
kv_parse_power_table	,	F_139
uvd_clock_voltage_dependency_table	,	V_126
nonClockInfo	,	V_404
SMU7_FIRMWARE_HEADER_LOCATION	,	V_43
igp_info	,	V_334
DIDT_TCP_CTRL0	,	V_35
kv_enable_ulv	,	F_57
PPSMC_MSG_ACPPowerOFF	,	V_238
kv_init_fps_limits	,	F_65
samu_level	,	V_161
kv_power_info	,	V_6
PPSMC_MSG_DisableULV	,	V_176
RADEON_DPM_FORCED_LEVEL_LOW	,	V_253
nb_dpm_enable	,	V_304
ClkBypassCntl	,	V_151
radeon_uvd_clock_voltage_dependency_table	,	V_125
clk_idx	,	V_412
dpm_table_start	,	V_47
uvd_power_gated	,	V_197
kv_enable_samu_dpm	,	F_80
crev	,	V_336
uvd_v1_0_stop	,	F_91
post_div	,	V_66
"kv_process_firmware_header failed\n"	,	L_2
DisplayWatermark	,	V_313
sumo_construct_sclk_voltage_mapping_table	,	F_134
u16	,	T_2
table	,	V_108
dpm	,	V_11
uvd_level_count	,	V_127
kv_dpm_powergate_vce	,	F_73
htc_tmp_lmt	,	V_346
UvdLevel	,	V_141
EnabledForThrottle	,	V_307
KV_CONFIGREG_SMC_IND	,	V_24
GraphicsBootLevel	,	V_56
caps_td_ramping	,	V_32
vce_level	,	V_147
"kv_enable_didt failed\n"	,	L_14
vid_8bit	,	V_82
MinVddNb	,	V_87
nbdpmconfig1	,	V_316
samu_table	,	V_266
vce_interval	,	V_154
num_levels	,	V_243
kv_parse_pplib_non_clock_info	,	F_137
kv_enable_uvd_dpm	,	F_78
SMU7_MAX_LEVELS_UVD	,	V_143
SMU7_Fusion_GraphicsLevel	,	V_119
kv_get_pi	,	F_2
sclk_in_sr	,	V_308
info_8	,	V_340
requested_ps	,	V_182
max_clock_voltage_on_ac	,	V_291
kv_set_thermal_temperature_range	,	F_69
u32	,	T_1
highest_valid	,	V_244
caps_cac	,	V_38
limit	,	V_285
ulCapsAndSettings	,	V_361
VclkFrequency	,	V_130
"kv_populate_acp_table failed\n"	,	L_8
kv_convert_vid2_to_vid7	,	F_28
PPSMC_MSG_SCLKDPM_FreezeLevel	,	V_99
max_temp	,	V_323
graphics_interval	,	V_54
kv_update_uvd_dpm	,	F_82
"The htcTmpLmt should be larger than htcHystLmt.\n"	,	L_21
current_ps	,	V_180
need_dfs_bypass	,	V_246
kv_init_powergate_state	,	F_77
kv_patch_boot_state	,	F_136
kv_get_clock_difference	,	F_50
level	,	V_251
mclk	,	V_262
radeon_irq_set	,	F_70
caps_uvd_dpm	,	V_211
kv_force_lowest_valid	,	F_42
kv_dpm_enable_bapm	,	F_61
boot_ps	,	V_185
lowest_valid	,	V_242
kv_update_acp_dpm	,	F_90
entries	,	V_77
"kv_set_dpm_boot_state failed\n"	,	L_12
boot_pl	,	V_111
kv_get_ps	,	F_1
RESET_SCLK_CNT	,	V_95
kv_populate_vce_table	,	F_53
kv_set_dpm_boot_state	,	F_22
ulVCLK	,	V_366
nb_dpm_enabled	,	V_248
caps_power_containment	,	V_415
GnbSlow	,	V_310
"kv_program_bootup_state failed\n"	,	L_3
kv_send_msg_to_smc_with_parameter	,	F_83
dividers	,	V_62
kv_update_samu_dpm	,	F_87
table_rev	,	V_359
ForceNbPs1	,	V_311
PPSMC_MSG_EnableCac	,	V_39
vddc_sclk_table	,	V_72
uvd_boot_level	,	V_210
r600_dpm_print_ps_status	,	F_151
int_thermal_type	,	V_188
kv_update_vce_dpm	,	F_85
uvd_table	,	V_264
CHIP_MULLINS	,	V_103
clockInfo	,	V_408
"kv_populate_samu_table failed\n"	,	L_7
caps_sclk_ds	,	V_283
power_info	,	V_391
kv_enable_didt	,	F_11
num_max_dpm_entries	,	V_114
uvd_v1_0_start	,	F_93
caps_samu_pg	,	V_234
rps	,	V_3
current_rps	,	V_179
RADEON_CG_BLOCK_VCE	,	V_218
WREG32_DIDT	,	F_8
pi	,	V_9
pl	,	V_374
pm	,	V_10
Divider	,	V_152
AcpBootLevel	,	V_226
cpu_to_be32	,	F_27
SoftRegisters	,	V_48
ps	,	V_4
fps_low_t	,	V_195
kv_update_current_ps	,	F_59
power_state_offset	,	V_393
shift	,	V_22
sumo_get_sleep_divider_from_id	,	F_119
display_wm	,	V_275
dclk	,	V_133
old_rps	,	V_286
uvd_interval	,	V_139
freeze	,	V_98
SMU7_MAX_LEVELS_VCE	,	V_158
ulNbpStateNClkFreq	,	V_353
radeon_new_state	,	V_216
cache	,	V_17
WREG32_SMC	,	F_7
PPSMC_MSG_VCEDPM_Disable	,	V_204
PPSMC_MSG_DisableCac	,	V_41
kv_calculate_nbps_level_settings	,	F_105
sclk_pwrmgt_cntl	,	V_93
kv_dpm_post_set_power_state	,	F_109
radeon_dpm_forced_level	,	V_250
"\tuvd    vclk: %d dclk: %d\n"	,	L_24
disable_nb_ps3_in_battery	,	V_306
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_420
TRINITY_AT_DFLT	,	V_413
kv_dpm_powergate_acp	,	F_71
ulBootUpEngineClock	,	V_341
uint8_t	,	V_214
GFP_KERNEL	,	V_399
SYS_INFO_GPUCAPS__ENABEL_DFS_BYPASS	,	V_355
graphics_therm_throttle_enable	,	V_116
ucEngineClockHigh	,	V_377
sys_info	,	V_83
cac_config_regs	,	V_14
graphics_level	,	V_64
PPSMC_MSG_VCEPowerOFF	,	V_232
kv_get_sleep_divider_id_from_clock	,	F_118
atom_parse_data_header	,	F_131
kv_dpm_force_performance_level	,	F_99
frev	,	V_335
seq_printf	,	F_146
kv_patch_voltage_values	,	F_115
kv_enable_auto_thermal_throttling	,	F_48
min	,	V_281
DpmXNbPsHi	,	F_126
rdev	,	V_8
UvdLevelCount	,	V_138
RREG32_SMC	,	F_4
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_297
le16_to_cpu	,	F_133
htc_hyst_lmt	,	V_348
force_nbp_state	,	V_274
SMU_VOLTAGE_CURRENT_LEVEL_MASK	,	V_425
u8	,	V_53
pplib_power_state	,	V_379
seq_file	,	V_417
usClassification	,	V_362
CHIP_KABINI	,	V_102
acp_level	,	V_169
"\t\tpower level %d    sclk: %u vddc: %u\n"	,	L_25
DclkFrequency	,	V_132
kv_dpm_power_level_enable	,	F_35
power_state	,	V_380
r600_get_platform_caps	,	F_143
DIDT_TD_CTRL0	,	V_33
min_sclk_in_sr	,	V_279
SamuLevelCount	,	V_162
R600_TEMP_RANGE_MIN	,	V_189
force_high	,	V_288
vce_clock_voltage_dependency_table	,	V_145
kv_unforce_levels	,	F_44
_NonClockInfoArray	,	V_389
caps_db_ramping	,	V_30
"kv_smc_bapm_enable failed\n"	,	L_1
Frequency	,	V_148
ecclk	,	V_294
enable_auto_thermal_throttling	,	V_184
caps_fps	,	V_192
kv_get_high_voltage_limit	,	F_120
v2	,	V_402
num_entries	,	V_79
SCLK_PWRMGT_CNTL	,	V_94
kv_dpm_enable	,	F_64
_StateArray	,	V_385
PPSMC_MSG_ACPDPM_Disable	,	V_208
kv_set_enabled_level	,	F_113
radeon_device	,	V_7
kv_set_divider_value	,	F_25
new_active_crtc_count	,	V_305
PPSMC_MSG_SCLKDPM_UnfreezeLevel	,	V_100
low_temp	,	V_324
SclkFrequency	,	V_67
PowerPlayInfo	,	V_392
kv_enable_smc_cac	,	F_14
kv_update_dfs_bypass_settings	,	F_97
kv_force_dpm_highest	,	F_100
kv_process_firmware_header	,	F_16
DIG_THERM_INTL	,	F_128
priv	,	V_12
DIDT_DB_CTRL0	,	V_31
caps_acp_pg	,	V_237
DIG_THERM_INTH	,	F_127
usClockInfoArrayOffset	,	V_396
kv_set_valid_clock_range	,	F_96
PPSMC_MSG_VCEDPM_Enable	,	V_203
DIG_THERM_INTH_MASK	,	V_327
kv_dpm_power_level_enabled_for_throttle	,	F_121
ulNbpStateMemclkFreq	,	V_351
COMPUTE_ENGINE_PLL_PARAM	,	V_63
bootup_nb_voltage_index	,	V_270
mode_info	,	V_331
non_clock_info	,	V_358
class2	,	V_363
kv_parse_sys_info_table	,	F_129
CG_FTV_0	,	V_58
SMU7_Fusion_UvdLevel	,	V_142
vce_v2_0_resume	,	F_94
idx	,	V_260
allow_gnb_slow	,	V_273
installed	,	V_187
kv_set_vid	,	F_32
WREG32	,	F_9
pplib_clock_info	,	V_371
printk	,	F_150
clock_info	,	V_372
DpmXNbPsLo	,	F_125
ucNumDPMLevels	,	V_406
PPSMC_MSG_SAMUDPM_SetEnabledMask	,	V_224
KV_MINIMUM_ENGINE_CLOCK	,	V_282
caps	,	V_360
kv_program_bootup_state	,	F_47
kzalloc	,	F_140
caps_enable_dfs_bypass	,	V_124
PPSMC_MSG_EnableULV	,	V_175
r600_dpm_print_class_info	,	F_148
VceBootLevel	,	V_220
cpu_to_be16	,	F_34
pplib	,	V_394
ucNumEntries	,	V_398
Dpm0PgNbPsLo_MASK	,	V_318
mask	,	V_23
CURR_SCLK_INDEX_MASK	,	V_421
SMU7_MAX_LEVELS_GRAPHICS	,	V_120
PPSMC_MSG_ACPPowerON	,	V_239
high_temp	,	V_325
r600_free_extended_power_table	,	F_153
kv_stop_dpm	,	F_38
kv_smc_bapm_enable	,	F_62
kv_program_vc	,	F_23
"kv_update_vce_dpm failed\n"	,	L_18
voltage	,	V_81
clock_info_array	,	V_388
caps_tcp_ramping	,	V_34
kv_init_graphics_levels	,	F_66
ATOM_PPLIB_CLASSIFICATION_UI_BATTERY	,	V_298
KV_CONFIGREG_DIDT_IND	,	V_25
GraphicsDpmLevelCount	,	V_121
CURR_SCLK_INDEX_SHIFT	,	V_422
enable_mask	,	V_277
DclkDivider	,	V_137
r600_parse_extended_power_table	,	F_144
kv_upload_dpm_settings	,	F_49
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_368
PPSMC_MSG_ACPDPM_SetEnabledMask	,	V_225
dpmx_nb_ps_hi	,	V_303
AcpLevel	,	V_173
num_ps	,	V_410
vce_table	,	V_265
DeepSleepDivId	,	V_309
graphics_boot_level	,	V_57
UVDInterval	,	V_140
ulGPUCapInfo	,	V_354
atom_clock_dividers	,	V_61
acp_interval	,	V_171
"kv_enable_auto_thermal_throttling failed\n"	,	L_9
"power level %d    sclk: %u vddc: %u\n"	,	L_23
enable	,	V_26
evclk	,	V_149
fps_high_t	,	V_193
PPSMC_MSG_UVDPowerOFF	,	V_229
FpsHighT	,	V_194
current_index	,	V_419
bootup_sclk	,	V_268
SMU7_MAX_LEVELS_SAMU	,	V_166
vce_v1_0_start	,	F_95
GraphicsThermThrottleEnable	,	V_117
caps_stable_p_state	,	V_212
be32_to_cpu	,	F_122
SMU7_MAX_LEVELS_ACP	,	V_174
radeon_clock_and_voltage_limits	,	V_259
kv_start_dpm	,	F_36
PPSMC_MSG_VCEDPM_SetEnabledMask	,	V_221
low_sclk_interrupt_t	,	V_105
DpmXNbPsLo_MASK	,	V_320
vid_2bit	,	V_70
kv_dpm_get_enable_mask	,	F_117
Dpm0PgNbPsLo	,	F_123
kv_update_sclk_t	,	F_46
radeon_current_state	,	V_217
PPSMC_MSG_VCEPowerON	,	V_233
PPSMC_MSG_NBDPM_Enable	,	V_249
PPSMC_MSG_ACPDPM_Enable	,	V_207
kfree	,	F_141
non_clock_info_array	,	V_390
kv_pl	,	V_373
kv_ps	,	V_1
GetIndexIntoMasterTable	,	F_130
kv_set_at	,	F_33
state_array	,	V_386
low	,	V_427
bootup_uma_clk	,	V_342
kv_dpm_pre_set_power_state	,	F_101
"kv_set_thermal_temperature_range failed\n"	,	L_16
offsetof	,	F_18
VoltageDownH	,	V_85
kv_get_clk_bypass	,	F_51
KV_NUM_NBPSTATES	,	V_350
FpsLowT	,	V_196
kv_do_enable_didt	,	F_10
R600_TEMP_RANGE_MAX	,	V_190
nbp_n_clock	,	V_352
usNonClockInfoArrayOffset	,	V_397
"invalid dpm profile %d\n"	,	L_22
kv_copy_bytes_to_smc	,	F_20
ucEntrySize	,	V_409
EINVAL	,	V_18
GLOBAL_PWRMGT_EN	,	V_92
kv_parse_pplib_clock_info	,	F_138
kv_dpm_init	,	F_142
ac_power	,	V_257
levels	,	V_241
DClkBypassCntl	,	V_135
PPSMC_MSG_SAMPowerON	,	V_236
kv_dpm_late_enable	,	F_67
IntegratedSystemInfo	,	V_333
data	,	V_16
dpmx_nb_ps_lo	,	V_302
cik_exit_rlc_safe_mode	,	F_13
uvd_ps	,	V_370
ulBootUpUMAClock	,	V_343
"invalid thermal range: %d - %d\n"	,	L_19
ucHtcTmpLmt	,	V_345
SMU_VOLTAGE_STATUS	,	V_424
nbp_memory_clock	,	V_263
cik_update_cg	,	F_86
"kv_populate_vce_table failed\n"	,	L_6
PPSMC_MSG_SAMUDPM_Enable	,	V_205
caps_vce_pg	,	V_231
vddc	,	V_261
SamuBootLevel	,	V_223
cac_enabled	,	V_40
kv_dpm_debugfs_print_current_performance_level	,	F_145
offset	,	V_19
RREG32_DIDT	,	F_5
kv_dpm_setup_asic	,	F_110
ss_divider_index	,	V_272
SclkDid	,	V_65
UvdBootLevel	,	V_213
PPSMC_MSG_SAMPowerOFF	,	V_235
Dpm0PgNbPsHi_MASK	,	V_319
sumo	,	V_375
vddcIndex	,	V_378
acp_table	,	V_267
DATA	,	V_332
usClassification2	,	V_364
PPSMC_MSG_UVDDPM_Enable	,	V_201
kv_populate_samu_table	,	F_54
DIDT_CTRL_EN	,	V_29
PPSMC_MSG_UVDPowerON	,	V_230
forced_level	,	V_255
battery_state	,	V_299
kv_clear_vc	,	F_24
Dpm0PgNbPsHi	,	F_124
r600_is_internal_thermal_sensor	,	F_68
clk_bypass_cntl	,	V_245
kv_force_dpm_lowest	,	F_43
LowSclkInterruptT	,	V_107
kv_calculate_ds_divider	,	F_104
kv_convert_8bit_index_to_voltage	,	F_30
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_369
ACPInterval	,	V_172
min_temp	,	V_322
value	,	V_21
RADEON_DPM_FORCED_LEVEL_AUTO	,	V_254
enable_didt	,	V_416
kv_get_acp_boot_level	,	F_88
vid_mapping_table	,	V_69
ds_divider_index	,	V_271
temp	,	V_280
vce_wm	,	V_276
PPSMC_MSG_SAMUDPM_Disable	,	V_206
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_252
kv_read_smc_sram_dword	,	F_17
data_offset	,	V_337
samu_interval	,	V_163
min_sclk	,	V_287
sumo_construct_vid_mapping_table	,	F_135
kv_pt_config_reg	,	V_13
kv_dpm_get_sclk	,	F_155
sclk	,	V_60
