0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/cont_test.vhd,1609898490,vhdl,,,,cont_test,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/init_testbench.vhd,1608583194,vhdl,,,,init_testbench,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/rand_test.vhd,1609969057,vhdl,,,,rand_test,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/serial_test.vhd,1609902830,vhdl,,,,serial_test,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,1609791508,vhdl,,,,\blk_mem_gen_0_blk_mem_gen_mux__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized3\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized4\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized5\;\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized6\;blk_mem_gen_0;blk_mem_gen_0_bindec;blk_mem_gen_0_bindec_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_4;blk_mem_gen_0_blk_mem_gen_v8_4_4_synth,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial_sim_netlist.vhdl,1609961314,vhdl,,,,fifo_serial;fifo_serial_blk_mem_gen_generic_cstr;fifo_serial_blk_mem_gen_prim_width;fifo_serial_blk_mem_gen_prim_wrapper;fifo_serial_blk_mem_gen_top;fifo_serial_blk_mem_gen_v8_4_4;fifo_serial_blk_mem_gen_v8_4_4_synth;fifo_serial_compare;fifo_serial_compare_0;fifo_serial_compare_1;fifo_serial_compare_2;fifo_serial_fifo_generator_ramfifo;fifo_serial_fifo_generator_top;fifo_serial_fifo_generator_v13_2_5;fifo_serial_fifo_generator_v13_2_5_synth;fifo_serial_memory;fifo_serial_rd_bin_cntr;fifo_serial_rd_fwft;fifo_serial_rd_logic;fifo_serial_rd_status_flags_ss;fifo_serial_reset_blk_ramfifo;fifo_serial_wr_bin_cntr;fifo_serial_wr_logic;fifo_serial_wr_status_flags_ss,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/controller.vhd,1609895924,vhdl,,,,controller,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/expConsts.vhd,1609795625,vhdl,C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/controller.vhd,,,expconsts,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd,1609972399,vhdl,C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/init_testbench.vhd,,,kmap,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd,1609961693,vhdl,C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/rand_test.vhd,,,random_bit_generator,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd,1609962052,vhdl,C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/serial_test.vhd,,,serial,,,,,,,,
C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/utils.vhd,1608753126,vhdl,C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sim_1/new/init_testbench.vhd;C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd,,,utils,,,,,,,,
