CFG_BASE,VAR_0
HW_CAP_TPC,VAR_1
TPC0_QMAN_BASE_OFFSET,VAR_2
TPC1_QMAN_BASE_OFFSET,VAR_3
TPC2_QMAN_BASE_OFFSET,VAR_4
TPC3_QMAN_BASE_OFFSET,VAR_5
TPC4_QMAN_BASE_OFFSET,VAR_6
TPC5_QMAN_BASE_OFFSET,VAR_7
TPC6_QMAN_BASE_OFFSET,VAR_8
TPC7_QMAN_BASE_OFFSET,VAR_9
TPC_MAX_NUM,VAR_10
WREG32,FUNC_0
goya_init_tpc_cmdq,FUNC_1
goya_init_tpc_qman,FUNC_2
lower_32_bits,FUNC_3
mmSYNC_MNGR_SOB_OBJ_0,VAR_11
mmTPC0_CFG_SM_BASE_ADDRESS_HIGH,VAR_12
mmTPC0_CFG_SM_BASE_ADDRESS_LOW,VAR_13
mmTPC1_CFG_SM_BASE_ADDRESS_LOW,VAR_14
upper_32_bits,FUNC_4
goya_init_tpc_qmans,FUNC_5
hdev,VAR_15
goya,VAR_16
so_base_lo,VAR_17
so_base_hi,VAR_18
cfg_off,VAR_19
i,VAR_20
