<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='71' type='iterator llvm::TargetRegisterClass::begin() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='188' u='c' c='_ZNK4llvm19TargetRegisterClass21getRawAllocationOrderERKNS_15MachineFunctionE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='69'>/// begin/end - Return all of the registers in this class.
  ///</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='7958' u='c' c='_ZL20GetRegistersForValueRN4llvm12SelectionDAGERKNS_5SDLocERN12_GLOBAL__N_120SDISelAsmOperandInfoES7_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3673' u='c' c='_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='47' u='c' c='_ZL14allocateCCRegsjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1589' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='280' u='c' c='_ZN4llvm18HexagonBlockRanges15expandToSubRegsENS0_11RegisterRefERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='586' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='587' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='5062' u='c' c='_ZNK4llvm18MipsTargetLowering30parseRegForInlineAsmConstraintENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='5117' u='c' c='_ZNK4llvm18MipsTargetLowering30parseRegForInlineAsmConstraintENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1583' u='c' c='_ZNK4llvm12PPCInstrInfo16DefinesPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_118VZeroUpperInserter20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
