#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue May 07 09:52:03 2019
# Process ID: 28460
# Current directory: C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.runs/synth_1
# Command line: vivado.exe -log Fusao_sensorial.vds -mode batch -messageDb vivado.pb -notrace -source Fusao_sensorial.tcl
# Log file: C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.runs/synth_1/Fusao_sensorial.vds
# Journal file: C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Fusao_sensorial.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top Fusao_sensorial -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6860 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 279.363 ; gain = 71.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fusao_sensorial' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:40]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'add0' of component 'addsubfsm_v6' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:68]
INFO: [Synth 8-638] synthesizing module 'addsubfsm_v6' [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'addsubfsm_v6' (1#1) [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:28]
INFO: [Synth 8-3491] module 'divNR' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:18' bound to instance 'div' of component 'divNR' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:78]
INFO: [Synth 8-638] synthesizing module 'divNR' [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:28]
INFO: [Synth 8-3491] module 'fixMul' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/fixMul.vhd:30' bound to instance 'FMul1' of component 'fixMul' [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:111]
INFO: [Synth 8-638] synthesizing module 'fixMul' [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/fixMul.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fixMul' (2#1) [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/fixMul.vhd:36]
INFO: [Synth 8-226] default block is never used [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:132]
INFO: [Synth 8-226] default block is never used [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'divNR' (3#1) [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/operadorFloatingPoint/divNR.vhd:28]
INFO: [Synth 8-3491] module 'multiplierfsm_v2' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:26' bound to instance 'mul0' of component 'multiplierfsm_v2' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:87]
INFO: [Synth 8-638] synthesizing module 'multiplierfsm_v2' [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:36]
WARNING: [Synth 8-614] signal 's_mul_man' is read in the process but is not in the sensitivity list [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:64]
WARNING: [Synth 8-614] signal 's_add_exp' is read in the process but is not in the sensitivity list [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'multiplierfsm_v2' (4#1) [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:36]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'sub0' of component 'addsubfsm_v6' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:96]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'sub1' of component 'addsubfsm_v6' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:106]
INFO: [Synth 8-3491] module 'multiplierfsm_v2' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/multiplierfsm_v2.vhd:26' bound to instance 'mul1' of component 'multiplierfsm_v2' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:116]
INFO: [Synth 8-3491] module 'addsubfsm_v6' declared at 'C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:17' bound to instance 'add1' of component 'addsubfsm_v6' [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:125]
WARNING: [Synth 8-3848] Net saida_xf in module/entity Fusao_sensorial does not have driver. [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:36]
WARNING: [Synth 8-3848] Net ready in module/entity Fusao_sensorial does not have driver. [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Fusao_sensorial' (5#1) [C:/Users/Matheus Moreira/Documents/UnB/PCR/Prova_PCR_Fusao_Sensorial/Prova_PCR_Fusao_Sensorial.srcs/sources_1/new/Fusao_sensorial.vhd:40]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[26]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[25]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[24]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[23]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[22]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[21]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[20]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[19]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[18]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[17]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[16]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[15]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[14]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[13]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[12]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[11]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[10]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[9]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[8]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[7]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[6]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[5]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[4]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[3]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[2]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[1]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[0]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port ready
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 316.820 ; gain = 109.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 316.820 ; gain = 109.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 316.820 ; gain = 109.301
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:170]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Matheus Moreira/Documents/GitHub/Circuitos_Reconfiguraveis/simauto/addsubfsm_v6.vhd:170]
INFO: [Synth 8-5544] ROM "ready_as" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oper" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "update" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pos" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 344.207 ; gain = 136.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 4     
	   2 Input     19 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               27 Bit    Registers := 7     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 4     
	   4 Input     27 Bit        Muxes := 3     
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 33    
	   4 Input     19 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 32    
	   2 Input      3 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 111   
	   5 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addsubfsm_v6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module divNR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 1     
	   4 Input     19 Bit        Muxes := 4     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 3     
Module multiplierfsm_v2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 433.773 ; gain = 226.254
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP FMul1/multOp, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP FMul1/multOp.
DSP Report: register A is absorbed into DSP FMul1/multOp.
DSP Report: operator FMul1/multOp is absorbed into DSP FMul1/multOp.
DSP Report: operator FMul1/multOp is absorbed into DSP FMul1/multOp.
WARNING: [Synth 8-115] binding instance 'i_15' in module 'partition' to reference 'logic__119' which has no pins
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
DSP Report: operator multOp is absorbed into DSP multOp.
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[26]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[25]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[24]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[23]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[22]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[21]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[20]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[19]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[18]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[17]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[16]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[15]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[14]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[13]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[12]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[11]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[10]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[9]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[8]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[7]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[6]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[5]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[4]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[3]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[2]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[1]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port saida_xf[0]
WARNING: [Synth 8-3331] design Fusao_sensorial has unconnected port ready
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 435.457 ; gain = 227.938
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 435.457 ; gain = 227.938

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|divNR            | A2*B2       | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|multiplierfsm_v2 | A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplierfsm_v2 | A*B         | 20     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cont_reg[1]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (cont_reg[0]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (State_reg[1]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (State_reg[0]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (CalDiv_reg) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (nx_state_reg[1]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (nx_state_reg[0]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (FinDiv_reg) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[16]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[15]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[14]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[13]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[12]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[11]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[10]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[9]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[8]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[7]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[6]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[5]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[4]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[3]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[2]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[1]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (SDOut_reg[0]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[18]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[17]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[16]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[15]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[14]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[13]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[12]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[11]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[10]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[9]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[8]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[7]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[6]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[5]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[4]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[3]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[2]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[1]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opB_mul_reg[0]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[18]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[17]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[16]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[15]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[14]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[13]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[12]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[11]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[10]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[9]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[8]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[7]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[6]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[5]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[4]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[3]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[2]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[1]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (Ea_reg[0]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[18]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[17]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[16]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[15]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[14]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[13]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[12]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[11]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[10]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[9]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[8]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[7]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[6]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[5]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[4]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[3]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[2]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[1]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (opA_mul_reg[0]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[18]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[17]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[16]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[15]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[14]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[13]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[12]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[11]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[10]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[9]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[8]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[7]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[6]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[5]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[4]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[3]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[2]) is unused and will be removed from module divNR.
WARNING: [Synth 8-3332] Sequential element (MntResul_reg[1]) is unused and will be removed from module divNR.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 435.457 ; gain = 227.938
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 435.457 ; gain = 227.938

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 435.457 ; gain = 227.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 436.582 ; gain = 229.063

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    28|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 436.582 ; gain = 229.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 270 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 436.582 ; gain = 229.063
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 436.582 ; gain = 229.063
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 162 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 507.230 ; gain = 299.711
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 507.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 07 09:52:48 2019...
