# chip-design-course
This project was a component of the chip design course. Through it, I acquired expertise in Verilog, SystemVerilog, and UVM verification methodology. You can review the project's design, verification plan, and the provided specifications.
