Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 10 04:20:52 2022
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sysgen_STN_timing_summary_routed.rpt -pb sysgen_STN_timing_summary_routed.pb -rpx sysgen_STN_timing_summary_routed.rpx -warn_on_violation
| Design       : sysgen_STN
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  96          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (32)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.670    -5543.172                   3412                 5948        0.024        0.000                      0                 5948       -1.884      -25.733                      29                  5383  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -3.670    -5543.172                   3412                 5948        0.024        0.000                      0                 5948       -1.884      -25.733                      29                  5383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :         3412  Failing Endpoints,  Worst Slack       -3.670ns,  Total Violation    -5543.172ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :           29  Failing Endpoints,  Worst Slack       -1.884ns,  Total Violation      -25.733ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[0]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][0]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[10]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][10]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[11]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][11]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[12]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][12]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[13]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][13]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[14]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][14]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[15]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][15]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[16]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][16]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[17]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][17]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    

Slack (VIOLATED) :        -3.670ns  (required time - arrival time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK rise@2.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 6.641 - 2.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.884     5.163    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y4           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     9.369 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/PCOUT[18]
                         net (fo=1, routed)           0.002     9.371    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][18]
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.000     2.000 r  
    AA9                                               0.000     2.000 r  CLK (IN)
                         net (fo=0)                   0.000     2.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     2.874 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     4.846    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.937 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        1.704     6.641    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y5           DSP48E1                                      r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.496     7.136    
                         clock uncertainty           -0.035     7.101    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     5.701    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          5.701    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 -3.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.680%)  route 0.187ns (53.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.613     1.538    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=1, routed)           0.187     1.889    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[22]
    SLICE_X100Y55        FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.880     2.053    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X100Y55        FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/C
                         clock pessimism             -0.248     1.805    
    SLICE_X100Y55        FDRE (Hold_fdre_C_D)         0.060     1.865    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.514%)  route 0.196ns (54.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.613     1.538    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=1, routed)           0.196     1.898    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[20]
    SLICE_X98Y54         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.880     2.053    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X98Y54         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/C
                         clock pessimism             -0.248     1.805    
    SLICE_X98Y54         FDRE (Hold_fdre_C_D)         0.059     1.864    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.463%)  route 0.181ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.611     1.536    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X99Y50         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.181     1.845    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[31]_0[6]
    SLICE_X98Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.882     2.055    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X98Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.248     1.807    
    SLICE_X98Y49         FDRE (Hold_fdre_C_D)         0.000     1.807    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.292ns (65.052%)  route 0.157ns (34.948%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.589     1.514    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X87Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.157     1.799    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[5]
    SLICE_X86Y50         LUT3 (Prop_lut3_I0_O)        0.098     1.897 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.897    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X86Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.963 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.963    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X86Y50         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.856     2.029    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X86Y50         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X86Y50         FDRE (Hold_fdre_C_D)         0.134     1.915    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.095%)  route 0.180ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.611     1.536    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X98Y50         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.180     1.864    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[27]_0[4]
    SLICE_X98Y48         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.882     2.055    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X98Y48         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.248     1.807    
    SLICE_X98Y48         FDRE (Hold_fdre_C_D)         0.007     1.814    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.090%)  route 0.226ns (57.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.613     1.538    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y47         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y47         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/Q
                         net (fo=1, routed)           0.226     1.927    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[13]
    SLICE_X101Y51        FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.881     2.054    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X101Y51        FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                         clock pessimism             -0.248     1.806    
    SLICE_X101Y51        FDRE (Hold_fdre_C_D)         0.071     1.877    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.651%)  route 0.239ns (59.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.613     1.538    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y47         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y47         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub7/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=1, routed)           0.239     1.941    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[12]
    SLICE_X101Y51        FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.881     2.054    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X101Y51        FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                         clock pessimism             -0.248     1.806    
    SLICE_X101Y51        FDRE (Hold_fdre_C_D)         0.075     1.881    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.246ns (54.597%)  route 0.205ns (45.403%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.609     1.534    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X90Y50         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y50         FDRE (Prop_fdre_C_Q)         0.148     1.682 f  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.205     1.886    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[34]_100[5]
    SLICE_X90Y45         LUT1 (Prop_lut1_I0_O)        0.098     1.984 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.984    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[5]
    SLICE_X90Y45         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.879     2.052    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X90Y45         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.248     1.804    
    SLICE_X90Y45         FDRE (Hold_fdre_C_D)         0.120     1.924    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.877%)  route 0.237ns (59.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.611     1.536    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X98Y52         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y52         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[32].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.237     1.937    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[32]_0[5]
    SLICE_X97Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.882     2.055    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X97Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.248     1.807    
    SLICE_X97Y49         FDRE (Hold_fdre_C_D)         0.066     1.873    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.785%)  route 0.206ns (58.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.589     1.514    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/aclk
    SLICE_X86Y49         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=1, routed)           0.206     1.868    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/D[4]
    SLICE_X87Y52         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AA9                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5382, routed)        0.856     2.029    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/aclk
    SLICE_X87Y52         FDRE                                         r  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X87Y52         FDRE (Hold_fdre_C_D)         0.021     1.802    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         2.000       -1.884     DSP48_X3Y6    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         2.000       -1.884     DSP48_X3Y2    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         2.000       -1.884     DSP48_X4Y12   your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         2.000       -1.884     DSP48_X3Y16   your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         2.000       -1.884     DSP48_X3Y12   your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         2.000       -1.884     DSP48_X4Y16   your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         2.000       -1.687     DSP48_X3Y9    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         2.000       -1.687     DSP48_X3Y5    your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         2.000       -1.687     DSP48_X4Y15   your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         2.000       -1.687     DSP48_X3Y19   your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X86Y19  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X86Y19  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X90Y29  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         1.000       0.020      SLICE_X96Y27  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/subsystem1/bram_cordic/divide/bram_stn_32bit_div_gen_v5_1_i0_instance/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[37].pipe_reg[37][1]_srl4/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X86Y19  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.000       0.500      SLICE_X86Y19  your_instance_name/U0/bram_stn_32bit_struct/bram_sumoftwoneurons_32bit/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C



