// Seed: 4191518616
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1'b0;
  wire id_2;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri id_9,
    output supply1 id_10,
    input uwire id_11,
    input wor id_12,
    input tri1 id_13,
    output wand id_14,
    input uwire id_15
);
  assign id_4 = id_6;
  wire id_17;
  xor primCall (
      id_4, id_15, id_7, id_3, id_0, id_12, id_18, id_5, id_9, id_6, id_8, id_13, id_2, id_17, id_11
  );
  wire id_18;
  module_0 modCall_1 (id_18);
endmodule
