// Seed: 1235959523
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    output tri id_5
);
  wire id_7;
  logic [-1 : -1] id_8 = -1 > id_8;
endmodule
module module_1 #(
    parameter id_22 = 32'd48,
    parameter id_26 = 32'd72
) (
    input wire id_0,
    input supply0 id_1
    , id_28,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri id_8,
    input uwire id_9,
    input wor id_10,
    input tri1 id_11,
    input wor id_12,
    output uwire id_13,
    input tri id_14,
    input tri1 id_15,
    input tri1 id_16,
    output tri1 id_17,
    output supply1 id_18,
    input supply0 id_19,
    input wor id_20,
    output tri id_21,
    input tri _id_22,
    input tri0 id_23,
    input wor id_24,
    input wor id_25,
    output wire _id_26
);
  reg [-1 : id_26  ==  -1] id_29;
  reg id_30, id_31, id_32;
  wire [1 : id_22] id_33;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_5,
      id_11,
      id_10,
      id_8
  );
  assign modCall_1.id_2 = 0;
  assign id_29 = id_24;
  wire id_34;
  always @* id_29 = #1 id_19;
  integer id_35;
  assign id_28 = id_15(1);
  wire id_36;
  initial id_30 = -1;
endmodule
