

================================================================
== Vivado HLS Report for 'MotorCtrl_clockDividerThread'
================================================================
* Date:           Wed May 27 11:02:55 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        MotorControl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      2.52|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      0|     72|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     34|
|Register         |        -|      -|      4|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      4|    106|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |MotorCtrl_dividerCount_V_assig_fu_124_p2  |     +    |      0|  0|  32|          32|           1|
    |tmp_5_fu_131_p2                           |   icmp   |      0|  0|  40|          32|           5|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  72|          64|           6|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |MotorCtrl_dividerCount_V_o  |  32|          3|   32|         96|
    |MotorCtrl_pwmClock_V        |   1|          3|    1|          3|
    |ap_NS_fsm                   |   1|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  34|          9|   34|        102|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  3|   0|    3|          0|
    |tmp_5_reg_137  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl_MotorCtrl::clockDividerThread | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs | MotorCtrl::MotorCtrl_MotorCtrl::clockDividerThread | return value |
|MotorCtrl_dividerCount_V_i         |  in |   32|   ap_ovld  |              MotorCtrl_dividerCount_V              |    pointer   |
|MotorCtrl_dividerCount_V_o         | out |   32|   ap_ovld  |              MotorCtrl_dividerCount_V              |    pointer   |
|MotorCtrl_dividerCount_V_o_ap_vld  | out |    1|   ap_ovld  |              MotorCtrl_dividerCount_V              |    pointer   |
|MotorCtrl_pwmClock_V               | out |    1|   ap_vld   |                MotorCtrl_pwmClock_V                |    pointer   |
|MotorCtrl_pwmClock_V_ap_vld        | out |    1|   ap_vld   |                MotorCtrl_pwmClock_V                |    pointer   |
+-----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

