<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_trng.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_trng.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ti_2cc26xxware_2inc_2hw__trng_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_trng_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_TRNG_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_TRNG_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// TRNG component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Random Number Lower Word Readout Value</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aed97bb00248a55b4f90f27e4cfd50378">   47</a></span>&#160;<span class="preprocessor">#define TRNG_O_OUT0                                                 0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Random Number Upper Word Readout Value</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0172ba134433e38996b2ab092edc91bc">   50</a></span>&#160;<span class="preprocessor">#define TRNG_O_OUT1                                                 0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#af09ba9104073f1dccbe908abb3742df7">   53</a></span>&#160;<span class="preprocessor">#define TRNG_O_IRQFLAGSTAT                                          0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a9ae0548972b024b128e60ac9112b73d9">   56</a></span>&#160;<span class="preprocessor">#define TRNG_O_IRQFLAGMASK                                          0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Interrupt Flag Clear</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ad9f96c193b4e4ea5cb73c80266494074">   59</a></span>&#160;<span class="preprocessor">#define TRNG_O_IRQFLAGCLR                                           0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Control</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a8e768d65ef0b8e7be4feb9dcb1de808b">   62</a></span>&#160;<span class="preprocessor">#define TRNG_O_CTL                                                  0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Configuration 0</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#abacd86b9c08b817fac01f2f49b7d13b0">   65</a></span>&#160;<span class="preprocessor">#define TRNG_O_CFG0                                                 0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Alarm Control</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae1b71a808443a884324bf0d30acdc3a4">   68</a></span>&#160;<span class="preprocessor">#define TRNG_O_ALARMCNT                                             0x0000001C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// FRO Enable</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a472ecb2edbf651ba48b460249a736bfd">   71</a></span>&#160;<span class="preprocessor">#define TRNG_O_FROEN                                                0x00000020</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// FRO De-tune Bit</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae62792b66c1ac9cdbff1ff1ba5448561">   74</a></span>&#160;<span class="preprocessor">#define TRNG_O_FRODETUNE                                            0x00000024</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Alarm Event</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a788768c121a0291ea065cb9c25a49de4">   77</a></span>&#160;<span class="preprocessor">#define TRNG_O_ALARMMASK                                            0x00000028</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Alarm Shutdown</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a426654d85cfcea73d178d6777e015810">   80</a></span>&#160;<span class="preprocessor">#define TRNG_O_ALARMSTOP                                            0x0000002C</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// LFSR Readout Value</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a70b726e72bc6736ac194b3d7bd465a99">   83</a></span>&#160;<span class="preprocessor">#define TRNG_O_LFSR0                                                0x00000030</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// LFSR Readout Value</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a80b05c8bedfd9339c58fc9687d1bfbfa">   86</a></span>&#160;<span class="preprocessor">#define TRNG_O_LFSR1                                                0x00000034</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// LFSR Readout Value</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a5542f52fbdfc7862f6f4f76015e339bd">   89</a></span>&#160;<span class="preprocessor">#define TRNG_O_LFSR2                                                0x00000038</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// TRNG Engine Options Information</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0364502a114bdf7ff58822ba66bd1db0">   92</a></span>&#160;<span class="preprocessor">#define TRNG_O_HWOPT                                                0x00000078</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// HW Version 0</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a5d2cf8dd0273e2b4d49d8ba6be2ac0a8">   95</a></span>&#160;<span class="preprocessor">#define TRNG_O_HWVER0                                               0x0000007C</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Interrupt Status After Masking</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a2138408fd8d5bef2b4955ca596e36700">   98</a></span>&#160;<span class="preprocessor">#define TRNG_O_IRQSTATMASK                                          0x00001FD8</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// HW Version 1</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a6c3afad6f42fd213e50551f2007fb602">  101</a></span>&#160;<span class="preprocessor">#define TRNG_O_HWVER1                                               0x00001FE0</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// Interrupt Set</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#abff53422cfc6fdc0d0c100a858de5f05">  104</a></span>&#160;<span class="preprocessor">#define TRNG_O_IRQSET                                               0x00001FEC</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">// SW Reset Control</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a3f813348c8317b0cba011fb2c22998ba">  107</a></span>&#160;<span class="preprocessor">#define TRNG_O_SWRESET                                              0x00001FF0</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aa70f0c124642854d1841a2818cd38f55">  110</a></span>&#160;<span class="preprocessor">#define TRNG_O_IRQSTAT                                              0x00001FF8</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// Register: TRNG_O_OUT0</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">// Field:  [31:0] VALUE_31_0</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">// LSW of 64- bit random value. New value ready when IRQFLAGSTAT.RDY = 1.</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab49b12a1f45ef420d3b021374b38e104">  120</a></span>&#160;<span class="preprocessor">#define TRNG_OUT0_VALUE_31_0_W                                              32</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aa8cfb283c9e7b11ad2957f2d149f0088">  121</a></span>&#160;<span class="preprocessor">#define TRNG_OUT0_VALUE_31_0_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#acbe11bff5d39fd49c3e2fea242b7247f">  122</a></span>&#160;<span class="preprocessor">#define TRNG_OUT0_VALUE_31_0_S                                               0</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// Register: TRNG_O_OUT1</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// Field:  [31:0] VALUE_63_32</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// MSW of 64-bit random value. New value ready when IRQFLAGSTAT.RDY = 1.</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a328bc44a5ba861a850d0c6f23d511ef2">  132</a></span>&#160;<span class="preprocessor">#define TRNG_OUT1_VALUE_63_32_W                                             32</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ad2be58c7f37842e17c2d48d7878a44c7">  133</a></span>&#160;<span class="preprocessor">#define TRNG_OUT1_VALUE_63_32_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a445a6b382e1b4d22e8c1087b502a55e8">  134</a></span>&#160;<span class="preprocessor">#define TRNG_OUT1_VALUE_63_32_S                                              0</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">// Register: TRNG_O_IRQFLAGSTAT</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// Field:    [31] NEED_CLOCK</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// 1: Indicates that the TRNG is busy generating entropy or is in one of its</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// test modes - clocks may not be turned off and the power supply voltage must</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// be kept stable.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// 0: TRNG is idle and can be shut down</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aba108e819209a3e6f34c990ddc20d2b9">  147</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_NEED_CLOCK                                 0x80000000</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a1f96edb58fbee93b2cf48c6ee6f38685">  148</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_NEED_CLOCK_BITN                                    31</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ac973497716f315596374a507940e40db">  149</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_NEED_CLOCK_M                               0x80000000</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a2c748a7d98ff3a1d32fb5a7e4ca8111d">  150</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_NEED_CLOCK_S                                       31</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// Field:     [1] SHUTDOWN_OVF</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// 1: The number of FROs shut down (i.e. the number of &#39;1&#39; bits in the</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">// ALARMSTOP register) has exceeded the threshold set by ALARMCNT.SHUTDOWN_THR</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// Writing &#39;1&#39; to IRQFLAGCLR.SHUTDOWN_OVF clears this bit to &#39;0&#39; again.</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a36ebdfeda544d6eeb3217726a2c5420c">  158</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_SHUTDOWN_OVF                               0x00000002</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a726fce51e9cc693a446e39f1088d6051">  159</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_SHUTDOWN_OVF_BITN                                   1</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a853be7a3f0b452bea5e5d89ef54c9b67">  160</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_SHUTDOWN_OVF_M                             0x00000002</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#afb37e67704ba4302a87392001cb2561b">  161</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_SHUTDOWN_OVF_S                                      1</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// Field:     [0] RDY</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">// 1: Data are available in OUT0 and OUT1.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// Acknowledging this state by writing &#39;1&#39; to IRQFLAGCLR.RDY clears this bit to</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// &#39;0&#39;.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// If a new number is already available in the internal register of the TRNG,</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// the number is directly clocked into the result register. In this case the</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">// status bit is asserted again, after one clock cycle.</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a73fdf762b67cf8cb9c75e766d81e4cd2">  172</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_RDY                                        0x00000001</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a55186acbce34715c3b1abcc3d8e0b97c">  173</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_RDY_BITN                                            0</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aa06b3cbf7a8aaf16388a0486b789a6c1">  174</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_RDY_M                                      0x00000001</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a2f416bf0471eebf5d43f1505c3a5e861">  175</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGSTAT_RDY_S                                               0</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// Register: TRNG_O_IRQFLAGMASK</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// Field:     [1] SHUTDOWN_OVF</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">// 1: Allow IRQFLAGSTAT.SHUTDOWN_OVF to activate the interrupt from this</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// module.</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a69014f99893a7557de56071b9e0e9ee6">  186</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_SHUTDOWN_OVF                               0x00000002</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a153d9216ac7f780daa5bb498ff0fd541">  187</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_SHUTDOWN_OVF_BITN                                   1</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a705914c93a3ba179b89358f0f00d36a6">  188</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_SHUTDOWN_OVF_M                             0x00000002</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a48525b3cd4ff202acbdabb36d466a00b">  189</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_SHUTDOWN_OVF_S                                      1</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// Field:     [0] RDY</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">// 1: Allow IRQFLAGSTAT.RDY to activate the interrupt from this module.</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#afd198d9bdb4240d11e060155422a5963">  194</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_RDY                                        0x00000001</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a06c69942ece5ec7ceef63b9935da01f0">  195</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_RDY_BITN                                            0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae8a0f36b9e9895cd294a70fe05fdbadd">  196</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_RDY_M                                      0x00000001</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae4a3b0cd13b51b4957bcee89c205fea4">  197</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGMASK_RDY_S                                               0</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// Register: TRNG_O_IRQFLAGCLR</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">// Field:     [1] SHUTDOWN_OVF</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">// 1: Clear IRQFLAGSTAT.SHUTDOWN_OVF.</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae74ec07772786d528dac5dc8eec61f8c">  207</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_SHUTDOWN_OVF                                0x00000002</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0361d6332b7ba4363a314d6e62ee9016">  208</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_SHUTDOWN_OVF_BITN                                    1</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab0871bb8bbee2c6c3457cafb2cee5cc1">  209</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_SHUTDOWN_OVF_M                              0x00000002</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab69925d972532f1289b7cef3d08aa0b1">  210</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_SHUTDOWN_OVF_S                                       1</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// Field:     [0] RDY</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// 1: Clear IRQFLAGSTAT.RDY.</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a700671db0dd37487566fab080d363f36">  215</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_RDY                                         0x00000001</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a96785445ab24d4afd34b668718e5bfec">  216</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_RDY_BITN                                             0</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a8628f268b87e8f459dd7c0672d7d425a">  217</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_RDY_M                                       0x00000001</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#af348110d80e04517dc1426382780b186">  218</a></span>&#160;<span class="preprocessor">#define TRNG_IRQFLAGCLR_RDY_S                                                0</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// Register: TRNG_O_CTL</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// Field: [31:16] STARTUP_CYCLES</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// This field determines the number of samples (between 2^8 and 2^24) taken to</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// gather entropy from the FROs during startup. If the written value of this</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// field is zero, the number of samples is 2^24, otherwise the number of</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// samples equals the written value times 2^8.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">// 0x0000: 2^24 samples</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">// 0x0001: 1*2^8 samples</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">// 0x0002: 2*2^8 samples</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// 0x0003: 3*2^8 samples</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">// 0x8000: 32768*2^8 samples</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// 0xC000: 49152*2^8 samples</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// 0xFFFF: 65535*2^8 samples</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// This field can only be modified while TRNG_EN is 0. If 1 an update will be</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// ignored.</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#af1116d64744d89c70403a66a033d159a">  244</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_STARTUP_CYCLES_W                                           16</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a1545fb1c84d74af953ab06e9d5c80678">  245</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_STARTUP_CYCLES_M                                   0xFFFF0000</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0c6e6e626c1850f3e1cc383239ecfdff">  246</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_STARTUP_CYCLES_S                                           16</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// Field:    [10] TRNG_EN</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">// 0: Forces all TRNG logic back into the idle state immediately.</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// 1: Starts TRNG, gathering entropy from the FROs for the number of samples</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// determined by STARTUP_CYCLES.</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a7806927d56c0f5533277080ec395541d">  253</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TRNG_EN                                            0x00000400</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a983823afcddcf1f62e6275040dfbe98f">  254</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TRNG_EN_BITN                                               10</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a9f5c650899470ea3edf502566e382f3a">  255</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TRNG_EN_M                                          0x00000400</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab3713b356b773cb03e87f759aea2eaf5">  256</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TRNG_EN_S                                                  10</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">// Field:     [2] NO_LFSR_FB</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// 1: Remove XNOR feedback from the main LFSR, converting it into a normal</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// shift register for the XOR-ed outputs of the FROs (shifting data in on the</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// LSB side). A &#39;1&#39; also forces the LFSR to sample continuously.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// This bit can only be set to &#39;1&#39; when TEST_MODE is also set to &#39;1&#39; and should</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// not be used for other than test purposes</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a90930c073302ed6522c66701f7834cd3">  266</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_NO_LFSR_FB                                         0x00000004</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0a0492f954452cea79ce39d35c2a5524">  267</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_NO_LFSR_FB_BITN                                             2</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a29b47fca045541dcf46bcd6cabec94a7">  268</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_NO_LFSR_FB_M                                       0x00000004</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a63033de97f5a7cf83275e6c6909892d4">  269</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_NO_LFSR_FB_S                                                2</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// Field:     [1] TEST_MODE</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// 1: Enables access to the TESTCNT and LFSR0/LFSR1/LFSR2 registers (the latter</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">// are automatically cleared before enabling access)  and keeps</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// IRQFLAGSTAT.NEED_CLOCK at &#39;1&#39;.</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">// This bit shall not be used unless you need to change the LFSR seed prior to</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// creating a new random value. All other testing is done external to register</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// control.</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a37b4fe95643dae819bb217598007da35">  280</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TEST_MODE                                          0x00000002</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a70d176d40dbed326870c5bded6b3dfb0">  281</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TEST_MODE_BITN                                              1</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#acd424f814fa87001943ce1b96e7fd3ba">  282</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TEST_MODE_M                                        0x00000002</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a08f8d644876d732a93b97a58f4c1fc40">  283</a></span>&#160;<span class="preprocessor">#define TRNG_CTL_TEST_MODE_S                                                 1</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// Register: TRNG_O_CFG0</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">// Field: [31:16] MAX_REFILL_CYCLES</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// This field determines the maximum number of samples (between 2^8 and 2^24)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">// taken to re-generate entropy from the FROs after reading out a 64 bits</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// random number. If the written value of this field is zero, the number of</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// samples is 2^24, otherwise the number of samples equals the written value</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// times 2^8.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// 0x0000: 2^24 samples</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// 0x0001: 1*2^8 samples</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// 0x0002: 2*2^8 samples</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// 0x0003: 3*2^8 samples</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// 0x8000: 32768*2^8 samples</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">// 0xC000: 49152*2^8 samples</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// 0xFFFF: 65535*2^8 samples</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// This field can only be modified while CTL.TRNG_EN is 0.</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ac25317d61c6ac656f77afcf9dee61d4f">  309</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_MAX_REFILL_CYCLES_W                                       16</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aca413838c9d615c6fe175c7456365c45">  310</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_MAX_REFILL_CYCLES_M                               0xFFFF0000</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aa1d6996cb21f431cb5c3f9531a3b2503">  311</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_MAX_REFILL_CYCLES_S                                       16</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// Field:  [11:8] SMPL_DIV</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// This field directly controls the number of clock cycles between samples</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">// taken from the FROs. Default value 0 indicates that samples are taken every</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// clock cycle,</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">// maximum value 0xF takes one sample every 16 clock cycles.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// This field must be set to a value such that the slowest FRO (even under</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// worst-case</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// conditions) has a cycle time less than twice the sample period.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">// This field can only be modified while CTL.TRNG_EN is &#39;0&#39;.</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a91fbb76eeea77262d2123d4c2ced5074">  324</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_SMPL_DIV_W                                                 4</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a4032c3e3c82c3e49dccf95bfaa7f867f">  325</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_SMPL_DIV_M                                        0x00000F00</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a01ce495565455697ce36696604f6da70">  326</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_SMPL_DIV_S                                                 8</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">// Field:   [7:0] MIN_REFILL_CYCLES</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// This field determines the minimum number of samples (between 2^6 and 2^14)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// taken to re-generate entropy from the FROs after reading out a 64 bits</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// random number. If the value of this field is zero, the number of samples is</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// fixed to the value determined by the MAX_REFILL_CYCLES field, otherwise the</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// minimum number of samples equals the written value times 64 (which can be up</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// to 2^14). To ensure same entropy in all generated random numbers the value 0</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// should be used. Then MAX_REFILL_CYCLES controls the minimum refill interval.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// The number of samples defined here cannot be higher than the number defined</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// by the &#39;max_refill_cycles&#39; field (i.e. that field takes precedence). No</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// random value will be created if min refill &gt; max refill.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// This field can only be modified while CTL.TRNG_EN = 0.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// 0x00: Minimum samples = MAX_REFILL_CYCLES (all numbers have same entropy)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// 0x01: 1*2^6 samples</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">// 0x02: 2*2^6 samples</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">// 0xFF: 255*2^6 samples</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a5f1ed9dcf0d3c2fb74906ff8fe537099">  348</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_MIN_REFILL_CYCLES_W                                        8</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a6194bc419e02b91c6c22ef63d69fd778">  349</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_MIN_REFILL_CYCLES_M                               0x000000FF</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a9f3683c729abcaa0d9a22d4d92fa5061">  350</a></span>&#160;<span class="preprocessor">#define TRNG_CFG0_MIN_REFILL_CYCLES_S                                        0</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// Register: TRNG_O_ALARMCNT</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// Field: [29:24] SHUTDOWN_CNT</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">// Read-only, indicates the number of &#39;1&#39; bits in ALARMSTOP register.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">// The maximum value equals the number of FROs.</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a3dd2286b077c5ca8b5f1529dffcfef25">  361</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_SHUTDOWN_CNT_W                                         6</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a3199a040d98078226a53145412622e9d">  362</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_SHUTDOWN_CNT_M                                0x3F000000</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0c989309b651fa9ca5272e8177bb1fa6">  363</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_SHUTDOWN_CNT_S                                        24</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">// Field: [20:16] SHUTDOWN_THR</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// Threshold setting for generating IRQFLAGSTAT.SHUTDOWN_OVF interrupt. The</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// interrupt is triggered when SHUTDOWN_CNT value exceeds this bit field.</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ac69bad23377b9f7898c2ab1be8bac297">  369</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_SHUTDOWN_THR_W                                         5</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a4ca008a7f2d97917d3ee93d637ddd236">  370</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_SHUTDOWN_THR_M                                0x001F0000</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a69d684c68fd1e09bac4d23f2d251edaf">  371</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_SHUTDOWN_THR_S                                        16</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// Field:   [7:0] ALARM_THR</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// Alarm detection threshold for the repeating pattern detectors on each FRO.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// An FRO &#39;alarm event&#39; is declared when a repeating pattern (of up to four</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// samples length) is detected continuously for the number of samples defined</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// by this field&#39;s value. Reset value 0xFF should keep the number of &#39;alarm</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// events&#39; to a manageable level.</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a1b6542b2a841cd7dd65f14b84b591d8b">  380</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_ALARM_THR_W                                            8</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ac899d929b376f4a43daccfbfeeabae45">  381</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_ALARM_THR_M                                   0x000000FF</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a8fdc7dea1127414cbeca8fbad8c6b7de">  382</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMCNT_ALARM_THR_S                                            0</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// Register: TRNG_O_FROEN</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">// Field:  [23:0] FRO_MASK</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// Enable bits for the individual FROs. A &#39;1&#39; in bit [n] enables FRO &#39;n&#39;.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// Default state is all &#39;1&#39;s to enable all FROs after power-up. Note that they</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// are not actually started up before the CTL.TRNG_EN bit  is set to &#39;1&#39;.</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// Bits are automatically forced to &#39;0&#39; here (and cannot be written to &#39;1&#39;)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">// while the corresponding bit in  ALARMSTOP.FRO_FLAGS has value &#39;1&#39;.</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aec67d70dc9866a62a7fe8195c8e29b1c">  397</a></span>&#160;<span class="preprocessor">#define TRNG_FROEN_FRO_MASK_W                                               24</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a4de3c539b18bee1d7093fe6585fd2396">  398</a></span>&#160;<span class="preprocessor">#define TRNG_FROEN_FRO_MASK_M                                       0x00FFFFFF</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae56ef4221c568cce5723db8cdccdcc19">  399</a></span>&#160;<span class="preprocessor">#define TRNG_FROEN_FRO_MASK_S                                                0</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// Register: TRNG_O_FRODETUNE</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">// Field:  [23:0] FRO_MASK</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// De-tune bits for the individual FROs. A &#39;1&#39; in bit [n] lets FRO &#39;n&#39; run</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">// approximately 5% faster. The value of one of these bits may only be changed</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// while the corresponding FRO is turned off (by temporarily writing a &#39;0&#39; in</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// the corresponding</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">// bit of the FROEN.FRO_MASK register).</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a1347053f6c6e3efaa23e8b16157785b7">  413</a></span>&#160;<span class="preprocessor">#define TRNG_FRODETUNE_FRO_MASK_W                                           24</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0a616f1654c9fb0fbc996a1749291595">  414</a></span>&#160;<span class="preprocessor">#define TRNG_FRODETUNE_FRO_MASK_M                                   0x00FFFFFF</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a35b15eebd79f2c504b33d916254ef812">  415</a></span>&#160;<span class="preprocessor">#define TRNG_FRODETUNE_FRO_MASK_S                                            0</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// Register: TRNG_O_ALARMMASK</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// Field:  [23:0] FRO_MASK</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// Logging bits for the &#39;alarm events&#39; of individual FROs. A &#39;1&#39; in bit [n]</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">// indicates FRO &#39;n&#39; experienced an &#39;alarm event&#39;.</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#afaef9b5d6d979d32278d978f114e8039">  426</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMMASK_FRO_MASK_W                                           24</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a7f1af57b4f65f494725fac453d1f5942">  427</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMMASK_FRO_MASK_M                                   0x00FFFFFF</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aaf2dd69d7a26243ecb53cead3c7d08db">  428</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMMASK_FRO_MASK_S                                            0</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">// Register: TRNG_O_ALARMSTOP</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">// Field:  [23:0] FRO_FLAGS</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// Logging bits for the &#39;alarm events&#39; of individual FROs. A &#39;1&#39; in bit [n]</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// indicates FRO &#39;n&#39; experienced more than one &#39;alarm event&#39; in quick</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// succession and has been turned off. A &#39;1&#39; in this field forces the</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// corresponding bit in FROEN.FRO_MASK to &#39;0&#39;.</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a8301bc4c4bae50021a4c8d99fb128b04">  441</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMSTOP_FRO_FLAGS_W                                          24</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aedae50681ff8cbadfc40522eeedf979d">  442</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMSTOP_FRO_FLAGS_M                                  0x00FFFFFF</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ac7e9d2bc2354aa2728b52863563ff2bb">  443</a></span>&#160;<span class="preprocessor">#define TRNG_ALARMSTOP_FRO_FLAGS_S                                           0</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">// Register: TRNG_O_LFSR0</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// Field:  [31:0] LFSR_31_0</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">// Bits [31:0] of the main entropy accumulation LFSR. Register can only be</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">// accessed when CTL.TEST_MODE  = 1.</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// Register contents will be cleared to zero before access is enabled.</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a6b2f1c84195262c0206879a8c0c8b739">  455</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR0_LFSR_31_0_W                                              32</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a4a1f12377a24acf5876e68e5809d3e16">  456</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR0_LFSR_31_0_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a292ede0e092551e8713fd429a82df2bd">  457</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR0_LFSR_31_0_S                                               0</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// Register: TRNG_O_LFSR1</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// Field:  [31:0] LFSR_63_32</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// Bits [63:32] of the main entropy accumulation LFSR. Register can only be</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// accessed when CTL.TEST_MODE = 1.</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// Register contents will be cleared to zero before access is enabled.</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a6e1e808080b55dbae5e529defdc6fa6e">  469</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR1_LFSR_63_32_W                                             32</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a03a795d276636c9a8cb428cecc4757b3">  470</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR1_LFSR_63_32_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a290ba597d5897fe757b719c1c7083e5c">  471</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR1_LFSR_63_32_S                                              0</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// Register: TRNG_O_LFSR2</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// Field:  [16:0] LFSR_80_64</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// Bits [80:64] of the main entropy accumulation LFSR. Register can only be</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// accessed when CTL.TEST_MODE = 1.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// Register contents will be cleared to zero before access is enabled.</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a069854e419223ad2f0f23f33720c52be">  483</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR2_LFSR_80_64_W                                             17</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a6164f4ee8eebf91afe1f9a5d03bdb40f">  484</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR2_LFSR_80_64_M                                     0x0001FFFF</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a661073350dfa1e2e3a7f872b0ae89298">  485</a></span>&#160;<span class="preprocessor">#define TRNG_LFSR2_LFSR_80_64_S                                              0</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// Register: TRNG_O_HWOPT</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// Field:  [11:6] NR_OF_FROS</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// Number of FROs implemented in this TRNG, value 24 (decimal).</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a82e09bbf825573f7f0cb13f0ec654c58">  495</a></span>&#160;<span class="preprocessor">#define TRNG_HWOPT_NR_OF_FROS_W                                              6</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a30dab59ca0ccdc6cae04c62b5cfa5d81">  496</a></span>&#160;<span class="preprocessor">#define TRNG_HWOPT_NR_OF_FROS_M                                     0x00000FC0</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a08d673b806b5d049009104e7213aab0c">  497</a></span>&#160;<span class="preprocessor">#define TRNG_HWOPT_NR_OF_FROS_S                                              6</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">// Register: TRNG_O_HWVER0</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// Field: [27:24] HW_MAJOR_VER</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">// 4 bits binary encoding of the major hardware revision number.</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a70e218220d9fec194a58baf2354d6e05">  507</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_MAJOR_VER_W                                           4</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a7ee42ebe86bd703486375b61e5b7bdc3">  508</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_MAJOR_VER_M                                  0x0F000000</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a072515c942c463394b16ab7997023742">  509</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_MAJOR_VER_S                                          24</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">// Field: [23:20] HW_MINOR_VER</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">// 4 bits binary encoding of the minor hardware revision number.</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae5ecb5d1b859c8ec52b63ddcfb1685e9">  514</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_MINOR_VER_W                                           4</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab39ffce6e975fd44b5010ac2410489bd">  515</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_MINOR_VER_M                                  0x00F00000</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a25f3ca296fd0c98524d2bf55daed03d0">  516</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_MINOR_VER_S                                          20</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// Field: [19:16] HW_PATCH_LVL</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">// 4 bits binary encoding of the hardware patch level, initial release will</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">// carry value zero.</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ac796343ae4efda5c389e01be288e470e">  522</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_PATCH_LVL_W                                           4</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a53145d782e50c7efe48fc2b12ba8cc2d">  523</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_PATCH_LVL_M                                  0x000F0000</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a4454951ab48a75cc25374deaee54f5be">  524</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_HW_PATCH_LVL_S                                          16</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">// Field:  [15:8] EIP_NUM_COMPL</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// Bit-by-bit logic complement of bits [7:0]. This TRNG gives 0xB4.</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#af78ee89f61ed6480c4f7e69337098a83">  529</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_EIP_NUM_COMPL_W                                          8</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a9f5bd2d8d106bbc50173b4d7b325272d">  530</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_EIP_NUM_COMPL_M                                 0x0000FF00</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#abb8b82653f82aa675857bd9dc0ae01c7">  531</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_EIP_NUM_COMPL_S                                          8</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// Field:   [7:0] EIP_NUM</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// 8 bits binary encoding of the module number. This TRNG gives 0x4B.</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a0325eb1af1dc669426841f32dc93074a">  536</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_EIP_NUM_W                                                8</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a656e015149baf401e64c841f7afec2e0">  537</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_EIP_NUM_M                                       0x000000FF</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab1e60d09eaa747d592e92c78305d6b23">  538</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER0_EIP_NUM_S                                                0</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// Register: TRNG_O_IRQSTATMASK</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">// Field:     [1] SHUTDOWN_OVF</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// Shutdown Overflow (result of IRQFLAGSTAT.SHUTDOWN_OVF AND&#39;ed with</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">// IRQFLAGMASK.SHUTDOWN_OVF)</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aa209addeb30bed56b76587bcbfb7df63">  549</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_SHUTDOWN_OVF                               0x00000002</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a9bf88109c6b99588f0d93279b9a6d2ff">  550</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_SHUTDOWN_OVF_BITN                                   1</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aa3d1b46256f1ae615b449a7a5554e892">  551</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_SHUTDOWN_OVF_M                             0x00000002</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a1e31b0451f4347d5b10526f8b5c4bb89">  552</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_SHUTDOWN_OVF_S                                      1</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// Field:     [0] RDY</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// New random value available (result of IRQFLAGSTAT.RDY AND&#39;ed with</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// IRQFLAGMASK.RDY)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae0e3279671b1645d4eba45a9d096189c">  558</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_RDY                                        0x00000001</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ac68443ba188322a6168ea729f2cd0d6b">  559</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_RDY_BITN                                            0</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#aeae03040583a526adacc004d722a041f">  560</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_RDY_M                                      0x00000001</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab9b666661b952c964f78484a04fb17bc">  561</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTATMASK_RDY_S                                               0</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">// Register: TRNG_O_HWVER1</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// Field:   [7:0] REV</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">// The revision number of this module is Rev 2.0.</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a371e7fda12e6100ec1018af1dc031aed">  571</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER1_REV_W                                                    8</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a1890ffd37998fb0990cb6e9ca1f42f32">  572</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER1_REV_M                                           0x000000FF</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a5b5d8c89a196e08428bb549d26ef1fb8">  573</a></span>&#160;<span class="preprocessor">#define TRNG_HWVER1_REV_S                                                    0</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">// Register: TRNG_O_IRQSET</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">// Register: TRNG_O_SWRESET</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">// Field:     [0] RESET</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">// Write &#39;1&#39; to soft reset , reset will be low for 4-5 clock cycles. Poll to 0</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">// for reset to be completed.</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae90fb2caa43e448c4184107f3aaa1945">  589</a></span>&#160;<span class="preprocessor">#define TRNG_SWRESET_RESET                                          0x00000001</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ae2d69466dd2e5db3558a9c127fc405db">  590</a></span>&#160;<span class="preprocessor">#define TRNG_SWRESET_RESET_BITN                                              0</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a22911ac91b72e89d445640d330764b11">  591</a></span>&#160;<span class="preprocessor">#define TRNG_SWRESET_RESET_M                                        0x00000001</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a9a6deb769164624a4f63ad5260fc4a37">  592</a></span>&#160;<span class="preprocessor">#define TRNG_SWRESET_RESET_S                                                 0</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">// Register: TRNG_O_IRQSTAT</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">// Field:     [0] STAT</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">// TRNG Interrupt status. OR&#39;ed version of IRQFLAGSTAT.SHUTDOWN_OVF and</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// IRQFLAGSTAT.RDY</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#ab09ebd14cb252e9f54e77b545e9f4521">  603</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTAT_STAT                                           0x00000001</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a314a3a7001efa4340b4f4513493bfa08">  604</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTAT_STAT_BITN                                               0</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#acc06a775ea7dde96a54b85e91e95235f">  605</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTAT_STAT_M                                         0x00000001</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="ti_2cc26xxware_2inc_2hw__trng_8h.html#a33e040f022e67bf055be3a96428c1b39">  606</a></span>&#160;<span class="preprocessor">#define TRNG_IRQSTAT_STAT_S                                                  0</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#endif // __TRNG__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:25 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
