
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000518                       # Number of seconds simulated
sim_ticks                                   518156949                       # Number of ticks simulated
final_tick                                  518156949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 384102                       # Simulator instruction rate (inst/s)
host_op_rate                                   467835                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              248546242                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653212                       # Number of bytes of host memory used
host_seconds                                     2.08                       # Real time elapsed on the host
sim_insts                                      800754                       # Number of instructions simulated
sim_ops                                        975318                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           33920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               50304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        33920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          33920                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              530                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  786                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           65462791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           31619763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               97082554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      65462791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          65462791                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          65462791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          31619763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              97082554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1572                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          786                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   50304                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    50304                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 56                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 69                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 25                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                25                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 9                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      518006207                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    786                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      516                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      205                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       49                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          138                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     356.173913                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    219.568648                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    341.640822                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            39     28.26%     28.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           34     24.64%     52.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17     12.32%     65.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           10      7.25%     72.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            7      5.07%     77.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            6      4.35%     81.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      2.17%     84.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.72%     84.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21     15.22%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           138                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        33920                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        16384                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 65462790.888866379857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 31619763.146320365369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          530                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          256                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18598561                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      8988012                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35091.62                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35109.42                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      12849073                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 27586573                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3930000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16347.42                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35097.42                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         97.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      97.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.76                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.76                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.05                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       640                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.42                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      659040.98                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.42                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4234020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7489230                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                370080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         22749270                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5911200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         105621480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               153676545                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             296.583005                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             500654867                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        632010                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     435486854                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     15394589                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       14164090                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     49879406                       # Time in different power states
system.mem_ctrl_1.actEnergy                    278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1378020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2925240                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                449760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         16602960                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6354720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         110931480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               143355945                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             276.665102                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             510261359                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        993536                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1820000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     457610987                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     16547559                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4781975                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     36402892                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  231496                       # Number of BP lookups
system.cpu.branchPred.condPredicted            156299                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11333                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               191158                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   97902                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.215225                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24765                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               4000                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           12282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11209                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1073                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1223                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   799                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       518156949                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           776848                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             223852                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1010588                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      231496                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             133876                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        498209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   24316                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            52                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    200204                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3329                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             734305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.658684                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.351849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   253523     34.53%     34.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    78487     10.69%     45.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    67392      9.18%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   334903     45.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               734305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.297994                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.300883                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   204183                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 81118                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    433894                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  5150                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9960                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                89399                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2424                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1117746                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  5878                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   9960                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   215838                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   17006                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          56094                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    427258                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8149                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1093017                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     59                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   4716                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1144715                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4967717                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1256471                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1026301                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   118413                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2398                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2399                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     10332                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               219016                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              153193                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              9127                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5602                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1057120                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                3991                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1026303                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               467                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           85792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       226785                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        734305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.397652                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.183820                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              243198     33.12%     33.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              139309     18.97%     52.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              168400     22.93%     75.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              183398     24.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          734305                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                660322     64.34%     64.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1585      0.15%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               215749     21.02%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              148626     14.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1026303                       # Type of FU issued
system.cpu.iq.rate                           1.321112                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2787346                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1146916                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1007200                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1026282                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             9053                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18030                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10074                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1776                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9960                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   16889                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    64                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1061111                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9623                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                219016                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               153193                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2397                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    41                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7614                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2321                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9935                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1016612                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                213124                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9691                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       360635                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   194088                       # Number of branches executed
system.cpu.iew.exec_stores                     147511                       # Number of stores executed
system.cpu.iew.exec_rate                     1.308637                       # Inst execution rate
system.cpu.iew.wb_sent                        1010745                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1007216                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    518622                       # num instructions producing a value
system.cpu.iew.wb_consumers                    830673                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.296542                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624340                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           85792                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3987                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9139                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       709648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.374369                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.221547                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       241765     34.07%     34.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       165037     23.26%     57.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        98257     13.85%     71.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       204589     28.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       709648                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               800754                       # Number of instructions committed
system.cpu.commit.committedOps                 975318                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         344105                       # Number of memory references committed
system.cpu.commit.loads                        200986                       # Number of loads committed
system.cpu.commit.membars                        1594                       # Number of memory barriers committed
system.cpu.commit.branches                     188308                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    832390                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18313                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           629631     64.56%     64.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1582      0.16%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     64.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          200986     20.61%     85.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         143103     14.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            975318                       # Class of committed instruction
system.cpu.commit.bw_lim_events                204589                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1555795                       # The number of ROB reads
system.cpu.rob.rob_writes                     2146887                       # The number of ROB writes
system.cpu.timesIdled                             437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           42543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      800754                       # Number of Instructions Simulated
system.cpu.committedOps                        975318                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.970146                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.970146                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.030773                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.030773                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1114980                       # number of integer regfile reads
system.cpu.int_regfile_writes                  598435                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   3654176                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   435638                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  374215                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6377                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.583108                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              330379                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1155.171329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185426                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.583108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.493326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.493326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1327414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1327414                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       193395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          193395                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       133511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         133511                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1593                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1593                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1594                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1594                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       326906                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           326906                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       326906                       # number of overall hits
system.cpu.dcache.overall_hits::total          326906                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           273                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1415                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         1688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1688                       # number of overall misses
system.cpu.dcache.overall_misses::total          1688                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22460558                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22460558                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    122840055                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    122840055                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data         9338                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total         9338                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    145300613                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    145300613                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    145300613                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    145300613                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       193668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       193668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       134926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       134926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1594                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1594                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       328594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       328594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       328594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       328594                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001410                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010487                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010487                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000627                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000627                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005137                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82273.106227                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82273.106227                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86812.759717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86812.759717                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data         9338                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9338                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86078.562204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86078.562204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86078.562204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86078.562204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          503                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          115                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          115                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1402                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1402                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          286                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13940967                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13940967                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11941301                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11941301                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     25882268                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     25882268                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     25882268                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     25882268                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000870                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000870                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000870                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88233.968354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88233.968354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93291.414062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93291.414062                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90497.440559                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90497.440559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90497.440559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90497.440559                       # average overall mshr miss latency
system.cpu.dcache.replacements                      5                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.175122                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              200101                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               561                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            356.686275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.175122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.805030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            801377                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           801377                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       199540                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          199540                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       199540                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           199540                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       199540                       # number of overall hits
system.cpu.icache.overall_hits::total          199540                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          664                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           664                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          664                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            664                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          664                       # number of overall misses
system.cpu.icache.overall_misses::total           664                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     60469553                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     60469553                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     60469553                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     60469553                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     60469553                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     60469553                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       200204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       200204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       200204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       200204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       200204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       200204                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003317                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003317                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003317                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003317                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003317                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003317                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91068.603916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91068.603916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91068.603916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91068.603916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91068.603916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91068.603916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          102                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          102                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          562                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          562                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          562                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          562                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          562                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          562                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52160734                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52160734                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52160734                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52160734                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52160734                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52160734                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002807                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002807                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002807                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002807                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002807                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92812.693950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92812.693950                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92812.693950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92812.693950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92812.693950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92812.693950                       # average overall mshr miss latency
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          691.538868                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                841                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              786                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.069975                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            79373                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   456.220495                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   235.318373                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.027845                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.014363                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.042208                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          723                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.047974                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             7578                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            7578                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           30                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           24                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           54                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           30                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           24                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              54                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           30                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           24                       # number of overall hits
system.cpu.l2cache.overall_hits::total             54                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          128                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          128                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          532                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          134                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          666                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          532                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          262                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           794                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          532                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          262                       # number of overall misses
system.cpu.l2cache.overall_misses::total          794                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     11598463                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     11598463                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     50053014                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     13031846                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     63084860                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     50053014                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     24630309                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     74683323                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     50053014                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     24630309                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     74683323                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          128                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          128                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          562                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          158                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          720                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          562                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          286                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          848                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          562                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          286                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          848                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.946619                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.848101                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.925000                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.946619                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.916084                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.936321                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.946619                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.916084                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.936321                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 90612.992188                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 90612.992188                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94084.612782                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 97252.582090                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 94722.012012                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 94084.612782                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 94008.812977                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 94059.600756                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 94084.612782                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 94008.812977                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 94059.600756                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          128                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          128                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          531                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          128                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          659                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          531                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          256                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          787                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          531                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          256                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          787                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      9890943                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      9890943                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42902107                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10822742                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     53724849                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     42902107                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     20713685                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     63615792                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     42902107                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     20713685                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     63615792                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.944840                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.810127                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.915278                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.944840                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.895105                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.928066                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.944840                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.895105                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.928066                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77272.992188                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77272.992188                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 80794.928437                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84552.671875                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81524.808801                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 80794.928437                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80912.832031                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 80833.280813                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 80794.928437                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80912.832031                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 80833.280813                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            958                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 719                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               109                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                128                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               128                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            720                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          577                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1805                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        35904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    54272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                848                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.066038                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.248495                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      792     93.40%     93.40% # Request fanout histogram
system.l2bus.snoop_fanout::1                       56      6.60%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  848                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               641654                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1871601                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              957806                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    518156949                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                658                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           658                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        50304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               786                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     786    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 786                       # Request fanout histogram
system.membus.reqLayer0.occupancy              524262                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3008573                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------