{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../Cmod_A7-hf_gen_fpga.gen/sources_1/bd/tb_design_1",
      "name": "tb_design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "Stimu_0": "",
      "hf_gen_fpga_0": ""
    },
    "components": {
      "Stimu_0": {
        "vlnv": "xilinx.com:module_ref:Stimu:1.0",
        "ip_revision": "1",
        "xci_name": "tb_design_1_Stimu_0_0",
        "xci_path": "ip/tb_design_1_Stimu_0_0/tb_design_1_Stimu_0_0.xci",
        "inst_hier_path": "Stimu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Stimu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "tb_clock12M": {
            "direction": "O"
          },
          "tb_reset": {
            "type": "rst",
            "direction": "O"
          },
          "tb_sw_overlap": {
            "direction": "O"
          },
          "tb_sw": {
            "direction": "O",
            "left": "6",
            "right": "0"
          }
        }
      },
      "hf_gen_fpga_0": {
        "vlnv": "xilinx.com:module_ref:hf_gen_fpga:1.0",
        "ip_revision": "1",
        "xci_name": "tb_design_1_hf_gen_fpga_0_0",
        "xci_path": "ip/tb_design_1_hf_gen_fpga_0_0/tb_design_1_hf_gen_fpga_0_0.xci",
        "inst_hier_path": "hf_gen_fpga_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "hf_gen_fpga",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_pin": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "clkn": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Stimu_0_tb_clock12M": {
        "ports": [
          "Stimu_0/tb_clock12M",
          "hf_gen_fpga_0/clk_pin"
        ]
      },
      "Stimu_0_tb_reset": {
        "ports": [
          "Stimu_0/tb_reset",
          "hf_gen_fpga_0/reset"
        ]
      }
    }
  }
}