#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Sep  3 17:42:23 2025
# Process ID         : 141765
# Current directory  : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/fpga/fpga.runs/synth_1
# Command line       : vivado -log fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl
# Log file           : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/fpga/fpga.runs/synth_1/fpga.vds
# Journal file       : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/fpga/fpga.runs/synth_1/vivado.jou
# Running On         : lampranthus
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency      : 2067.660 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16052 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20347 MB
# Available Virtual  : 12016 MB
#-----------------------------------------------------------
source fpga.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/fpga/fpga.srcs/utils_1/imports/synth_1/fpga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga -part xc7vx690tffg1761-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 25 day(s)
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 141888
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2292.984 ; gain = 429.797 ; free physical = 2058 ; free virtual = 10115
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_rx.v:95]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_rx.v:97]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_tx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/arp_eth_tx.v:93]
WARNING: [Synth 8-11065] parameter 'VALID_ADDR_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/axi_ram.v:88]
WARNING: [Synth 8-11065] parameter 'WORD_WIDTH' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/axi_ram.v:89]
WARNING: [Synth 8-11065] parameter 'WORD_SIZE' becomes localparam in 'axi_ram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/axi_ram.v:90]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:145]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v:147]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:137]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/lib/axis/rtl/axis_fifo.v:139]
WARNING: [Synth 8-11065] parameter 'EMPTY_WIDTH' becomes localparam in 'axis_xgmii_tx_32' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/axis_xgmii_tx_32.v:90]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_xgmii_tx_32' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/axis_xgmii_tx_32.v:91]
WARNING: [Synth 8-11065] parameter 'EMPTY_WIDTH' becomes localparam in 'axis_xgmii_tx_64' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/axis_xgmii_tx_64.v:91]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_xgmii_tx_64' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/axis_xgmii_tx_64.v:92]
WARNING: [Synth 8-11065] parameter 'RAM_DATA_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:179]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:180]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_SIZE' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:181]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_BYTES' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:183]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_DWORDS' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:184]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:186]
WARNING: [Synth 8-11065] parameter 'RAM_OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:187]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:189]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_COUNT_1' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:190]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH_1' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:191]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_COUNT_2' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:192]
WARNING: [Synth 8-11065] parameter 'PCIE_TAG_WIDTH_2' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:193]
WARNING: [Synth 8-11065] parameter 'OP_TAG_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:195]
WARNING: [Synth 8-11065] parameter 'OP_TABLE_READ_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:196]
WARNING: [Synth 8-11065] parameter 'TX_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:198]
WARNING: [Synth 8-11065] parameter 'CL_CPLH_FC_LIMIT' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:200]
WARNING: [Synth 8-11065] parameter 'CL_CPLD_FC_LIMIT' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:201]
WARNING: [Synth 8-11065] parameter 'STATUS_FIFO_ADDR_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:203]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:204]
WARNING: [Synth 8-11065] parameter 'INIT_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_rd' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_rd.v:206]
WARNING: [Synth 8-11065] parameter 'RAM_DATA_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:164]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:165]
WARNING: [Synth 8-11065] parameter 'RAM_WORD_SIZE' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:166]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_BYTES' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:168]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH_DWORDS' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:169]
WARNING: [Synth 8-11065] parameter 'OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:171]
WARNING: [Synth 8-11065] parameter 'RAM_OFFSET_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:172]
WARNING: [Synth 8-11065] parameter 'WORD_LEN_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:173]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:174]
WARNING: [Synth 8-11065] parameter 'MASK_FIFO_ADDR_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:176]
WARNING: [Synth 8-11065] parameter 'OP_TAG_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:178]
WARNING: [Synth 8-11065] parameter 'TX_COUNT_WIDTH' becomes localparam in 'dma_if_pcie_wr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_if_pcie_wr.v:180]
WARNING: [Synth 8-11065] parameter 'INT_ADDR_WIDTH' becomes localparam in 'dma_psdpram' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/pcie/rtl/dma_psdpram.v:74]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_rx.v:86]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_rx.v:88]
WARNING: [Synth 8-11065] parameter 'BYTE_LANES' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'HDR_SIZE' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_tx.v:85]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_axis_tx.v:87]
WARNING: [Synth 8-11065] parameter 'MAC_CTRL_ENABLE' becomes localparam in 'eth_mac_10g' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_mac_10g.v:186]
WARNING: [Synth 8-11065] parameter 'TX_USER_WIDTH_INT' becomes localparam in 'eth_mac_10g' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_mac_10g.v:187]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'eth_mac_10g_fifo' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/eth_mac_10g_fifo.v:138]
WARNING: [Synth 8-11065] parameter 'AXIL_CTRL_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:183]
WARNING: [Synth 8-11065] parameter 'AXIL_CTRL_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:184]
WARNING: [Synth 8-11065] parameter 'AXIL_CTRL_STRB_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:185]
WARNING: [Synth 8-11065] parameter 'AXI_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:187]
WARNING: [Synth 8-11065] parameter 'AXI_STRB_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:188]
WARNING: [Synth 8-11065] parameter 'AXI_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:189]
WARNING: [Synth 8-11065] parameter 'AXI_ID_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:190]
WARNING: [Synth 8-11065] parameter 'AXIL_MSIX_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:192]
WARNING: [Synth 8-11065] parameter 'AXIL_MSIX_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:193]
WARNING: [Synth 8-11065] parameter 'AXIL_MSIX_STRB_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:194]
WARNING: [Synth 8-11065] parameter 'RAM_SEL_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:196]
WARNING: [Synth 8-11065] parameter 'RAM_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:197]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_COUNT' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:198]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_DATA_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:199]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_BE_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:200]
WARNING: [Synth 8-11065] parameter 'RAM_SEG_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:201]
WARNING: [Synth 8-11065] parameter 'PCIE_ADDR_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:203]
WARNING: [Synth 8-11065] parameter 'DMA_LEN_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:204]
WARNING: [Synth 8-11065] parameter 'DMA_TAG_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:205]
WARNING: [Synth 8-11065] parameter 'IRQ_INDEX_WIDTH' becomes localparam in 'example_core_pcie' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie.v:207]
WARNING: [Synth 8-11065] parameter 'TLP_DATA_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:190]
WARNING: [Synth 8-11065] parameter 'TLP_STRB_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:191]
WARNING: [Synth 8-11065] parameter 'TLP_HDR_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:192]
WARNING: [Synth 8-11065] parameter 'TLP_SEG_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:193]
WARNING: [Synth 8-11065] parameter 'TX_SEQ_NUM_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:194]
WARNING: [Synth 8-11065] parameter 'TX_SEQ_NUM_WIDTH' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:195]
WARNING: [Synth 8-11065] parameter 'TX_SEQ_NUM_ENABLE' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:196]
WARNING: [Synth 8-11065] parameter 'PF_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:197]
WARNING: [Synth 8-11065] parameter 'VF_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:198]
WARNING: [Synth 8-11065] parameter 'F_COUNT' becomes localparam in 'example_core_pcie_us' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/common/example_core_pcie_us.v:199]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/lib/eth/rtl/lfsr.v:355]
INFO: [Common 17-14] Message 'Synth 8-11065' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ten_gig_eth_pcs_pma_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0_stub.v:79]
INFO: [Synth 8-9937] previous definition of design element 'ten_gig_eth_pcs_pma_0' is here [./.Xil/Vivado-141765-lampranthus/realtime/ten_gig_eth_pcs_pma_0_stub.v:61]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ten_gig_eth_pcs_pma_1' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/ten_gig_eth_pcs_pma_1_stub.v:79]
INFO: [Synth 8-9937] previous definition of design element 'ten_gig_eth_pcs_pma_1' is here [./.Xil/Vivado-141765-lampranthus/realtime/ten_gig_eth_pcs_pma_1_stub.v:61]
WARNING: [Synth 8-6901] identifier 'AXIS_PCIE_DATA_WIDTH' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:674]
WARNING: [Synth 8-6901] identifier 'AXIS_PCIE_KEEP_WIDTH' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:675]
WARNING: [Synth 8-6901] identifier 'AXIS_PCIE_RC_USER_WIDTH' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:676]
WARNING: [Synth 8-6901] identifier 'AXIS_PCIE_RQ_USER_WIDTH' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:677]
WARNING: [Synth 8-6901] identifier 'AXIS_PCIE_CQ_USER_WIDTH' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:678]
WARNING: [Synth 8-6901] identifier 'AXIS_PCIE_CC_USER_WIDTH' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:679]
WARNING: [Synth 8-6901] identifier 'RC_STRADDLE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:680]
WARNING: [Synth 8-6901] identifier 'RQ_STRADDLE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:681]
WARNING: [Synth 8-6901] identifier 'CQ_STRADDLE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:682]
WARNING: [Synth 8-6901] identifier 'CC_STRADDLE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:683]
WARNING: [Synth 8-6901] identifier 'RQ_SEQ_NUM_WIDTH' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:684]
WARNING: [Synth 8-6901] identifier 'RQ_SEQ_NUM_ENABLE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:685]
WARNING: [Synth 8-6901] identifier 'PCIE_TAG_COUNT' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:686]
WARNING: [Synth 8-6901] identifier 'BAR0_APERTURE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:687]
WARNING: [Synth 8-6901] identifier 'BAR2_APERTURE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:688]
WARNING: [Synth 8-6901] identifier 'BAR4_APERTURE' is used before its declaration [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:689]
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:34]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76323]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84708]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84708]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:207]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/sync_reset.v:35]
ERROR: [Synth 8-11365] for the instance 'sync_reset_125mhz_inst' of module 'sync_reset' declared at '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/sync_reset.v:35', named port connection 'out' does not exist [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:210]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/debounce_switch.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 156250 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'debounce_switch' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/debounce_switch.v:34]
ERROR: [Synth 8-6156] failed synthesizing module 'fpga' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/fpga/rtl/fpga.v:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2387.953 ; gain = 524.766 ; free physical = 1959 ; free virtual = 10017
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 117 Warnings, 2 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Sep  3 17:42:48 2025...
