Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Feb 24 16:18:36 2024
| Host         : DESKTOP-PSI6TK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.808        0.000                      0                 1504        0.050        0.000                      0                 1504        4.020        0.000                       0                   719  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.808        0.000                      0                 1504        0.050        0.000                      0                 1504        4.020        0.000                       0                   719  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 3.030ns (48.229%)  route 3.253ns (51.771%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.919     9.319    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y52          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y52          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 3.030ns (48.229%)  route 3.253ns (51.771%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.919     9.319    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y52          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y52          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y52          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.030ns (48.410%)  route 3.229ns (51.590%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.896     9.295    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.030ns (48.410%)  route 3.229ns (51.590%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.896     9.295    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.030ns (48.410%)  route 3.229ns (51.590%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.896     9.295    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.030ns (48.410%)  route 3.229ns (51.590%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.896     9.295    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y51          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 3.030ns (49.543%)  route 3.086ns (50.457%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.753     9.152    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 3.030ns (49.543%)  route 3.086ns (50.457%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.753     9.152    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 3.030ns (49.543%)  route 3.086ns (50.457%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.753     9.152    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 3.030ns (49.543%)  route 3.086ns (50.457%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.728     3.036    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     3.492 f  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.725     4.217    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/Q[2]
    SLICE_X5Y42          LUT1 (Prop_lut1_I0_O)        0.124     4.341 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/r_counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.341    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.891 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.891    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__0_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.119    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.233    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__2_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.546 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1_carry__3/O[3]
                         net (fo=1, routed)           1.016     6.561    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter1[20]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.306     6.867 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.867    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_i_2_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.265 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.265    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__0_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.493 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1/CO[2]
                         net (fo=2, routed)           0.593     8.086    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter0_carry__1_n_1
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.313     8.399 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1/O
                         net (fo=30, routed)          0.753     9.152    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter[0]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.497    12.689    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X6Y50          FDRE (Setup_fdre_C_R)       -0.524    12.127    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         12.127    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  2.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.218     1.284    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.218     1.284    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.190ns (44.226%)  route 0.240ns (55.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[53]/Q
                         net (fo=1, routed)           0.240     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[53]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.049     1.356 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[53]_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[53]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.376%)  route 0.238ns (61.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X12Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.238     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X12Y51         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X12Y51         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.441%)  route 0.242ns (56.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.583     0.924    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y53          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.242     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X1Y48          LUT4 (Prop_lut4_I2_O)        0.045     1.352 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.864%)  route 0.218ns (49.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.218     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.371 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.591%)  route 0.222ns (63.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.222     1.274    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.225     1.278    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.567     0.908    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y49          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.198    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[18]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.354 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.355    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[16]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.408 r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.408    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]_i_1_n_7
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.585     0.926    design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y43          FDRE                                         r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/watch_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.157     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y42   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X0Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.124ns (6.745%)  route 1.714ns (93.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.714     1.714    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.838 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.838    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y39         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.498     2.690    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.045ns (5.658%)  route 0.750ns (94.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.750     0.750    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.795 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.795    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X16Y39         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.829     1.199    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X16Y39         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[10]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.562ns  (logic 1.660ns (21.954%)  route 5.902ns (78.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          1.067     7.562    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X3Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.373ns  (logic 1.660ns (22.518%)  route 5.712ns (77.482%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.834     6.371    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/sw[0]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     6.495 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_day/r_cnt_val[0]_i_1/O
                         net (fo=12, routed)          0.878     7.373    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/E[0]
    SLICE_X2Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.551     2.743    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_year/r_cnt_val_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/o_tick_gen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.083ns  (logic 1.660ns (23.440%)  route 5.422ns (76.560%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.536     1.536 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          4.789     6.326    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/sw[0]
    SLICE_X7Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.450 r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/o_tick_gen_i_1/O
                         net (fo=1, routed)           0.633     7.083    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/o_tick_gen_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/o_tick_gen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         1.507     2.700    design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/s00_axi_aclk
    SLICE_X10Y43         FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_tick_gen_sec/o_tick_gen_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.303ns (15.919%)  route 1.603ns (84.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.603     1.906    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.835     1.205    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[12]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.303ns (15.919%)  route 1.603ns (84.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.603     1.906    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.835     1.205    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[13]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.303ns (15.919%)  route 1.603ns (84.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.603     1.906    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.835     1.205    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[14]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.303ns (15.919%)  route 1.603ns (84.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.603     1.906    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.835     1.205    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y48          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[15]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.925ns  (logic 0.303ns (15.766%)  route 1.621ns (84.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.621     1.925    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[20]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.925ns  (logic 0.303ns (15.766%)  route 1.621ns (84.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.621     1.925    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[21]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.925ns  (logic 0.303ns (15.766%)  route 1.621ns (84.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.621     1.925    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.925ns  (logic 0.303ns (15.766%)  route 1.621ns (84.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.621     1.925    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[23]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 0.303ns (15.441%)  route 1.662ns (84.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.662     1.965    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y46          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y46          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.965ns  (logic 0.303ns (15.441%)  route 1.662ns (84.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  sw_IBUF[0]_inst/O
                         net (fo=41, routed)          1.662     1.965    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/sw[0]
    SLICE_X6Y46          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=719, routed)         0.834     1.204    design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/s00_axi_aclk
    SLICE_X6Y46          FDRE                                         r  design_1_i/watch_0/inst/u_watch_top/u_one_sec_gen/r_counter_reg[5]/C





