machine:
  extras:
    arch_type: arm
    pseudo_codes:
      - name: arm_add_imm
        inputs:
          imm32: PseudoCodeImmediateData32Type
          Rd: PseudoCodeRegisterDataType
          Rn: PseudoCodeRegisterDataType
          cond: PseudoCodeConditionDataType
          S: PseudoCodeUpdateStatusFlagType
        outputs:
          passed: bool
          result: sint32
          status: PsedoCodeStatusType
          status_flag: PsedoCodeStatusFlagTypeType 

decoder:
  namespace: arm

instructions:
  - name: arm_add_imm_a1
    format: xxxx:cond|00|1|0100|x:S|xxxx:Rn|xxxx:Rd|xxxx xxxx xxxx:imm12
    extras:
      clocks: 10
  - name: push_1
    format: xxxx:cond|1001 00|1|0|1101|xxxx xxxx xxxx xxxx:register_list
    extras:
      clocks: 10
  - name: arm_mov_imm_a1
    format: xxxx:cond|00|1|1101|x:S|0000|xxxx:Rd|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10
  - name: arm_mov_imm_a2
    format: xxxx:cond|0011|0000|xxxx:imm4|xxxx:Rd|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10
  - name: arm_bl_a1
    format: xxxx:cond|1011|xxxxxxxxxxxxxxxxxxxxxxxx:imm24
    extras:
      clocks: 10
  - name: arm_blx_a2
    format: 1111|101|x:H|xxxxxxxxxxxxxxxxxxxxxxxx:imm24
    extras:
      clocks: 10
  - name: arm_str_imm_a1
    format: xxxx:cond|010|x:P|x:U|0|x:W|0|xxxx:Rn|xxxx:Rt|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10
  - name: arm_ldr_imm_a1
    format: xxxx:cond|010|x:P|x:U|0|x:W|1|xxxx:Rn|xxxx:Rt|xxxxxxxxxxxx:imm12
    extras:
      clocks: 10

