m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/16.1/project/hw3
valt_sld_fab_alt_sld_fab_ident
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1718046684
!i10b 1
!s100 01;`HzoR6o]lM2EAm<nVR1
I3bJ1D;g1P2YlkcgiTjKgi1
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 alt_sld_fab_alt_sld_fab_ident_sv_unit
S1
Z3 dC:/intelFPGA_lite/16.1/project/lab4
w1718042619
8C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
FC:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
L0 33
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1718046684.000000
!s107 C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vksa_top
R0
!s110 1718046683
!i10b 1
!s100 imFm`mB=Gi]j?LY[VPVk@0
Ig2Z9hR`@_KG6TKCjCKDL91
R2
!s105 ksa_top_sv_unit
S1
R3
w1718046597
8C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv
FC:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv
L0 1
R4
r1
!s85 0
31
!s108 1718046683.000000
!s107 C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_top.sv|
!i113 1
R6
R7
vksa_top_tb
R0
R1
!i10b 1
!s100 FkhiJEbmfKe;zVJ6RGW;Q0
IMhj8kOkE69^5HcZUN6IBL0
R2
!s105 ksa_tb_sv_unit
S1
R3
w1718042311
8C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_tb.sv
FC:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_tb.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/ksa_tb.sv|
!i113 1
R6
R7
vs_memory
R1
!i10b 1
!s100 `==G256Na3d[oiQkhCF6J2
I>@Yn:JaKFXNQMNaWzBX4d3
R2
R3
w1718040438
8C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v
FC:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v
Z8 L0 40
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory.v|
!i113 1
Z9 o-work work
R7
vs_memory_bb
R1
!i10b 1
!s100 f=]KYYYMW5nXbY3fVOPf]1
I3[Wokd>G:;:X3<RN][9=40
R2
R3
w1718041377
8C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory_bb.v
FC:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory_bb.v
R8
R4
r1
!s85 0
31
R5
!s107 C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory_bb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/intelFPGA_lite/16.1/project/lab4/template_de1soc/s_memory_bb.v|
!i113 1
R9
R7
