# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab12_UARTReveiver.srcs/sources_1/new/rx.sv"
sv xil_defaultlib  "../../../Lab12_UARTReveiver.srcs/sim_1/imports/Lab12_UARTReveiver/tb_rx.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
