INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chadl/OneDrive - Nanyang Technological University/Year 1/Semester 1/SC1005 Digital Logic/Laboratory materials/Lab 4/lab4/seg2digit_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg2digit
INFO: [VRFC 10-311] analyzing module OBUF
INFO: [VRFC 10-311] analyzing module OBUF
WARNING: [VRFC 10-3609] overwriting previous definition of module 'OBUF' [C:/Users/chadl/OneDrive - Nanyang Technological University/Year 1/Semester 1/SC1005 Digital Logic/Laboratory materials/Lab 4/lab4/seg2digit_synth.v:176]
INFO: [VRFC 10-311] analyzing module MUXF7
INFO: [VRFC 10-311] analyzing module LUT6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chadl/Documents/SC1005 Lab/Lab4/Lab4.srcs/sources_1/new/vsevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vsevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chadl/OneDrive - Nanyang Technological University/Year 1/Semester 1/SC1005 Digital Logic/Laboratory materials/Lab 4/lab4/vsevenseg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vsevenseg_tb
