<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298638-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298638</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>10931573</doc-number>
<date>20040831</date>
</document-id>
</application-reference>
<us-application-series-code>10</us-application-series-code>
<us-term-of-grant>
<us-term-extension>217</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>G</section>
<class>11</class>
<subclass>C</subclass>
<main-group>5</main-group>
<subgroup>02</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>365 51</main-classification>
<further-classification>365 63</further-classification>
<further-classification>36518518</further-classification>
<further-classification>257278</further-classification>
</classification-national>
<invention-title id="d0e53">Operating an electronic device having a vertical gain cell that includes vertical MOS transistors</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>4826780</doc-number>
<kind>A</kind>
<name>Takemoto et al.</name>
<date>19890500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 37</main-classification></classification-national>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>4970689</doc-number>
<kind>A</kind>
<name>Kenney</name>
<date>19901100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518901</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>4999811</doc-number>
<kind>A</kind>
<name>Banerjee</name>
<date>19910300</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>365149</main-classification></classification-national>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>5006909</doc-number>
<kind>A</kind>
<name>Kosa</name>
<date>19910400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>5017504</doc-number>
<kind>A</kind>
<name>Nishimura et al.</name>
<date>19910500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 40</main-classification></classification-national>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>5021355</doc-number>
<kind>A</kind>
<name>Dhong et al.</name>
<date>19910600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 35</main-classification></classification-national>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>5042011</doc-number>
<kind>A</kind>
<name>Casper et al.</name>
<date>19910800</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>365205</main-classification></classification-national>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>5066607</doc-number>
<kind>A</kind>
<name>Banerjee</name>
<date>19911100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 52</main-classification></classification-national>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>5078798</doc-number>
<kind>A</kind>
<name>Nicolson et al.</name>
<date>19920100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>134  7</main-classification></classification-national>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>5122986</doc-number>
<kind>A</kind>
<name>Lim</name>
<date>19920600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518911</main-classification></classification-national>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>5220530</doc-number>
<kind>A</kind>
<name>Itoh</name>
<date>19930600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518901</main-classification></classification-national>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>5280205</doc-number>
<kind>A</kind>
<name>Green et al.</name>
<date>19940100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>307530</main-classification></classification-national>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>5291438</doc-number>
<kind>A</kind>
<name>Witek et al.</name>
<date>19940300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>5308783</doc-number>
<kind>A</kind>
<name>Krautschneider et al.</name>
<date>19940500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 52</main-classification></classification-national>
</citation>
<citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>5329481</doc-number>
<kind>A</kind>
<name>Seevinck et al.</name>
<date>19940700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>5378914</doc-number>
<kind>A</kind>
<name>Ohzu et al.</name>
<date>19950100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257369</main-classification></classification-national>
</citation>
<citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>5381302</doc-number>
<kind>A</kind>
<name>Sandhu et al.</name>
<date>19950100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>361305</main-classification></classification-national>
</citation>
<citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>5385853</doc-number>
<kind>A</kind>
<name>Mohammad</name>
<date>19950100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 41</main-classification></classification-national>
</citation>
<citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>5414288</doc-number>
<kind>A</kind>
<name>Fitch et al.</name>
<date>19950500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257328</main-classification></classification-national>
</citation>
<citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>5448513</doc-number>
<kind>A</kind>
<name>Hu et al.</name>
<date>19950900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>365150</main-classification></classification-national>
</citation>
<citation>
<patcit num="00021">
<document-id>
<country>US</country>
<doc-number>5478772</doc-number>
<kind>A</kind>
<name>Fazan</name>
<date>19951200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 60</main-classification></classification-national>
</citation>
<citation>
<patcit num="00022">
<document-id>
<country>US</country>
<doc-number>5506166</doc-number>
<kind>A</kind>
<name>Sandhu et al.</name>
<date>19960400</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 60</main-classification></classification-national>
</citation>
<citation>
<patcit num="00023">
<document-id>
<country>US</country>
<doc-number>5519236</doc-number>
<kind>A</kind>
<name>Ozaki</name>
<date>19960500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257302</main-classification></classification-national>
</citation>
<citation>
<patcit num="00024">
<document-id>
<country>US</country>
<doc-number>5574299</doc-number>
<kind>A</kind>
<name>Kim</name>
<date>19961100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257296</main-classification></classification-national>
</citation>
<citation>
<patcit num="00025">
<document-id>
<country>US</country>
<doc-number>5627785</doc-number>
<kind>A</kind>
<name>Gilliam et al.</name>
<date>19970500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518901</main-classification></classification-national>
</citation>
<citation>
<patcit num="00026">
<document-id>
<country>US</country>
<doc-number>5707885</doc-number>
<kind>A</kind>
<name>Lim</name>
<date>19980100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>437 52</main-classification></classification-national>
</citation>
<citation>
<patcit num="00027">
<document-id>
<country>US</country>
<doc-number>5719409</doc-number>
<kind>A</kind>
<name>Singh et al.</name>
<date>19980200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257 77</main-classification></classification-national>
</citation>
<citation>
<patcit num="00028">
<document-id>
<country>US</country>
<doc-number>5732014</doc-number>
<kind>A</kind>
<name>Forbes</name>
<date>19980300</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>365149</main-classification></classification-national>
</citation>
<citation>
<patcit num="00029">
<document-id>
<country>US</country>
<doc-number>5793686</doc-number>
<kind>A</kind>
<name>Furutani et al.</name>
<date>19980800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00030">
<document-id>
<country>US</country>
<doc-number>5854500</doc-number>
<kind>A</kind>
<name>Krautschneider</name>
<date>19981200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257300</main-classification></classification-national>
</citation>
<citation>
<patcit num="00031">
<document-id>
<country>US</country>
<doc-number>5897351</doc-number>
<kind>A</kind>
<name>Forbes</name>
<date>19990400</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438242</main-classification></classification-national>
</citation>
<citation>
<patcit num="00032">
<document-id>
<country>US</country>
<doc-number>5909618</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>19990600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438242</main-classification></classification-national>
</citation>
<citation>
<patcit num="00033">
<document-id>
<country>US</country>
<doc-number>5936274</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257315</main-classification></classification-national>
</citation>
<citation>
<patcit num="00034">
<document-id>
<country>US</country>
<doc-number>5937296</doc-number>
<kind>A</kind>
<name>Arnold</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438270</main-classification></classification-national>
</citation>
<citation>
<patcit num="00035">
<document-id>
<country>US</country>
<doc-number>5959327</doc-number>
<kind>A</kind>
<name>Sandhu et al.</name>
<date>19990900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257310</main-classification></classification-national>
</citation>
<citation>
<patcit num="00036">
<document-id>
<country>US</country>
<doc-number>5966319</doc-number>
<kind>A</kind>
<name>Sato</name>
<date>19991000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00037">
<document-id>
<country>US</country>
<doc-number>5973356</doc-number>
<kind>A</kind>
<name>Noble et al.</name>
<date>19991000</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257319</main-classification></classification-national>
</citation>
<citation>
<patcit num="00038">
<document-id>
<country>US</country>
<doc-number>5991225</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>19991100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36523006</main-classification></classification-national>
</citation>
<citation>
<patcit num="00039">
<document-id>
<country>US</country>
<doc-number>5998820</doc-number>
<kind>A</kind>
<name>Chi et al.</name>
<date>19991200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00040">
<document-id>
<country>US</country>
<doc-number>5999455</doc-number>
<kind>A</kind>
<name>Lin et al.</name>
<date>19991200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518524</main-classification></classification-national>
</citation>
<citation>
<patcit num="00041">
<document-id>
<country>US</country>
<doc-number>6030847</doc-number>
<kind>A</kind>
<name>Fazan et al.</name>
<date>20000200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438  3</main-classification></classification-national>
</citation>
<citation>
<patcit num="00042">
<document-id>
<country>US</country>
<doc-number>6031263</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>20000200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257315</main-classification></classification-national>
</citation>
<citation>
<patcit num="00043">
<document-id>
<country>US</country>
<doc-number>6072209</doc-number>
<kind>A</kind>
<name>Noble et al.</name>
<date>20000600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257296</main-classification></classification-national>
</citation>
<citation>
<patcit num="00044">
<document-id>
<country>US</country>
<doc-number>6077745</doc-number>
<kind>A</kind>
<name>Burns, Jr. et al.</name>
<date>20000600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00045">
<document-id>
<country>US</country>
<doc-number>6097065</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>20000800</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257350</main-classification></classification-national>
</citation>
<citation>
<patcit num="00046">
<document-id>
<country>US</country>
<doc-number>6104061</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>20000800</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257330</main-classification></classification-national>
</citation>
<citation>
<patcit num="00047">
<document-id>
<country>US</country>
<doc-number>6111286</doc-number>
<kind>A</kind>
<name>Chi et al.</name>
<date>20000800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00048">
<document-id>
<country>US</country>
<doc-number>6124729</doc-number>
<kind>A</kind>
<name>Noble et al.</name>
<date>20000900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>326 41</main-classification></classification-national>
</citation>
<citation>
<patcit num="00049">
<document-id>
<country>US</country>
<doc-number>6143636</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438587</main-classification></classification-national>
</citation>
<citation>
<patcit num="00050">
<document-id>
<country>US</country>
<doc-number>6150687</doc-number>
<kind>A</kind>
<name>Noble et al.</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257302</main-classification></classification-national>
</citation>
<citation>
<patcit num="00051">
<document-id>
<country>US</country>
<doc-number>6153468</doc-number>
<kind>A</kind>
<name>Forbes et al.</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438257</main-classification></classification-national>
</citation>
<citation>
<patcit num="00052">
<document-id>
<country>US</country>
<doc-number>6172390</doc-number>
<kind>B1</kind>
<name>Rupp et al.</name>
<date>20010100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257302</main-classification></classification-national>
</citation>
<citation>
<patcit num="00053">
<document-id>
<country>US</country>
<doc-number>6191448</doc-number>
<kind>B1</kind>
<name>Forbes et al.</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257330</main-classification></classification-national>
</citation>
<citation>
<patcit num="00054">
<document-id>
<country>US</country>
<doc-number>6204115</doc-number>
<kind>B1</kind>
<name>Cho</name>
<date>20010300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00055">
<document-id>
<country>US</country>
<doc-number>6238976</doc-number>
<kind>B1</kind>
<name>Noble et al.</name>
<date>20010500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438259</main-classification></classification-national>
</citation>
<citation>
<patcit num="00056">
<document-id>
<country>US</country>
<doc-number>6246083</doc-number>
<kind>B1</kind>
<name>Noble</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257296</main-classification></classification-national>
</citation>
<citation>
<patcit num="00057">
<document-id>
<country>US</country>
<doc-number>6249020</doc-number>
<kind>B1</kind>
<name>Forbes et al.</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257315</main-classification></classification-national>
</citation>
<citation>
<patcit num="00058">
<document-id>
<country>US</country>
<doc-number>6249460</doc-number>
<kind>B1</kind>
<name>Forbes et al.</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518528</main-classification></classification-national>
</citation>
<citation>
<patcit num="00059">
<document-id>
<country>US</country>
<doc-number>6282115</doc-number>
<kind>B1</kind>
<name>Furukawa et al.</name>
<date>20010800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00060">
<document-id>
<country>US</country>
<doc-number>6307775</doc-number>
<kind>B1</kind>
<name>Forbes et al.</name>
<date>20011000</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518501</main-classification></classification-national>
</citation>
<citation>
<patcit num="00061">
<document-id>
<country>US</country>
<doc-number>6316309</doc-number>
<kind>B1</kind>
<name>Holmes et al.</name>
<date>20011100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00062">
<document-id>
<country>US</country>
<doc-number>6350635</doc-number>
<kind>B1</kind>
<name>Noble et al.</name>
<date>20020200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438156</main-classification></classification-national>
</citation>
<citation>
<patcit num="00063">
<document-id>
<country>US</country>
<doc-number>6384448</doc-number>
<kind>B1</kind>
<name>Forbes</name>
<date>20020500</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257315</main-classification></classification-national>
</citation>
<citation>
<patcit num="00064">
<document-id>
<country>US</country>
<doc-number>6399979</doc-number>
<kind>B1</kind>
<name>Noble et al.</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257302</main-classification></classification-national>
</citation>
<citation>
<patcit num="00065">
<document-id>
<country>US</country>
<doc-number>6440801</doc-number>
<kind>B1</kind>
<name>Furukawa et al.</name>
<date>20020800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00066">
<document-id>
<country>US</country>
<doc-number>6456535</doc-number>
<kind>B2</kind>
<name>Forbes et al.</name>
<date>20020900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518528</main-classification></classification-national>
</citation>
<citation>
<patcit num="00067">
<document-id>
<country>US</country>
<doc-number>6492233</doc-number>
<kind>B2</kind>
<name>Forbes et al.</name>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438270</main-classification></classification-national>
</citation>
<citation>
<patcit num="00068">
<document-id>
<country>US</country>
<doc-number>6501116</doc-number>
<kind>B2</kind>
<name>Kisu, deceased et al.</name>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257296</main-classification></classification-national>
</citation>
<citation>
<patcit num="00069">
<document-id>
<country>US</country>
<doc-number>6504201</doc-number>
<kind>B1</kind>
<name>Noble et al.</name>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257302</main-classification></classification-national>
</citation>
<citation>
<patcit num="00070">
<document-id>
<country>US</country>
<doc-number>6531730</doc-number>
<kind>B2</kind>
<name>Sandhu et al.</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257310</main-classification></classification-national>
</citation>
<citation>
<patcit num="00071">
<document-id>
<country>US</country>
<doc-number>6538916</doc-number>
<kind>B2</kind>
<name>Ohsawa</name>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>365149</main-classification></classification-national>
</citation>
<citation>
<patcit num="00072">
<document-id>
<country>US</country>
<doc-number>6566682</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00073">
<document-id>
<country>US</country>
<doc-number>6624033</doc-number>
<kind>B2</kind>
<name>Noble</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438300</main-classification></classification-national>
</citation>
<citation>
<patcit num="00074">
<document-id>
<country>US</country>
<doc-number>6625057</doc-number>
<kind>B2</kind>
<name>Iwata</name>
<date>20030900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>365158</main-classification></classification-national>
</citation>
<citation>
<patcit num="00075">
<document-id>
<country>US</country>
<doc-number>6661042</doc-number>
<kind>B2</kind>
<name>Hsu</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00076">
<document-id>
<country>US</country>
<doc-number>6680864</doc-number>
<kind>B2</kind>
<name>Noble</name>
<date>20040100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>365177</main-classification></classification-national>
</citation>
<citation>
<patcit num="00077">
<document-id>
<country>US</country>
<doc-number>6686624</doc-number>
<kind>B2</kind>
<name>Hsu</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00078">
<document-id>
<country>US</country>
<doc-number>6710465</doc-number>
<kind>B2</kind>
<name>Song et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257316</main-classification></classification-national>
</citation>
<citation>
<patcit num="00079">
<document-id>
<country>US</country>
<doc-number>6727141</doc-number>
<kind>B1</kind>
<name>Bronner et al.</name>
<date>20040400</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438242</main-classification></classification-national>
</citation>
<citation>
<patcit num="00080">
<document-id>
<country>US</country>
<doc-number>6747314</doc-number>
<kind>B2</kind>
<name>Sundaresan et al.</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257330</main-classification></classification-national>
</citation>
<citation>
<patcit num="00081">
<document-id>
<country>US</country>
<doc-number>6750095</doc-number>
<kind>B1</kind>
<name>Bertagnoll et al.</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00082">
<document-id>
<country>US</country>
<doc-number>6781197</doc-number>
<kind>B2</kind>
<name>Fujishima et al.</name>
<date>20040800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00083">
<document-id>
<country>US</country>
<doc-number>6838723</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20050100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00084">
<document-id>
<country>US</country>
<doc-number>6940761</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00085">
<document-id>
<country>US</country>
<doc-number>6943083</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20050900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00086">
<document-id>
<country>US</country>
<doc-number>6956256</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20051000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00087">
<document-id>
<country>US</country>
<doc-number>6975531</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20051200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00088">
<document-id>
<country>US</country>
<doc-number>7030436</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20060400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00089">
<document-id>
<country>US</country>
<doc-number>7149109</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20061200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00090">
<document-id>
<country>US</country>
<doc-number>7151690</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20061200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00091">
<document-id>
<country>US</country>
<doc-number>7199417</doc-number>
<kind>B2</kind>
<name>Forbes</name>
<date>20070400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00092">
<document-id>
<country>US</country>
<doc-number>2001/0005096</doc-number>
<kind>A1</kind>
<name>Nagayasu</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518528</main-classification></classification-national>
</citation>
<citation>
<patcit num="00093">
<document-id>
<country>US</country>
<doc-number>2001/0028078</doc-number>
<kind>A1</kind>
<name>Noble</name>
<date>20011000</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257303</main-classification></classification-national>
</citation>
<citation>
<patcit num="00094">
<document-id>
<country>US</country>
<doc-number>2001/0030338</doc-number>
<kind>A1</kind>
<name>Noble</name>
<date>20011000</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257303</main-classification></classification-national>
</citation>
<citation>
<patcit num="00095">
<document-id>
<country>US</country>
<doc-number>2001/0032997</doc-number>
<kind>A1</kind>
<name>Forbes et al.</name>
<date>20011000</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257315</main-classification></classification-national>
</citation>
<citation>
<patcit num="00096">
<document-id>
<country>US</country>
<doc-number>2001/0044188</doc-number>
<kind>A1</kind>
<name>Heo et al.</name>
<date>20011100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00097">
<document-id>
<country>US</country>
<doc-number>2002/0098639</doc-number>
<kind>A1</kind>
<name>Kisu et al.</name>
<date>20020700</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>438238</main-classification></classification-national>
</citation>
<citation>
<patcit num="00098">
<document-id>
<country>US</country>
<doc-number>2002/0126536</doc-number>
<kind>A1</kind>
<name>Forbes et al.</name>
<date>20020900</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>36518528</main-classification></classification-national>
</citation>
<citation>
<patcit num="00099">
<document-id>
<country>US</country>
<doc-number>2003/0001191</doc-number>
<kind>A1</kind>
<name>Forbes et al.</name>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257306</main-classification></classification-national>
</citation>
<citation>
<patcit num="00100">
<document-id>
<country>US</country>
<doc-number>2003/0129001</doc-number>
<kind>A1</kind>
<name>Kisu et al.</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>399200</main-classification></classification-national>
</citation>
<citation>
<patcit num="00101">
<document-id>
<country>US</country>
<doc-number>2003/0155604</doc-number>
<kind>A1</kind>
<name>Sandhu et al.</name>
<date>20030800</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257310</main-classification></classification-national>
</citation>
<citation>
<patcit num="00102">
<document-id>
<country>US</country>
<doc-number>2003/0205754</doc-number>
<kind>A1</kind>
<name>Forbes et al.</name>
<date>20031100</date>
</document-id>
</patcit>
<category>cited by other</category>
<classification-national><country>US</country><main-classification>257314</main-classification></classification-national>
</citation>
<citation>
<patcit num="00103">
<document-id>
<country>US</country>
<doc-number>2005/0012130</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20050100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00104">
<document-id>
<country>US</country>
<doc-number>2005/0032313</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20050200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00105">
<document-id>
<country>US</country>
<doc-number>2005/0041457</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20050200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00106">
<document-id>
<country>US</country>
<doc-number>2005/0068828</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20050300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00107">
<document-id>
<country>US</country>
<doc-number>2005/0094453</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20050500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00108">
<document-id>
<country>US</country>
<doc-number>2005/0265069</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20051200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00109">
<document-id>
<country>US</country>
<doc-number>2006/0028859</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20060200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00110">
<document-id>
<country>US</country>
<doc-number>2006/0181919</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20060800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00111">
<document-id>
<country>US</country>
<doc-number>2006/0226463</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00112">
<document-id>
<country>US</country>
<doc-number>2006/0231879</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20061000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00113">
<document-id>
<country>US</country>
<doc-number>2006/0252206</doc-number>
<kind>A1</kind>
<name>Forbes</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00114">
<document-id>
<country>JP</country>
<doc-number>61-140170</doc-number>
<date>19860600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00115">
<document-id>
<country>JP</country>
<doc-number>5226661</doc-number>
<date>19930900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00116">
<othercit>Adler, E., et al., “The Evolution of IBM CMOS DRAM Technology”, <i>IBM Journal of Research </i>&amp; <i>Development</i>, 39(1-2), (Jan.-Mar. 1995), 167-188.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00117">
<othercit>Blalock, T. N., et al., “An Experimental 2T Cell RAM with 7 NS Access Time at Low Temperature”, <i>1990 Symposium on VLSI Circuits. Digest of Technical Papers</i>, (1990), 13-14.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00118">
<othercit>Kim, Wonchan , “A Low-voltage multi-bit DRAM cell with a built-in gain stage”, <i>ESSCIRC 93. Nineteenth European Solid-State Circuits Conference. Proceedings</i>, (1993), 37-40.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00119">
<othercit>Kim, W. , “An Experimental High-Density DRAM Cell with a Built-in Gain Stage”, <i>IEEE Journal of Solid-State Circuits</i>, 29(8), (Aug. 1994),978-981.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00120">
<othercit>Krautschneider, W H., et al., “Fully scalable gain memory cell for future DRAMs”, <i>Microelectronic Engineering</i>, 15(1-4), (Oct. 1991),367-70.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00121">
<othercit>Krautschneider, F., “Planar Gain Cell for Low Voltage Operation and Gigabit Memories”, <i>Symposium on VLSI Technology Digest of Technical Papers</i>, (1995), 139-140.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00122">
<othercit>Mukai, M. , et al., “A novel merged gain cell for logic compatible high density DRAMs”, <i>1997 Symposium on VLSI Technology, Digest of Technical Papers</i>, (Jun. 10-12, 1997), 155-156.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00123">
<othercit>Mukai, M , et al., “Proposal of a Logic Compatible Merged-Type Gain Cell for High Density Embedded . . . ”, <i>IEEE Transactions on Electron Devices</i>, (Jun. 1999), 1201-1206.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00124">
<othercit>Ohsawa, T , “Memory design using one-transistor gain cell on SOI”, <i>IEEE International Solid-State Circuits Conference. Digest of Technical Papers</i>, vol. 1, (2002), 152-455.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00125">
<othercit>Okhonin, S , “A SOI capacitor-less 1T-DRAM concept”, <i>2001 IEEE International SOI Conference, Proceedings, IEEE. 2001</i>(2000), 153-4.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00126">
<othercit>Rabaey, Jan M., “Digital integrated circuits : a design perspective”, <i>Upper Saddle River</i>, N.J. : Prentice Hall, (1996),585-590.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00127">
<othercit>Rabaey, Jan E., “Digital integrated circuits : a design perspective”, <i>Prentice Hall electronics and VLSI series</i>, Upper Saddle River, N.J. : Prentice Hall, c1996,(1996),585-587.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00128">
<othercit>Shukuri, S, “A complementary gain cell technology for sub-1 V supply DRAMs”, <i>Electron Devices Meeting 1992, Technical Digest</i>, (1992), 1006-1009.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00129">
<othercit>Shukuri, S., “A Semi-Static Complementary Gain Cell Technology for Sub-1 V Supply DRAMs”, <i>IEEE Transactions on Electron Devices</i>, 41(6), (Jun. 1994), 926-931.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00130">
<othercit>Shukuri, S., “Super-Low Voltage Operation of a Semi-Static Complementary Gain DRAM Memory Cell”, <i>Symposium on VLSI Technology, Digest of Technical Papers</i>, (1993),23-24.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00131">
<othercit>Sunouchi, K , et al., “A self-amplifying (SEA) cell for future high density DRAMs”, <i>International Electron Devices Meeting 1991. Technical Digest</i>, (1991),465-8.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00132">
<othercit>Takato, H. , et al., “Process Integration Trends for Embedded DRAM”, <i>ULSI Process Integration. Proceedings of the First International Symposium </i>(<i>Electrochemical Society Proceedings </i>vol. 99-18, (1999), 107-19.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00133">
<othercit>Terauchi, M. , “A Surrounding Gate Transistor (SGT) Gain Cell for Ultra High Density DRAMs”, <i>1993 Symposium on VLSI Technology, Digest of Technical Papers</i>, Kyoto, Japan,(1993),21-22.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00134">
<othercit>Wann, Hsing-Jen , “A Capacitorless DRAM Cell on SOI Substrate” <i>International Electron Devices Meeting 1993. Technical Digest</i>, (Dec. 5-8, 1993),635-638.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00135">
<othercit>Wann, Hsing-Jen , et al., “A capacitorless DRAM Cell on SOI substrate”, <i>Electron Devices Meeting, 1993, Technical Digest</i>, (Dec. 1993), 1 page.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>30</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>257278</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257135</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257242</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257302</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257314</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257316</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257328</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257329</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257135 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257242 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257302 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257314 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257316 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257328 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257329 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>365149</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>365174</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518518</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518526</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518527</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>365 51</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>365 63</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518518 X</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>36518526 X</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>8</number-of-drawing-sheets>
<number-of-figures>9</number-of-figures>
</figures>
<us-related-documents>
<division>
<relation>
<parent-doc>
<document-id>
<country>US</country>
<doc-number>10379478</doc-number>
<kind>00</kind>
<date>20030304</date>
</document-id>
<parent-grant-document>
<document-id>
<country>US</country>
<doc-number>6956256</doc-number>
<kind>A </kind>
</document-id>
</parent-grant-document>
</parent-doc>
<child-doc>
<document-id>
<country>US</country>
<doc-number>10931573</doc-number>
</document-id>
</child-doc>
</relation>
</division>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20050024936</doc-number>
<kind>A1</kind>
<date>20050203</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Forbes</last-name>
<first-name>Leonard</first-name>
<address>
<city>Corvallis</city>
<state>OR</state>
<country>US</country>
</address>
</addressbook>
<nationality>
<country>omitted</country>
</nationality>
<residence>
<country>US</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Schwegman, Lundberg &amp; Woessner, P.A.</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Micron Technology, Inc.</orgname>
<role>02</role>
<address>
<city>Boise</city>
<state>ID</state>
<country>US</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Nguyen</last-name>
<first-name>VanThu</first-name>
<department>2824</department>
</primary-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A high density vertical gain cell is realized for memory operation. The gain cell includes a vertical MOS transistor used as a sense transistor having a floating body between a drain region and a source region, and a second vertical MOS transistor merged with the sense transistor. Addressing the second vertical MOS transistor provides a means for changing a potential of the floating body of the sense transistor. The vertical gain cell can be used in a memory array with a read data/bit line and a read data word line coupled to the sense transistor, and with a write data/bit line and a write data word line coupled to the second transistor of the vertical gain cell.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="107.53mm" wi="293.79mm" file="US07298638-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="234.10mm" wi="150.45mm" file="US07298638-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="185.67mm" wi="161.04mm" file="US07298638-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="194.31mm" wi="135.13mm" orientation="landscape" file="US07298638-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="239.01mm" wi="148.76mm" file="US07298638-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="203.71mm" wi="166.29mm" orientation="landscape" file="US07298638-20071120-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="164.59mm" wi="150.79mm" file="US07298638-20071120-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="186.86mm" wi="165.52mm" orientation="landscape" file="US07298638-20071120-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="196.00mm" wi="164.68mm" orientation="landscape" file="US07298638-20071120-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">This application is a divisional under 37 CFR 1.53(b) of U.S. application Ser. No. 10/379,478 filed Mar. 4, 2003, now U.S. Pat. No. 6,956,256, which application is incorporated herein by reference.</p>
<p id="p-0003" num="0002">This application is related to the following co-pending, commonly assigned applications, incorporated herein by reference:</p>
<p id="p-0004" num="0003">U.S. application Ser. No. 10/231,397, filed on Aug. 29, 2002, entitled: “Single Transistor Vertical Memory Gain Cell,”</p>
<p id="p-0005" num="0004">U.S. application Ser. No. 10/230,929, filed on Aug. 29, 2002, entitled: “Merged MOS-Bipolar Capacitor Memory Cell,” now U.S. Pat. No. 6,838,723,</p>
<p id="p-0006" num="0005">U.S. application Ser. No. 10/309,873, filed on Dec. 4, 2002, entitled: “Embedded DRAM Gain Memory Cell,” now U.S. Pat. No. 7,030,436, and</p>
<p id="p-0007" num="0006">U.S. application Ser. No. 10/292,080, filed on Nov. 12, 2002, entitled: “6F<sup>2</sup>3-Transistor Dram Gain Cell,” now U.S. Pat. No. 6,804,142.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">TECHNICAL FIELD</heading>
<p id="p-0008" num="0007">The present subject matter relates generally to integrated circuits, and in particular to gain cells for memory operation.</p>
<heading id="h-0003" level="1">BACKGROUND</heading>
<p id="p-0009" num="0008">An important semiconductor device is semiconductor memory, such as a random access memory (RAM) device. A RAM device allows the user to execute both read and write operations on its memory cells. Typical examples of RAM devices include dynamic random access memory (DRAM) and static random access memory (SRAM).</p>
<p id="p-0010" num="0009">DRAM is a specific category of RAM containing an array of individual memory cells, where each cell includes a capacitor for holding a charge and a transistor for accessing the charge held in the capacitor. The transistor is often referred to as the access transistor or the transfer device of the DRAM cell.</p>
<p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. 1</figref> illustrates a portion of a DRAM memory circuit containing two neighboring DRAM cells <b>100</b>. Each cell <b>100</b> contains a storage capacitor <b>140</b> and an access field effect transistor or transfer device <b>120</b>. For each cell, one side of storage capacitor <b>140</b> is connected to a reference voltage (illustrated as a ground potential for convenience purposes). The other side of storage capacitor <b>140</b> is connected to the drain of transfer device <b>120</b>. The gate of transfer device <b>120</b> is connected to a word line <b>180</b>. The source of transfer device <b>120</b> is connected to a bit line <b>160</b> (also known in the art as a digit line). With the components of memory cell <b>100</b> connected in this manner, it is apparent that word line <b>180</b> controls access to storage capacitor <b>140</b> by allowing or preventing a signal (representing a logic “0” or a logic “1”) carried on bit line <b>160</b> to be written to or read from storage capacitor <b>140</b>. Thus, each cell <b>100</b> contains one bit of data (i.e., a logic “0” or logic “1”).</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. 2</figref> illustrates, in a block diagram, an architecture for a DRAM circuit <b>240</b>. DRAM <b>240</b> contains a memory array <b>242</b>, row and column decoders <b>244</b>, <b>248</b> and a sense amplifier circuit <b>246</b>. Memory array <b>242</b> consists of a plurality of memory cells <b>200</b> (constructed as illustrated in <figref idref="DRAWINGS">FIG. 1</figref>) whose word lines <b>280</b> and bit lines <b>260</b> are commonly arranged into rows and columns, respectively. Bit lines <b>260</b> of memory array <b>242</b> are connected to sense amplifier circuit <b>246</b>, while its word lines <b>280</b> are connected to row decoder <b>244</b>. Address and control signals are input into DRAM <b>240</b> on address/control lines <b>261</b>. Address/control lines <b>261</b> are connected to column decoder <b>248</b>, sense amplifier circuit <b>246</b>, and row decoder <b>244</b>, and are used to gain read and write access, among other things, to memory array <b>242</b>.</p>
<p id="p-0013" num="0012">Column decoder <b>248</b> is connected to sense amplifier circuit <b>246</b> via control and column select signals on column select lines <b>262</b>. Sense amplifier circuit <b>246</b> receives input data destined for memory array <b>242</b> and outputs data read from memory array <b>242</b> over input/output (I/O) data lines <b>263</b>. Data is read from the cells of memory array <b>242</b> by activating a word line <b>280</b> (via row decoder <b>244</b>), which couples all of the memory cells corresponding to that word line to respective bit lines <b>260</b>, which define the columns of the array. One or more bit lines <b>260</b> are also activated. When a particular word line <b>280</b> and bit lines <b>260</b> are activated, sense amplifier circuit <b>246</b> connected to a bit line column detects and amplifies the data bit transferred from the storage capacitor of the memory cell to its bit line <b>260</b> by measuring the potential difference between the activated bit line <b>260</b> and a reference line which may be an inactive bit line. The operation of DRAM sense amplifiers is described, for example, in U.S. Pat. Nos. 5,627,785; 5,280,205; and 5,042,011, all assigned to Micron Technology Inc., and incorporated by reference herein.</p>
<p id="p-0014" num="0013">The memory cells of dynamic random access memories (DRAMs) include a field-effect transistor (FET) and a capacitor which functions as a storage element. The need to increase the storage capability of semiconductor memory devices has led to the development of very large scale integrated (VLSI) cells which provides a substantial increase in component density. As component density has increased, cell capacitance has had to be decreased because of the need to maintain isolation between adjacent devices in the memory array. However, reduction in memory cell capacitance reduces the electrical signal output from the memory cells, making detection of the memory cell output signal more difficult. Thus, as the density of DRAM devices increases, it becomes more and more difficult to obtain reasonable storage capacity.</p>
<p id="p-0015" num="0014">As DRAM devices are projected as operating in the gigabit range, the ability to form such a large number of storage capacitors requires smaller areas. However, this conflicts with the requirement for larger capacitance because capacitance is proportional to area. Moreover, the trend for reduction in power supply voltages results in stored charge reduction and leads to degradation of immunity to alpha particle induced soft errors, both of which lead to larger storage capacitance.</p>
<p id="p-0016" num="0015">In order to meet the high density requirements of VLSI cells in DRAM cells, some manufacturers are utilizing DRAM memory cell designs based on non-planar capacitor structures, such as complicated stacked capacitor structures and deep trench capacitor structures. Although non-planar capacitor structures provide increased cell capacitance, such arrangements create other problems that effect performance of the memory cell. For example, with trench capacitors formed in a semiconductor substrate, the problem of trench-to-trench charge leakage caused by the parasitic transistor effect between adjacent trenches is enhanced. Moreover, the alpha-particle component of normal background radiation can generate hole-electron pairs in the silicon substrate which functions as one of the storage plates of the trench capacitor. This phenomena will cause a charge stored within the affected cell capacitor to rapidly dissipate, resulting in a soft error.</p>
<p id="p-0017" num="0016">Another approach has been to provide DRAM cells having a dynamic gain. These memory cells are commonly referred to as gain cells. For example, U.S. Pat. No. 5,220,530 discloses a two-transistor gain-type dynamic random access memory cell. The memory cell includes two field-effect transistors, one of the transistors functioning as write transistor and the other transistor functioning as a data storage transistor. The storage transistor is capacitively coupled via an insulating layer to the word line to receive substrate biasing by capacitive coupling from the read word line. This gain cell arrangement requires a word line, a bit or data line, and a separate power supply line, which is a disadvantage, particularly in high density memory structures.</p>
<p id="p-0018" num="0017">Recently a one transistor gain cell has been reported as shown in <figref idref="DRAWINGS">FIG. 3</figref>. (See generally, T. Ohsawa et al., “Memory design using one transistor gain cell on SOI,” IEEE Int. Solid State Circuits Conference, San Francisco, 2002, pp. 152-153). <figref idref="DRAWINGS">FIG. 3</figref> illustrates a portion of a DRAM memory circuit containing two neighboring gain cells <b>301</b>, <b>303</b>. Each gain cell <b>301</b>, <b>303</b> is separated from a substrate <b>305</b> by a buried oxide layer <b>307</b>. Gain cells <b>301</b>, <b>303</b> are formed on buried oxide <b>307</b> and have a floating body <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b>, respectively, separating a source region <b>311</b> (shared for the two cells) and a drain region <b>313</b>-<b>1</b>, <b>313</b>-<b>2</b>, respectively. A bit/data line <b>315</b> is coupled to drain regions <b>313</b>-<b>1</b>, <b>313</b>-<b>2</b> via bit contacts <b>317</b>-<b>1</b>, <b>317</b>-<b>2</b>, respectively. A ground source <b>319</b> is coupled to source region <b>311</b>. Additionally, word lines or gates <b>321</b>-<b>1</b>, <b>321</b>-<b>2</b> oppose the floating body regions <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b>, respectively, and each is separated therefrom by a gate oxide <b>323</b>-<b>1</b>, <b>323</b>-<b>2</b>, respectively.</p>
<p id="p-0019" num="0018">In the gain cell shown in <figref idref="DRAWINGS">FIG. 3</figref>, a back gate bias for each floating body <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b> is used to modulate the threshold voltage and consequently the conductivity of the NMOS transistor in each gain cell. The potential of floating body <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b> is made more positive by avalanche breakdown in drain regions, <b>313</b>-<b>1</b>, <b>313</b>-<b>2</b>, and collection of holes generated by floating body <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b>. A more positive potential or forward bias applied to floating body <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b> decreases the threshold voltage and makes the transistor more conductive when addressed. Charge storage is accomplished by this additional charge stored on floating body <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b>. Reset is accomplished by forward biasing the drain-body n-p junction diode to remove charge from floating body <b>309</b>-<b>1</b>, <b>309</b>-<b>2</b>.</p>
<p id="p-0020" num="0019">However, avalanche breakdown is likely to result in damage to the semiconductor over a large number of cycles as required by DRAM operation, and high electric fields in the device will cause charge injection into the gate oxides or insulators. These factors can result in permanent damage and degradation of the memory cell.</p>
<p id="p-0021" num="0020">There is a need for a memory cell structure adapted for high density design that provides a capability for higher reliability and longer operating life.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. 1</figref> is a circuit diagram illustrating conventional dynamic random access memory (DRAM) cells.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 2</figref> is a block diagram illustrating a DRAM device.</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. 3</figref> illustrates a portion of a DRAM memory circuit containing two neighboring gain cells.</p>
<p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. 4A</figref> is a cross-sectional view illustrating an embodiment of two vertical DRAM gain cells, each having two vertical MOS transistors merged</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. 4B</figref> illustrates an electrical equivalent circuit of an embodiment of two DRAM cells shown in <figref idref="DRAWINGS">FIG. 4A</figref>.</p>
<p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. 4C</figref> illustrates a three dimensional view of an embodiment of two DRAM cells as shown in <figref idref="DRAWINGS">FIG. 4A</figref>.</p>
<p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. 5</figref> is a block diagram illustrating an embodiment of an electronic system utilizing vertical gain cells.</p>
<p id="p-0029" num="0028"><figref idref="DRAWINGS">FIGS. 6A-6B</figref> illustrate an embodiment for fabricating vertical gain cells.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0005" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0030" num="0029">The following detailed description refers to the accompanying drawings that show, by way of illustration, specific aspects and embodiments in which the present subject matter may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the present subject matter. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present subject matter. The various embodiments disclosed herein are not necessarily mutually exclusive, as some disclosed embodiments can be combined with one or more other disclosed embodiments to form new embodiments.</p>
<p id="p-0031" num="0030">The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form an integrated circuit (IC) structure. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors. Additionally, a heavily doped p-type region can be referred to as a p+-type region or a p+ region, and a heavily doped n-type region can be referred to as an n+-type region or an n+ region.</p>
<p id="p-0032" num="0031">The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present subject matter is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.</p>
<p id="p-0033" num="0032">An embodiment of an electronic apparatus having a vertical gain cell includes a vertical MOS transistor configured as a sense transistor with a floating body, and a second vertical MOS transistor merged with the vertical MOS sense transistor. The sense transistor and the second vertical transistor merged with the sense transistor are configured as a vertical gain cell. In such a configuration, addressing the second vertical MOS transistor changes a potential of the floating body of the sense transistor. In an embodiment, the floating body of the vertical sense transistor provides a drain region for the second vertical MOS transistor. In an embodiment, the source of the vertical sense transistor and the body of the second vertical MOS transistor may be formed in a common region, which allows for the source of the vertical sense transistor and the body of the second vertical MOS transistor to be coupled to a common node, such as a ground.</p>
<p id="p-0034" num="0033">In an embodiment, an electronic apparatus is a memory device, which may include a DRAM. In a memory device embodiment, the vertical gain cell can be used in a memory array with a read datalbit line and a read data word line coupled to the sense transistor, and with a write data/bit line and a write data word line coupled to the second transistor of the vertical gain cell. In a further embodiment, the vertical gain cell provides for a high density of memory cells, where each memory cell is a vertical gain cell having an area of approximately 4F<sup>2</sup>, where F is a minimum feature size.</p>
<p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. 4A</figref> is a cross-sectional view illustrating an embodiment of two vertical DRAM gain cells, <b>401</b>-<b>1</b> and <b>401</b>-<b>2</b>, each having two merged vertical MOS transistors. The illustrated embodiment uses a vertical MOS transistor in each vertical gain cell to fix a body potential of another vertical MOS transistor in the same gain cell for sensing a state of the vertical gain cell. This structure or architecture avoids problems associated with memory cells that rely on avalanche breakdown.</p>
<p id="p-0036" num="0035">In an embodiment as shown in <figref idref="DRAWINGS">FIG. 4A</figref>, vertical gain cell <b>401</b>-<b>1</b> may include a vertical sense transistor <b>402</b>-<b>1</b> and a second vertical transistor <b>404</b>-<b>1</b> merged with sense transistor <b>402</b>-<b>1</b>. In this embodiment, vertical sense transistor <b>402</b>-<b>1</b> and merged second transistor <b>404</b>-<b>1</b> are MOS transistors. Sense transistor <b>402</b>-<b>1</b> includes a drain region <b>403</b>-<b>1</b>, a source region <b>405</b>-<b>1</b>, and a gate <b>407</b>-<b>1</b>, where a floating body <b>409</b>-<b>1</b> separates drain region <b>403</b>-<b>1</b> from source region <b>405</b>-<b>1</b>. In this embodiment, sense transistor <b>402</b>-<b>1</b> is a p-channel MOS (PMOS) transistor. Its source region <b>405</b>-<b>1</b> includes a p-type region <b>411</b>-<b>1</b> joining a heavily doped p-type region <b>413</b>-<b>1</b> coupled to a conductive source line <b>415</b>. In an embodiment, source line <b>415</b> is a heavily doped p-type polysilicon.</p>
<p id="p-0037" num="0036">Gate <b>407</b>-<b>1</b> opposes floating body <b>409</b>-<b>1</b> and is separated from floating body <b>409</b>-<b>1</b> by a gate oxide. Gate <b>407</b>-<b>1</b> couples to or is formed as an integral part of a read data word line. Gate <b>407</b>-<b>1</b> and read data word line are conductive material. In an embodiment, gate <b>407</b>-<b>1</b> and/or read data word line are polysilicon. Further, as can be understood by those skilled in the art, a suitable dielectric material may replace a gate oxide.</p>
<p id="p-0038" num="0037">Drain region <b>403</b>-<b>1</b> is coupled to a read data/bit line <b>417</b>. Read data/bit line <b>417</b> is a conductive material, which may include metallic materials. In the embodiment of <figref idref="DRAWINGS">FIG. 4A</figref>, drain region <b>403</b>-<b>1</b> is a heavily doped p-type region. Further, in this configuration, read data/bit line <b>417</b> and read data word line <b>407</b>-<b>1</b> both couple to sense transistor <b>402</b>-<b>1</b>.</p>
<p id="p-0039" num="0038">In the embodiment of <figref idref="DRAWINGS">FIG. 4A</figref>, second vertical MOS transistor <b>404</b>-<b>1</b> is an n-channel MOS (NMOS) transistor that includes a drain region <b>409</b>-<b>1</b>, a source region <b>419</b>-<b>1</b>, and a gate <b>421</b>-<b>1</b>. Drain region <b>409</b>-<b>1</b> is merged with floating body <b>409</b>-<b>1</b> of sense transistor <b>402</b>-<b>1</b>. This merged configuration of drain region <b>409</b>-<b>1</b> of second vertical transistor <b>404</b>-<b>1</b> with floating body <b>409</b>-<b>1</b> of vertical sense transistor <b>402</b>-<b>1</b> allows a potential of floating body <b>409</b>-<b>1</b> to be changed by addressing second vertical MOS transistor <b>404</b>-<b>1</b>.</p>
<p id="p-0040" num="0039">Source region <b>419</b>-<b>1</b> is separated from drain region <b>409</b>-<b>1</b> by a body <b>411</b>-<b>1</b>, which is separated from gate <b>421</b>-<b>1</b> by an oxide. Body <b>411</b>-<b>1</b> merges into source region <b>411</b>-<b>1</b> of sense transistor <b>402</b>-<b>1</b>. Further, this merged configuration for body <b>411</b>-<b>1</b> of second vertical transistor <b>404</b>-<b>1</b> allows for source <b>405</b>-<b>1</b> of vertical sense transistor <b>402</b>-<b>1</b> and body <b>411</b>-<b>1</b> of second vertical MOS transistor <b>404</b>-<b>1</b> to be coupled to a common node, such as a ground, via source line <b>415</b>. Further, source region <b>419</b>-<b>1</b> is disposed on a write data/bit line <b>423</b> that is disposed on a p-type substrate <b>425</b>. Write data/bit line <b>423</b> includes conductive material. In an embodiment, write data/bit line <b>423</b> is heavily doped n-type material. In a further embodiment, write data/bit line <b>423</b> is heavily doped n-type silicon.</p>
<p id="p-0041" num="0040">Gate <b>421</b>-<b>1</b> opposes body <b>411</b>-<b>1</b> and is separated from floating body <b>411</b>-<b>1</b> by a gate oxide. Gate <b>421</b>-<b>1</b> couples to or is formed as an integral part of a write data word line. Gate <b>421</b>-<b>1</b> and write data word line are conductive material. In an embodiment, gate <b>421</b>-<b>1</b> and/or write data word line are polysilicon. Further, as can be understood by those skilled in the art, a suitable dielectric material may replace a gate oxide. In this configuration, write data/bit line <b>423</b> and write data word line <b>421</b>-<b>1</b> both couple to second vertical transistor <b>404</b>-<b>1</b>.</p>
<p id="p-0042" num="0041">Vertical gain cell <b>401</b>-<b>2</b> is configured in the same manner as vertical gain cell <b>401</b>-<b>1</b>. In an embodiment as shown in <figref idref="DRAWINGS">FIG. 4A</figref>, vertical gain cell <b>401</b>-<b>2</b> may include a vertical sense transistor <b>402</b>-<b>2</b> and a second vertical transistor <b>404</b>-<b>2</b> merged with sense transistor <b>402</b>-<b>2</b>. In this embodiment, vertical sense transistor <b>402</b>-<b>2</b> and merged second transistor <b>404</b>-<b>2</b> are MOS transistors. Sense transistor <b>402</b>-<b>2</b> includes a drain region <b>403</b>-<b>2</b>, a source region <b>405</b>-<b>2</b>, and a gate <b>407</b>-<b>2</b>, where a floating body <b>409</b>-<b>2</b> separates drain region <b>403</b>-<b>2</b> from source region <b>405</b>-<b>2</b>. In this embodiment, sense transistor <b>402</b>-<b>2</b> is a p-channel MOS (PMOS) transistor. Its source region <b>405</b>-<b>2</b> includes a p-type region <b>411</b>-<b>2</b> joining a heavily doped p-type region <b>413</b>-<b>2</b> coupled to a conductive source line <b>415</b>. In an embodiment, source line <b>415</b> is a heavily doped p-type polysilicon.</p>
<p id="p-0043" num="0042">Gate <b>407</b>-<b>2</b> opposes floating body <b>409</b>-<b>2</b> and is separated from floating body <b>409</b>-<b>2</b> by a gate oxide. Gate <b>407</b>-<b>2</b> couples to or is formed as an integral part of a read data word line. Gate <b>407</b>-<b>2</b> and read data word line are conductive material. In an embodiment, gate <b>407</b>-<b>2</b> and/or read data word line are polysilicon. Further, as can be understood by those skilled in the art, a suitable dielectric material may replace a gate oxide.</p>
<p id="p-0044" num="0043">Drain region <b>403</b>-<b>2</b> is coupled to a read data/bit line <b>417</b>. Read data/bit line <b>417</b> is a conductive material, which may include conventional metallic materials. In the embodiment of <figref idref="DRAWINGS">FIG. 4A</figref>, drain region <b>403</b>-<b>2</b> is a heavily doped p-type region. Further, in this configuration, read data/bit line <b>417</b> and read data word line <b>407</b>-<b>2</b> both couple to sense transistor <b>402</b>-<b>2</b>.</p>
<p id="p-0045" num="0044">In the embodiment of <figref idref="DRAWINGS">FIG. 4A</figref>, second vertical MOS transistor <b>404</b>-<b>2</b> is an n-channel MOS (NMOS) transistor that includes a drain region <b>409</b>-<b>2</b>, a source region <b>419</b>-<b>2</b>, and a gate <b>421</b>-<b>2</b>. Drain region <b>409</b>-<b>2</b> is merged with floating body <b>409</b>-<b>2</b> of sense PMOS transistor <b>402</b>-<b>2</b>. This merged configuration of drain region <b>409</b>-<b>2</b> of second vertical transistor <b>404</b>-<b>2</b> with floating body <b>409</b>-<b>2</b> of vertical sense transistor <b>402</b>-<b>2</b> allows a potential of floating body <b>409</b>-<b>2</b> to be changed by addressing second vertical MOS transistor <b>404</b>-<b>2</b>.</p>
<p id="p-0046" num="0045">Source region <b>419</b>-<b>2</b> is separated from drain region <b>409</b>-<b>2</b> by a body <b>411</b>-<b>2</b>, which is separated from gate <b>421</b>-<b>2</b> by an oxide. Body <b>411</b>-<b>2</b> merges into source region <b>411</b>-<b>2</b> of sense transistor <b>402</b>-<b>2</b>. Further, this merged configuration for body <b>411</b>-<b>2</b> of second vertical transistor <b>404</b>-<b>2</b> allows for source <b>405</b>-<b>2</b> of vertical sense transistor <b>402</b>-<b>2</b> and body <b>411</b>-<b>2</b> of second vertical MOS transistor <b>404</b>-<b>2</b> to be coupled to a common node, such as a ground, via source line <b>415</b>. Further, source region <b>419</b>-<b>2</b> is disposed on write data/bit line <b>423</b> that is disposed on p-type substrate <b>425</b>.</p>
<p id="p-0047" num="0046">Gate <b>421</b>-<b>2</b> opposes body <b>411</b>-<b>2</b> and is separated from floating body <b>411</b>-<b>2</b> by a gate oxide. Gate <b>421</b>-<b>2</b> couples to or is formed as an integral part of a write data word line. Gate <b>421</b>-<b>2</b> and write data word line are conductive material. In an embodiment, gate <b>421</b>-<b>2</b> and/or write data word line are polysilicon. Further, as can be understood by those skilled in the art, a suitable dielectric material may replace a gate oxide. In this configuration, write data/bit line <b>423</b> and write data word line <b>421</b>-<b>2</b> both couple to second vertical transistor <b>404</b>-<b>2</b>.</p>
<p id="p-0048" num="0047">In the embodiment of <figref idref="DRAWINGS">FIG. 4A</figref>, source <b>419</b>-<b>1</b> of vertical gain cell <b>401</b>-<b>1</b> and source <b>419</b>-<b>2</b> of vertical gain cell <b>401</b>-<b>2</b> are part of a common n-type region. Alternately, vertical gain cells <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> can be configured such that sources <b>419</b>-<b>1</b>, <b>419</b>-<b>2</b> do not share a common n-type region.</p>
<p id="p-0049" num="0048">Along a column of an array, each vertical gain cell <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> is configured on write data/bit line <b>423</b>. Further, each vertical gain cell <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> is coupled to read data/bit line <b>417</b>. However, each vertical gain cell <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> disposed on write data/bit line <b>423</b> is addressed with a separate write data word line and a separate read data word line, which correspond to different rows of the array.</p>
<p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. 4B</figref> illustrates an electrical equivalent circuit of an embodiment of DRAM cells <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> shown in <figref idref="DRAWINGS">FIG. 4A</figref>. In <figref idref="DRAWINGS">FIG. 4B</figref>, vertical gain cells <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> are both coupled to read data/bit line <b>417</b> and to write data/bit line <b>423</b>. Further, each vertical gain cell includes two MOS transistors with PMOS sense transistor <b>402</b>-<b>1</b> (<b>402</b>-<b>2</b>) having floating body <b>409</b>-<b>1</b> (<b>409</b>-<b>2</b>) coupled to drain <b>409</b>-<b>1</b> (<b>409</b>-<b>2</b>) of NMOS second transistor <b>404</b>-<b>1</b> (<b>404</b>-<b>2</b>). Drain <b>403</b>-<b>1</b> (<b>403</b>-<b>2</b>) of PMOS sense transistor <b>402</b>-<b>1</b> (<b>402</b>-<b>2</b>) is coupled to read data/bit line <b>417</b>, and source <b>419</b>-<b>1</b> (<b>419</b>-<b>2</b>) of NMOS second transistor <b>404</b>-<b>1</b> (<b>404</b>-<b>2</b>) is coupled to write data/bit line <b>423</b>.</p>
<p id="p-0051" num="0050">In vertical gain cell <b>401</b>-<b>1</b> (<b>401</b>-<b>2</b>), PMOS sense transistor <b>402</b>-<b>1</b> (<b>402</b>-<b>2</b>) has a gate <b>407</b>-<b>1</b> (<b>407</b>-<b>2</b>) coupled to read data word line <b>408</b>-<b>1</b> (<b>408</b>-<b>2</b>), and NMOS second transistor <b>404</b>-<b>1</b> (<b>404</b>-<b>2</b>) has a gate <b>421</b>-<b>1</b> (<b>421</b>-<b>2</b>) coupled to write data word line <b>422</b>-<b>1</b> (<b>422</b>-<b>2</b>). Further, source <b>405</b>-<b>1</b> (<b>405</b>-<b>2</b>) of PMOS sense transistor <b>402</b>-<b>1</b> (<b>402</b>-<b>2</b>) and body <b>411</b>-<b>1</b> (<b>411</b>-<b>2</b>) of NMOS second transistor <b>404</b>-<b>1</b> (<b>404</b>-<b>2</b>) couple to ground via source line <b>415</b>.</p>
<p id="p-0052" num="0051">In operation, transistor gain cell <b>401</b>-<b>1</b> effectively stores data in floating body <b>409</b>-<b>1</b> of sense transistor <b>402</b>-<b>1</b>. The potential of floating body <b>409</b>-<b>1</b> can be changed by addressing the merged second transistor <b>404</b>-<b>1</b>. In the embodiment of <figref idref="DRAWINGS">FIGS. 4A-4C</figref>, the device being addressed to read vertical gain cell <b>401</b>-<b>1</b> is PMOS transistor <b>402</b>-<b>1</b>. The second merged NMOS transistor <b>404</b>-<b>1</b> fixes the potential of floating body <b>409</b>-<b>1</b> when write data word line <b>422</b>-<b>1</b> provides or “addresses” an input or signal to gate <b>421</b>-<b>1</b> turning on NMOS transistor <b>404</b>-<b>1</b> to operatively couple the merged drain <b>409</b>-<b>1</b> to the write data/bit line <b>423</b>. Driving write data word line <b>422</b>-<b>1</b> positive writes a reverse bias on to floating body <b>409</b>-<b>1</b> of PMOS sense transistor <b>402</b>-<b>1</b>. Thus, data is written using a specific and well-defined body potential that can be written into the cell from the write data/bit line <b>423</b>. Operating in this manner avoids using avalanche multiplication to write data that is used by other memory structures.</p>
<p id="p-0053" num="0052">If the write data word line <b>422</b>-<b>1</b> is at ground potential then the potential of floating body <b>409</b>-<b>1</b> of PMOS sense transistor <b>402</b>-<b>1</b> can be fixed to ground potential. In this manner the conductivity of the PMOS sense transistor <b>402</b>-<b>1</b> can be modulated and the different conductivity states sensed by the read data/bit line <b>417</b> when the cell is addressed by the read data word line <b>408</b>-<b>1</b> becoming negative and turning on the PMOS sense transistor <b>402</b>-<b>1</b>.</p>
<p id="p-0054" num="0053">Vertical gain cell <b>401</b>-<b>2</b> and other gain cells in the array operate in the same manner as vertical gain cell <b>401</b>-<b>1</b>.</p>
<p id="p-0055" num="0054">The vertical gain cell can provide a very high gain and amplification of the stored charge on the floating body of the PMOS sense transistor. A small change in the threshold voltage caused by charge stored on the floating body will result in a large difference in the number of holes conducted between the drain and source of the PMOS sense transistor during the read data operation. This amplification allows the small storage capacitance of the sense amplifier floating body to be used instead of a large stacked capacitor storage capacitance. The resulting vertical gain cell has a very high density with a cell area of 4F<sup>2</sup>, where F is a minimum feature size, and whose vertical extent is far less than the total height of a stacked capacitor or trench capacitor cell and access transistor.</p>
<p id="p-0056" num="0055"><figref idref="DRAWINGS">FIG. 4C</figref> illustrates a three dimensional view of an embodiment of DRAM cells <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> as shown in <figref idref="DRAWINGS">FIG. 4A</figref>. <figref idref="DRAWINGS">FIG. 4C</figref> illustrates the use of these vertical gain cells in an array of memory cells. Vertical gain cells disposed on a common write data/bit line <b>423</b>, with each of these vertical gain cells coupled to a common read data/bit line <b>417</b>, form a column in the memory array, where the number of columns correspond to the number of separate write data/bit lines. Vertical gain cells disposed on different write data/bit lines are configured on a common row when each of these vertical gain cells have a gate <b>407</b>-<b>1</b> coupled to or integrally formed with a common read data word line and a gate <b>421</b>-<b>1</b> coupled to or integrally formed with a common write data word line.</p>
<p id="p-0057" num="0056">In the embodiment of <figref idref="DRAWINGS">FIG. 4C</figref>, gate <b>421</b>-<b>1</b> is formed as part of a write data word line, and gate <b>407</b>-<b>1</b> is formed as a part of a read data word line. In an embodiment, the write data word line having gate <b>421</b>-<b>1</b>, the read data word line having gate <b>407</b>-<b>1</b>, along with source line <b>415</b> are polysilicon. In an embodiment, source line <b>415</b> is heavily p-doped polysilicon.</p>
<p id="p-0058" num="0057">An embodiment provides for an electronic apparatus having a vertical gain cell used in an application that senses a state of stored charge. The embodiment for the vertical gain cell includes a first vertical MOS transistor of one type conductivity configured as a sense transistor with a floating body and a second vertical MOS transistor of a second type conductivity merged with the first vertical MOS transistor. The electronic apparatus includes a means for controlling the second vertical MOS transistor to change a potential of the floating body of the sense transistor. In one embodiment, the second vertical MOS transistor is coupled to a conductive line, and the means for controlling the second vertical MOS transistor operatively turns on the second vertical MOS transistor to couple the floating body of the sense transistor to the conductive line. In an embodiment, the means for controlling the second vertical MOS transistor includes control circuitry coupled to the gate of the second vertical MOS transistor.</p>
<p id="p-0059" num="0058"><figref idref="DRAWINGS">FIG. 5</figref> is a block diagram of an electronic apparatus configured as a processor-based system <b>500</b> utilizing vertical gain cells according to the various embodiments. Processor-based system <b>500</b> may be a computer system, a process control system or any other apparatus employing a processor and associated memory. System <b>500</b> includes a central processing unit (CPU) <b>502</b>, e.g., a microprocessor, which communicates with RAM <b>512</b> and an I/O device <b>508</b> over a bus <b>520</b>. Bus <b>520</b> may be a series of buses and bridges commonly used in a processor-based system, but for convenience, bus <b>520</b> has been illustrated as a single bus. A second I/O device <b>510</b> is illustrated, but is not necessary to practice every embodiment. Processor-based system <b>500</b> also includes read-only memory (ROM) <b>514</b> and may include peripheral devices such as a floppy disk drive <b>504</b> and a compact disk (CD) ROM drive <b>506</b> that also communicates with CPU <b>502</b> over bus <b>520</b> as is well known in the art.</p>
<p id="p-0060" num="0059">It will be appreciated by those skilled in the art that additional circuitry and control signals can be provided, and that system <b>500</b> has been simplified to help focus on the various embodiments.</p>
<p id="p-0061" num="0060">It will be understood that the embodiment shown in <figref idref="DRAWINGS">FIG. 5</figref> illustrates an embodiment for an electronic apparatus in which the vertical gain cells are used. The illustration of system <b>500</b>, as shown in <figref idref="DRAWINGS">FIG. 5</figref>, is intended to provide a general understanding of an application for electronic apparatus having a vertical gain cell, and is not intended to serve as a complete description of all the elements and features of an electronic apparatus using the vertical gain cell structures. Further, various embodiments are applicable to any size and type of system <b>500</b> using the vertical gain cells and is not intended to be limited to that described above. As one of ordinary skill in the art will understand, such an electronic apparatus can be fabricated in single-package processing units, or on a single semiconductor chip, in order to reduce the communication time between the processor and the memory device.</p>
<p id="p-0062" num="0061">Applications containing the vertical gain cell as described in this disclosure include electronic apparatus for use in memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. Such electronic apparatus can further be a subcomponent of a variety of electronic systems, such as a clock, a television, a cell phone, a personal computer, an automobile, an industrial control system, an aircraft, and others.</p>
<heading id="h-0006" level="1">METHODS OF FABRICATION </heading>
<p id="p-0063" num="0062">The inventor has previously disclosed a variety of vertical devices and applications employing transistors along the sides of rows or fins etched into bulk silicon or silicon on insulator wafers for devices in array type applications in memories. (See generally, U.S. Pat. Nos. 6,072,209; 6,150,687; 5,936,274 and 6,143,636; 5,973,356 and 6,238,976; 5,991,225 and 6,153,468; 6,124,729; 6,097,065). An embodiment uses similar techniques to fabricate the single transistor vertical memory gain cell described herein. Each of the above reference US Patents is incorporated in full herein by reference.</p>
<p id="p-0064" num="0063"><figref idref="DRAWINGS">FIGS. 6A-6B</figref> illustrate an embodiment for fabricating vertical gain cells that includes forming a vertical sense MOS transistor having a floating body merged with a second vertical MOS transistor. In the embodiment of <figref idref="DRAWINGS">FIGS. 6A-6B</figref>, the vertical sense MOS transistor and the merged second vertical MOS transistor are formed on a semiconductor wafer having a p-type substrate <b>601</b> with a heavily doped n-type layer <b>610</b>-<b>1</b>, <b>610</b>-<b>2</b> on the p-type substrate <b>601</b>, an n-type layer <b>605</b>-<b>1</b>, <b>605</b>-<b>2</b> disposed above the heavily doped n-type layer <b>610</b>-<b>1</b>, <b>610</b>-<b>2</b>, and a heavily doped p-type layer <b>607</b>-<b>1</b>, <b>607</b>-<b>2</b> on the n-type layer <b>605</b>-<b>1</b>, <b>605</b>-<b>2</b>. The wafer may be silicon or other semiconductor material. The wafer is oxidized and then a silicon nitride layer (not shown) is deposited to act as an etch mask for an anisotropic or directional silicon etch which will follow. This nitride mask and underlying oxide are patterned and trenches <b>609</b>, <b>611</b>-<b>1</b>, <b>611</b>-<b>2</b> are etched as shown in both directions leaving blocks of silicon, e.g. <b>600</b>-<b>1</b>, <b>600</b>-<b>2</b>, having layers of n and p type conductivity material as shown in <figref idref="DRAWINGS">FIG. 6A</figref>. A number of such blocks can be formed on the wafer. In the embodiment of <figref idref="DRAWINGS">FIG. 6A</figref>, two masking steps are used and one set of trenches, e.g. trench <b>609</b>, is made deeper than the other, e.g. trench <b>611</b>-<b>1</b>, <b>611</b>-<b>2</b> in order to provide separation and isolation of write data/bit lines <b>610</b>-<b>1</b>, <b>610</b>-<b>2</b>.</p>
<p id="p-0065" num="0064"><figref idref="DRAWINGS">FIG. 6B</figref> illustrates an etch for a read data word line trench <b>613</b> and deposition of a heavily doped p-type polysilicon source line <b>615</b> at the bottom of the etched trench <b>613</b>. Moving from <figref idref="DRAWINGS">FIG. 6A</figref> to <figref idref="DRAWINGS">FIG. 6B</figref>, trenches <b>609</b>, <b>611</b>-<b>1</b>, <b>611</b>-<b>2</b> are filled with oxide <b>612</b> and the whole structure is planarized such as by chemical mechanical planarization (CMP). In an embodiment, oxide <b>612</b> includes silicon dioxide. In another embodiment, another insulator material is used in place of oxide <b>612</b>.</p>
<p id="p-0066" num="0065">Another nitride mask is deposited (not shown) and patterned to expose the center of blocks <b>601</b>-<b>1</b>, <b>601</b>-<b>2</b> to another anisotropic or directional silicon etch to provide a space for the read data word lines. Such an etch forms silicon pillars <b>602</b>-<b>1</b>-<b>602</b>-<b>4</b> that form the basis for four vertical gain cells. This center trench <b>613</b> is filled with heavily doped p-type polysilicon and the whole structures planarized by CMP. The polysilicon in the center trench is recessed to a level below the top of the planar structure to form source line <b>615</b>, and heat treated to dope the central portion of silicon pillars <b>602</b>-<b>1</b>-<b>602</b>-<b>4</b> as a heavily doped p-type region <b>617</b> and a doped p-type region <b>619</b>, as shown in <figref idref="DRAWINGS">FIG. 6B</figref>, where the diffusion of the dopants is sufficient to lightly dope the opposite sides of silicon pillars <b>602</b>-<b>1</b>-<b>602</b>-<b>4</b>. Heavily doped p-type region <b>617</b> forms the regions <b>413</b>-<b>1</b>, <b>413</b>-<b>2</b> of <figref idref="DRAWINGS">FIG. 4C</figref> and doped p-type region <b>619</b> forms the regions <b>411</b>-<b>1</b>, <b>411</b>-<b>2</b> of <figref idref="DRAWINGS">FIG. 4C</figref>, for two vertical gain cells coupled to the same write data/bit line. Now n-type layer <b>605</b>-<b>1</b> of <figref idref="DRAWINGS">FIG. 6A</figref> has a restructured form as n-type layer <b>608</b>, p-type layer <b>619</b> encircling p+-layer <b>617</b> coupled to source line <b>615</b>, and n-type layer <b>606</b>-<b>1</b>, <b>606</b>-<b>2</b>. In an embodiment, an n+ layer <b>603</b>-<b>1</b> is formed between n-type layer <b>608</b> and n+ write data/bit line <b>610</b>-<b>1</b>.</p>
<p id="p-0067" num="0066">In another embodiment, blocks <b>602</b>-<b>1</b>, <b>602</b>-<b>2</b> forming two vertical gain memory cells having common regions <b>617</b>, <b>619</b>, and <b>608</b> are formed with these regions divided, i.e., each pair of regions <b>413</b>-<b>1</b> and <b>413</b>-<b>2</b>, <b>411</b>-<b>1</b> and <b>411</b>-<b>2</b>, and <b>419</b>-<b>1</b> and <b>419</b>-<b>2</b> of the completed structure as shown in <figref idref="DRAWINGS">FIG. 4A</figref> are separated by an insulating region. For instance, in an embodiment, an oxide, such as silicon dioxide, separates these regions.</p>
<p id="p-0068" num="0067">Portions of oxide <b>612</b> are removed to form trenches for the write data word lines shown in <figref idref="DRAWINGS">FIG. 4C</figref>. The remaining structure as shown in <figref idref="DRAWINGS">FIG. 4C</figref> can be realized by conventional techniques including gate oxidation and two depositions and anisotropic etches of polysilicon along the sidewalls to form read data word lines and write data word lines. Read data/bit lines formed on top of the vertical gain cells, e.g. <b>417</b> of <figref idref="DRAWINGS">FIG. 4C</figref>, can be realized using conventional metallurgy.</p>
<p id="p-0069" num="0068">As one of ordinary skill in the art will appreciate upon reading this disclosure, the vertical gain cells <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> of <figref idref="DRAWINGS">FIGS. 4A-C</figref>, which may be formed an embodiment as illustrated in <figref idref="DRAWINGS">FIGS. 6A-B</figref> including a vertical MOS sense transistor <b>402</b>-<b>1</b>, <b>402</b>-<b>2</b> having a floating body <b>409</b>-<b>1</b>, <b>409</b>-<b>2</b> merged with a second vertical MOS transistor <b>404</b>-<b>1</b>, <b>404</b>-<b>2</b>, can provide a very high gain and amplification of the stored charge on the floating body <b>409</b>-<b>1</b>, <b>409</b>-<b>2</b> of the MOS sense transistor <b>402</b>-<b>1</b>, <b>402</b>-<b>2</b>. For a PMOS vertical sense transistor, a small change in the threshold voltage caused by charge stored on the floating body <b>409</b>-<b>1</b>, <b>409</b>-<b>2</b> will result in a large difference in the number of holes conducted between the drain <b>403</b>-<b>1</b>, <b>403</b>-<b>2</b> and source <b>405</b>-<b>1</b>, <b>405</b>-<b>2</b> of the PMOS sense transistor <b>402</b>-<b>1</b>, <b>402</b>-<b>2</b> during the read data operation. This amplification allows the small storage capacitance of the sense amplifier floating body <b>409</b>-<b>1</b>, <b>409</b>-<b>2</b> to be used instead of a large stacked capacitor storage capacitance. The resulting cell <b>401</b>-<b>1</b>, <b>401</b>-<b>2</b> has a very high density with a cell area of 4F<sup>2</sup>, where F is the minimum feature size, and whose vertical extent is far less than the total height of a stacked capacitor or trench capacitor cell and access transistor. Additionally, the configuration and operation of these vertical gain cells avoids damaging reliability factors associated with cells using avalanche breakdown for gain and amplification.</p>
<p id="p-0070" num="0069">While the description has been given for a p-type substrate, another embodiment uses n-type or silicon-on-insulator substrates. In such an embodiment, the sense transistor <b>402</b>-<b>1</b> (<b>402</b>-<b>2</b>) would be a NMOS transistor with a p-type floating body <b>409</b>-<b>1</b> (<b>409</b>-<b>2</b>) with an n+-type drain <b>403</b>-<b>1</b> (<b>403</b>-<b>2</b>) and a n-type source <b>405</b>-<b>1</b> (<b>405</b>-<b>2</b>), where n-type source <b>405</b>-<b>1</b> (<b>405</b>-<b>2</b>) has an n-type region <b>411</b>-<b>1</b> (<b>411</b>-<b>2</b>) encircling an n+-type region <b>413</b>-<b>1</b> (<b>413</b>-<b>2</b>) coupled to a n+-type source line <b>415</b>. In an embodiment of this configuration, the second vertical transistor merged with the NMOS sense transistor <b>402</b>-<b>1</b> (<b>402</b>-<b>2</b>) would be a PMOS vertical transistor with a n-type body <b>411</b>-<b>1</b> (<b>411</b>-<b>2</b>) between a p-type drain <b>409</b>-<b>1</b> (<b>409</b>-<b>2</b>), merged with floating body <b>409</b>-<b>1</b> (<b>409</b>-<b>2</b>) of the NMOS sense transistor <b>402</b>-<b>1</b> (<b>402</b>-<b>2</b>), and a p-type source <b>419</b>-<b>1</b> (<b>419</b>-<b>2</b>). In an embodiment, p-type source <b>419</b>-<b>1</b> (<b>419</b>-<b>2</b>) is disposed on or above a p+-type write data/bit line <b>415</b> formed on the n-type or silicon-on-insulator substrate.</p>
<heading id="h-0007" level="1">CONCLUSION</heading>
<p id="p-0071" num="0070">The vertical gain cell provides a high gain and amplification of a stored charge with a configuration including a vertical sense MOS transistor having a floating body merged with a second vertical MOS transistor. The vertical sense MOS transistor and the second vertical MOS transistor are of opposite type, i.e., one is a PMOS transistor and the other is an NMOS transistor. Addressing the second vertical MOS transistor changes a potential of the floating body of the vertical sense MOS transistor. A small change in the threshold voltage caused by charge stored on the floating body results in a large difference in the number of carriers conducted between the drain and source of the vertical sense transistor during the read data operation. This amplification allows the small storage capacitance of the sense amplifier floating body to be used instead of a large stacked capacitor storage capacitance. The resulting cell has a very high density with a cell area of 4F<sup>2</sup>, where F is the minimum feature size. Further, the configuration for operating these vertical gain cells avoids damaging reliability factors associated with cells using avalanche breakdown for gain and amplification.</p>
<p id="p-0072" num="0071">Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of the present subject matter. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments, and other embodiments will be apparent to those of skill in the art upon reviewing the above description. The scope of the present subject matter includes any other applications in which the above structures and fabrication methods are used. The scope of the present subject matter should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A method of operating an electronic device comprising:
<claim-text>applying a first signal to a conductive line coupled to a vertical gain cell of the electronic device, the vertical gain cell including a first vertical MOS transistor having a floating body and a second vertical MOS transistor merged with the first vertical MOS transistor, the second vertical MOS coupled to the conductive line; and</claim-text>
<claim-text>providing a second signal to the second vertical MOS transistor to operatively couple the floating body to the conductive line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein providing a second signal to the second vertical MOS transistor includes driving a gate of the second MOS vertical transistor to a positive potential to provide a reverse bias to the floating body.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the method further includes operatively coupling a gate of the second MOS vertical transistor to ground potential to fix a potential of the floating body at ground potential.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the method further includes sensing a conductivity state of the first MOS vertical transistor using a sensing line coupled to the first MOS vertical transistor when providing a sensing signal to a gate of the first MOS vertical transistor.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The method of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein providing a sensing signal to a gate of the first MOS vertical transistor includes providing a negative potential to the gate of the first MOS vertical transistor.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein operating an electronic device includes operating a memory in an electronic apparatus.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. A method of operating a memory comprising:
<claim-text>applying a signal to a conductive line coupled to a vertical gain cell of the memory, the vertical gain cell including a first vertical MOS transistor having a floating body and a second vertical MOS transistor merged with the first vertical MOS transistor, the second vertical MOS coupled to the conductive line; and</claim-text>
<claim-text>addressing the second vertical MOS transistor to operatively couple the floating body to the conductive line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein addressing the second vertical MOS transistor includes driving a write data word line coupled to a gate of the second MOS vertical transistor to a positive potential to provide a reverse bias to the floating body.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the method further includes setting a write data word line to ground potential to fix a potential of the floating body at ground potential.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the method further includes sensing a conductivity state of the first MOS vertical transistor using a read data/bit line coupled to the first MOS vertical transistor when addressing a read word line coupled to a gate of the first MOS vertical transistor.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The method of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein addressing a read word line coupled to a gate of the first MOS vertical transistor includes driving the read word line to a negative potential.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein operating a memory includes operating a dynamic random access memory.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. A method of operating a memory comprising:
<claim-text>applying a signal to a write data/bit line coupled to a vertical gain cell of the memory, the vertical gain cell including a vertical PMOS transistor having a floating body and a vertical NMOS transistor merged with the vertical PMOS transistor, the vertical NMOS coupled to the conductive line; and</claim-text>
<claim-text>addressing the NMOS transistor to operatively couple the floating body to the write data/bit line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein addressing the NMOS transistor includes driving a write data word line coupled to a gate of the NMOS vertical transistor to a positive potential to provide a reverse bias to the floating body.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the method further includes setting a write data word line to ground potential to fix a potential of the floating body at ground potential.</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref>, wherein the method further includes sensing a conductivity state of the PMOS vertical transistor using a read data/bit line coupled to the PMOS vertical transistor when addressing a read word line coupled to a gate of the PMOS vertical transistor.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein addressing a read word line coupled to a gate of the PMOS vertical transistor includes driving the read word line to a negative potential.</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. A method of operating an electronic apparatus comprising:
<claim-text>applying a first signal from a controller to a conductive line coupled to a vertical gain cell of an electronic device, the vertical gain cell including a first vertical MOS transistor having a floating body and a second vertical MOS transistor merged with the first vertical MOS transistor, the second vertical MOS coupled to the conductive line; and</claim-text>
<claim-text>providing a second signal from the controller to the second vertical MOS transistor to operatively couple the floating body to the conductive line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein providing a second signal from the controller to the second vertical MOS transistor includes driving a gate of the second MOS vertical transistor to a positive potential to provide a reverse bias to the floating body.</claim-text>
</claim>
<claim id="CLM-00020" num="00020">
<claim-text>20. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the method further includes operatively coupling a gate of the second MOS vertical transistor to ground potential to fix a potential of the floating body at ground potential.</claim-text>
</claim>
<claim id="CLM-00021" num="00021">
<claim-text>21. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein the method further includes sensing a conductivity state of the first MOS vertical transistor using a sensing line coupled to the first MOS vertical transistor when providing a sensing signal to a gate of the first MOS vertical transistor.</claim-text>
</claim>
<claim id="CLM-00022" num="00022">
<claim-text>22. The method of <claim-ref idref="CLM-00021">claim 21</claim-ref>, wherein providing a sensing signal to a gate of the first MOS vertical transistor includes providing a negative potential to the gate of the first MOS vertical transistor.</claim-text>
</claim>
<claim id="CLM-00023" num="00023">
<claim-text>23. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein operating an electronic apparatus includes operating the electronic apparatus with a processor configured as the controller.</claim-text>
</claim>
<claim id="CLM-00024" num="00024">
<claim-text>24. The method of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein operating an electronic apparatus includes operating the electronic apparatus with a memory configured as the electronic device.</claim-text>
</claim>
<claim id="CLM-00025" num="00025">
<claim-text>25. A method of operating an electronic apparatus comprising:
<claim-text>applying a signal from a processor to a conductive line coupled to a vertical gain cell of a memory, the vertical gain cell including a first vertical MOS transistor having a floating body and a second vertical MOS transistor merged with the first vertical MOS transistor, the second vertical MOS coupled to the conductive line; and</claim-text>
<claim-text>operating the processor to address the second vertical MOS transistor to operatively couple the floating body to the conductive line.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00026" num="00026">
<claim-text>26. The method of <claim-ref idref="CLM-00025">claim 25</claim-ref>, wherein operating the processor to address the second vertical MOS transistor includes driving a write data word line coupled to a gate of the second MOS vertical transistor to a positive potential to provide a reverse bias to the floating body.</claim-text>
</claim>
<claim id="CLM-00027" num="00027">
<claim-text>27. The method of <claim-ref idref="CLM-00025">claim 25</claim-ref>, wherein the method further includes setting a write data word line to ground potential to fix a potential of the floating body at ground potential.</claim-text>
</claim>
<claim id="CLM-00028" num="00028">
<claim-text>28. The method of <claim-ref idref="CLM-00025">claim 25</claim-ref>, wherein the method further includes sensing a conductivity state of the first MOS vertical transistor using a read data/bit line coupled to the first MOS vertical transistor when addressing a read word line coupled to a gate of the first MOS vertical transistor.</claim-text>
</claim>
<claim id="CLM-00029" num="00029">
<claim-text>29. The method of <claim-ref idref="CLM-00028">claim 28</claim-ref>, wherein addressing a read word line coupled to a gate of the first MOS vertical transistor includes driving the read word line to a negative potential.</claim-text>
</claim>
<claim id="CLM-00030" num="00030">
<claim-text>30. The method of <claim-ref idref="CLM-00025">claim 25</claim-ref>, wherein applying a signal from a processor to a conductive line coupled to a vertical gain cell of a memory includes applying the signal from the processor to a conductive line coupled to a vertical gain cell of a dynamic random access memory.</claim-text>
</claim>
</claims>
</us-patent-grant>
