
---------- Begin Simulation Statistics ----------
final_tick                               112876355000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 416816                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705764                       # Number of bytes of host memory used
host_op_rate                                   454911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   239.91                       # Real time elapsed on the host
host_tick_rate                              470486761                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112876                       # Number of seconds simulated
sim_ticks                                112876355000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.680145                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8699722                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             89126                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15845470                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287877                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          577472                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           289595                       # Number of indirect misses.
system.cpu.branchPred.lookups                19685909                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050603                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1220                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.128764                       # CPI: cycles per instruction
system.cpu.discardedOps                        429293                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49117937                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17518717                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083646                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6253956                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.885925                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        112876355                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106622399                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2561                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       251831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       503899                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            147                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5552                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12757                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9496                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9496                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        42985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7118080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7118080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15048                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15048    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15048                       # Request fanout histogram
system.membus.respLayer1.occupancy          263170250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           232049000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            239526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       204684                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12547                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        204803                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       614290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       141682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                755972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    104828672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     21876480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126705152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13026                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3265792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           265099                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010249                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 262386     98.98%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2709      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             265099                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2446851000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         425432997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1843227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               204576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                32446                       # number of demand (read+write) hits
system.l2.demand_hits::total                   237022                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              204576                       # number of overall hits
system.l2.overall_hits::.cpu.data               32446                       # number of overall hits
system.l2.overall_hits::total                  237022                       # number of overall hits
system.l2.demand_misses::.cpu.inst                227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14824                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15051                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               227                       # number of overall misses
system.l2.overall_misses::.cpu.data             14824                       # number of overall misses
system.l2.overall_misses::total                 15051                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1846819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1872395000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25576000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1846819000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1872395000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           204803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            47270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               252073                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          204803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           47270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              252073                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.313603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.313603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112669.603524                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 124583.041015                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124403.361903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 112669.603524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 124583.041015                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124403.361903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12757                       # number of writebacks
system.l2.writebacks::total                     12757                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15048                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21036000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1550077000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1571113000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21036000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1550077000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1571113000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.313539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.313539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92669.603524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 104586.532623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104406.765019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92669.603524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 104586.532623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104406.765019                       # average overall mshr miss latency
system.l2.replacements                          13026                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38185                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38185                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38185                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       204313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           204313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       204313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       204313                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3051                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9496                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1181636000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1181636000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         12547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.756834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.756834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124435.130581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124435.130581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    991716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    991716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.756834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 104435.130581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104435.130581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         204576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             204576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25576000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25576000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       204803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         204803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112669.603524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112669.603524                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92669.603524                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92669.603524                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         29395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5328                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    665183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    665183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.153443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.153443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124846.659159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124846.659159                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    558361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    558361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.153357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104856.525822                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104856.525822                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2008.387627                       # Cycle average of tags in use
system.l2.tags.total_refs                      501325                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15074                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.257596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.149528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.412171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1974.825928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980658                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1016                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          959                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4025778                       # Number of tag accesses
system.l2.tags.data_accesses                  4025778                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3794176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3852288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3265792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3265792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12757                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            514829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          33613559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              34128388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       514829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           514829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28932472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28932472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28932472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           514829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         33613559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63060860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     59247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002737028750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              116487                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15048                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12757                       # Number of write requests accepted
system.mem_ctrls.readBursts                     60192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     37                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3144                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1601453500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  300775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2729359750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26622.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45372.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    45866                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   39946                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 60192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.629561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.425784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   136.005012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1481      5.84%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1226      4.84%     10.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19857     78.33%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          381      1.50%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1571      6.20%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          193      0.76%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      1.28%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           83      0.33%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          234      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.765705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.404482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.215834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2529     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.153694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.124071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.116037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35      1.38%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.83%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.79%      3.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2301     90.91%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              152      6.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3849920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3264576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3852288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3265792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        34.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     34.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  112871274000                       # Total gap between requests
system.mem_ctrls.avgGap                    4059387.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3791808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3264576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 514828.814236604318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 33592580.128938429058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28921699.323122192174                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        59284                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        51028                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30698000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2698661750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2510865631250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33808.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45520.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  49205644.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             88693080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             47137695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           209330520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          131340420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8909821440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13879294800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31656693120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54922311075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.570558                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82142751750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3768960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26964643250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92320200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49069350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           220176180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          134926560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8909821440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14064643980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31500609600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54971567310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        487.006932                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81733836250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3768960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27373558750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24854110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24854110                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24854110                       # number of overall hits
system.cpu.icache.overall_hits::total        24854110                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       204803                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         204803                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       204803                       # number of overall misses
system.cpu.icache.overall_misses::total        204803                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5561696000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5561696000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5561696000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5561696000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25058913                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25058913                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25058913                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25058913                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27156.320952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27156.320952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27156.320952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27156.320952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       204684                       # number of writebacks
system.cpu.icache.writebacks::total            204684                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       204803                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       204803                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       204803                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       204803                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5152090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5152090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5152090000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5152090000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008173                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25156.320952                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25156.320952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25156.320952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25156.320952                       # average overall mshr miss latency
system.cpu.icache.replacements                 204684                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24854110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24854110                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       204803                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        204803                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5561696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5561696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25058913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25058913                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27156.320952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27156.320952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       204803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       204803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5152090000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5152090000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25156.320952                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25156.320952                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           118.983143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25058913                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            204803                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.356181                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   118.983143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50322629                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50322629                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34570091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34570091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34573070                       # number of overall hits
system.cpu.dcache.overall_hits::total        34573070                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        56194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          56194                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        56344                       # number of overall misses
system.cpu.dcache.overall_misses::total         56344                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3330079000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3330079000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3330079000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3330079000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34626285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34626285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34629414                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34629414                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001627                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001627                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59260.401466                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59260.401466                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59102.637370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59102.637370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38185                       # number of writebacks
system.cpu.dcache.writebacks::total             38185                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8999                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8999                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8999                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        47195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47195                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        47270                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47270                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2674893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2674893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2677358000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2677358000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001365                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001365                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56677.465833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56677.465833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56639.686905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56639.686905                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20408344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20408344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        36548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1526159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1526159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20444892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20444892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41757.661158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41757.661158                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1900                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1389986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40117.351651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40117.351651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14161747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14161747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1803920000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1803920000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91821.235875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91821.235875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12547                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12547                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1284907000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1284907000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102407.507771                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102407.507771                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2979                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2979                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          150                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          150                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.047939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.047939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           75                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           75                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2465000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2465000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.023969                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.023969                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 32866.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 32866.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.907548                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34791560                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47270                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            736.017770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.907548                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69648538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69648538                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 112876355000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
