Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:57:47 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : or1200_flat
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 or1200_except/eear_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/eear_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X56Y115                                                     r  or1200_except/eear_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_except/eear_reg[0]/Q
                         net (fo=2, routed)           0.044     0.096    or1200_ctrl/eear[0]
    SLICE_X56Y115                                                     r  or1200_ctrl/eear[0]_i_1/I4
    SLICE_X56Y115        LUT5 (Prop_LUT5_I4_O)        0.015     0.111 r  or1200_ctrl/eear[0]_i_1/O
                         net (fo=1, routed)           0.016     0.127    or1200_except/I1
    SLICE_X56Y115        FDRE                                         r  or1200_except/eear_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X56Y115                                                     r  or1200_except/eear_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X56Y115        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/eear_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 or1200_mult_mac/mul_prod_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.067ns (52.756%)  route 0.060ns (47.244%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_mult_mac/clk
    SLICE_X69Y111                                                     r  or1200_mult_mac/mul_prod_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_mult_mac/mul_prod_r_reg[8]/Q
                         net (fo=7, routed)           0.048     0.100    or1200_mult_mac/O11
    SLICE_X69Y111                                                     r  or1200_mult_mac/mul_prod_r[9]_i_1/I0
    SLICE_X69Y111        LUT5 (Prop_LUT5_I0_O)        0.015     0.115 r  or1200_mult_mac/mul_prod_r[9]_i_1/O
                         net (fo=1, routed)           0.012     0.127    or1200_mult_mac/n_0_mul_prod_r[9]_i_1
    SLICE_X69Y111        FDRE                                         r  or1200_mult_mac/mul_prod_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_mult_mac/clk
    SLICE_X69Y111                                                     r  or1200_mult_mac/mul_prod_r_reg[9]/C
                         clock pessimism              0.000     0.000    
    SLICE_X69Y111        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_mult_mac/mul_prod_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 or1200_except/wb_pc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/epcr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.067ns (52.344%)  route 0.061ns (47.656%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X56Y131                                                     r  or1200_except/wb_pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y131        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_except/wb_pc_reg[25]/Q
                         net (fo=1, routed)           0.046     0.098    or1200_except/n_0_wb_pc_reg[25]
    SLICE_X56Y131                                                     r  or1200_except/epcr[25]_i_1/I3
    SLICE_X56Y131        LUT5 (Prop_LUT5_I3_O)        0.015     0.113 r  or1200_except/epcr[25]_i_1/O
                         net (fo=1, routed)           0.015     0.128    or1200_except/n_0_epcr[25]_i_1
    SLICE_X56Y131        FDRE                                         r  or1200_except/epcr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X56Y131                                                     r  or1200_except/epcr_reg[25]/C
                         clock pessimism              0.000     0.000    
    SLICE_X56Y131        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/epcr_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 or1200_except/wb_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/epcr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.081ns (60.448%)  route 0.053ns (39.552%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X54Y124                                                     r  or1200_except/wb_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_except/wb_pc_reg[4]/Q
                         net (fo=1, routed)           0.039     0.090    or1200_except/n_0_wb_pc_reg[4]
    SLICE_X54Y124                                                     r  or1200_except/epcr[4]_i_1/I3
    SLICE_X54Y124        LUT5 (Prop_LUT5_I3_O)        0.030     0.120 r  or1200_except/epcr[4]_i_1/O
                         net (fo=1, routed)           0.014     0.134    or1200_except/n_0_epcr[4]_i_1
    SLICE_X54Y124        FDRE                                         r  or1200_except/epcr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X54Y124                                                     r  or1200_except/epcr_reg[4]/C
                         clock pessimism              0.000     0.000    
    SLICE_X54Y124        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/epcr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 or1200_except/wb_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/epcr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.081ns (60.448%)  route 0.053ns (39.552%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X54Y127                                                     r  or1200_except/wb_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_except/wb_pc_reg[7]/Q
                         net (fo=1, routed)           0.041     0.092    or1200_except/n_0_wb_pc_reg[7]
    SLICE_X54Y127                                                     r  or1200_except/epcr[7]_i_1/I3
    SLICE_X54Y127        LUT5 (Prop_LUT5_I3_O)        0.030     0.122 r  or1200_except/epcr[7]_i_1/O
                         net (fo=1, routed)           0.012     0.134    or1200_except/n_0_epcr[7]_i_1
    SLICE_X54Y127        FDRE                                         r  or1200_except/epcr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X54Y127                                                     r  or1200_except/epcr_reg[7]/C
                         clock pessimism              0.000     0.000    
    SLICE_X54Y127        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/epcr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 or1200_except/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.068ns (49.635%)  route 0.069ns (50.365%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  or1200_except/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.054     0.106    or1200_except/state[0]
    SLICE_X53Y121                                                     f  or1200_except/FSM_sequential_state[0]_i_1/I2
    SLICE_X53Y121        LUT3 (Prop_LUT3_I2_O)        0.016     0.122 r  or1200_except/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.015     0.137    or1200_except/n_0_FSM_sequential_state[0]_i_1
    SLICE_X53Y121        FDRE                                         r  or1200_except/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 or1200_freeze/flushpipe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_freeze/flushpipe_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.067ns (48.905%)  route 0.070ns (51.095%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_freeze/clk
    SLICE_X53Y121                                                     r  or1200_freeze/flushpipe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_freeze/flushpipe_r_reg/Q
                         net (fo=4, routed)           0.054     0.105    or1200_ctrl/flushpipe_r
    SLICE_X53Y121                                                     r  or1200_ctrl/flushpipe_r_i_1/I5
    SLICE_X53Y121        LUT6 (Prop_LUT6_I5_O)        0.016     0.121 r  or1200_ctrl/flushpipe_r_i_1/O
                         net (fo=1, routed)           0.016     0.137    or1200_freeze/I1
    SLICE_X53Y121        FDRE                                         r  or1200_freeze/flushpipe_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_freeze/clk
    SLICE_X53Y121                                                     r  or1200_freeze/flushpipe_r_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_freeze/flushpipe_r_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 or1200_if/saved_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_if/saved_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.067ns (48.905%)  route 0.070ns (51.095%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_if/clk
    SLICE_X53Y120                                                     r  or1200_if/saved_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y120        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_if/saved_reg/Q
                         net (fo=102, routed)         0.054     0.105    or1200_ctrl/I8
    SLICE_X53Y120                                                     r  or1200_ctrl/saved_i_1/I1
    SLICE_X53Y120        LUT5 (Prop_LUT5_I1_O)        0.016     0.121 r  or1200_ctrl/saved_i_1/O
                         net (fo=1, routed)           0.016     0.137    or1200_if/I1
    SLICE_X53Y120        FDRE                                         r  or1200_if/saved_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_if/clk
    SLICE_X53Y120                                                     r  or1200_if/saved_reg/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y120        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_if/saved_reg
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 or1200_except/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.067ns (48.551%)  route 0.071ns (51.449%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y121        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  or1200_except/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.055     0.107    or1200_except/state[1]
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state[2]_i_2/I2
    SLICE_X53Y121        LUT3 (Prop_LUT3_I2_O)        0.015     0.122 r  or1200_except/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.016     0.138    or1200_except/n_0_FSM_sequential_state[2]_i_2
    SLICE_X53Y121        FDRE                                         r  or1200_except/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X53Y121                                                     r  or1200_except/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.000     0.000    
    SLICE_X53Y121        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 or1200_except/wb_pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_except/epcr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.081ns (58.273%)  route 0.058ns (41.727%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X55Y131                                                     r  or1200_except/wb_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_FDRE_C_Q)         0.051     0.051 r  or1200_except/wb_pc_reg[20]/Q
                         net (fo=1, routed)           0.044     0.095    or1200_except/n_0_wb_pc_reg[20]
    SLICE_X55Y131                                                     r  or1200_except/epcr[20]_i_1/I3
    SLICE_X55Y131        LUT5 (Prop_LUT5_I3_O)        0.030     0.125 r  or1200_except/epcr[20]_i_1/O
                         net (fo=1, routed)           0.014     0.139    or1200_except/n_0_epcr[20]_i_1
    SLICE_X55Y131        FDRE                                         r  or1200_except/epcr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=682, unset)          0.000     0.000    or1200_except/clk
    SLICE_X55Y131                                                     r  or1200_except/epcr_reg[20]/C
                         clock pessimism              0.000     0.000    
    SLICE_X55Y131        FDRE (Hold_FDRE_C_D)         0.056     0.056    or1200_except/epcr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.083    




