#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 12 00:21:59 2018
# Process ID: 4576
# Log file: E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/vivado.log
# Journal file: E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.xpr
file mkdir E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sim_1/new/Adapt_tb.v w ]
add_files -fileset sim_1 E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sim_1/new/Adapt_tb.v
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
