// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln63,
        layer2_output_tile_address0,
        layer2_output_tile_ce0,
        layer2_output_tile_we0,
        layer2_output_tile_d0,
        layer2_output_tile_address1,
        layer2_output_tile_ce1,
        layer2_output_tile_q1,
        layer2_output_tile_1_address0,
        layer2_output_tile_1_ce0,
        layer2_output_tile_1_we0,
        layer2_output_tile_1_d0,
        layer2_output_tile_1_address1,
        layer2_output_tile_1_ce1,
        layer2_output_tile_1_q1,
        layer2_output_tile_2_address0,
        layer2_output_tile_2_ce0,
        layer2_output_tile_2_we0,
        layer2_output_tile_2_d0,
        layer2_output_tile_2_address1,
        layer2_output_tile_2_ce1,
        layer2_output_tile_2_q1,
        layer2_output_tile_3_address0,
        layer2_output_tile_3_ce0,
        layer2_output_tile_3_we0,
        layer2_output_tile_3_d0,
        layer2_output_tile_3_address1,
        layer2_output_tile_3_ce1,
        layer2_output_tile_3_q1,
        layer2_output_tile_4_address0,
        layer2_output_tile_4_ce0,
        layer2_output_tile_4_we0,
        layer2_output_tile_4_d0,
        layer2_output_tile_4_address1,
        layer2_output_tile_4_ce1,
        layer2_output_tile_4_q1,
        layer2_output_tile_5_address0,
        layer2_output_tile_5_ce0,
        layer2_output_tile_5_we0,
        layer2_output_tile_5_d0,
        layer2_output_tile_5_address1,
        layer2_output_tile_5_ce1,
        layer2_output_tile_5_q1,
        layer2_output_tile_6_address0,
        layer2_output_tile_6_ce0,
        layer2_output_tile_6_we0,
        layer2_output_tile_6_d0,
        layer2_output_tile_6_address1,
        layer2_output_tile_6_ce1,
        layer2_output_tile_6_q1,
        layer2_output_tile_7_address0,
        layer2_output_tile_7_ce0,
        layer2_output_tile_7_we0,
        layer2_output_tile_7_d0,
        layer2_output_tile_7_address1,
        layer2_output_tile_7_ce1,
        layer2_output_tile_7_q1,
        layer2_output_tile_8_address0,
        layer2_output_tile_8_ce0,
        layer2_output_tile_8_we0,
        layer2_output_tile_8_d0,
        layer2_output_tile_8_address1,
        layer2_output_tile_8_ce1,
        layer2_output_tile_8_q1,
        layer2_output_tile_9_address0,
        layer2_output_tile_9_ce0,
        layer2_output_tile_9_we0,
        layer2_output_tile_9_d0,
        layer2_output_tile_9_address1,
        layer2_output_tile_9_ce1,
        layer2_output_tile_9_q1,
        layer2_output_tile_10_address0,
        layer2_output_tile_10_ce0,
        layer2_output_tile_10_we0,
        layer2_output_tile_10_d0,
        layer2_output_tile_10_address1,
        layer2_output_tile_10_ce1,
        layer2_output_tile_10_q1,
        layer2_output_tile_11_address0,
        layer2_output_tile_11_ce0,
        layer2_output_tile_11_we0,
        layer2_output_tile_11_d0,
        layer2_output_tile_11_address1,
        layer2_output_tile_11_ce1,
        layer2_output_tile_11_q1,
        layer2_output_tile_12_address0,
        layer2_output_tile_12_ce0,
        layer2_output_tile_12_we0,
        layer2_output_tile_12_d0,
        layer2_output_tile_12_address1,
        layer2_output_tile_12_ce1,
        layer2_output_tile_12_q1,
        layer2_output_tile_13_address0,
        layer2_output_tile_13_ce0,
        layer2_output_tile_13_we0,
        layer2_output_tile_13_d0,
        layer2_output_tile_13_address1,
        layer2_output_tile_13_ce1,
        layer2_output_tile_13_q1,
        layer2_output_tile_14_address0,
        layer2_output_tile_14_ce0,
        layer2_output_tile_14_we0,
        layer2_output_tile_14_d0,
        layer2_output_tile_14_address1,
        layer2_output_tile_14_ce1,
        layer2_output_tile_14_q1,
        layer2_output_tile_15_address0,
        layer2_output_tile_15_ce0,
        layer2_output_tile_15_we0,
        layer2_output_tile_15_d0,
        layer2_output_tile_15_address1,
        layer2_output_tile_15_ce1,
        layer2_output_tile_15_q1,
        layer2_output_tile_16_address0,
        layer2_output_tile_16_ce0,
        layer2_output_tile_16_we0,
        layer2_output_tile_16_d0,
        layer2_output_tile_16_address1,
        layer2_output_tile_16_ce1,
        layer2_output_tile_16_q1,
        grp_fu_1882_p_din0,
        grp_fu_1882_p_din1,
        grp_fu_1882_p_opcode,
        grp_fu_1882_p_dout0,
        grp_fu_1882_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] add_ln63;
output  [9:0] layer2_output_tile_address0;
output   layer2_output_tile_ce0;
output   layer2_output_tile_we0;
output  [31:0] layer2_output_tile_d0;
output  [9:0] layer2_output_tile_address1;
output   layer2_output_tile_ce1;
input  [31:0] layer2_output_tile_q1;
output  [9:0] layer2_output_tile_1_address0;
output   layer2_output_tile_1_ce0;
output   layer2_output_tile_1_we0;
output  [31:0] layer2_output_tile_1_d0;
output  [9:0] layer2_output_tile_1_address1;
output   layer2_output_tile_1_ce1;
input  [31:0] layer2_output_tile_1_q1;
output  [9:0] layer2_output_tile_2_address0;
output   layer2_output_tile_2_ce0;
output   layer2_output_tile_2_we0;
output  [31:0] layer2_output_tile_2_d0;
output  [9:0] layer2_output_tile_2_address1;
output   layer2_output_tile_2_ce1;
input  [31:0] layer2_output_tile_2_q1;
output  [9:0] layer2_output_tile_3_address0;
output   layer2_output_tile_3_ce0;
output   layer2_output_tile_3_we0;
output  [31:0] layer2_output_tile_3_d0;
output  [9:0] layer2_output_tile_3_address1;
output   layer2_output_tile_3_ce1;
input  [31:0] layer2_output_tile_3_q1;
output  [9:0] layer2_output_tile_4_address0;
output   layer2_output_tile_4_ce0;
output   layer2_output_tile_4_we0;
output  [31:0] layer2_output_tile_4_d0;
output  [9:0] layer2_output_tile_4_address1;
output   layer2_output_tile_4_ce1;
input  [31:0] layer2_output_tile_4_q1;
output  [9:0] layer2_output_tile_5_address0;
output   layer2_output_tile_5_ce0;
output   layer2_output_tile_5_we0;
output  [31:0] layer2_output_tile_5_d0;
output  [9:0] layer2_output_tile_5_address1;
output   layer2_output_tile_5_ce1;
input  [31:0] layer2_output_tile_5_q1;
output  [9:0] layer2_output_tile_6_address0;
output   layer2_output_tile_6_ce0;
output   layer2_output_tile_6_we0;
output  [31:0] layer2_output_tile_6_d0;
output  [9:0] layer2_output_tile_6_address1;
output   layer2_output_tile_6_ce1;
input  [31:0] layer2_output_tile_6_q1;
output  [9:0] layer2_output_tile_7_address0;
output   layer2_output_tile_7_ce0;
output   layer2_output_tile_7_we0;
output  [31:0] layer2_output_tile_7_d0;
output  [9:0] layer2_output_tile_7_address1;
output   layer2_output_tile_7_ce1;
input  [31:0] layer2_output_tile_7_q1;
output  [9:0] layer2_output_tile_8_address0;
output   layer2_output_tile_8_ce0;
output   layer2_output_tile_8_we0;
output  [31:0] layer2_output_tile_8_d0;
output  [9:0] layer2_output_tile_8_address1;
output   layer2_output_tile_8_ce1;
input  [31:0] layer2_output_tile_8_q1;
output  [9:0] layer2_output_tile_9_address0;
output   layer2_output_tile_9_ce0;
output   layer2_output_tile_9_we0;
output  [31:0] layer2_output_tile_9_d0;
output  [9:0] layer2_output_tile_9_address1;
output   layer2_output_tile_9_ce1;
input  [31:0] layer2_output_tile_9_q1;
output  [9:0] layer2_output_tile_10_address0;
output   layer2_output_tile_10_ce0;
output   layer2_output_tile_10_we0;
output  [31:0] layer2_output_tile_10_d0;
output  [9:0] layer2_output_tile_10_address1;
output   layer2_output_tile_10_ce1;
input  [31:0] layer2_output_tile_10_q1;
output  [9:0] layer2_output_tile_11_address0;
output   layer2_output_tile_11_ce0;
output   layer2_output_tile_11_we0;
output  [31:0] layer2_output_tile_11_d0;
output  [9:0] layer2_output_tile_11_address1;
output   layer2_output_tile_11_ce1;
input  [31:0] layer2_output_tile_11_q1;
output  [9:0] layer2_output_tile_12_address0;
output   layer2_output_tile_12_ce0;
output   layer2_output_tile_12_we0;
output  [31:0] layer2_output_tile_12_d0;
output  [9:0] layer2_output_tile_12_address1;
output   layer2_output_tile_12_ce1;
input  [31:0] layer2_output_tile_12_q1;
output  [9:0] layer2_output_tile_13_address0;
output   layer2_output_tile_13_ce0;
output   layer2_output_tile_13_we0;
output  [31:0] layer2_output_tile_13_d0;
output  [9:0] layer2_output_tile_13_address1;
output   layer2_output_tile_13_ce1;
input  [31:0] layer2_output_tile_13_q1;
output  [9:0] layer2_output_tile_14_address0;
output   layer2_output_tile_14_ce0;
output   layer2_output_tile_14_we0;
output  [31:0] layer2_output_tile_14_d0;
output  [9:0] layer2_output_tile_14_address1;
output   layer2_output_tile_14_ce1;
input  [31:0] layer2_output_tile_14_q1;
output  [9:0] layer2_output_tile_15_address0;
output   layer2_output_tile_15_ce0;
output   layer2_output_tile_15_we0;
output  [31:0] layer2_output_tile_15_d0;
output  [9:0] layer2_output_tile_15_address1;
output   layer2_output_tile_15_ce1;
input  [31:0] layer2_output_tile_15_q1;
output  [9:0] layer2_output_tile_16_address0;
output   layer2_output_tile_16_ce0;
output   layer2_output_tile_16_we0;
output  [31:0] layer2_output_tile_16_d0;
output  [9:0] layer2_output_tile_16_address1;
output   layer2_output_tile_16_ce1;
input  [31:0] layer2_output_tile_16_q1;
output  [31:0] grp_fu_1882_p_din0;
output  [31:0] grp_fu_1882_p_din1;
output  [4:0] grp_fu_1882_p_opcode;
input  [0:0] grp_fu_1882_p_dout0;
output   grp_fu_1882_p_ce;

reg ap_idle;
reg layer2_output_tile_ce0;
reg layer2_output_tile_we0;
reg layer2_output_tile_ce1;
reg layer2_output_tile_1_ce0;
reg layer2_output_tile_1_we0;
reg layer2_output_tile_1_ce1;
reg layer2_output_tile_2_ce0;
reg layer2_output_tile_2_we0;
reg layer2_output_tile_2_ce1;
reg layer2_output_tile_3_ce0;
reg layer2_output_tile_3_we0;
reg layer2_output_tile_3_ce1;
reg layer2_output_tile_4_ce0;
reg layer2_output_tile_4_we0;
reg layer2_output_tile_4_ce1;
reg layer2_output_tile_5_ce0;
reg layer2_output_tile_5_we0;
reg layer2_output_tile_5_ce1;
reg layer2_output_tile_6_ce0;
reg layer2_output_tile_6_we0;
reg layer2_output_tile_6_ce1;
reg layer2_output_tile_7_ce0;
reg layer2_output_tile_7_we0;
reg layer2_output_tile_7_ce1;
reg layer2_output_tile_8_ce0;
reg layer2_output_tile_8_we0;
reg layer2_output_tile_8_ce1;
reg layer2_output_tile_9_ce0;
reg layer2_output_tile_9_we0;
reg layer2_output_tile_9_ce1;
reg layer2_output_tile_10_ce0;
reg layer2_output_tile_10_we0;
reg layer2_output_tile_10_ce1;
reg layer2_output_tile_11_ce0;
reg layer2_output_tile_11_we0;
reg layer2_output_tile_11_ce1;
reg layer2_output_tile_12_ce0;
reg layer2_output_tile_12_we0;
reg layer2_output_tile_12_ce1;
reg layer2_output_tile_13_ce0;
reg layer2_output_tile_13_we0;
reg layer2_output_tile_13_ce1;
reg layer2_output_tile_14_ce0;
reg layer2_output_tile_14_we0;
reg layer2_output_tile_14_ce1;
reg layer2_output_tile_15_ce0;
reg layer2_output_tile_15_we0;
reg layer2_output_tile_15_ce1;
reg layer2_output_tile_16_ce0;
reg layer2_output_tile_16_we0;
reg layer2_output_tile_16_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln72_fu_459_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln72_fu_489_p3;
reg   [4:0] select_ln72_reg_662;
reg   [4:0] select_ln72_reg_662_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_addr_reg_667;
reg   [9:0] layer2_output_tile_addr_reg_667_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_1_addr_reg_673;
reg   [9:0] layer2_output_tile_1_addr_reg_673_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_2_addr_reg_679;
reg   [9:0] layer2_output_tile_2_addr_reg_679_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_3_addr_reg_685;
reg   [9:0] layer2_output_tile_3_addr_reg_685_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_4_addr_reg_691;
reg   [9:0] layer2_output_tile_4_addr_reg_691_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_5_addr_reg_697;
reg   [9:0] layer2_output_tile_5_addr_reg_697_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_6_addr_reg_703;
reg   [9:0] layer2_output_tile_6_addr_reg_703_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_7_addr_reg_709;
reg   [9:0] layer2_output_tile_7_addr_reg_709_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_8_addr_reg_715;
reg   [9:0] layer2_output_tile_8_addr_reg_715_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_9_addr_reg_721;
reg   [9:0] layer2_output_tile_9_addr_reg_721_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_10_addr_reg_727;
reg   [9:0] layer2_output_tile_10_addr_reg_727_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_11_addr_reg_733;
reg   [9:0] layer2_output_tile_11_addr_reg_733_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_12_addr_reg_739;
reg   [9:0] layer2_output_tile_12_addr_reg_739_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_13_addr_reg_745;
reg   [9:0] layer2_output_tile_13_addr_reg_745_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_14_addr_reg_751;
reg   [9:0] layer2_output_tile_14_addr_reg_751_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_15_addr_reg_757;
reg   [9:0] layer2_output_tile_15_addr_reg_757_pp0_iter1_reg;
reg   [9:0] layer2_output_tile_16_addr_reg_763;
reg   [9:0] layer2_output_tile_16_addr_reg_763_pp0_iter1_reg;
wire   [31:0] tmp_1_fu_557_p19;
wire   [0:0] icmp_ln75_fu_615_p2;
reg   [0:0] icmp_ln75_reg_774;
wire   [0:0] icmp_ln75_1_fu_621_p2;
reg   [0:0] icmp_ln75_1_reg_779;
wire   [63:0] zext_ln75_1_fu_515_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] j_fu_112;
wire   [4:0] add_ln73_fu_536_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_5_fu_116;
wire   [4:0] select_ln72_1_fu_497_p3;
reg   [4:0] ap_sig_allocacmp_i_5_load;
reg   [8:0] indvar_flatten158_fu_120;
wire   [8:0] add_ln72_1_fu_465_p2;
reg   [8:0] ap_sig_allocacmp_indvar_flatten158_load;
wire   [0:0] and_ln75_fu_631_p2;
wire   [0:0] icmp_ln73_fu_483_p2;
wire   [4:0] add_ln72_fu_477_p2;
wire   [9:0] zext_ln75_fu_505_p1;
wire   [9:0] add_ln75_fu_509_p2;
wire   [31:0] bitcast_ln75_fu_597_p1;
wire   [7:0] tmp_2_fu_601_p4;
wire   [22:0] trunc_ln75_fu_611_p1;
wire   [0:0] or_ln75_fu_627_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mux_17_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_17_5_32_1_1_U2142(
    .din0(layer2_output_tile_q1),
    .din1(layer2_output_tile_1_q1),
    .din2(layer2_output_tile_2_q1),
    .din3(layer2_output_tile_3_q1),
    .din4(layer2_output_tile_4_q1),
    .din5(layer2_output_tile_5_q1),
    .din6(layer2_output_tile_6_q1),
    .din7(layer2_output_tile_7_q1),
    .din8(layer2_output_tile_8_q1),
    .din9(layer2_output_tile_9_q1),
    .din10(layer2_output_tile_10_q1),
    .din11(layer2_output_tile_11_q1),
    .din12(layer2_output_tile_12_q1),
    .din13(layer2_output_tile_13_q1),
    .din14(layer2_output_tile_14_q1),
    .din15(layer2_output_tile_15_q1),
    .din16(layer2_output_tile_16_q1),
    .din17(select_ln72_reg_662),
    .dout(tmp_1_fu_557_p19)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln72_fu_459_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_5_fu_116 <= select_ln72_1_fu_497_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_5_fu_116 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln72_fu_459_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten158_fu_120 <= add_ln72_1_fu_465_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten158_fu_120 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln72_fu_459_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_112 <= add_ln73_fu_536_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_112 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln75_1_reg_779 <= icmp_ln75_1_fu_621_p2;
        icmp_ln75_reg_774 <= icmp_ln75_fu_615_p2;
        layer2_output_tile_10_addr_reg_727_pp0_iter1_reg <= layer2_output_tile_10_addr_reg_727;
        layer2_output_tile_11_addr_reg_733_pp0_iter1_reg <= layer2_output_tile_11_addr_reg_733;
        layer2_output_tile_12_addr_reg_739_pp0_iter1_reg <= layer2_output_tile_12_addr_reg_739;
        layer2_output_tile_13_addr_reg_745_pp0_iter1_reg <= layer2_output_tile_13_addr_reg_745;
        layer2_output_tile_14_addr_reg_751_pp0_iter1_reg <= layer2_output_tile_14_addr_reg_751;
        layer2_output_tile_15_addr_reg_757_pp0_iter1_reg <= layer2_output_tile_15_addr_reg_757;
        layer2_output_tile_16_addr_reg_763_pp0_iter1_reg <= layer2_output_tile_16_addr_reg_763;
        layer2_output_tile_1_addr_reg_673_pp0_iter1_reg <= layer2_output_tile_1_addr_reg_673;
        layer2_output_tile_2_addr_reg_679_pp0_iter1_reg <= layer2_output_tile_2_addr_reg_679;
        layer2_output_tile_3_addr_reg_685_pp0_iter1_reg <= layer2_output_tile_3_addr_reg_685;
        layer2_output_tile_4_addr_reg_691_pp0_iter1_reg <= layer2_output_tile_4_addr_reg_691;
        layer2_output_tile_5_addr_reg_697_pp0_iter1_reg <= layer2_output_tile_5_addr_reg_697;
        layer2_output_tile_6_addr_reg_703_pp0_iter1_reg <= layer2_output_tile_6_addr_reg_703;
        layer2_output_tile_7_addr_reg_709_pp0_iter1_reg <= layer2_output_tile_7_addr_reg_709;
        layer2_output_tile_8_addr_reg_715_pp0_iter1_reg <= layer2_output_tile_8_addr_reg_715;
        layer2_output_tile_9_addr_reg_721_pp0_iter1_reg <= layer2_output_tile_9_addr_reg_721;
        layer2_output_tile_addr_reg_667_pp0_iter1_reg <= layer2_output_tile_addr_reg_667;
        select_ln72_reg_662_pp0_iter1_reg <= select_ln72_reg_662;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_fu_459_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_10_addr_reg_727 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_11_addr_reg_733 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_12_addr_reg_739 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_13_addr_reg_745 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_14_addr_reg_751 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_15_addr_reg_757 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_16_addr_reg_763 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_1_addr_reg_673 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_2_addr_reg_679 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_3_addr_reg_685 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_4_addr_reg_691 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_5_addr_reg_697 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_6_addr_reg_703 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_7_addr_reg_709 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_8_addr_reg_715 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_9_addr_reg_721 <= zext_ln75_1_fu_515_p1;
        layer2_output_tile_addr_reg_667 <= zext_ln75_1_fu_515_p1;
        select_ln72_reg_662 <= select_ln72_fu_489_p3;
    end
end

always @ (*) begin
    if (((icmp_ln72_fu_459_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i_5_load = i_5_fu_116;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten158_load = 9'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten158_load = indvar_flatten158_fu_120;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_112;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_10_ce0 = 1'b1;
    end else begin
        layer2_output_tile_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_10_ce1 = 1'b1;
    end else begin
        layer2_output_tile_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd10))) begin
        layer2_output_tile_10_we0 = 1'b1;
    end else begin
        layer2_output_tile_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_11_ce0 = 1'b1;
    end else begin
        layer2_output_tile_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_11_ce1 = 1'b1;
    end else begin
        layer2_output_tile_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd11))) begin
        layer2_output_tile_11_we0 = 1'b1;
    end else begin
        layer2_output_tile_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_12_ce0 = 1'b1;
    end else begin
        layer2_output_tile_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_12_ce1 = 1'b1;
    end else begin
        layer2_output_tile_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd12))) begin
        layer2_output_tile_12_we0 = 1'b1;
    end else begin
        layer2_output_tile_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_13_ce0 = 1'b1;
    end else begin
        layer2_output_tile_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_13_ce1 = 1'b1;
    end else begin
        layer2_output_tile_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd13))) begin
        layer2_output_tile_13_we0 = 1'b1;
    end else begin
        layer2_output_tile_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_14_ce0 = 1'b1;
    end else begin
        layer2_output_tile_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_14_ce1 = 1'b1;
    end else begin
        layer2_output_tile_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd14))) begin
        layer2_output_tile_14_we0 = 1'b1;
    end else begin
        layer2_output_tile_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_15_ce0 = 1'b1;
    end else begin
        layer2_output_tile_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_15_ce1 = 1'b1;
    end else begin
        layer2_output_tile_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd15))) begin
        layer2_output_tile_15_we0 = 1'b1;
    end else begin
        layer2_output_tile_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_16_ce0 = 1'b1;
    end else begin
        layer2_output_tile_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_16_ce1 = 1'b1;
    end else begin
        layer2_output_tile_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln72_reg_662_pp0_iter1_reg == 5'd15) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd14) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd13) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd12) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd11) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd10) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd9) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd8) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd7) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd6) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd5) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd4) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd3) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd2) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd1) & ~(select_ln72_reg_662_pp0_iter1_reg == 5'd0) & (1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_16_we0 = 1'b1;
    end else begin
        layer2_output_tile_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_1_ce0 = 1'b1;
    end else begin
        layer2_output_tile_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_1_ce1 = 1'b1;
    end else begin
        layer2_output_tile_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd1))) begin
        layer2_output_tile_1_we0 = 1'b1;
    end else begin
        layer2_output_tile_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_2_ce0 = 1'b1;
    end else begin
        layer2_output_tile_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_2_ce1 = 1'b1;
    end else begin
        layer2_output_tile_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd2))) begin
        layer2_output_tile_2_we0 = 1'b1;
    end else begin
        layer2_output_tile_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_3_ce0 = 1'b1;
    end else begin
        layer2_output_tile_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_3_ce1 = 1'b1;
    end else begin
        layer2_output_tile_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd3))) begin
        layer2_output_tile_3_we0 = 1'b1;
    end else begin
        layer2_output_tile_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_4_ce0 = 1'b1;
    end else begin
        layer2_output_tile_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_4_ce1 = 1'b1;
    end else begin
        layer2_output_tile_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd4))) begin
        layer2_output_tile_4_we0 = 1'b1;
    end else begin
        layer2_output_tile_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_5_ce0 = 1'b1;
    end else begin
        layer2_output_tile_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_5_ce1 = 1'b1;
    end else begin
        layer2_output_tile_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd5))) begin
        layer2_output_tile_5_we0 = 1'b1;
    end else begin
        layer2_output_tile_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_6_ce0 = 1'b1;
    end else begin
        layer2_output_tile_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_6_ce1 = 1'b1;
    end else begin
        layer2_output_tile_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd6))) begin
        layer2_output_tile_6_we0 = 1'b1;
    end else begin
        layer2_output_tile_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_7_ce0 = 1'b1;
    end else begin
        layer2_output_tile_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_7_ce1 = 1'b1;
    end else begin
        layer2_output_tile_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd7))) begin
        layer2_output_tile_7_we0 = 1'b1;
    end else begin
        layer2_output_tile_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_8_ce0 = 1'b1;
    end else begin
        layer2_output_tile_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_8_ce1 = 1'b1;
    end else begin
        layer2_output_tile_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd8))) begin
        layer2_output_tile_8_we0 = 1'b1;
    end else begin
        layer2_output_tile_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_9_ce0 = 1'b1;
    end else begin
        layer2_output_tile_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_9_ce1 = 1'b1;
    end else begin
        layer2_output_tile_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd9))) begin
        layer2_output_tile_9_we0 = 1'b1;
    end else begin
        layer2_output_tile_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer2_output_tile_ce0 = 1'b1;
    end else begin
        layer2_output_tile_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer2_output_tile_ce1 = 1'b1;
    end else begin
        layer2_output_tile_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln75_fu_631_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (select_ln72_reg_662_pp0_iter1_reg == 5'd0))) begin
        layer2_output_tile_we0 = 1'b1;
    end else begin
        layer2_output_tile_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln72_1_fu_465_p2 = (ap_sig_allocacmp_indvar_flatten158_load + 9'd1);

assign add_ln72_fu_477_p2 = (ap_sig_allocacmp_i_5_load + 5'd1);

assign add_ln73_fu_536_p2 = (select_ln72_fu_489_p3 + 5'd1);

assign add_ln75_fu_509_p2 = (add_ln63 + zext_ln75_fu_505_p1);

assign and_ln75_fu_631_p2 = (or_ln75_fu_627_p2 & grp_fu_1882_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln75_fu_597_p1 = tmp_1_fu_557_p19;

assign grp_fu_1882_p_ce = 1'b1;

assign grp_fu_1882_p_din0 = tmp_1_fu_557_p19;

assign grp_fu_1882_p_din1 = 32'd0;

assign grp_fu_1882_p_opcode = 5'd4;

assign icmp_ln72_fu_459_p2 = ((ap_sig_allocacmp_indvar_flatten158_load == 9'd289) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_483_p2 = ((ap_sig_allocacmp_j_load == 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_621_p2 = ((trunc_ln75_fu_611_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_615_p2 = ((tmp_2_fu_601_p4 != 8'd255) ? 1'b1 : 1'b0);

assign layer2_output_tile_10_address0 = layer2_output_tile_10_addr_reg_727_pp0_iter1_reg;

assign layer2_output_tile_10_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_10_d0 = 32'd0;

assign layer2_output_tile_11_address0 = layer2_output_tile_11_addr_reg_733_pp0_iter1_reg;

assign layer2_output_tile_11_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_11_d0 = 32'd0;

assign layer2_output_tile_12_address0 = layer2_output_tile_12_addr_reg_739_pp0_iter1_reg;

assign layer2_output_tile_12_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_12_d0 = 32'd0;

assign layer2_output_tile_13_address0 = layer2_output_tile_13_addr_reg_745_pp0_iter1_reg;

assign layer2_output_tile_13_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_13_d0 = 32'd0;

assign layer2_output_tile_14_address0 = layer2_output_tile_14_addr_reg_751_pp0_iter1_reg;

assign layer2_output_tile_14_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_14_d0 = 32'd0;

assign layer2_output_tile_15_address0 = layer2_output_tile_15_addr_reg_757_pp0_iter1_reg;

assign layer2_output_tile_15_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_15_d0 = 32'd0;

assign layer2_output_tile_16_address0 = layer2_output_tile_16_addr_reg_763_pp0_iter1_reg;

assign layer2_output_tile_16_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_16_d0 = 32'd0;

assign layer2_output_tile_1_address0 = layer2_output_tile_1_addr_reg_673_pp0_iter1_reg;

assign layer2_output_tile_1_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_1_d0 = 32'd0;

assign layer2_output_tile_2_address0 = layer2_output_tile_2_addr_reg_679_pp0_iter1_reg;

assign layer2_output_tile_2_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_2_d0 = 32'd0;

assign layer2_output_tile_3_address0 = layer2_output_tile_3_addr_reg_685_pp0_iter1_reg;

assign layer2_output_tile_3_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_3_d0 = 32'd0;

assign layer2_output_tile_4_address0 = layer2_output_tile_4_addr_reg_691_pp0_iter1_reg;

assign layer2_output_tile_4_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_4_d0 = 32'd0;

assign layer2_output_tile_5_address0 = layer2_output_tile_5_addr_reg_697_pp0_iter1_reg;

assign layer2_output_tile_5_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_5_d0 = 32'd0;

assign layer2_output_tile_6_address0 = layer2_output_tile_6_addr_reg_703_pp0_iter1_reg;

assign layer2_output_tile_6_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_6_d0 = 32'd0;

assign layer2_output_tile_7_address0 = layer2_output_tile_7_addr_reg_709_pp0_iter1_reg;

assign layer2_output_tile_7_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_7_d0 = 32'd0;

assign layer2_output_tile_8_address0 = layer2_output_tile_8_addr_reg_715_pp0_iter1_reg;

assign layer2_output_tile_8_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_8_d0 = 32'd0;

assign layer2_output_tile_9_address0 = layer2_output_tile_9_addr_reg_721_pp0_iter1_reg;

assign layer2_output_tile_9_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_9_d0 = 32'd0;

assign layer2_output_tile_address0 = layer2_output_tile_addr_reg_667_pp0_iter1_reg;

assign layer2_output_tile_address1 = zext_ln75_1_fu_515_p1;

assign layer2_output_tile_d0 = 32'd0;

assign or_ln75_fu_627_p2 = (icmp_ln75_reg_774 | icmp_ln75_1_reg_779);

assign select_ln72_1_fu_497_p3 = ((icmp_ln73_fu_483_p2[0:0] == 1'b1) ? add_ln72_fu_477_p2 : ap_sig_allocacmp_i_5_load);

assign select_ln72_fu_489_p3 = ((icmp_ln73_fu_483_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign tmp_2_fu_601_p4 = {{bitcast_ln75_fu_597_p1[30:23]}};

assign trunc_ln75_fu_611_p1 = bitcast_ln75_fu_597_p1[22:0];

assign zext_ln75_1_fu_515_p1 = add_ln75_fu_509_p2;

assign zext_ln75_fu_505_p1 = select_ln72_1_fu_497_p3;

endmodule //srcnn_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6
