{
  "module_name": "ksz_ptp_reg.h",
  "hash_id": "d4e586e8cdd0c1ea4d0ab9073b520659c6e02a4e7ee7dacda59c51e763a7de71",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/dsa/microchip/ksz_ptp_reg.h",
  "human_readable_source": " \n \n\n#ifndef __KSZ_PTP_REGS_H\n#define __KSZ_PTP_REGS_H\n\n#define REG_SW_GLOBAL_LED_OVR__4\t0x0120\n#define LED_OVR_2\t\t\tBIT(1)\n#define LED_OVR_1\t\t\tBIT(0)\n\n#define REG_SW_GLOBAL_LED_SRC__4\t0x0128\n#define LED_SRC_PTP_GPIO_1\t\tBIT(3)\n#define LED_SRC_PTP_GPIO_2\t\tBIT(2)\n\n \n#define REG_PTP_CLK_CTRL\t\t0x0500\n\n#define PTP_STEP_ADJ\t\t\tBIT(6)\n#define PTP_STEP_DIR\t\t\tBIT(5)\n#define PTP_READ_TIME\t\t\tBIT(4)\n#define PTP_LOAD_TIME\t\t\tBIT(3)\n#define PTP_CLK_ADJ_ENABLE\t\tBIT(2)\n#define PTP_CLK_ENABLE\t\t\tBIT(1)\n#define PTP_CLK_RESET\t\t\tBIT(0)\n\n#define REG_PTP_RTC_SUB_NANOSEC__2\t0x0502\n\n#define PTP_RTC_SUB_NANOSEC_M\t\t0x0007\n#define PTP_RTC_0NS\t\t\t0x00\n\n#define REG_PTP_RTC_NANOSEC\t\t0x0504\n\n#define REG_PTP_RTC_SEC\t\t\t0x0508\n\n#define REG_PTP_SUBNANOSEC_RATE\t\t0x050C\n\n#define PTP_SUBNANOSEC_M\t\t0x3FFFFFFF\n#define PTP_RATE_DIR\t\t\tBIT(31)\n#define PTP_TMP_RATE_ENABLE\t\tBIT(30)\n\n#define REG_PTP_SUBNANOSEC_RATE_L\t0x050E\n\n#define REG_PTP_RATE_DURATION\t\t0x0510\n#define REG_PTP_RATE_DURATION_H\t\t0x0510\n#define REG_PTP_RATE_DURATION_L\t\t0x0512\n\n#define REG_PTP_MSG_CONF1\t\t0x0514\n\n#define PTP_802_1AS\t\t\tBIT(7)\n#define PTP_ENABLE\t\t\tBIT(6)\n#define PTP_ETH_ENABLE\t\t\tBIT(5)\n#define PTP_IPV4_UDP_ENABLE\t\tBIT(4)\n#define PTP_IPV6_UDP_ENABLE\t\tBIT(3)\n#define PTP_TC_P2P\t\t\tBIT(2)\n#define PTP_MASTER\t\t\tBIT(1)\n#define PTP_1STEP\t\t\tBIT(0)\n\n#define REG_PTP_UNIT_INDEX__4\t\t0x0520\n\n#define PTP_GPIO_INDEX\t\t\tGENMASK(19, 16)\n#define PTP_TSI_INDEX\t\t\tBIT(8)\n#define PTP_TOU_INDEX\t\t\tGENMASK(1, 0)\n\n#define REG_PTP_TRIG_STATUS__4\t\t0x0524\n\n#define TRIG_ERROR_M\t\t\tGENMASK(18, 16)\n#define TRIG_DONE_M\t\t\tGENMASK(2, 0)\n\n#define REG_PTP_INT_STATUS__4\t\t0x0528\n\n#define TRIG_INT_M\t\t\tGENMASK(18, 16)\n#define TS_INT_M\t\t\tGENMASK(1, 0)\n\n#define REG_PTP_CTRL_STAT__4\t\t0x052C\n\n#define GPIO_IN\t\t\tBIT(7)\n#define GPIO_OUT\t\t\tBIT(6)\n#define TS_INT_ENABLE\t\t\tBIT(5)\n#define TRIG_ACTIVE\t\t\tBIT(4)\n#define TRIG_ENABLE\t\t\tBIT(3)\n#define TRIG_RESET\t\t\tBIT(2)\n#define TS_ENABLE\t\t\tBIT(1)\n#define TS_RESET\t\t\tBIT(0)\n\n#define REG_TRIG_TARGET_NANOSEC\t0x0530\n#define REG_TRIG_TARGET_SEC\t\t0x0534\n\n#define REG_TRIG_CTRL__4\t\t0x0538\n\n#define TRIG_CASCADE_ENABLE\t\tBIT(31)\n#define TRIG_CASCADE_TAIL\t\tBIT(30)\n#define TRIG_CASCADE_UPS_M\t\tGENMASK(29, 26)\n#define TRIG_NOW\t\t\tBIT(25)\n#define TRIG_NOTIFY\t\t\tBIT(24)\n#define TRIG_EDGE\t\t\tBIT(23)\n#define TRIG_PATTERN_M\t\t\tGENMASK(22, 20)\n#define TRIG_NEG_EDGE\t\t\t0\n#define TRIG_POS_EDGE\t\t\t1\n#define TRIG_NEG_PULSE\t\t\t2\n#define TRIG_POS_PULSE\t\t\t3\n#define TRIG_NEG_PERIOD\t\t4\n#define TRIG_POS_PERIOD\t\t5\n#define TRIG_REG_OUTPUT\t\t6\n#define TRIG_GPO_M\t\t\tGENMASK(19, 16)\n#define TRIG_CASCADE_ITERATE_CNT_M\tGENMASK(15, 0)\n\n#define REG_TRIG_CYCLE_WIDTH\t\t0x053C\n#define TRIG_CYCLE_WIDTH_M\t\tGENMASK(31, 0)\n\n#define REG_TRIG_CYCLE_CNT\t\t0x0540\n\n#define TRIG_CYCLE_CNT_M\t\tGENMASK(31, 16)\n#define TRIG_BIT_PATTERN_M\t\tGENMASK(15, 0)\n\n#define REG_TRIG_ITERATE_TIME\t\t0x0544\n\n#define REG_TRIG_PULSE_WIDTH__4\t0x0548\n\n#define TRIG_PULSE_WIDTH_M\t\tGENMASK(23, 0)\n\n \n#define REG_PTP_PORT_RX_DELAY__2\t0x0C00\n#define REG_PTP_PORT_TX_DELAY__2\t0x0C02\n#define REG_PTP_PORT_ASYM_DELAY__2\t0x0C04\n\n#define REG_PTP_PORT_XDELAY_TS\t\t0x0C08\n#define REG_PTP_PORT_SYNC_TS\t\t0x0C0C\n#define REG_PTP_PORT_PDRESP_TS\t\t0x0C10\n\n#define REG_PTP_PORT_TX_INT_STATUS__2\t0x0C14\n#define REG_PTP_PORT_TX_INT_ENABLE__2\t0x0C16\n\n#define PTP_PORT_SYNC_INT\t\tBIT(15)\n#define PTP_PORT_XDELAY_REQ_INT\t\tBIT(14)\n#define PTP_PORT_PDELAY_RESP_INT\tBIT(13)\n#define KSZ_SYNC_MSG\t\t\t2\n#define KSZ_XDREQ_MSG\t\t\t1\n#define KSZ_PDRES_MSG\t\t\t0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}