0.7
2020.2
Nov 18 2020
09:47:47
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v,,scpu_sim_Pipeline_CPU_0_0,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v,1622545430,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v,,scpu_sim_RAM_B_0,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v,1622543896,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v,,scpu_sim_dist_mem_gen_0_0,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v,1621931519,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v,,scpu_sim_util_vector_logic_0_0,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v,1621931519,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v,,scpu_sim_xlslice_0_0,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v,1621931519,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v,,scpu_sim_xlslice_0_1,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/AND.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v,,AND,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Alu.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v,,ALU,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Ex_reg_Mem.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v,,Ex_reg_Mem,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ID_reg_Ex.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v,,ID_reg_Ex,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/IF_reg_ID.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v,,IF_reg_ID,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/ImmGen.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v,,ImmGen,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction Decoder.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v,,Pipeline_ID,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Instruction_Fetch.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v,,Pipeline_IF,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX2T1_32.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v,,MUX2T1_32,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/MUX4T1_32.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v,,MUX4T1_32,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Mem_reg_WB.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v,,Mem_reg_WB,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/OR.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v,,OR,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_Pipeline_CPU_0_0/sim/scpu_sim_Pipeline_CPU_0_0.v,,Pipeline_CPU,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_EX.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v,,Pipeline_EX,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_Mem.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v,,Pipeline_Mem,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_WB.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v,,Pipeline_WB,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/REG32.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v,,REG32,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Regs.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v,,Regs,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/SCPU_ctrl_more.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v,,SCPU_ctrl_more,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/add_32.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v,,add_32,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/stall.v,1622539501,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/9eb5/src/Pipeline_CPU.v,,stall,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v,1622543895,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v,,scpu_sim,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v,1622539637,verilog,,,,tb_cpu,,,,,,,,
D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v,1622543895,verilog,,D:/ISE/2020/OExp05/OExp5-Testbench/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v,,scpu_sim_wrapper,,,,,,,,
D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/new/alu_tb.v,1620456028,verilog,,,,alu_tb,,,,,,,,
