# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 10:00:51  July 29, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		VGA_Ball_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6E22C8
set_global_assignment -name TOP_LEVEL_ENTITY VGA_Ball
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:00:51  JULY 29, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_23 -to ext_clk_25m
set_location_assignment PIN_24 -to ext_rst_n
set_location_assignment PIN_51 -to key_h[3]
set_location_assignment PIN_53 -to key_h[2]
set_location_assignment PIN_52 -to key_h[1]
set_location_assignment PIN_64 -to key_h[0]
set_location_assignment PIN_55 -to key_v[3]
set_location_assignment PIN_54 -to key_v[2]
set_location_assignment PIN_59 -to key_v[1]
set_location_assignment PIN_58 -to key_v[0]
set_location_assignment PIN_88 -to switch[3]
set_location_assignment PIN_89 -to switch[2]
set_location_assignment PIN_90 -to switch[1]
set_location_assignment PIN_91 -to switch[0]
set_location_assignment PIN_135 -to vga_hsy
set_location_assignment PIN_137 -to vga_vsy
set_global_assignment -name VERILOG_FILE source_code/vga_controller.v
set_global_assignment -name VERILOG_FILE source_code/VGA_Ball.v
set_global_assignment -name VERILOG_FILE source_code/state_run.v
set_global_assignment -name VERILOG_FILE source_code/sigkeyscan.v
set_global_assignment -name SOURCE_FILE source_code/LTM_Param.h
set_global_assignment -name VERILOG_FILE source_code/game_start.v
set_global_assignment -name VERILOG_FILE source_code/color_gen_char2.v
set_global_assignment -name VERILOG_FILE source_code/color_gen_char1.v
set_global_assignment -name VERILOG_FILE source_code/color_gen.v
set_global_assignment -name VERILOG_FILE source_code/block_move.v
set_global_assignment -name VERILOG_FILE source_code/block.v
set_global_assignment -name SOURCE_FILE source_code/Begin.h
set_global_assignment -name VERILOG_FILE source_code/Ball_speed.v
set_global_assignment -name VERILOG_FILE source_code/Ball.v
set_global_assignment -name VERILOG_FILE source_code/Background_Color.v
set_global_assignment -name VERILOG_FILE source_code/arykeyscan.v
set_location_assignment PIN_132 -to vga_b
set_location_assignment PIN_128 -to vga_g
set_location_assignment PIN_129 -to vga_r
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top