--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16294 paths analyzed, 853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.377ns.
--------------------------------------------------------------------------------

Paths for end point CHAR2_p_5 (SLICE_X15Y27.B4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_22 (FF)
  Destination:          CHAR2_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_22 to CHAR2_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.391   countC<22>
                                                       countC_22
    SLICE_X16Y27.D1      net (fanout=2)        0.826   countC<22>
    SLICE_X16Y27.D       Tilo                  0.205   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y25.D6      net (fanout=10)       0.563   N34
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y27.B4      net (fanout=16)       1.046   _n0105
    SLICE_X15Y27.CLK     Tas                   0.322   CHAR2_p<7>
                                                       CHAR2_p_5_rstpot
                                                       CHAR2_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (1.380ns logic, 3.951ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR2_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.313ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.246 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR2_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.BQ      Tcko                  0.391   countC<3>
                                                       countC_1
    SLICE_X13Y25.C1      net (fanout=3)        0.834   countC<1>
    SLICE_X13Y25.C       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X13Y25.D3      net (fanout=1)        0.483   GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y27.B4      net (fanout=16)       1.046   _n0105
    SLICE_X15Y27.CLK     Tas                   0.322   CHAR2_p<7>
                                                       CHAR2_p_5_rstpot
                                                       CHAR2_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (1.434ns logic, 3.879ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_20 (FF)
  Destination:          CHAR2_p_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.302ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_20 to CHAR2_p_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.391   countC<22>
                                                       countC_20
    SLICE_X16Y27.D2      net (fanout=2)        0.797   countC<20>
    SLICE_X16Y27.D       Tilo                  0.205   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y25.D6      net (fanout=10)       0.563   N34
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y27.B4      net (fanout=16)       1.046   _n0105
    SLICE_X15Y27.CLK     Tas                   0.322   CHAR2_p<7>
                                                       CHAR2_p_5_rstpot
                                                       CHAR2_p_5
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (1.380ns logic, 3.922ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_p_15 (SLICE_X15Y29.D3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_22 (FF)
  Destination:          CHAR2_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_22 to CHAR2_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.391   countC<22>
                                                       countC_22
    SLICE_X16Y27.D1      net (fanout=2)        0.826   countC<22>
    SLICE_X16Y27.D       Tilo                  0.205   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y25.D6      net (fanout=10)       0.563   N34
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y29.D3      net (fanout=16)       1.035   _n0105
    SLICE_X15Y29.CLK     Tas                   0.322   CHAR2_p<15>
                                                       CHAR2_p_15_rstpot
                                                       CHAR2_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.380ns logic, 3.940ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR2_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.302ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.250 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR2_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.BQ      Tcko                  0.391   countC<3>
                                                       countC_1
    SLICE_X13Y25.C1      net (fanout=3)        0.834   countC<1>
    SLICE_X13Y25.C       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X13Y25.D3      net (fanout=1)        0.483   GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y29.D3      net (fanout=16)       1.035   _n0105
    SLICE_X15Y29.CLK     Tas                   0.322   CHAR2_p<15>
                                                       CHAR2_p_15_rstpot
                                                       CHAR2_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (1.434ns logic, 3.868ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_20 (FF)
  Destination:          CHAR2_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.291ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_20 to CHAR2_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.391   countC<22>
                                                       countC_20
    SLICE_X16Y27.D2      net (fanout=2)        0.797   countC<20>
    SLICE_X16Y27.D       Tilo                  0.205   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y25.D6      net (fanout=10)       0.563   N34
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y29.D3      net (fanout=16)       1.035   _n0105
    SLICE_X15Y29.CLK     Tas                   0.322   CHAR2_p<15>
                                                       CHAR2_p_15_rstpot
                                                       CHAR2_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (1.380ns logic, 3.911ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_p_4 (SLICE_X15Y27.A3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_22 (FF)
  Destination:          CHAR2_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_22 to CHAR2_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.DQ      Tcko                  0.391   countC<22>
                                                       countC_22
    SLICE_X16Y27.D1      net (fanout=2)        0.826   countC<22>
    SLICE_X16Y27.D       Tilo                  0.205   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y25.D6      net (fanout=10)       0.563   N34
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y27.A3      net (fanout=16)       1.010   _n0105
    SLICE_X15Y27.CLK     Tas                   0.322   CHAR2_p<7>
                                                       CHAR2_p_4_rstpot
                                                       CHAR2_p_4
    -------------------------------------------------  ---------------------------
    Total                                      5.295ns (1.380ns logic, 3.915ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR2_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.246 - 0.258)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR2_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.BQ      Tcko                  0.391   countC<3>
                                                       countC_1
    SLICE_X13Y25.C1      net (fanout=3)        0.834   countC<1>
    SLICE_X13Y25.C       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_1
    SLICE_X13Y25.D3      net (fanout=1)        0.483   GND_5_o_GND_5_o_equal_9_o<27>4
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y27.A3      net (fanout=16)       1.010   _n0105
    SLICE_X15Y27.CLK     Tas                   0.322   CHAR2_p<7>
                                                       CHAR2_p_4_rstpot
                                                       CHAR2_p_4
    -------------------------------------------------  ---------------------------
    Total                                      5.277ns (1.434ns logic, 3.843ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_20 (FF)
  Destination:          CHAR2_p_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.149 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_20 to CHAR2_p_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.391   countC<22>
                                                       countC_20
    SLICE_X16Y27.D2      net (fanout=2)        0.797   countC<20>
    SLICE_X16Y27.D       Tilo                  0.205   CHAR2_p<31>
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_SW0
    SLICE_X13Y25.D6      net (fanout=10)       0.563   N34
    SLICE_X13Y25.D       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>7
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X18Y28.B3      net (fanout=8)        1.516   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X18Y28.B       Tilo                  0.203   CHAR2_p<3>
                                                       _n01057
    SLICE_X15Y27.A3      net (fanout=16)       1.010   _n0105
    SLICE_X15Y27.CLK     Tas                   0.322   CHAR2_p<7>
                                                       CHAR2_p_4_rstpot
                                                       CHAR2_p_4
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.380ns logic, 3.886ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR1_0 (SLICE_X24Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR1_0 (FF)
  Destination:          CHAR1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR1_0 to CHAR1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.200   CHAR1<3>
                                                       CHAR1_0
    SLICE_X24Y22.A6      net (fanout=2)        0.023   CHAR1<0>
    SLICE_X24Y22.CLK     Tah         (-Th)    -0.190   CHAR1<3>
                                                       CHAR1_0_dpot
                                                       CHAR1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_2 (SLICE_X20Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR0_p_2 (FF)
  Destination:          CHAR0_p_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR0_p_2 to CHAR0_p_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.AQ      Tcko                  0.200   CHAR0_p<4>
                                                       CHAR0_p_2
    SLICE_X20Y28.A6      net (fanout=9)        0.026   CHAR0_p<2>
    SLICE_X20Y28.CLK     Tah         (-Th)    -0.190   CHAR0_p<4>
                                                       CHAR0_p_2_rstpot
                                                       CHAR0_p_2
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_p_11 (SLICE_X16Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR2_p_11 (FF)
  Destination:          CHAR2_p_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR2_p_11 to CHAR2_p_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.DQ      Tcko                  0.200   CHAR2_p<11>
                                                       CHAR2_p_11
    SLICE_X16Y28.D6      net (fanout=3)        0.028   CHAR2_p<11>
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.190   CHAR2_p<11>
                                                       CHAR2_p_11_rstpot
                                                       CHAR2_p_11
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<3>/CLK
  Logical resource: countB_0/CK
  Location pin: SLICE_X28Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countB<3>/CLK
  Logical resource: countB_1/CK
  Location pin: SLICE_X28Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.377|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16294 paths, 0 nets, and 1351 connections

Design statistics:
   Minimum period:   5.377ns{1}   (Maximum frequency: 185.977MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 19:48:47 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



