var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_28bit.sv","src":"module COMP_28bit #(\n    parameter SIZE_DATA = 28\n)(\n    input  logic [SIZE_DATA-1:0] i_data_a,\n    input  logic [SIZE_DATA-1:0] i_data_b,\n    output logic                 o_less //,\n    // output logic                 o_equal\n);\n\n    logic w_less_0_0, w_less_0_1, w_less_0_2, w_less_0_3, w_less_0_4, w_less_0_5, w_less_0_6;\n    logic w_equal_0_0, w_equal_0_1, w_equal_0_2, w_equal_0_3, w_equal_0_4, w_equal_0_5, w_equal_0_6;\n\n    COMP_4bit u_i_data_0 (\n        .i_data_a (i_data_a[3:0]),\n        .i_data_b (i_data_b[3:0]),\n        .o_less   (w_less_0_0),\n        .o_equal  (w_equal_0_0)\n    );\n\n    COMP_4bit u_i_data_1 (\n        .i_data_a (i_data_a[7:4]),\n        .i_data_b (i_data_b[7:4]),\n        .o_less   (w_less_0_1),\n        .o_equal  (w_equal_0_1)\n    );\n\n    COMP_4bit u_i_data_2 (\n        .i_data_a (i_data_a[11:8]),\n        .i_data_b (i_data_b[11:8]),\n        .o_less   (w_less_0_2),\n        .o_equal  (w_equal_0_2)\n    );\n\n    COMP_4bit u_i_data_3 (\n        .i_data_a (i_data_a[15:12]),\n        .i_data_b (i_data_b[15:12]),\n        .o_less   (w_less_0_3),\n        .o_equal  (w_equal_0_3)\n    );\n\n    COMP_4bit u_i_data_4 (\n        .i_data_a (i_data_a[19:16]),\n        .i_data_b (i_data_b[19:16]),\n        .o_less   (w_less_0_4),\n        .o_equal  (w_equal_0_4)\n    );\n\n    COMP_4bit u_i_data_5 (\n        .i_data_a (i_data_a[23:20]),\n        .i_data_b (i_data_b[23:20]),\n        .o_less   (w_less_0_5),\n        .o_equal  (w_equal_0_5)\n    );\n\n    COMP_4bit u_i_data_6 (\n        .i_data_a (i_data_a[27:24]),\n        .i_data_b (i_data_b[27:24]),\n        .o_less   (w_less_0_6),\n        .o_equal  (w_equal_0_6)\n    );\n\n    assign o_less = w_less_0_6\n                  | (w_equal_0_6 & w_less_0_5)\n                  | (w_equal_0_6 & w_equal_0_5 & w_less_0_4)\n                  | (w_equal_0_6 & w_equal_0_5 & w_equal_0_4 & w_less_0_3)\n                  | (w_equal_0_6 & w_equal_0_5 & w_equal_0_4 & w_equal_0_3 & w_less_0_2)\n                  | (w_equal_0_6 & w_equal_0_5 & w_equal_0_4 & w_equal_0_3 & w_equal_0_2 & w_less_0_1)\n                  | (w_equal_0_6 & w_equal_0_5 & w_equal_0_4 & w_equal_0_3 & w_equal_0_2 & w_equal_0_1 & w_less_0_0);\n\n    // assign o_equal = w_equal_0_6 & w_equal_0_5 & w_equal_0_4 &\n                    //  w_equal_0_3 & w_equal_0_2 & w_equal_0_1 & w_equal_0_0;\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);