Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  5 15:25:50 2024
| Host         : LAPTOP-4NG0TGNQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          3           
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (10)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.961        0.000                      0                10474        0.017        0.000                      0                10474        4.020        0.000                       0                  5041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 20.000}       40.000          25.000          
clk_fpga_2  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.961        0.000                      0                10463        0.017        0.000                      0                10463        4.020        0.000                       0                  5040  
clk_fpga_2                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.123        0.000                      0                   11        0.601        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.961ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        1.145ns  (logic 0.648ns (56.602%)  route 0.497ns (43.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    5.542ns = ( 10.542 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.682    10.542    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y94         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDCE (Prop_fdce_C_Q)         0.524    11.066 r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/Q
                         net (fo=2, routed)           0.497    11.562    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/WRITE_DONE
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124    11.686 r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.686    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X37Y93         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.479    12.658    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.029    12.648    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -11.686    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.501ns (29.924%)  route 5.857ns (70.076%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.638     2.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=27, routed)          0.932     4.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rvalid[7]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.472     4.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_0_in1_in[7]
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326     5.268 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_6/O
                         net (fo=90, routed)          1.019     6.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.411 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.000     6.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[0]
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     6.656 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst/O
                         net (fo=9, routed)           1.447     8.208    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.316     8.524 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10/O
                         net (fo=1, routed)           0.000     8.524    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           1.180    10.236    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_1[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_3/O
                         net (fo=1, routed)           0.280    10.640    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_pop_5
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.764 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.526    11.290    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_114
    SLICE_X28Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.520    12.699    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X28Y64         FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[40]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.501ns (29.924%)  route 5.857ns (70.076%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.638     2.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=27, routed)          0.932     4.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rvalid[7]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.472     4.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_0_in1_in[7]
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326     5.268 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_6/O
                         net (fo=90, routed)          1.019     6.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.411 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.000     6.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[0]
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     6.656 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst/O
                         net (fo=9, routed)           1.447     8.208    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.316     8.524 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10/O
                         net (fo=1, routed)           0.000     8.524    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           1.180    10.236    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_1[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_3/O
                         net (fo=1, routed)           0.280    10.640    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_pop_5
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.764 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.526    11.290    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_114
    SLICE_X28Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.520    12.699    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X28Y64         FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.358ns  (logic 2.501ns (29.924%)  route 5.857ns (70.076%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.638     2.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=27, routed)          0.932     4.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rvalid[7]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.472     4.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_0_in1_in[7]
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326     5.268 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_6/O
                         net (fo=90, routed)          1.019     6.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.411 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.000     6.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[0]
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     6.656 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst/O
                         net (fo=9, routed)           1.447     8.208    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst_0
    SLICE_X27Y78         LUT6 (Prop_lut6_I0_O)        0.316     8.524 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10/O
                         net (fo=1, routed)           0.000     8.524    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_10_n_0
    SLICE_X27Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]_i_5/CO[3]
                         net (fo=1, routed)           1.180    10.236    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42]_1[0]
    SLICE_X28Y66         LUT6 (Prop_lut6_I1_O)        0.124    10.360 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_3/O
                         net (fo=1, routed)           0.280    10.640    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_pop_5
    SLICE_X28Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.764 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1/O
                         net (fo=4, routed)           0.526    11.290    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_114
    SLICE_X28Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.520    12.699    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X28Y64         FDRE (Setup_fdre_C_CE)      -0.205    12.569    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                         12.569    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.501ns (30.513%)  route 5.696ns (69.487%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.638     2.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=27, routed)          0.932     4.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rvalid[7]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.472     4.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_0_in1_in[7]
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326     5.268 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_6/O
                         net (fo=90, routed)          1.019     6.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.411 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.000     6.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[0]
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     6.656 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst/O
                         net (fo=9, routed)           1.297     8.058    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.316     8.374 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11/O
                         net (fo=1, routed)           0.000     8.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.906 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.992     9.897    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_1[0]
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_4/O
                         net (fo=1, routed)           0.488    10.509    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_pop_7
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.495    11.129    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_116
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.514    12.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.501ns (30.513%)  route 5.696ns (69.487%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.638     2.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=27, routed)          0.932     4.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rvalid[7]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.472     4.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_0_in1_in[7]
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326     5.268 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_6/O
                         net (fo=90, routed)          1.019     6.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.411 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.000     6.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[0]
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     6.656 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst/O
                         net (fo=9, routed)           1.297     8.058    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.316     8.374 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11/O
                         net (fo=1, routed)           0.000     8.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.906 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.992     9.897    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_1[0]
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_4/O
                         net (fo=1, routed)           0.488    10.509    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_pop_7
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.495    11.129    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_116
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.514    12.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.501ns (30.513%)  route 5.696ns (69.487%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.638     2.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=27, routed)          0.932     4.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rvalid[7]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.472     4.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_0_in1_in[7]
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326     5.268 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_6/O
                         net (fo=90, routed)          1.019     6.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.411 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.000     6.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[0]
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     6.656 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst/O
                         net (fo=9, routed)           1.297     8.058    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.316     8.374 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11/O
                         net (fo=1, routed)           0.000     8.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.906 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.992     9.897    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_1[0]
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_4/O
                         net (fo=1, routed)           0.488    10.509    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_pop_7
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.495    11.129    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_116
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.514    12.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.501ns (30.513%)  route 5.696ns (69.487%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.638     2.932    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/aclk
    SLICE_X41Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_valid_i_reg/Q
                         net (fo=27, routed)          0.932     4.320    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/st_mr_rvalid[7]
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.150     4.470 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.472     4.942    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/p_0_in1_in[7]
    SLICE_X37Y67         LUT6 (Prop_lut6_I4_O)        0.326     5.268 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_6/O
                         net (fo=90, routed)          1.019     6.287    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.411 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_3/O
                         net (fo=1, routed)           0.000     6.411    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[0]
    SLICE_X40Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     6.656 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_0
    SLICE_X40Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.760 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst/O
                         net (fo=9, routed)           1.297     8.058    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s3_inst_0
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.316     8.374 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11/O
                         net (fo=1, routed)           0.000     8.374    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_11_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.906 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.992     9.897    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58]_1[0]
    SLICE_X28Y70         LUT6 (Prop_lut6_I1_O)        0.124    10.021 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_4/O
                         net (fo=1, routed)           0.488    10.509    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_pop_7
    SLICE_X27Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.633 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1/O
                         net (fo=4, routed)           0.495    11.129    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst_n_116
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.514    12.693    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X28Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.563    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 2.101ns (26.158%)  route 5.931ns (73.842%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=42, routed)          2.149     6.537    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_axi_rready[0]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.661 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_master_slots[7].r_issuing_cnt[59]_i_4/O
                         net (fo=4, routed)           0.600     7.261    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/r_cmd_pop_7
    SLICE_X33Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.385 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_30/O
                         net (fo=1, routed)           0.636     8.021    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_30_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124     8.145 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_29/O
                         net (fo=1, routed)           0.675     8.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_7__0_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.944 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_16/O
                         net (fo=1, routed)           0.436     9.381    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_16_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.505 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_7__0/O
                         net (fo=5, routed)           0.853    10.358    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]_1
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.482 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_2/O
                         net (fo=5, routed)           0.581    11.063    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_2_n_0
    SLICE_X31Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.513    12.692    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.562    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 2.101ns (26.158%)  route 5.931ns (73.842%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=42, routed)          2.149     6.537    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_axi_rready[0]
    SLICE_X37Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.661 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_master_slots[7].r_issuing_cnt[59]_i_4/O
                         net (fo=4, routed)           0.600     7.261    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/r_cmd_pop_7
    SLICE_X33Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.385 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_30/O
                         net (fo=1, routed)           0.636     8.021    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_30_n_0
    SLICE_X33Y69         LUT5 (Prop_lut5_I0_O)        0.124     8.145 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_29/O
                         net (fo=1, routed)           0.675     8.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_7__0_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.944 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_16/O
                         net (fo=1, routed)           0.436     9.381    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_16_n_0
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.505 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_no_arbiter.s_ready_i[0]_i_7__0/O
                         net (fo=5, routed)           0.853    10.358    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]_1
    SLICE_X31Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.482 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_2/O
                         net (fo=5, routed)           0.581    11.063    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[7]_i_2_n_0
    SLICE_X31Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.513    12.692    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X31Y71         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X31Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.562    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.562    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  1.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.311%)  route 0.215ns (56.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.630     0.966    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X50Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.215     1.345    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[18]
    SLICE_X46Y112        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.906     1.272    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y112        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.039     1.233    
    SLICE_X46Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.327    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.633     0.969    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X51Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.214     1.324    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/D[4]
    SLICE_X46Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.909     1.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aclk
    SLICE_X46Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.063     1.299    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.400%)  route 0.217ns (60.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.545     0.881    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X51Y81         FDRE                                         r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/Q
                         net (fo=2, routed)           0.217     1.238    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/m_axi_rdata[1]
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.816     1.182    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.066     1.213    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/skid_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.006%)  route 0.184ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.633     0.969    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X51Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.184     1.281    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/D[3]
    SLICE_X49Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.909     1.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aclk
    SLICE_X49Y108        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.016     1.252    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.812%)  route 0.229ns (64.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.542     0.878    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X52Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_fdre_C_Q)         0.128     1.006 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.229     1.235    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X46Y78         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.812     1.178    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y78         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.143    
    SLICE_X46Y78         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     1.206    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.888%)  route 0.247ns (60.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.630     0.966    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X50Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.247     1.377    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[16]
    SLICE_X46Y112        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.906     1.272    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X46Y112        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.039     1.233    
    SLICE_X46Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.335    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.956%)  route 0.262ns (65.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.634     0.970    design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X51Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.262     1.373    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/D[12]
    SLICE_X46Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.909     1.275    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/aclk
    SLICE_X46Y107        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X46Y107        FDRE (Hold_fdre_C_D)         0.085     1.321    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.630     0.966    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X51Y114        FDRE                                         r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.217    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X50Y113        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.901     1.267    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y113        SRL16E                                       r  design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     0.981    
    SLICE_X50Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.164    design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.036%)  route 0.130ns (47.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.543     0.879    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X45Y75         FDRE                                         r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.130     1.150    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X46Y74         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.808     1.174    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y74         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.910    
    SLICE_X46Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.935%)  route 0.318ns (63.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X47Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=28, routed)          0.318     1.350    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/areset_d1
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.395 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X49Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.091     1.333    design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y81    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y81    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y81    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y96    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y96    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y92    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 0.609ns (10.478%)  route 5.203ns (89.522%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.618ns = ( 13.618 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.903     3.197    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X60Y111        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.456     3.653 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.926     6.579    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y96         LUT1 (Prop_lut1_I0_O)        0.153     6.732 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2/O
                         net (fo=145, routed)         2.277     9.009    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg[7]_i_2_n_0
    SLICE_X41Y94         FDCE                                         f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.010    13.190    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.124    13.314 r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkdiv[0]_INST_0/O
                         net (fo=1, routed)           0.305    13.618    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk_0[0]
    SLICE_X41Y94         FDCE                                         r  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]/C
                         clock pessimism              0.115    13.733    
                         clock uncertainty           -0.154    13.579    
    SLICE_X41Y94         FDCE (Recov_fdce_C_CLR)     -0.447    13.132    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkreg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.132    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.642ns (34.191%)  route 1.236ns (65.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 9.855 - 5.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.652     2.946    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=5, routed)           0.585     4.049    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/DATA_WORD_2
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.173 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.650     4.824    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X39Y93         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992     8.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121     8.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663     8.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263     9.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.637     9.855    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115     9.970    
                         clock uncertainty           -0.154     9.815    
    SLICE_X39Y93         FDCE (Recov_fdce_C_CLR)     -0.402     9.413    design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.413    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.260ns (33.823%)  route 0.509ns (66.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 6.832 - 5.000 ) 
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.824     1.190    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y93         FDRE                                         r  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.204     1.394 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=5, routed)           0.239     1.633    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/DATA_WORD_2
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.056     1.689 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.269     1.959    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X39Y93         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.030     6.863    
                         clock uncertainty           -0.154     6.708    
    SLICE_X39Y93         FDPE (Recov_fdpe_C_PRE)     -0.121     6.587    design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.587    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 19.808 - 15.000 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 10.597 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.738    10.597    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.459    11.056 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.995    12.051    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.175 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.921    13.096    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X39Y94         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992    18.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121    18.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663    18.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263    19.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.590    19.808    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y94         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.641    20.450    
                         clock uncertainty           -0.154    20.296    
    SLICE_X39Y94         FDPE (Recov_fdpe_C_PRE)     -0.356    19.940    design_1_i/LVDS_Tx_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 19.808 - 15.000 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 10.597 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.738    10.597    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.459    11.056 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.995    12.051    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.175 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.921    13.096    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X39Y94         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992    18.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121    18.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663    18.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263    19.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.590    19.808    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y94         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.641    20.450    
                         clock uncertainty           -0.154    20.296    
    SLICE_X39Y94         FDPE (Recov_fdpe_C_PRE)     -0.356    19.940    design_1_i/LVDS_Tx_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.940    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 19.808 - 15.000 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 10.597 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.738    10.597    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.459    11.056 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.995    12.051    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.175 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.921    13.096    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y94         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992    18.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121    18.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663    18.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263    19.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.590    19.808    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y94         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/C  (IS_INVERTED)
                         clock pessimism              0.641    20.450    
                         clock uncertainty           -0.154    20.296    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.314    19.982    design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.499ns  (logic 0.583ns (23.330%)  route 1.916ns (76.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 19.808 - 15.000 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 10.597 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.738    10.597    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.459    11.056 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.995    12.051    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.175 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.921    13.096    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y94         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992    18.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121    18.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663    18.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263    19.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.590    19.808    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y94         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
                         clock pessimism              0.641    20.450    
                         clock uncertainty           -0.154    20.296    
    SLICE_X38Y94         FDCE (Recov_fdce_C_CLR)     -0.314    19.982    design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.113ns  (logic 0.583ns (27.593%)  route 1.530ns (72.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 19.824 - 15.000 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 10.597 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.738    10.597    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.459    11.056 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.995    12.051    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.175 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.535    12.710    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y95         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992    18.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121    18.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663    18.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263    19.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.606    19.824    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y95         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.641    20.465    
                         clock uncertainty           -0.154    20.311    
    SLICE_X38Y95         FDPE (Recov_fdpe_C_PRE)     -0.356    19.955    design_1_i/LVDS_Tx_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.113ns  (logic 0.583ns (27.593%)  route 1.530ns (72.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 19.824 - 15.000 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 10.597 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.738    10.597    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.459    11.056 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.995    12.051    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.175 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.535    12.710    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y95         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992    18.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121    18.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663    18.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263    19.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.606    19.824    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y95         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.641    20.465    
                         clock uncertainty           -0.154    20.311    
    SLICE_X38Y95         FDPE (Recov_fdpe_C_PRE)     -0.356    19.955    design_1_i/LVDS_Tx_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@15.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        2.113ns  (logic 0.583ns (27.593%)  route 1.530ns (72.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 19.824 - 15.000 ) 
    Source Clock Delay      (SCD):    5.597ns = ( 10.597 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        2.281     8.575    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.150     8.725 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.808     9.533    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.326     9.859 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.738    10.597    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.459    11.056 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/Q
                         net (fo=9, routed)           0.995    12.051    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[1]
    SLICE_X39Y94         LUT2 (Prop_lut2_I1_O)        0.124    12.175 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.535    12.710    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y95         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     15.000    15.000 f  
    PS7_X0Y0             PS7                          0.000    15.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    16.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.992    18.171    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.121    18.292 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.663    18.955    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.263    19.218 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.606    19.824    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y95         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.641    20.465    
                         clock uncertainty           -0.154    20.311    
    SLICE_X38Y95         FDCE (Recov_fdce_C_CLR)     -0.314    19.997    design_1_i/LVDS_Tx_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.997    
                         arrival time                         -12.710    
  -------------------------------------------------------------------
                         slack                                  7.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.504%)  route 0.379ns (66.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 7.302 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.199     7.402    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y95         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.326     7.302    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y95         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.865    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.063     6.802    design_1_i/LVDS_Tx_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.802    
                         arrival time                           7.402    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.504%)  route 0.379ns (66.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 7.302 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.199     7.402    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y95         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.326     7.302    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y95         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.865    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.063     6.802    design_1_i/LVDS_Tx_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.802    
                         arrival time                           7.402    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.504%)  route 0.379ns (66.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 7.302 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.199     7.402    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y95         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.326     7.302    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y95         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.865    
    SLICE_X38Y95         FDPE (Remov_fdpe_C_PRE)     -0.067     6.798    design_1_i/LVDS_Tx_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.798    
                         arrival time                           7.402    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.570ns  (logic 0.191ns (33.504%)  route 0.379ns (66.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 7.302 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.199     7.402    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y95         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.326     7.302    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y95         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.865    
    SLICE_X38Y95         FDPE (Remov_fdpe_C_PRE)     -0.067     6.798    design_1_i/LVDS_Tx_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.798    
                         arrival time                           7.402    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.605ns  (logic 0.191ns (31.584%)  route 0.414ns (68.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 7.311 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.181     7.160    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/Q[0]
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.045     7.205 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.232     7.437    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X39Y93         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.335     7.311    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.832    
    SLICE_X39Y93         FDCE (Remov_fdce_C_CLR)     -0.085     6.747    design_1_i/LVDS_Tx_0/inst/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.747    
                         arrival time                           7.437    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.605ns  (logic 0.191ns (31.584%)  route 0.414ns (68.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 7.311 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.181     7.160    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/Q[0]
    SLICE_X39Y93         LUT3 (Prop_lut3_I1_O)        0.045     7.205 f  design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst/cur_state[1]_i_3/O
                         net (fo=2, routed)           0.232     7.437    design_1_i/LVDS_Tx_0/inst/LVDS_Tx_v1_0_S00_AXI_inst_n_5
    SLICE_X39Y93         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.335     7.311    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.832    
    SLICE_X39Y93         FDPE (Remov_fdpe_C_PRE)     -0.088     6.744    design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.744    
                         arrival time                           7.437    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.698ns  (logic 0.191ns (27.357%)  route 0.507ns (72.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 7.306 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.327     7.531    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y94         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.329     7.306    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y94         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.868    
    SLICE_X38Y94         FDCE (Remov_fdce_C_CLR)     -0.063     6.805    design_1_i/LVDS_Tx_0/inst/DATA_OUT_reg
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           7.531    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.698ns  (logic 0.191ns (27.357%)  route 0.507ns (72.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 7.306 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.327     7.531    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X38Y94         FDCE                                         f  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.329     7.306    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X38Y94         FDCE                                         r  design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.868    
    SLICE_X38Y94         FDCE (Remov_fdce_C_CLR)     -0.063     6.805    design_1_i/LVDS_Tx_0/inst/WRITE_DONE_reg
  -------------------------------------------------------------------
                         required time                         -6.805    
                         arrival time                           7.531    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.698ns  (logic 0.191ns (27.357%)  route 0.507ns (72.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 7.306 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.327     7.531    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X39Y94         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.329     7.306    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y94         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.868    
    SLICE_X39Y94         FDPE (Remov_fdpe_C_PRE)     -0.088     6.780    design_1_i/LVDS_Tx_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.780    
                         arrival time                           7.531    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        0.698ns  (logic 0.191ns (27.357%)  route 0.507ns (72.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 7.306 - 5.000 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 6.832 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     5.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        0.765     6.101    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.046     6.147 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.285     6.432    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.107     6.539 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.294     6.832    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y93         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDPE (Prop_fdpe_C_Q)         0.146     6.978 r  design_1_i/LVDS_Tx_0/inst/cur_state_reg[0]/Q
                         net (fo=9, routed)           0.180     7.159    design_1_i/LVDS_Tx_0/inst/cur_state_reg_n_0_[0]
    SLICE_X39Y94         LUT2 (Prop_lut2_I0_O)        0.045     7.204 f  design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2/O
                         net (fo=8, routed)           0.327     7.531    design_1_i/LVDS_Tx_0/inst/DATA_OUT_i_2_n_0
    SLICE_X39Y94         FDPE                                         f  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5031, routed)        1.073     6.439    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.057     6.496 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3/O
                         net (fo=1, routed)           0.346     6.842    design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0_i_3_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.134     6.976 f  design_1_i/ClockDivider_LVDS/inst/ClockDivider_v1_0_S00_AXI_inst/clkout_INST_0/O
                         net (fo=11, routed)          0.329     7.306    design_1_i/LVDS_Tx_0/inst/CLK_IN
    SLICE_X39Y94         FDPE                                         r  design_1_i/LVDS_Tx_0/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.437     6.868    
    SLICE_X39Y94         FDPE (Remov_fdpe_C_PRE)     -0.088     6.780    design_1_i/LVDS_Tx_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.780    
                         arrival time                           7.531    
  -------------------------------------------------------------------
                         slack                                  0.750    





