### 📁 Getting Started
- 📄 [Getting Started](https://github.com/t-swami/HDL-Bits/tree/main/Getting%20Started/Getting%20Started)  
- 📄 [Output Zero](https://github.com/t-swami/HDL-Bits/tree/main/Getting%20Started/Output%20Zero)

### 📁 Verilog Language
- 📁 Basics  
  &nbsp;&nbsp;&nbsp;&nbsp;└── 📄 [Simple Wire](https://github.com/t-swami/HDL-Bits/blob/main/Verilog%20Language/Basics/Simple%20wire.v)
