
Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'VerilogMultiplier'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'VerilogMultiplier_DW02_mult_0'
  Processing 'VerilogMultiplier_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   46344.4     18.49     554.0       0.0                          
    0:00:03   46344.4     18.49     554.0       0.0                          
    0:00:03   46344.4     18.49     554.0       0.0                          
    0:00:03   46344.4     18.49     554.0       0.0                          
    0:00:03   46344.4     18.49     554.0       0.0                          
    0:00:03   46344.4     18.49     554.0       0.0                          
    0:00:04   44112.2     17.06     504.1       0.0                          
    0:00:04   44273.5     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44278.1     16.70     490.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   44278.1     16.70     490.9       0.0                          
    0:00:04   44646.1     16.57     484.9       0.0 P_reg_reg[63]/D          
    0:00:04   44991.9     16.50     482.6       0.0 P_reg_reg[63]/D          
    0:00:04   45403.1     16.32     465.6       0.0 P_reg_reg[63]/D          
    0:00:04   46094.4     16.20     451.5       0.0 P_reg_reg[63]/D          
    0:00:05   46645.2     15.77     429.0       0.0 P_reg_reg[63]/D          
    0:00:05   47101.8     15.19     415.1       0.0 P_reg_reg[63]/D          
    0:00:05   47645.4     14.75     404.2       0.0 P_reg_reg[63]/D          
    0:00:05   48057.9     14.32     396.0       0.0 P_reg_reg[63]/D          
    0:00:05   48730.1     13.93     376.9       0.0 P_reg_reg[63]/D          
    0:00:06   49198.5     13.45     365.7       0.0 P_reg_reg[63]/D          
    0:00:06   49463.7     13.09     358.2       0.0 P_reg_reg[63]/D          
    0:00:06   49793.4     12.89     351.3       0.0 P_reg_reg[63]/D          
    0:00:06   50212.7     12.76     347.4       0.0 P_reg_reg[63]/D          
    0:00:06   50247.1     12.53     338.6       0.0 P_reg_reg[63]/D          
    0:00:06   50629.3     12.35     335.7       0.0 P_reg_reg[63]/D          
    0:00:06   51042.8     12.09     327.4       0.0 P_reg_reg[63]/D          
    0:00:07   51681.9     11.63     305.5       0.0 P_reg_reg[63]/D          
    0:00:07   51980.8     11.33     290.8       0.0 P_reg_reg[63]/D          
    0:00:07   52515.1     10.83     283.5       8.2 P_reg_reg[63]/D          
    0:00:07   52701.1     10.16     263.9       8.2 P_reg_reg[63]/D          
    0:00:07   52813.4      9.78     250.0       8.2 P_reg_reg[63]/D          
    0:00:07   53215.8      9.62     238.3       8.2 P_reg_reg[63]/D          
    0:00:08   53551.1      9.44     232.9       8.2 P_reg_reg[63]/D          
    0:00:08   54145.6      9.30     228.6       8.2 P_reg_reg[63]/D          
    0:00:08   54361.4      8.88     209.8       8.2 P_reg_reg[63]/D          
    0:00:08   54592.9      8.43     197.1       8.2 P_reg_reg[63]/D          
    0:00:08   54650.8      8.15     189.9       8.2 P_reg_reg[63]/D          
    0:00:08   54910.1      7.73     186.7      15.0 P_reg_reg[63]/D          
    0:00:08   55186.5      7.57     174.9      15.0 P_reg_reg[63]/D          
    0:00:09   55506.2      7.21     160.1      15.0 P_reg_reg[63]/D          
    0:00:09   55677.2      6.74     153.5      15.0 P_reg_reg[63]/D          
    0:00:09   56036.6      6.39     138.0      15.0 P_reg_reg[63]/D          
    0:00:09   56622.2      6.18     122.9      15.0 P_reg_reg[63]/D          
    0:00:09   56873.3      5.05      97.8      23.2 P_reg_reg[63]/D          
    0:00:09   57136.2      4.69      89.5      23.2 P_reg_reg[63]/D          
    0:00:09   57347.7      4.31      70.5      22.1 P_reg_reg[63]/D          
    0:00:10   57470.0      4.17      70.0      22.1 P_reg_reg[63]/D          
    0:00:10   57614.8      4.00      66.7      22.1 P_reg_reg[63]/D          
    0:00:10   57787.1      3.94      66.0      22.1 P_reg_reg[63]/D          
    0:00:10   58214.3      3.77      51.0      22.1 P_reg_reg[63]/D          
    0:00:10   58327.0      3.20      43.0      13.9 P_reg_reg[63]/D          
    0:00:10   58576.2      3.11      32.2      13.9 P_reg_reg[63]/D          
    0:00:10   58832.4      2.47      19.0      13.9 P_reg_reg[63]/D          
    0:00:11   59045.4      1.95      11.4      13.9 P_reg_reg[63]/D          
    0:00:11   59235.6      1.56       7.2      13.9 P_reg_reg[63]/D          
    0:00:11   59462.9      1.14       3.8      13.9 P_reg_reg[63]/D          
    0:00:11   59625.9      0.74       1.5      13.9 P_reg_reg[63]/D          
    0:00:11   59730.9      0.53       0.8      13.9 P_reg_reg[63]/D          
    0:00:11   59812.2      0.24       0.2      13.9 P_reg_reg[63]/D          
    0:00:11   59845.6      0.19       0.2      13.9 P_reg_reg[63]/D          
    0:00:11   59899.9      0.04       0.0      21.0 P_reg_reg[63]/D          
    0:00:11   59919.6      0.00       0.0      21.0                          
    0:00:11   59919.6      0.00       0.0      21.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   59919.6      0.00       0.0      21.0                          
    0:00:11   59795.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11   59795.2      0.00       0.0       0.0                          
    0:00:11   59795.2      0.00       0.0       0.0                          
    0:00:11   59795.2      0.00       0.0       0.0                          
    0:00:11   59587.5      0.00       0.0       0.0                          
    0:00:11   59572.4      0.00       0.0       0.0                          
    0:00:11   59572.4      0.00       0.0       0.0                          
    0:00:11   59572.4      0.00       0.0       0.0                          
    0:00:11   59572.4      0.00       0.0       0.0                          
    0:00:11   59572.4      0.00       0.0       0.0                          
    0:00:11   59572.4      0.00       0.0       0.0                          
    0:00:12   59572.4      0.00       0.0       0.0                          
    0:00:12   58423.2      0.20       0.2       0.0                          
    0:00:12   57808.5      0.26       0.3       0.0                          
    0:00:12   57588.2      0.26       0.3       0.0                          
    0:00:12   57523.7      0.26       0.3       0.0                          
    0:00:12   57523.7      0.26       0.3       0.0                          
    0:00:12   57523.7      0.26       0.3       0.0                          
    0:00:12   57523.7      0.26       0.3       0.0                          
    0:00:12   57523.7      0.26       0.3       0.0                          
    0:00:12   57582.7      0.00       0.0       0.0                          
    0:00:12   57582.7      0.00       0.0       0.0                          
Loading db file '/home/ahesham/Desktop/VerilogMultiplier/ref/models/saed90nm_typ_ht.db'

  Optimization Complete
  ---------------------
1
