## Verilog code of a 4-bit Bus Input with testbench

Here is verilog code of a 4-bit Bus Input with testbench module like the picture below:  
<br>
![Alt text](image.png)