{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558125664507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558125664508 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_CCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558125664543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558125664641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558125664641 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -324.0 degrees -326.3 degrees " "Can't achieve requested value -324.0 degrees for clock output Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -326.3 degrees" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1558125664737 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558125664737 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 -326 -6042 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -326 degrees (-6042 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558125664737 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1558125664737 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1558125664741 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1558125664741 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665115 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665122 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665123 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665123 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665123 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665124 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665124 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665124 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665125 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665125 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665126 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665126 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665126 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665126 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665127 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/altsyncram_lr81.tdf" 37 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/dcfifo_klp1.tdf" 60 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 350 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1558125665127 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558125665137 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558125665152 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558125665871 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558125665871 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125665880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125665880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125665880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558125665880 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558125665880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558125665887 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558125666261 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 241 " "No exact pin location assignment(s) for 7 pins of 241 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558125667342 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125668045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125668045 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125668045 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125668045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125668045 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125668045 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558125668045 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558125668058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668062 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668063 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668063 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668064 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 OTG_DREQ0 port " "Ignored filter at DE2_CCD.out.sdc(217): OTG_DREQ0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668072 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668073 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 OTG_DREQ1 port " "Ignored filter at DE2_CCD.out.sdc(219): OTG_DREQ1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668073 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668074 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 OTG_INT0 port " "Ignored filter at DE2_CCD.out.sdc(221): OTG_INT0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668075 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668076 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 OTG_INT1 port " "Ignored filter at DE2_CCD.out.sdc(223): OTG_INT1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668078 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668079 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 342 ENET_CLK port " "Ignored filter at DE2_CCD.out.sdc(342): ENET_CLK could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 342 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(342): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668085 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 343 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(343): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668085 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 344 ENET_CMD port " "Ignored filter at DE2_CCD.out.sdc(344): ENET_CMD could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 344 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(344): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668086 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 345 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(345): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668087 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 346 ENET_CS_N port " "Ignored filter at DE2_CCD.out.sdc(346): ENET_CS_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 346 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(346): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668087 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 347 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(347): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668088 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 348 ENET_DATA\[0\] port " "Ignored filter at DE2_CCD.out.sdc(348): ENET_DATA\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 348 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(348): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668089 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 349 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(349): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668089 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 350 ENET_DATA\[1\] port " "Ignored filter at DE2_CCD.out.sdc(350): ENET_DATA\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 350 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(350): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668090 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 351 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(351): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668090 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 352 ENET_DATA\[2\] port " "Ignored filter at DE2_CCD.out.sdc(352): ENET_DATA\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 352 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(352): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668091 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 353 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(353): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668091 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 354 ENET_DATA\[3\] port " "Ignored filter at DE2_CCD.out.sdc(354): ENET_DATA\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 354 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(354): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668093 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 355 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(355): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668094 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668094 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 356 ENET_DATA\[4\] port " "Ignored filter at DE2_CCD.out.sdc(356): ENET_DATA\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 356 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(356): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668095 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 357 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(357): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668096 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 358 ENET_DATA\[5\] port " "Ignored filter at DE2_CCD.out.sdc(358): ENET_DATA\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 358 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(358): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668097 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 359 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(359): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668098 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 360 ENET_DATA\[6\] port " "Ignored filter at DE2_CCD.out.sdc(360): ENET_DATA\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 360 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(360): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668098 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 361 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(361): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668099 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 362 ENET_DATA\[7\] port " "Ignored filter at DE2_CCD.out.sdc(362): ENET_DATA\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 362 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(362): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668100 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 363 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(363): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668101 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 364 ENET_DATA\[8\] port " "Ignored filter at DE2_CCD.out.sdc(364): ENET_DATA\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 364 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(364): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668101 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 365 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(365): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668102 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 366 ENET_DATA\[9\] port " "Ignored filter at DE2_CCD.out.sdc(366): ENET_DATA\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 366 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(366): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668103 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 367 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(367): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668103 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668103 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 368 ENET_DATA\[10\] port " "Ignored filter at DE2_CCD.out.sdc(368): ENET_DATA\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 368 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(368): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668104 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 369 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(369): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668104 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 370 ENET_DATA\[11\] port " "Ignored filter at DE2_CCD.out.sdc(370): ENET_DATA\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 370 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(370): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668105 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 371 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(371): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668105 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 372 ENET_DATA\[12\] port " "Ignored filter at DE2_CCD.out.sdc(372): ENET_DATA\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 372 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(372): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 373 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(373): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668107 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 374 ENET_DATA\[13\] port " "Ignored filter at DE2_CCD.out.sdc(374): ENET_DATA\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 374 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(374): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668107 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 375 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(375): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668108 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 376 ENET_DATA\[14\] port " "Ignored filter at DE2_CCD.out.sdc(376): ENET_DATA\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 376 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(376): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668109 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 377 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(377): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668109 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 378 ENET_DATA\[15\] port " "Ignored filter at DE2_CCD.out.sdc(378): ENET_DATA\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 378 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(378): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668110 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 379 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(379): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668111 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 380 ENET_RD_N port " "Ignored filter at DE2_CCD.out.sdc(380): ENET_RD_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 380 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(380): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668111 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 381 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(381): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668112 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 382 ENET_RST_N port " "Ignored filter at DE2_CCD.out.sdc(382): ENET_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 382 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(382): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668113 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 383 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(383): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668113 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 384 ENET_WR_N port " "Ignored filter at DE2_CCD.out.sdc(384): ENET_WR_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 384 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(384): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668114 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 385 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(385): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668115 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 386 FL_ADDR\[0\] port " "Ignored filter at DE2_CCD.out.sdc(386): FL_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 386 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(386): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668115 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 387 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(387): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668116 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 388 FL_ADDR\[1\] port " "Ignored filter at DE2_CCD.out.sdc(388): FL_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668117 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668117 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 390 FL_ADDR\[2\] port " "Ignored filter at DE2_CCD.out.sdc(390): FL_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668118 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668118 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668118 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 392 FL_ADDR\[3\] port " "Ignored filter at DE2_CCD.out.sdc(392): FL_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668119 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668120 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 394 FL_ADDR\[4\] port " "Ignored filter at DE2_CCD.out.sdc(394): FL_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668120 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668121 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 396 FL_ADDR\[5\] port " "Ignored filter at DE2_CCD.out.sdc(396): FL_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668122 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668122 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 398 FL_ADDR\[6\] port " "Ignored filter at DE2_CCD.out.sdc(398): FL_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668123 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668123 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 400 FL_ADDR\[7\] port " "Ignored filter at DE2_CCD.out.sdc(400): FL_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668124 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668124 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668125 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 402 FL_ADDR\[8\] port " "Ignored filter at DE2_CCD.out.sdc(402): FL_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 402 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(402): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668125 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 403 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(403): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668126 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 404 FL_ADDR\[9\] port " "Ignored filter at DE2_CCD.out.sdc(404): FL_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 404 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(404): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668127 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 405 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(405): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668127 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668127 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 406 FL_ADDR\[10\] port " "Ignored filter at DE2_CCD.out.sdc(406): FL_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 406 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(406): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668128 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668128 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 407 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(407): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668129 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668129 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 408 FL_ADDR\[11\] port " "Ignored filter at DE2_CCD.out.sdc(408): FL_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 408 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(408): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668130 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 409 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(409): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668131 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668131 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 410 FL_ADDR\[12\] port " "Ignored filter at DE2_CCD.out.sdc(410): FL_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668131 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 410 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(410): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668132 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668132 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 411 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(411): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668133 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668133 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 412 FL_ADDR\[13\] port " "Ignored filter at DE2_CCD.out.sdc(412): FL_ADDR\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668133 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 412 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(412): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668134 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 413 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(413): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668135 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668135 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 414 FL_ADDR\[14\] port " "Ignored filter at DE2_CCD.out.sdc(414): FL_ADDR\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668135 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 414 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(414): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668136 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668136 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 415 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(415): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668136 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668136 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 416 FL_ADDR\[15\] port " "Ignored filter at DE2_CCD.out.sdc(416): FL_ADDR\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 416 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(416): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668137 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 417 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(417): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668138 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 418 FL_ADDR\[16\] port " "Ignored filter at DE2_CCD.out.sdc(418): FL_ADDR\[16\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 418 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(418): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668138 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 419 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(419): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668139 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 420 FL_ADDR\[17\] port " "Ignored filter at DE2_CCD.out.sdc(420): FL_ADDR\[17\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 420 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(420): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668139 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 421 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(421): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668140 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668140 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 422 FL_ADDR\[18\] port " "Ignored filter at DE2_CCD.out.sdc(422): FL_ADDR\[18\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 422 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(422): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668141 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668141 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 423 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(423): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668141 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668141 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 424 FL_ADDR\[19\] port " "Ignored filter at DE2_CCD.out.sdc(424): FL_ADDR\[19\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 424 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(424): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668142 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 425 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(425): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668144 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668144 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 426 FL_ADDR\[20\] port " "Ignored filter at DE2_CCD.out.sdc(426): FL_ADDR\[20\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 426 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(426): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668145 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668145 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 427 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(427): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668146 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668146 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 428 FL_ADDR\[21\] port " "Ignored filter at DE2_CCD.out.sdc(428): FL_ADDR\[21\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668146 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 428 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(428): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668147 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 429 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(429): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668147 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668147 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 430 FL_CE_N port " "Ignored filter at DE2_CCD.out.sdc(430): FL_CE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 430 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(430): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668148 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668148 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 431 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(431): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668148 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 432 FL_DQ\[0\] port " "Ignored filter at DE2_CCD.out.sdc(432): FL_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 432 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(432): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668149 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668149 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 433 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(433): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668150 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 434 FL_DQ\[1\] port " "Ignored filter at DE2_CCD.out.sdc(434): FL_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 434 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(434): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668150 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 435 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(435): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668151 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 436 FL_DQ\[2\] port " "Ignored filter at DE2_CCD.out.sdc(436): FL_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668151 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 436 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(436): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668152 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668152 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 437 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(437): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668152 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668152 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 438 FL_DQ\[3\] port " "Ignored filter at DE2_CCD.out.sdc(438): FL_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 438 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(438): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668153 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668153 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 439 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(439): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668154 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 440 FL_DQ\[4\] port " "Ignored filter at DE2_CCD.out.sdc(440): FL_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 440 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(440): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668154 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 441 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(441): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668155 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668155 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 442 FL_DQ\[5\] port " "Ignored filter at DE2_CCD.out.sdc(442): FL_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668155 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 442 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(442): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668156 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668156 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 443 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(443): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668156 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668156 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 444 FL_DQ\[6\] port " "Ignored filter at DE2_CCD.out.sdc(444): FL_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 444 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(444): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668157 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 445 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(445): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668158 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 446 FL_DQ\[7\] port " "Ignored filter at DE2_CCD.out.sdc(446): FL_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 446 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(446): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668158 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 447 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(447): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668159 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668159 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 448 FL_OE_N port " "Ignored filter at DE2_CCD.out.sdc(448): FL_OE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668160 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 448 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(448): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668162 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 449 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(449): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668163 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 450 FL_RST_N port " "Ignored filter at DE2_CCD.out.sdc(450): FL_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 450 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(450): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668164 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 451 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(451): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668164 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 452 FL_WE_N port " "Ignored filter at DE2_CCD.out.sdc(452): FL_WE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 452 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(452): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668165 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 453 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(453): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668165 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 702 OTG_DACK0_N port " "Ignored filter at DE2_CCD.out.sdc(702): OTG_DACK0_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668178 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668179 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 704 OTG_DACK1_N port " "Ignored filter at DE2_CCD.out.sdc(704): OTG_DACK1_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668181 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668181 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 738 OTG_FSPEED port " "Ignored filter at DE2_CCD.out.sdc(738): OTG_FSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668182 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668183 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 740 OTG_LSPEED port " "Ignored filter at DE2_CCD.out.sdc(740): OTG_LSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558125668183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668184 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125668184 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558125668184 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125668198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558125668198 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[0\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125668198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558125668198 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125668198 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558125668198 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125668220 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125668220 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1558125668220 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125668221 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125668221 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1558125668221 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558125668221 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558125668221 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558125668221 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558125668221 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558125668221 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK " "Destination node CCD_MCLK" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 232 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668442 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668442 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125668442 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~input  " "Promoted node GPIO_1\[10\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668442 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668442 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\]~input Global Clock " "Pin GPIO_1\[10\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1558125668442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668442 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668442 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668443 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/db/my_sdram_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\]~output " "Destination node GPIO_1\[11\]~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Destination node CCD_MCLK~0" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 232 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 6394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668443 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125668443 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 232 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668443 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125668443 ""}  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/I2C_CCD_Config.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|RD_MASK\[1\]~1 " "Destination node Sdram_Control_4Port:u6\|RD_MASK\[1\]~1" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 757 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~25 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[20\]~25" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~23 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~23" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~24 " "Destination node Sdram_Control_4Port:u6\|rWR2_ADDR\[19\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[21\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~21 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~24 " "Destination node Sdram_Control_4Port:u6\|rWR1_ADDR\[17\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Sdram_Control_4Port/Sdram_Control_4Port.v" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668444 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125668444 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668444 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~0 " "Destination node Reset_Delay:u2\|oRST_1~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 3301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668445 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125668445 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668445 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558125668445 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 2598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558125668445 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558125668445 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/Reset_Delay.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 1621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558125668445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558125669144 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558125669148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558125669148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558125669154 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558125669165 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558125669172 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558125669172 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558125669176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558125669753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558125669760 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558125669760 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 1 6 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 1 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1558125669856 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1558125669856 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558125669856 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 22 34 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 37 26 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 71 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 68 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 37 34 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558125669857 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1558125669857 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558125669857 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_CSn " "Node \"LCD_CSn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_CSn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_D_Cn " "Node \"LCD_D_Cn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_D_Cn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_WEn " "Node \"LCD_WEn\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_WEn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load " "Node \"load\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "load" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558125670491 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558125670491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125670498 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558125670510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558125674349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125674914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558125674991 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558125681747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125681747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558125682617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558125687232 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558125687232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558125687974 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558125687974 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558125687974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125687978 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.10 " "Total time spent on timing analysis during the Fitter is 1.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558125688223 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558125688263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558125688809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558125688810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558125689364 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558125690907 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558125691867 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "94 Cyclone IV E " "94 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL AG15 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_INT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL AF25 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL AC22 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL AF21 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AF22 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL AD22 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL AG25 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD25 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL AH25 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AG22 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL AE24 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL AH22 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL AF26 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AE20 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AG23 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL AH26 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL AH23 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL AG26 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AB22 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL AC15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AB21 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL Y17 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AC21 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL Y16 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AD21 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL AD15 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL AE15 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC19 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL AF16 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AD19 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL AF15 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AF24 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE21 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558125691968 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1558125691968 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558125691976 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1558125691976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.fit.smsg " "Generated suppressed messages file C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558125692304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 349 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 349 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5683 " "Peak virtual memory: 5683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125693298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:41:33 2019 " "Processing ended: Fri May 17 15:41:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125693298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125693298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125693298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558125693298 ""}
