// Seed: 411630707
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  output id_5;
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  wire  id_7;
  logic id_8 = 1'b0 < 1;
  type_12 id_9 (
      .id_0(id_4),
      .id_1(1),
      .id_2(1 / id_8 * id_7[1 : 1]),
      .id_3(id_7)
  );
endmodule
