#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul  7 16:55:02 2020
# Process ID: 9544
# Current directory: E:/vivado/SingleCPU_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4908 E:\vivado\SingleCPU_v2\SingleCPU_v2.xpr
# Log file: E:/vivado/SingleCPU_v2/vivado.log
# Journal file: E:/vivado/SingleCPU_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/SingleCPU_v2/SingleCPU_v2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
close [ open E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v w ]
add_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/vivado/SingleCPU_v2/ins_fib.coe}] [get_ips InsMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/SingleCPU_v2/ins_fib.coe' provided. It will be converted relative to IP Instance files '../../../../ins_fib.coe'
generate_target all [get_files  E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InsMem'...
catch { config_ip_cache -export [get_ips -all InsMem] }
export_ip_user_files -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci] -no_script -sync -force -quiet
reset_run InsMem_synth_1
launch_runs -jobs 4 InsMem_synth_1
[Tue Jul  7 19:05:44 2020] Launched InsMem_synth_1...
Run output will be captured here: E:/vivado/SingleCPU_v2/SingleCPU_v2.runs/InsMem_synth_1/runme.log
export_simulation -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci] -directory E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files -ipstatic_source_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/modelsim} {questa=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/questa} {riviera=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/riviera} {activehdl=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul  7 19:06:39 2020. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  7 19:06:39 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 825.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 836.086 ; gain = 10.438
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 852.352 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 852.352 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 852.352 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 860.055 ; gain = 0.000
save_wave_config {E:/vivado/SingleCPU_v2/testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/vivado/SingleCPU_v2/testbench_behav.wcfg
set_property xsim.view E:/vivado/SingleCPU_v2/testbench_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {E:/vivado/SingleCPU_v2/ins_fib.coe}] [get_ips InsMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/SingleCPU_v2/ins_fib.coe' provided. It will be converted relative to IP Instance files '../../../../ins_fib.coe'
generate_target all [get_files  E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InsMem'...
catch { config_ip_cache -export [get_ips -all InsMem] }
export_ip_user_files -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci] -no_script -sync -force -quiet
reset_run InsMem_synth_1
launch_runs -jobs 4 InsMem_synth_1
[Tue Jul  7 19:14:53 2020] Launched InsMem_synth_1...
Run output will be captured here: E:/vivado/SingleCPU_v2/SingleCPU_v2.runs/InsMem_synth_1/runme.log
export_simulation -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci] -directory E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files -ipstatic_source_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/modelsim} {questa=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/questa} {riviera=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/riviera} {activehdl=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {E:/vivado/SingleCPU_v2/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/SingleCPU_v2/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 861.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {E:/vivado/SingleCPU_v2/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/SingleCPU_v2/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 897.289 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 897.289 ; gain = 0.000
save_wave_config {E:/vivado/SingleCPU_v2/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.coefficient_file {E:/vivado/SingleCPU_v2/ins_fib.coe}] [get_ips InsMem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/vivado/SingleCPU_v2/ins_fib.coe' provided. It will be converted relative to IP Instance files '../../../../ins_fib.coe'
generate_target all [get_files  E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InsMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InsMem'...
catch { config_ip_cache -export [get_ips -all InsMem] }
export_ip_user_files -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci] -no_script -sync -force -quiet
reset_run InsMem_synth_1
launch_runs -jobs 4 InsMem_synth_1
[Tue Jul  7 19:44:43 2020] Launched InsMem_synth_1...
Run output will be captured here: E:/vivado/SingleCPU_v2/SingleCPU_v2.runs/InsMem_synth_1/runme.log
export_simulation -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/InsMem.xci] -directory E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files -ipstatic_source_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/modelsim} {questa=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/questa} {riviera=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/riviera} {activehdl=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataMem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataMem'...
catch { config_ip_cache -export [get_ips -all DataMem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP DataMem, cache-ID = 8c35d22313243058; cache size = 0.656 MB.
catch { [ delete_ip_run [get_ips -all DataMem] ] }
INFO: [Project 1-386] Moving file 'E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/DataMem.xci' from fileset 'DataMem' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/DataMem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/DataMem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/DataMem.xci'
export_simulation -of_objects [get_files E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/DataMem.xci] -directory E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/sim_scripts -ip_user_files_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files -ipstatic_source_dir E:/vivado/SingleCPU_v2/SingleCPU_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/modelsim} {questa=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/questa} {riviera=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/riviera} {activehdl=E:/vivado/SingleCPU_v2/SingleCPU_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/DataMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/InsMem.mif'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins_fib.coe'
INFO: [SIM-utils-43] Exported 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim/ins.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/ip/InsMem/sim/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/TransCode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsCut
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sources_1/new/pcADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/SingleCPU_v2/SingleCPU_v2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
"xelab -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c7c0806f4a448528fabfda145e40101 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EDG
Compiling module xil_defaultlib.InsCut
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.pcADD
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.InsMem
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/SingleCPU_v2/SingleCPU_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {E:/vivado/SingleCPU_v2/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/vivado/SingleCPU_v2/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1498.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul  7 19:46:37 2020...
