5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd concat2.vcd -o concat2.cdd -v concat2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" concat2.v 1 24 1
2 1 7 1b001b 2 1 c 0 0 c
2 2 7 170017 2 1 c 0 0 b
2 3 7 17001b 3 8 11c4 1 2 1 34 1102
2 4 7 120012 2 1 c 0 0 c
2 5 7 e000e 2 1 c 0 0 b
2 6 7 e0012 3 9 11cc 4 5 1 34 11102
2 7 7 d001c 3 31 114c 3 6 2 34 230a
2 8 7 b001e 3 26 100c 7 0 2 34 230a
2 9 7 70007 0 1 400 0 0 a
2 10 7 7001e 3 35 e 8 9
1 a 3 3000d 1 0 1 0 2 33 220a
1 b 4 3000d 1 0 0 0 1 33 1002
1 c 5 3000d 1 0 0 0 1 33 102
4 10 f 10 10
3 1 main.$u0 "main.$u0" concat2.v 0 22 1
