################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2023/05/06 23:24:58)
# requested at line 3 in /home/student/pzieba/UEC2/UEC2_LAB2/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

fpga/rtl/clk_wiz_0.v
fpga/rtl/clk_wiz_0_clk_wiz.v
fpga/rtl/top_vga_basys3.sv
rtl/delay.v
rtl/draw_mouse.sv
rtl/draw_rect.sv
rtl/font_rom.v
rtl/image_rom.sv
rtl/simple_clk_div.sv
rtl/top_vga.sv
rtl/vga_if.sv
rtl/vga_timing.sv
sim/common/tiff_writer.sv
sim/draw_rect_ctl/draw_rect_ctl_tb.sv
sim/h_counter/h_counter_tb.sv
sim/top_fpga/top_fpga_tb.sv
sim/top_vga/top_vga_tb.sv
sim/v_counter/v_counter_tb.sv
rtl/vga_pkg.sv
sim/vga_timing/vga_timing_tb.sv
rtl/v_counter.sv
rtl/h_counter.sv
rtl/draw_rect_ctl.sv
rtl/draw_rect_char.sv
rtl/draw_bg.sv
rtl/char_rom_16x16.sv
sim/common/glbl.v

