<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dense_int8</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.114</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1085142</Best-caseLatency>
            <Average-caseLatency>1085142</Average-caseLatency>
            <Worst-caseLatency>1085142</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.975 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.975 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.975 ms</Worst-caseRealTimeLatency>
            <Interval-min>1085143</Interval-min>
            <Interval-max>1085143</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>dense_int8.cpp:23</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>79</BRAM_18K>
            <DSP>10</DSP>
            <FF>6618</FF>
            <LUT>12030</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dense_int8</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>dense_int8</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>dense_int8</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>dense_int8</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3_fu_104</InstName>
                    <ModuleName>dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>104</ID>
                    <BindInstances>icmp_ln36_fu_470_p2 add_ln36_1_fu_476_p2 add_ln36_fu_1132_p2 icmp_ln37_fu_482_p2 select_ln36_fu_518_p3 add_ln46_1_fu_525_p2 select_ln36_1_fu_531_p3 xor_ln36_fu_538_p2 icmp_ln38_fu_543_p2 and_ln36_fu_549_p2 select_ln36_2_fu_1138_p3 add_ln46_2_fu_555_p2 empty_fu_561_p2 x_mid2_fu_566_p3 add_ln46_3_fu_574_p2 add_ln46_1_mid2_fu_580_p3 select_ln37_fu_588_p3 add_ln59_8_fu_1164_p2 add_ln59_fu_1218_p2 add_ln59_1_fu_1178_p2 add_ln59_2_fu_1194_p2 add_ln59_3_fu_1233_p2 add_ln59_4_fu_1308_p2 add_ln59_5_fu_1442_p2 add_ln59_6_fu_1748_p2 add_ln59_7_fu_1590_p2 add_ln46_fu_600_p2 sub_ln51_fu_635_p2 icmp_ln51_fu_641_p2 sub_ln54_fu_854_p2 icmp_ln51_1_fu_606_p2 add_ln54_fu_951_p2 add_ln47_fu_649_p2 icmp_ln51_2_fu_659_p2 and_ln51_fu_665_p2 add_ln54_1_fu_671_p2 add_ln54_2_fu_689_p2 add_ln317_fu_1271_p2 sub_ln18_fu_1285_p2 select_ln18_fu_1295_p3 lshr_ln18_fu_1338_p2 shl_ln18_fu_1344_p2 val_6_fu_1370_p3 sub_ln59_fu_1452_p2 result_22_fu_1457_p3 mul_8s_8s_16_1_1_U5 add_ln54_3_fu_749_p2 add_ln54_4_fu_766_p2 add_ln317_1_fu_1405_p2 sub_ln18_1_fu_1419_p2 select_ln18_2_fu_1429_p3 lshr_ln18_1_fu_1483_p2 shl_ln18_1_fu_1489_p2 val_7_fu_1515_p3 sub_ln59_1_fu_1610_p2 result_23_fu_1615_p3 mul_8s_8s_16_1_1_U6 add_ln47_1_fu_714_p2 icmp_ln51_3_fu_719_p2 and_ln51_1_fu_725_p2 add_ln54_5_fu_794_p2 add_ln54_6_fu_811_p2 add_ln317_2_fu_1550_p2 sub_ln18_2_fu_1564_p2 select_ln18_4_fu_1574_p3 lshr_ln18_2_fu_1641_p2 shl_ln18_2_fu_1647_p2 val_8_fu_1673_p3 sub_ln59_2_fu_1768_p2 result_24_fu_1773_p3 mul_8s_8s_16_1_1_U7 add_ln54_7_fu_863_p2 add_ln54_8_fu_881_p2 add_ln317_3_fu_1708_p2 sub_ln18_3_fu_1722_p2 select_ln18_6_fu_1732_p3 lshr_ln18_3_fu_1799_p2 shl_ln18_3_fu_1805_p2 val_5_fu_1831_p3 sub_ln59_3_fu_1916_p2 result_21_fu_1921_p3 mul_8s_8s_16_1_1_U8 add_ln54_9_fu_909_p2 add_ln54_10_fu_926_p2 add_ln317_4_fu_1866_p2 sub_ln18_4_fu_1880_p2 select_ln18_8_fu_1890_p3 lshr_ln18_4_fu_1947_p2 shl_ln18_4_fu_1953_p2 val_4_fu_1979_p3 sub_ln59_4_fu_2059_p2 result_fu_2064_p3 mul_8s_8s_16_1_1_U9 add_ln54_11_fu_959_p2 add_ln54_12_fu_976_p2 add_ln317_5_fu_2014_p2 sub_ln18_5_fu_2028_p2 select_ln18_11_fu_2038_p3 lshr_ln18_5_fu_2090_p2 shl_ln18_5_fu_2096_p2 val_9_fu_2122_p3 sub_ln59_5_fu_2209_p2 result_25_fu_2214_p3 mul_8s_8s_16_1_1_U10 and_ln51_2_fu_731_p2 add_ln54_13_fu_1004_p2 add_ln54_14_fu_1032_p2 add_ln317_6_fu_2157_p2 sub_ln18_6_fu_2171_p2 select_ln18_13_fu_2181_p3 lshr_ln18_6_fu_2240_p2 shl_ln18_6_fu_2246_p2 val_3_fu_2272_p3 sub_ln59_6_fu_2361_p2 result_20_fu_2366_p3 mul_8s_8s_16_1_1_U11 add_ln54_15_fu_1010_p2 add_ln54_16_fu_1068_p2 add_ln317_7_fu_2307_p2 sub_ln18_7_fu_2321_p2 select_ln18_15_fu_2331_p3 lshr_ln18_7_fu_2392_p2 shl_ln18_7_fu_2398_p2 val_10_fu_2424_p3 sub_ln59_7_fu_2509_p2 result_26_fu_2514_p3 mul_8s_8s_16_1_1_U12 and_ln51_3_fu_736_p2 add_ln54_17_fu_1015_p2 add_ln54_18_fu_1104_p2 add_ln317_8_fu_2459_p2 sub_ln18_8_fu_2473_p2 select_ln18_17_fu_2483_p3 lshr_ln18_8_fu_2540_p2 shl_ln18_8_fu_2546_p2 val_11_fu_2572_p3 sub_ln59_8_fu_2595_p2 result_27_fu_2600_p3 mac_muladd_8s_8s_16s_16_4_1_U14 add_ln60_fu_2694_p2 add_ln60_1_fu_2189_p2 add_ln60_2_fu_2342_p2 add_ln60_3_fu_2706_p2 add_ln60_4_fu_2491_p2 mac_muladd_8s_8s_16s_16_4_1_U14 add_ln60_6_fu_2721_p2 add_ln60_7_fu_2731_p2 sum_4_fu_2743_p2 sitofp_32s_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 icmp_ln17_fu_2770_p2 icmp_ln17_2_fu_2820_p2 or_ln17_fu_2825_p2 and_ln17_fu_2886_p2 and_ln18_fu_2890_p2 add_ln317_9_fu_2788_p2 sub_ln18_9_fu_2802_p2 select_ln18_19_fu_2812_p3 lshr_ln18_9_fu_2850_p2 shl_ln18_9_fu_2866_p2 val_2_fu_2880_p3 sub_ln59_9_fu_2901_p2 retval_0_i_fu_2933_p6 xor_ln17_fu_2913_p2 and_ln18_2_fu_2919_p2 sparsemux_7_2_8_1_1_U13 add_ln37_fu_488_p2 select_ln37_1_fu_494_p3 conv1_b_U conv1_w_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7_fu_118</InstName>
                    <ModuleName>dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>118</ID>
                    <BindInstances>icmp_ln71_fu_326_p2 add_ln71_1_fu_332_p2 add_ln71_fu_552_p2 icmp_ln72_fu_352_p2 select_ln71_fu_558_p3 first_iter_6281_fu_565_p2 or_ln71_fu_1077_p2 first_iter_5284_fu_756_p2 or_ln71_1_fu_1081_p2 first_iter_4286_fu_571_p2 or_ln71_2_fu_1085_p2 first_iter_3288_fu_577_p2 or_ln71_3_fu_1089_p2 xor_ln71_fu_358_p2 icmp_ln79_fu_583_p2 and_ln71_fu_589_p2 icmp_ln78_fu_465_p2 and_ln71_1_fu_471_p2 icmp_ln77_fu_364_p2 icmp_ln73_fu_370_p2 and_ln71_3_fu_376_p2 select_ln71_1_fu_594_p3 add_ln72_fu_601_p2 empty_fu_382_p2 x_1_mid296_fu_762_p3 sum_11_mid2107_fu_1093_p3 first_iter_6_mid1_fu_1100_p2 first_iter_6_mid2_fu_1105_p3 first_iter_5_mid2109_fu_1112_p2 first_iter_4_mid2113_fu_1117_p2 first_iter_3_mid2117_fu_1122_p2 exitcond_flatten90_not250_fu_388_p2 not_exitcond_flatten90_mid2178249_fu_394_p2 icmp_ln79_mid2119_fu_607_p2 exitcond_flatten44_mid2123_fu_476_p2 and_ln71_2_fu_400_p2 exitcond_flatten61_mid2127_fu_406_p2 select_ln72_fu_612_p3 add_ln73_fu_769_p2 empty_19_fu_412_p2 empty_20_fu_481_p2 ic_mid267_fu_619_p3 sum_11_mid275_fu_1127_p3 first_iter_5_mid1_fu_1134_p2 first_iter_5_mid2_fu_1139_p3 first_iter_4_mid277_fu_1146_p2 first_iter_3_mid281_fu_1151_p2 not_exitcond_flatten61_mid2127_fu_485_p2 exitcond_flatten44_mid287_fu_490_p2 select_ln73_fu_775_p3 add_ln77_fu_626_p2 empty_21_fu_496_p2 empty_22_fu_501_p2 ky_mid250_fu_632_p3 first_iter_4_mid1_fu_1028_p2 first_iter_4_mid2_fu_1156_p3 first_iter_3_mid256_fu_1162_p2 exitcond_flatten44_mid2123_not_fu_639_p2 not_exitcond_flatten44_mid287_fu_644_p2 icmp_ln79_mid283_fu_649_p2 icmp_ln79_mid258_fu_654_p2 select_ln77_fu_660_p3 add_ln78_fu_667_p2 empty_23_fu_673_p2 empty_24_fu_677_p2 empty_25_fu_683_p2 kx_mid2_fu_688_p3 first_iter_3_mid1_fu_1033_p2 first_iter_3_mid2_fu_1167_p3 select_ln78_fu_696_p3 sub_ln94_fu_1060_p2 icmp_ln79_1_fu_1066_p2 xor_ln79_fu_1173_p2 or_ln79_fu_1179_p2 xor_ln79_1_fu_1184_p2 or_ln79_1_fu_1190_p2 xor_ln79_2_fu_1196_p2 or_ln79_2_fu_1202_p2 select_ln72_1_fu_1212_p3 select_ln72_2_fu_1220_p3 add_ln72_2_fu_800_p2 add_ln94_fu_1249_p2 sub_ln85_fu_831_p2 add_ln89_3_fu_855_p2 add_ln80_fu_868_p2 add_ln80_1_fu_877_p2 add_ln85_fu_887_p2 icmp_ln84_fu_910_p2 add_ln81_fu_919_p2 add_ln81_1_fu_928_p2 icmp_ln84_1_fu_999_p2 and_ln84_fu_1004_p2 val_in_1_fu_1013_p3 mac_muladd_8s_8s_32s_32_4_1_U30 mac_muladd_8s_8s_32s_32_4_1_U30 mac_muladd_8s_8s_32s_32_4_1_U30 add_ln79_fu_704_p2 icmp_ln79_2_fu_710_p2 icmp_ln78_1_fu_716_p2 icmp_ln77_1_fu_722_p2 icmp_ln17_fu_1314_p2 icmp_ln17_1_fu_1364_p2 or_ln17_fu_1369_p2 and_ln17_fu_1437_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U28 and_ln18_fu_1441_p2 add_ln317_fu_1332_p2 sub_ln18_fu_1346_p2 select_ln18_fu_1356_p3 lshr_ln18_fu_1394_p2 shl_ln18_fu_1400_p2 val_1_fu_1426_p3 sub_ln59_fu_1452_p2 retval_0_i1_fu_1484_p6 xor_ln17_fu_1464_p2 and_ln18_1_fu_1470_p2 sparsemux_7_2_8_1_1_U29 add_ln78_1_fu_506_p2 select_ln78_1_fu_512_p3 add_ln77_1_fu_418_p2 select_ln77_1_fu_520_p3 add_ln73_1_fu_424_p2 select_ln73_1_fu_430_p3 add_ln72_1_fu_438_p2 select_ln72_3_fu_444_p3 conv2_w_U conv2_b_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s_fu_130</InstName>
                    <ModuleName>dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>130</ID>
                    <BindInstances>icmp_ln103_fu_271_p2 add_ln103_1_fu_277_p2 add_ln103_fu_297_p2 icmp_ln108_fu_303_p2 select_ln103_fu_574_p3 select_ln103_1_fu_397_p3 select_ln103_2_fu_581_p3 select_ln103_3_fu_588_p3 first_iter_9303_fu_404_p2 or_ln103_fu_410_p2 first_iter_8306_fu_415_p2 or_ln103_1_fu_421_p2 xor_ln103_fu_309_p2 icmp_ln110_fu_426_p2 and_ln103_fu_432_p2 icmp_ln109_fu_315_p2 and_ln103_1_fu_321_p2 select_ln103_4_fu_327_p3 add_ln108_fu_437_p2 flat_idx_mid2194_fu_595_p3 empty_fu_335_p2 y_5_mid2195_fu_443_p3 flat_idx_1_mid2199_fu_602_p3 first_iter_9_mid1_fu_450_p2 first_iter_9_mid2_fu_456_p3 first_iter_8_mid2203_fu_463_p2 exitcond_flatten188_not_fu_468_p2 not_exitcond_flatten188_mid2237_fu_473_p2 icmp_ln110_mid2205_fu_478_p2 select_ln108_fu_609_p3 select_ln108_1_fu_484_p3 add_ln109_fu_491_p2 flat_idx_1_mid2_fu_616_p3 empty_26_fu_497_p2 empty_27_fu_502_p2 x_2_mid2_fu_507_p3 first_iter_8_mid1_fu_515_p2 first_iter_8_mid2_fu_521_p3 select_ln109_fu_623_p3 select_ln109_1_fu_529_p3 icmp_ln110_1_fu_537_p2 and_ln110_fu_543_p2 select_ln108_2_fu_801_p3 mac_muladd_14ns_4ns_14ns_17_4_1_U37 mac_muladd_14ns_4ns_14ns_17_4_1_U37 mac_muladd_8s_8s_32s_32_4_1_U38 mac_muladd_8s_8s_32s_32_4_1_U38 mac_muladd_8s_8s_32s_32_4_1_U38 add_ln117_fu_671_p2 add_ln110_1_fu_677_p2 icmp_ln110_2_fu_682_p2 add_ln110_fu_688_p2 icmp_ln109_1_fu_694_p2 add_ln108_1_fu_699_p2 icmp_ln108_1_fu_705_p2 add_ln109_1_fu_345_p2 select_ln109_2_fu_351_p3 add_ln108_2_fu_359_p2 select_ln108_3_fu_365_p3 fc_w_U fc_b_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer1_out_U layer2_out_U control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dense_int8_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</Name>
            <Loops>
                <VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>56485</Best-caseLatency>
                    <Average-caseLatency>56485</Average-caseLatency>
                    <Worst-caseLatency>56485</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.565 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.565 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.565 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>56457</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                        <Name>VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6272</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>56483</Latency>
                        <AbsoluteTimeLatency>0.565 ms</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>45</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>dense_int8.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                            <Name>VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>dense_int8.cpp:37</SourceLocation>
                        </VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>2663</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>6996</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_470_p2" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_476_p2" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1132_p2" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_482_p2" SOURCE="dense_int8.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_518_p3" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_525_p2" SOURCE="dense_int8.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_531_p3" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_fu_538_p2" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_543_p2" SOURCE="dense_int8.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_fu_549_p2" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_1138_p3" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_555_p2" SOURCE="dense_int8.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_561_p2" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="x_mid2_fu_566_p3" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="x_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_574_p2" SOURCE="dense_int8.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="add_ln46_1_mid2_fu_580_p3" SOURCE="dense_int8.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_588_p3" SOURCE="dense_int8.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_8_fu_1164_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_1218_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_1178_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_1194_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_1233_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_4_fu_1308_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_5_fu_1442_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_6_fu_1748_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_7_fu_1590_p2" SOURCE="dense_int8.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_600_p2" SOURCE="dense_int8.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln51_fu_635_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln51_fu_641_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln54_fu_854_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln51_1_fu_606_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_951_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_649_p2" SOURCE="dense_int8.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln51_2_fu_659_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_665_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_671_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_2_fu_689_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_1271_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_1285_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_1295_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_1338_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_1344_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_6_fu_1370_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_fu_1452_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_22_fu_1457_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U5" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_749_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_766_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_1405_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_1_fu_1419_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_2_fu_1429_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_1_fu_1483_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_1_fu_1489_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_7_fu_1515_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_1_fu_1610_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_23_fu_1615_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U6" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_1_fu_714_p2" SOURCE="dense_int8.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln51_3_fu_719_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_1_fu_725_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_794_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_811_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_2_fu_1550_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_2_fu_1564_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_4_fu_1574_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_2_fu_1641_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_2_fu_1647_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_8_fu_1673_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_2_fu_1768_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_24_fu_1773_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U7" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_863_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_8_fu_881_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_3_fu_1708_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_3_fu_1722_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_6_fu_1732_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_3_fu_1799_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_3_fu_1805_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_5_fu_1831_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_3_fu_1916_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_21_fu_1921_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U8" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_9_fu_909_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_10_fu_926_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_4_fu_1866_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_4_fu_1880_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_8_fu_1890_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_4_fu_1947_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_4_fu_1953_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_4_fu_1979_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_4_fu_2059_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_fu_2064_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U9" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_11_fu_959_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_12_fu_976_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_5_fu_2014_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_5_fu_2028_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_11_fu_2038_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_5_fu_2090_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_5_fu_2096_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_9_fu_2122_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_5_fu_2209_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_25_fu_2214_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U10" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_2_fu_731_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_13_fu_1004_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_14_fu_1032_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_6_fu_2157_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_6_fu_2171_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_13_fu_2181_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_6_fu_2240_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_6_fu_2246_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_3_fu_2272_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_6_fu_2361_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_20_fu_2366_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U11" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_15_fu_1010_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_16_fu_1068_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_7_fu_2307_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_7_fu_2321_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_15_fu_2331_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_7_fu_2392_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_7_fu_2398_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_10_fu_2424_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_7_fu_2509_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_26_fu_2514_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8s_16_1_1_U12" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_3_fu_736_p2" SOURCE="dense_int8.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_17_fu_1015_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_18_fu_1104_p2" SOURCE="dense_int8.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_8_fu_2459_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_8_fu_2473_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_17_fu_2483_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_8_fu_2540_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_8_fu_2546_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_11_fu_2572_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_8_fu_2595_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="result_27_fu_2600_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U14" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln60_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_2694_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_2189_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_2_fu_2342_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_3_fu_2706_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_4_fu_2491_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_16s_16_4_1_U14" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_6_fu_2721_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_7_fu_2731_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="sum_4_fu_2743_p2" SOURCE="dense_int8.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U3" SOURCE="dense_int8.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="dense_int8.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_fu_2770_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln17_2_fu_2820_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln17_fu_2825_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln17_fu_2886_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_2890_p2" SOURCE="dense_int8.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_9_fu_2788_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_9_fu_2802_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_19_fu_2812_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_9_fu_2850_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_9_fu_2866_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="val_2_fu_2880_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_9_fu_2901_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i_fu_2933_p6" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_2913_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_2_fu_2919_p2" SOURCE="dense_int8.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U13" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_488_p2" SOURCE="dense_int8.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_494_p3" SOURCE="dense_int8.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln37_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv1_b_U" SOURCE="" STORAGESIZE="15 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv1_b" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv1_w_U" SOURCE="" STORAGESIZE="8 72 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv1_w" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7</Name>
            <Loops>
                <VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.011</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>903191</Best-caseLatency>
                    <Average-caseLatency>903191</Average-caseLatency>
                    <Worst-caseLatency>903191</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.032 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.032 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.032 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>903169</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11>
                        <Name>VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>903168</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>903189</Latency>
                        <AbsoluteTimeLatency>9.032 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>dense_int8.cpp:75</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11>
                            <Name>VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>dense_int8.cpp:78</SourceLocation>
                        </VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2015</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2334</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_326_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_332_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_552_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln72_fu_352_p2" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_558_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_6281_fu_565_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_6281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_fu_1077_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_5284_fu_756_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_5284" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_1_fu_1081_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_4286_fu_571_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4286" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_2_fu_1085_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_3288_fu_577_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3288" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln71_3_fu_1089_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln71_fu_358_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_583_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_fu_589_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_465_p2" SOURCE="dense_int8.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_1_fu_471_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_364_p2" SOURCE="dense_int8.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_370_p2" SOURCE="dense_int8.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_3_fu_376_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_594_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln71_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_601_p2" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_382_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="x_1_mid296_fu_762_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1_mid296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="sum_11_mid2107_fu_1093_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_11_mid2107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_6_mid1_fu_1100_p2" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_6_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_6_mid2_fu_1105_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_6_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_5_mid2109_fu_1112_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_5_mid2109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_4_mid2113_fu_1117_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid2113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_3_mid2117_fu_1122_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid2117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten90_not250_fu_388_p2" SOURCE="dense_int8.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten90_not250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten90_mid2178249_fu_394_p2" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten90_mid2178249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln79_mid2119_fu_607_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_mid2119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten44_mid2123_fu_476_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten44_mid2123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln71_2_fu_400_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln71_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten61_mid2127_fu_406_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten61_mid2127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_fu_612_p3" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_769_p2" SOURCE="dense_int8.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_19_fu_412_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_20_fu_481_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="ic_mid267_fu_619_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="ic_mid267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="sum_11_mid275_fu_1127_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_11_mid275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_5_mid1_fu_1134_p2" SOURCE="dense_int8.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_5_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_5_mid2_fu_1139_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_5_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_4_mid277_fu_1146_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_3_mid281_fu_1151_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="not_exitcond_flatten61_mid2127_fu_485_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten61_mid2127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten44_mid287_fu_490_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten44_mid287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_775_p3" SOURCE="dense_int8.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_626_p2" SOURCE="dense_int8.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_21_fu_496_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_22_fu_501_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="ky_mid250_fu_632_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="ky_mid250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_4_mid1_fu_1028_p2" SOURCE="dense_int8.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_4_mid2_fu_1156_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_3_mid256_fu_1162_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten44_mid2123_not_fu_639_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten44_mid2123_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten44_mid287_fu_644_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten44_mid287" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln79_mid283_fu_649_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_mid283" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln79_mid258_fu_654_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_mid258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_660_p3" SOURCE="dense_int8.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_667_p2" SOURCE="dense_int8.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_23_fu_673_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_24_fu_677_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="empty_25_fu_683_p2" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="kx_mid2_fu_688_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="kx_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_3_mid1_fu_1033_p2" SOURCE="dense_int8.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_3_mid2_fu_1167_p3" SOURCE="dense_int8.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_fu_696_p3" SOURCE="dense_int8.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln94_fu_1060_p2" SOURCE="dense_int8.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln79_1_fu_1066_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_fu_1173_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_fu_1179_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_1_fu_1184_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_1_fu_1190_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln79_2_fu_1196_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln79_2_fu_1202_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_1_fu_1212_p3" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_2_fu_1220_p3" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_2_fu_800_p2" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_1249_p2" SOURCE="dense_int8.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_831_p2" SOURCE="dense_int8.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_3_fu_855_p2" SOURCE="dense_int8.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_868_p2" SOURCE="dense_int8.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_877_p2" SOURCE="dense_int8.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_887_p2" SOURCE="dense_int8.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln84_fu_910_p2" SOURCE="dense_int8.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_919_p2" SOURCE="dense_int8.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_928_p2" SOURCE="dense_int8.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln84_1_fu_999_p2" SOURCE="dense_int8.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_fu_1004_p2" SOURCE="dense_int8.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="val_in_1_fu_1013_p3" SOURCE="dense_int8.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="val_in_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U30" SOURCE="dense_int8.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U30" SOURCE="dense_int8.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln90_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U30" SOURCE="dense_int8.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_704_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_2_fu_710_p2" SOURCE="dense_int8.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_1_fu_716_p2" SOURCE="dense_int8.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln78_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_1_fu_722_p2" SOURCE="dense_int8.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln17_fu_1314_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln17_1_fu_1364_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln17_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="or" PRAGMA="" RTLNAME="or_ln17_fu_1369_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln17_fu_1437_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fcmp" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U28" SOURCE="dense_int8.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_1441_p2" SOURCE="dense_int8.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_1332_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_1346_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln18_fu_1356_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_1394_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_1400_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="val_1_fu_1426_p3" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="val_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln59_fu_1452_p2" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="retval_0_i1_fu_1484_p6" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln17_fu_1464_p2" SOURCE="dense_int8.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_1_fu_1470_p2" SOURCE="dense_int8.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_8_1_1_U29" SOURCE="C:\scratch\2025.2\hls_product\665\2025.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_0_i1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_506_p2" SOURCE="dense_int8.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_1_fu_512_p3" SOURCE="dense_int8.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_418_p2" SOURCE="dense_int8.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_520_p3" SOURCE="dense_int8.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_424_p2" SOURCE="dense_int8.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_430_p3" SOURCE="dense_int8.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_438_p2" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_77_9_VITIS_LOOP_78_10_VITIS_LOOP_79_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln72_3_fu_444_p3" SOURCE="dense_int8.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln72_3" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_w_U" SOURCE="" STORAGESIZE="8 1152 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv2_w" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_b_U" SOURCE="" STORAGESIZE="13 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="conv2_b" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_int8_Pipeline_VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_s</Name>
            <Loops>
                <VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>10.114</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125456</Best-caseLatency>
                    <Average-caseLatency>125456</Average-caseLatency>
                    <Worst-caseLatency>125456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.269 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.269 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.269 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125441</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15>
                        <Name>VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15</Name>
                        <Slack>7.30</Slack>
                        <TripCount>125440</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>125454</Latency>
                        <AbsoluteTimeLatency>1.269 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>dense_int8.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15>
                            <Name>VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>dense_int8.cpp:109</SourceLocation>
                        </VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>711</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>981</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_271_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_277_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_297_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_303_p2" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_574_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_397_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_2_fu_581_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_3_fu_588_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_9303_fu_404_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_9303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="or" PRAGMA="" RTLNAME="or_ln103_fu_410_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_8306_fu_415_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_8306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="or" PRAGMA="" RTLNAME="or_ln103_1_fu_421_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_309_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_426_p2" SOURCE="dense_int8.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_432_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_315_p2" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_1_fu_321_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_4_fu_327_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_437_p2" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="flat_idx_mid2194_fu_595_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="flat_idx_mid2194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_335_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="y_5_mid2195_fu_443_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="y_5_mid2195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="flat_idx_1_mid2199_fu_602_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="flat_idx_1_mid2199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_9_mid1_fu_450_p2" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_9_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_9_mid2_fu_456_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_9_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_8_mid2203_fu_463_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_8_mid2203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten188_not_fu_468_p2" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten188_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten188_mid2237_fu_473_p2" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten188_mid2237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln110_mid2205_fu_478_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110_mid2205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_fu_609_p3" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_1_fu_484_p3" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_491_p2" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="flat_idx_1_mid2_fu_616_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="flat_idx_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="or" PRAGMA="" RTLNAME="empty_26_fu_497_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="or" PRAGMA="" RTLNAME="empty_27_fu_502_p2" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="x_2_mid2_fu_507_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="x_2_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_8_mid1_fu_515_p2" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_8_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_8_mid2_fu_521_p3" SOURCE="dense_int8.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_8_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_623_p3" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_1_fu_529_p3" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_1_fu_537_p2" SOURCE="dense_int8.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="and" PRAGMA="" RTLNAME="and_ln110_fu_543_p2" SOURCE="dense_int8.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_2_fu_801_p3" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14ns_4ns_14ns_17_4_1_U37" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14ns_4ns_14ns_17_4_1_U37" SOURCE="dense_int8.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U38" SOURCE="dense_int8.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U38" SOURCE="dense_int8.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln116_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_8s_32s_32_4_1_U38" SOURCE="dense_int8.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_671_p2" SOURCE="dense_int8.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_677_p2" SOURCE="dense_int8.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_2_fu_682_p2" SOURCE="dense_int8.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_688_p2" SOURCE="dense_int8.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_1_fu_694_p2" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_699_p2" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_1_fu_705_p2" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_345_p2" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_2_fu_351_p3" SOURCE="dense_int8.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_2_fu_359_p2" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_12_VITIS_LOOP_108_13_VITIS_LOOP_109_14_VITIS_LOOP_110_15" OPTYPE="select" PRAGMA="" RTLNAME="select_ln108_3_fu_365_p3" SOURCE="dense_int8.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln108_3" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="64" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc_w_U" SOURCE="" STORAGESIZE="8 125440 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="fc_w" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc_b_U" SOURCE="" STORAGESIZE="12 10 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="fc_b" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dense_int8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>10.114</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1085142</Best-caseLatency>
                    <Average-caseLatency>1085142</Average-caseLatency>
                    <Worst-caseLatency>1085142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.975 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.975 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.975 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1085143</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>dense_int8.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>79</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>28</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>6618</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>12036</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>22</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_out_U" SOURCE="" STORAGESIZE="8 6272 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer1_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer2_out_U" SOURCE="" STORAGESIZE="8 12544 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="layer2_out" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_image" index="0" direction="inout" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_image_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_image_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_scores" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_scores_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_scores_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_image_1" access="W" description="Data signal of input_image" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_image" access="W" description="Bit 31 to 0 of input_image"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_image_2" access="W" description="Data signal of input_image" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_image" access="W" description="Bit 63 to 32 of input_image"/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_scores_1" access="W" description="Data signal of output_scores" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_scores" access="W" description="Bit 31 to 0 of output_scores"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_scores_2" access="W" description="Data signal of output_scores" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_scores" access="W" description="Bit 63 to 32 of output_scores"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_image"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="output_scores"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="input_image"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input_image"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="output_scores"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output_scores"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_image_1, 0x10, 32, W, Data signal of input_image, </column>
                    <column name="s_axi_control">input_image_2, 0x14, 32, W, Data signal of input_image, </column>
                    <column name="s_axi_control">output_scores_1, 0x1c, 32, W, Data signal of output_scores, </column>
                    <column name="s_axi_control">output_scores_2, 0x20, 32, W, Data signal of output_scores, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_image">inout, float const *</column>
                    <column name="output_scores">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_image">m_axi_gmem, interface, , channel=0</column>
                    <column name="input_image">s_axi_control, register, offset, name=input_image_1 offset=0x10 range=32</column>
                    <column name="input_image">s_axi_control, register, offset, name=input_image_2 offset=0x14 range=32</column>
                    <column name="output_scores">m_axi_gmem, interface, , channel=0</column>
                    <column name="output_scores">s_axi_control, register, offset, name=output_scores_1 offset=0x1c range=32</column>
                    <column name="output_scores">s_axi_control, register, offset, name=output_scores_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">write, 10, 32, VITIS_LOOP_103_12, dense_int8.cpp:103:24</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">input_image, dense_int8.cpp:54:50, read, Fail, , VITIS_LOOP_44_5, dense_int8.cpp:44:38, 214-232, Access load is in the conditional branch</column>
                    <column name="m_axi_gmem">output_scores, dense_int8.cpp:122:26, write, Widen Fail, , VITIS_LOOP_103_12, dense_int8.cpp:103:24, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output_scores, dense_int8.cpp:122:26, write, Inferred, 10, VITIS_LOOP_103_12, dense_int8.cpp:103:24, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="dense_int8.cpp:25" status="valid" parentFunction="dense_int8" variable="input_image" isDirective="0" options="m_axi port=input_image depth=784"/>
        <Pragma type="interface" location="dense_int8.cpp:26" status="valid" parentFunction="dense_int8" variable="output_scores" isDirective="0" options="m_axi port=output_scores depth=10"/>
        <Pragma type="interface" location="dense_int8.cpp:27" status="valid" parentFunction="dense_int8" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="loop_flatten" location="dense_int8.cpp:103" status="valid" parentFunction="dense_int8" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="dense_int8.cpp:103" status="valid" parentFunction="dense_int8" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="dense_int8.cpp:103" status="valid" parentFunction="dense_int8" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="dense_int8.cpp:103" status="valid" parentFunction="dense_int8" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="dense_int8.cpp:103" status="warning" parentFunction="dense_int8" variable="" isDirective="0" options=" ">
            <Msg msg_id="HLS 200-1016" msg_severity="WARNING" msg_body="The critical path in module 'dense_int8_Pipeline_VITIS_LOOP_71_6_VITIS_LOOP_72_7_VITIS_LOOP_73_8_VITIS_LOOP_7' consists of the following:  'add' operation 32 bit of DSP[210] ('sum', dense_int8.cpp:90) [210]  (2.100 ns)  'store' operation ('sum_write_ln75', dense_int8.cpp:75) of variable 'sum', dense_int8.cpp:90 32 bit on local variable 'sum', dense_int8.cpp:75 [282]  (1.707 ns)  'load' operation 32 bit ('sum_load') on local variable 'sum', dense_int8.cpp:75 [40]  (0.000 ns)  'select' operation 32 bit ('sum_11_mid2107', dense_int8.cpp:71) [73]  (0.000 ns)  'select' operation 32 bit ('sum_11_mid275', dense_int8.cpp:71) [90]  (0.698 ns)  'select' operation 32 bit ('select_ln72_2', dense_int8.cpp:72) [136]  (0.698 ns)  'store' operation ('sum_write_ln75', dense_int8.cpp:75) of variable 'select_ln72_2', dense_int8.cpp:72 32 bit on local variable 'sum', dense_int8.cpp:75 [138]  (1.707 ns)  'load' operation 32 bit ('sum_load_1', dense_int8.cpp:90) on local variable 'sum', dense_int8.cpp:75 [144]  (0.000 ns)  'add' operation 32 bit of DSP[210] ('sum', dense_int8.cpp:90) [210]  (2.100 ns)"/>
        </Pragma>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="dense_int8" options=" " pragmaLocId="dense_int8.cpp:78:0" pragmaLocOpt="dense_int8/VITIS_LOOP_78_10" srcPragmaType="pipeline" srcPragmaLoc="dense_int8.cpp:79" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline dense_int8.cpp:79 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=dense_int8/VITIS_LOOP_78_10  " loopName="VITIS_LOOP_78_10" loopLoc="dense_int8.cpp:78:39"/>
        <AutoPragma type="loop_flatten" parentFunction="dense_int8" options=" " pragmaLocId="dense_int8.cpp:77:0" pragmaLocOpt="dense_int8/VITIS_LOOP_77_9" srcPragmaType="pipeline" srcPragmaLoc="dense_int8.cpp:79" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline dense_int8.cpp:79 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=dense_int8/VITIS_LOOP_77_9  " loopName="VITIS_LOOP_77_9" loopLoc="dense_int8.cpp:77:34"/>
        <AutoPragma type="loop_flatten" parentFunction="dense_int8" options=" " pragmaLocId="dense_int8.cpp:73:0" pragmaLocOpt="dense_int8/VITIS_LOOP_73_8" srcPragmaType="pipeline" srcPragmaLoc="dense_int8.cpp:79" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline dense_int8.cpp:79 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=dense_int8/VITIS_LOOP_73_8  " loopName="VITIS_LOOP_73_8" loopLoc="dense_int8.cpp:73:30"/>
        <AutoPragma type="loop_flatten" parentFunction="dense_int8" options=" " pragmaLocId="dense_int8.cpp:72:0" pragmaLocOpt="dense_int8/VITIS_LOOP_72_7" srcPragmaType="pipeline" srcPragmaLoc="dense_int8.cpp:79" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline dense_int8.cpp:79 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=dense_int8/VITIS_LOOP_72_7  " loopName="VITIS_LOOP_72_7" loopLoc="dense_int8.cpp:72:26"/>
        <AutoPragma type="loop_flatten" parentFunction="dense_int8" options=" " pragmaLocId="dense_int8.cpp:71:0" pragmaLocOpt="dense_int8/VITIS_LOOP_71_6" srcPragmaType="pipeline" srcPragmaLoc="dense_int8.cpp:79" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline dense_int8.cpp:79 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=dense_int8/VITIS_LOOP_71_6  " loopName="VITIS_LOOP_71_6" loopLoc="dense_int8.cpp:71:22"/>
        <AutoPragma type="pipeline" parentFunction="dense_int8" options="" pragmaLocId="dense_int8.cpp:38:0" pragmaLocOpt="dense_int8/VITIS_LOOP_38_3" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=dense_int8/VITIS_LOOP_38_3 " loopName="VITIS_LOOP_38_3" loopLoc="dense_int8.cpp:38:30"/>
        <AutoPragma type="pipeline" parentFunction="dense_int8" options="" pragmaLocId="dense_int8.cpp:79:0" pragmaLocOpt="dense_int8/VITIS_LOOP_79_11" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=dense_int8/VITIS_LOOP_79_11 " loopName="VITIS_LOOP_79_11" loopLoc="dense_int8.cpp:79:43"/>
        <AutoPragma type="pipeline" parentFunction="dense_int8" options="" pragmaLocId="dense_int8.cpp:110:0" pragmaLocOpt="dense_int8/VITIS_LOOP_110_15" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=dense_int8/VITIS_LOOP_110_15 " loopName="VITIS_LOOP_110_15" loopLoc="dense_int8.cpp:110:36"/>
    </AutoPragmaReport>
</profile>
