\ This file has been generated by DOcplex
\ ENCODING=ISO-8859-1
\Problem name: docplex_cutter

Minimize
 obj: num_cuts
Subject To
 cons_vertex_0: bin_sc_0_vx_0 + bin_sc_1_vx_0 = 1
 cons_vertex_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 cons_vertex_2: bin_sc_0_vx_2 + bin_sc_1_vx_2 = 1
 cons_vertex_3: bin_sc_0_vx_3 + bin_sc_1_vx_3 = 1
 cons_vertex_4: bin_sc_0_vx_4 + bin_sc_1_vx_4 = 1
 cons_vertex_5: bin_sc_0_vx_5 + bin_sc_1_vx_5 = 1
 cons_vertex_6: bin_sc_0_vx_6 + bin_sc_1_vx_6 = 1
 cons_vertex_7: bin_sc_0_vx_7 + bin_sc_1_vx_7 = 1
 cons_vertex_8: bin_sc_0_vx_8 + bin_sc_1_vx_8 = 1
 cons_vertex_9: bin_sc_0_vx_9 + bin_sc_1_vx_9 = 1
 cons_vertex_10: bin_sc_0_vx_10 + bin_sc_1_vx_10 = 1
 cons_vertex_11: bin_sc_0_vx_11 + bin_sc_1_vx_11 = 1
 cons_vertex_12: bin_sc_0_vx_12 + bin_sc_1_vx_12 = 1
 cons_vertex_13: bin_sc_0_vx_13 + bin_sc_1_vx_13 = 1
 cons_vertex_14: bin_sc_0_vx_14 + bin_sc_1_vx_14 = 1
 cons_vertex_15: bin_sc_0_vx_15 + bin_sc_1_vx_15 = 1
 cons_vertex_16: bin_sc_0_vx_16 + bin_sc_1_vx_16 = 1
 cons_vertex_17: bin_sc_0_vx_17 + bin_sc_1_vx_17 = 1
 cons_vertex_18: bin_sc_0_vx_18 + bin_sc_1_vx_18 = 1
 cons_vertex_19: bin_sc_0_vx_19 + bin_sc_1_vx_19 = 1
 cons_edge_0_1: - bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_0 <= 0
 cons_edge_0_2: - bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_0 >= 0
 cons_edge_0_3: bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_0 >= 0
 cons_edge_0_4: bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_0 <= 2
 cons_edge_1_1: - bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 0
 cons_edge_1_2: - bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_3: bin_sc_0_vx_0 - bin_sc_0_vx_1 + bin_sc_0_edg_1 >= 0
 cons_edge_1_4: bin_sc_0_vx_0 + bin_sc_0_vx_1 + bin_sc_0_edg_1 <= 2
 cons_edge_2_1: - bin_sc_0_vx_1 - bin_sc_0_vx_4 + bin_sc_0_edg_2 <= 0
 cons_edge_2_2: - bin_sc_0_vx_1 + bin_sc_0_vx_4 + bin_sc_0_edg_2 >= 0
 cons_edge_2_3: bin_sc_0_vx_1 - bin_sc_0_vx_4 + bin_sc_0_edg_2 >= 0
 cons_edge_2_4: bin_sc_0_vx_1 + bin_sc_0_vx_4 + bin_sc_0_edg_2 <= 2
 cons_edge_3_1: - bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 0
 cons_edge_3_2: - bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_3: bin_sc_0_vx_1 - bin_sc_0_vx_2 + bin_sc_0_edg_3 >= 0
 cons_edge_3_4: bin_sc_0_vx_1 + bin_sc_0_vx_2 + bin_sc_0_edg_3 <= 2
 cons_edge_4_1: - bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_4 <= 0
 cons_edge_4_2: - bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_4 >= 0
 cons_edge_4_3: bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_4 >= 0
 cons_edge_4_4: bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_4 <= 2
 cons_edge_5_1: - bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_5 <= 0
 cons_edge_5_2: - bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_5 >= 0
 cons_edge_5_3: bin_sc_0_vx_2 - bin_sc_0_vx_3 + bin_sc_0_edg_5 >= 0
 cons_edge_5_4: bin_sc_0_vx_2 + bin_sc_0_vx_3 + bin_sc_0_edg_5 <= 2
 cons_edge_6_1: - bin_sc_0_vx_3 - bin_sc_0_vx_10 + bin_sc_0_edg_6 <= 0
 cons_edge_6_2: - bin_sc_0_vx_3 + bin_sc_0_vx_10 + bin_sc_0_edg_6 >= 0
 cons_edge_6_3: bin_sc_0_vx_3 - bin_sc_0_vx_10 + bin_sc_0_edg_6 >= 0
 cons_edge_6_4: bin_sc_0_vx_3 + bin_sc_0_vx_10 + bin_sc_0_edg_6 <= 2
 cons_edge_7_1: - bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_7 <= 0
 cons_edge_7_2: - bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_7 >= 0
 cons_edge_7_3: bin_sc_0_vx_3 - bin_sc_0_vx_4 + bin_sc_0_edg_7 >= 0
 cons_edge_7_4: bin_sc_0_vx_3 + bin_sc_0_vx_4 + bin_sc_0_edg_7 <= 2
 cons_edge_8_1: - bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_8 <= 0
 cons_edge_8_2: - bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_8 >= 0
 cons_edge_8_3: bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_8 >= 0
 cons_edge_8_4: bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_8 <= 2
 cons_edge_9_1: - bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_9 <= 0
 cons_edge_9_2: - bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_9 >= 0
 cons_edge_9_3: bin_sc_0_vx_4 - bin_sc_0_vx_5 + bin_sc_0_edg_9 >= 0
 cons_edge_9_4: bin_sc_0_vx_4 + bin_sc_0_vx_5 + bin_sc_0_edg_9 <= 2
 cons_edge_10_1: - bin_sc_0_vx_5 - bin_sc_0_vx_12 + bin_sc_0_edg_10 <= 0
 cons_edge_10_2: - bin_sc_0_vx_5 + bin_sc_0_vx_12 + bin_sc_0_edg_10 >= 0
 cons_edge_10_3: bin_sc_0_vx_5 - bin_sc_0_vx_12 + bin_sc_0_edg_10 >= 0
 cons_edge_10_4: bin_sc_0_vx_5 + bin_sc_0_vx_12 + bin_sc_0_edg_10 <= 2
 cons_edge_11_1: - bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_11 <= 0
 cons_edge_11_2: - bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_11 >= 0
 cons_edge_11_3: bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_11 >= 0
 cons_edge_11_4: bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_11 <= 2
 cons_edge_12_1: - bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_12 <= 0
 cons_edge_12_2: - bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_12 >= 0
 cons_edge_12_3: bin_sc_0_vx_6 - bin_sc_0_vx_7 + bin_sc_0_edg_12 >= 0
 cons_edge_12_4: bin_sc_0_vx_6 + bin_sc_0_vx_7 + bin_sc_0_edg_12 <= 2
 cons_edge_13_1: - bin_sc_0_vx_7 - bin_sc_0_vx_14 + bin_sc_0_edg_13 <= 0
 cons_edge_13_2: - bin_sc_0_vx_7 + bin_sc_0_vx_14 + bin_sc_0_edg_13 >= 0
 cons_edge_13_3: bin_sc_0_vx_7 - bin_sc_0_vx_14 + bin_sc_0_edg_13 >= 0
 cons_edge_13_4: bin_sc_0_vx_7 + bin_sc_0_vx_14 + bin_sc_0_edg_13 <= 2
 cons_edge_14_1: - bin_sc_0_vx_7 - bin_sc_0_vx_8 + bin_sc_0_edg_14 <= 0
 cons_edge_14_2: - bin_sc_0_vx_7 + bin_sc_0_vx_8 + bin_sc_0_edg_14 >= 0
 cons_edge_14_3: bin_sc_0_vx_7 - bin_sc_0_vx_8 + bin_sc_0_edg_14 >= 0
 cons_edge_14_4: bin_sc_0_vx_7 + bin_sc_0_vx_8 + bin_sc_0_edg_14 <= 2
 cons_edge_15_1: - bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_15 <= 0
 cons_edge_15_2: - bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_15 >= 0
 cons_edge_15_3: bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_15 >= 0
 cons_edge_15_4: bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_15 <= 2
 cons_edge_16_1: - bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_16 <= 0
 cons_edge_16_2: - bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_16 >= 0
 cons_edge_16_3: bin_sc_0_vx_8 - bin_sc_0_vx_9 + bin_sc_0_edg_16 >= 0
 cons_edge_16_4: bin_sc_0_vx_8 + bin_sc_0_vx_9 + bin_sc_0_edg_16 <= 2
 cons_edge_17_1: - bin_sc_0_vx_9 - bin_sc_0_vx_14 + bin_sc_0_edg_17 <= 0
 cons_edge_17_2: - bin_sc_0_vx_9 + bin_sc_0_vx_14 + bin_sc_0_edg_17 >= 0
 cons_edge_17_3: bin_sc_0_vx_9 - bin_sc_0_vx_14 + bin_sc_0_edg_17 >= 0
 cons_edge_17_4: bin_sc_0_vx_9 + bin_sc_0_vx_14 + bin_sc_0_edg_17 <= 2
 cons_edge_18_1: - bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_18 <= 0
 cons_edge_18_2: - bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_18 >= 0
 cons_edge_18_3: bin_sc_0_vx_9 - bin_sc_0_vx_10 + bin_sc_0_edg_18 >= 0
 cons_edge_18_4: bin_sc_0_vx_9 + bin_sc_0_vx_10 + bin_sc_0_edg_18 <= 2
 cons_edge_19_1: - bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_19 <= 0
 cons_edge_19_2: - bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_19 >= 0
 cons_edge_19_3: bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_19 >= 0
 cons_edge_19_4: bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_19 <= 2
 cons_edge_20_1: - bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_20 <= 0
 cons_edge_20_2: - bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_20 >= 0
 cons_edge_20_3: bin_sc_0_vx_10 - bin_sc_0_vx_11 + bin_sc_0_edg_20 >= 0
 cons_edge_20_4: bin_sc_0_vx_10 + bin_sc_0_vx_11 + bin_sc_0_edg_20 <= 2
 cons_edge_21_1: - bin_sc_0_vx_11 - bin_sc_0_vx_16 + bin_sc_0_edg_21 <= 0
 cons_edge_21_2: - bin_sc_0_vx_11 + bin_sc_0_vx_16 + bin_sc_0_edg_21 >= 0
 cons_edge_21_3: bin_sc_0_vx_11 - bin_sc_0_vx_16 + bin_sc_0_edg_21 >= 0
 cons_edge_21_4: bin_sc_0_vx_11 + bin_sc_0_vx_16 + bin_sc_0_edg_21 <= 2
 cons_edge_22_1: - bin_sc_0_vx_11 - bin_sc_0_vx_12 + bin_sc_0_edg_22 <= 0
 cons_edge_22_2: - bin_sc_0_vx_11 + bin_sc_0_vx_12 + bin_sc_0_edg_22 >= 0
 cons_edge_22_3: bin_sc_0_vx_11 - bin_sc_0_vx_12 + bin_sc_0_edg_22 >= 0
 cons_edge_22_4: bin_sc_0_vx_11 + bin_sc_0_vx_12 + bin_sc_0_edg_22 <= 2
 cons_edge_23_1: - bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_23 <= 0
 cons_edge_23_2: - bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_23 >= 0
 cons_edge_23_3: bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_23 >= 0
 cons_edge_23_4: bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_23 <= 2
 cons_edge_24_1: - bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_24 <= 0
 cons_edge_24_2: - bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_24 >= 0
 cons_edge_24_3: bin_sc_0_vx_12 - bin_sc_0_vx_13 + bin_sc_0_edg_24 >= 0
 cons_edge_24_4: bin_sc_0_vx_12 + bin_sc_0_vx_13 + bin_sc_0_edg_24 <= 2
 cons_edge_25_1: - bin_sc_0_vx_13 - bin_sc_0_vx_18 + bin_sc_0_edg_25 <= 0
 cons_edge_25_2: - bin_sc_0_vx_13 + bin_sc_0_vx_18 + bin_sc_0_edg_25 >= 0
 cons_edge_25_3: bin_sc_0_vx_13 - bin_sc_0_vx_18 + bin_sc_0_edg_25 >= 0
 cons_edge_25_4: bin_sc_0_vx_13 + bin_sc_0_vx_18 + bin_sc_0_edg_25 <= 2
 cons_edge_26_1: - bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_26 <= 0
 cons_edge_26_2: - bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_26 >= 0
 cons_edge_26_3: bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_26 >= 0
 cons_edge_26_4: bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_26 <= 2
 cons_edge_27_1: - bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_27 <= 0
 cons_edge_27_2: - bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_27 >= 0
 cons_edge_27_3: bin_sc_0_vx_14 - bin_sc_0_vx_15 + bin_sc_0_edg_27 >= 0
 cons_edge_27_4: bin_sc_0_vx_14 + bin_sc_0_vx_15 + bin_sc_0_edg_27 <= 2
 cons_edge_28_1: - bin_sc_0_vx_15 - bin_sc_0_vx_16 + bin_sc_0_edg_28 <= 0
 cons_edge_28_2: - bin_sc_0_vx_15 + bin_sc_0_vx_16 + bin_sc_0_edg_28 >= 0
 cons_edge_28_3: bin_sc_0_vx_15 - bin_sc_0_vx_16 + bin_sc_0_edg_28 >= 0
 cons_edge_28_4: bin_sc_0_vx_15 + bin_sc_0_vx_16 + bin_sc_0_edg_28 <= 2
 cons_edge_29_1: - bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_29 <= 0
 cons_edge_29_2: - bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_29 >= 0
 cons_edge_29_3: bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_29 >= 0
 cons_edge_29_4: bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_29 <= 2
 cons_edge_30_1: - bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_30 <= 0
 cons_edge_30_2: - bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_30 >= 0
 cons_edge_30_3: bin_sc_0_vx_16 - bin_sc_0_vx_17 + bin_sc_0_edg_30 >= 0
 cons_edge_30_4: bin_sc_0_vx_16 + bin_sc_0_vx_17 + bin_sc_0_edg_30 <= 2
 cons_edge_31_1: - bin_sc_0_vx_17 - bin_sc_0_vx_18 + bin_sc_0_edg_31 <= 0
 cons_edge_31_2: - bin_sc_0_vx_17 + bin_sc_0_vx_18 + bin_sc_0_edg_31 >= 0
 cons_edge_31_3: bin_sc_0_vx_17 - bin_sc_0_vx_18 + bin_sc_0_edg_31 >= 0
 cons_edge_31_4: bin_sc_0_vx_17 + bin_sc_0_vx_18 + bin_sc_0_edg_31 <= 2
 cons_edge_32_1: - bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_32 <= 0
 cons_edge_32_2: - bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_32 >= 0
 cons_edge_32_3: bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_32 >= 0
 cons_edge_32_4: bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_32 <= 2
 cons_edge_33_1: - bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_33 <= 0
 cons_edge_33_2: - bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_33 >= 0
 cons_edge_33_3: bin_sc_0_vx_18 - bin_sc_0_vx_19 + bin_sc_0_edg_33 >= 0
 cons_edge_33_4: bin_sc_0_vx_18 + bin_sc_0_vx_19 + bin_sc_0_edg_33 <= 2
 cons_edge_0_1#156: - bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_0 <= 0
 cons_edge_0_2#157: - bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_0 >= 0
 cons_edge_0_3#158: bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_0 >= 0
 cons_edge_0_4#159: bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_0 <= 2
 cons_edge_1_1#160: - bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 0
 cons_edge_1_2#161: - bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_3#162: bin_sc_1_vx_0 - bin_sc_1_vx_1 + bin_sc_1_edg_1 >= 0
 cons_edge_1_4#163: bin_sc_1_vx_0 + bin_sc_1_vx_1 + bin_sc_1_edg_1 <= 2
 cons_edge_2_1#164: - bin_sc_1_vx_1 - bin_sc_1_vx_4 + bin_sc_1_edg_2 <= 0
 cons_edge_2_2#165: - bin_sc_1_vx_1 + bin_sc_1_vx_4 + bin_sc_1_edg_2 >= 0
 cons_edge_2_3#166: bin_sc_1_vx_1 - bin_sc_1_vx_4 + bin_sc_1_edg_2 >= 0
 cons_edge_2_4#167: bin_sc_1_vx_1 + bin_sc_1_vx_4 + bin_sc_1_edg_2 <= 2
 cons_edge_3_1#168: - bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 0
 cons_edge_3_2#169: - bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_3#170: bin_sc_1_vx_1 - bin_sc_1_vx_2 + bin_sc_1_edg_3 >= 0
 cons_edge_3_4#171: bin_sc_1_vx_1 + bin_sc_1_vx_2 + bin_sc_1_edg_3 <= 2
 cons_edge_4_1#172: - bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_4 <= 0
 cons_edge_4_2#173: - bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_4 >= 0
 cons_edge_4_3#174: bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_4 >= 0
 cons_edge_4_4#175: bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_4 <= 2
 cons_edge_5_1#176: - bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_5 <= 0
 cons_edge_5_2#177: - bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_5 >= 0
 cons_edge_5_3#178: bin_sc_1_vx_2 - bin_sc_1_vx_3 + bin_sc_1_edg_5 >= 0
 cons_edge_5_4#179: bin_sc_1_vx_2 + bin_sc_1_vx_3 + bin_sc_1_edg_5 <= 2
 cons_edge_6_1#180: - bin_sc_1_vx_3 - bin_sc_1_vx_10 + bin_sc_1_edg_6 <= 0
 cons_edge_6_2#181: - bin_sc_1_vx_3 + bin_sc_1_vx_10 + bin_sc_1_edg_6 >= 0
 cons_edge_6_3#182: bin_sc_1_vx_3 - bin_sc_1_vx_10 + bin_sc_1_edg_6 >= 0
 cons_edge_6_4#183: bin_sc_1_vx_3 + bin_sc_1_vx_10 + bin_sc_1_edg_6 <= 2
 cons_edge_7_1#184: - bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_7 <= 0
 cons_edge_7_2#185: - bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_7 >= 0
 cons_edge_7_3#186: bin_sc_1_vx_3 - bin_sc_1_vx_4 + bin_sc_1_edg_7 >= 0
 cons_edge_7_4#187: bin_sc_1_vx_3 + bin_sc_1_vx_4 + bin_sc_1_edg_7 <= 2
 cons_edge_8_1#188: - bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_8 <= 0
 cons_edge_8_2#189: - bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_8 >= 0
 cons_edge_8_3#190: bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_8 >= 0
 cons_edge_8_4#191: bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_8 <= 2
 cons_edge_9_1#192: - bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_9 <= 0
 cons_edge_9_2#193: - bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_9 >= 0
 cons_edge_9_3#194: bin_sc_1_vx_4 - bin_sc_1_vx_5 + bin_sc_1_edg_9 >= 0
 cons_edge_9_4#195: bin_sc_1_vx_4 + bin_sc_1_vx_5 + bin_sc_1_edg_9 <= 2
 cons_edge_10_1#196: - bin_sc_1_vx_5 - bin_sc_1_vx_12 + bin_sc_1_edg_10 <= 0
 cons_edge_10_2#197: - bin_sc_1_vx_5 + bin_sc_1_vx_12 + bin_sc_1_edg_10 >= 0
 cons_edge_10_3#198: bin_sc_1_vx_5 - bin_sc_1_vx_12 + bin_sc_1_edg_10 >= 0
 cons_edge_10_4#199: bin_sc_1_vx_5 + bin_sc_1_vx_12 + bin_sc_1_edg_10 <= 2
 cons_edge_11_1#200: - bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_11 <= 0
 cons_edge_11_2#201: - bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_11 >= 0
 cons_edge_11_3#202: bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_11 >= 0
 cons_edge_11_4#203: bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_11 <= 2
 cons_edge_12_1#204: - bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_12 <= 0
 cons_edge_12_2#205: - bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_12 >= 0
 cons_edge_12_3#206: bin_sc_1_vx_6 - bin_sc_1_vx_7 + bin_sc_1_edg_12 >= 0
 cons_edge_12_4#207: bin_sc_1_vx_6 + bin_sc_1_vx_7 + bin_sc_1_edg_12 <= 2
 cons_edge_13_1#208: - bin_sc_1_vx_7 - bin_sc_1_vx_14 + bin_sc_1_edg_13 <= 0
 cons_edge_13_2#209: - bin_sc_1_vx_7 + bin_sc_1_vx_14 + bin_sc_1_edg_13 >= 0
 cons_edge_13_3#210: bin_sc_1_vx_7 - bin_sc_1_vx_14 + bin_sc_1_edg_13 >= 0
 cons_edge_13_4#211: bin_sc_1_vx_7 + bin_sc_1_vx_14 + bin_sc_1_edg_13 <= 2
 cons_edge_14_1#212: - bin_sc_1_vx_7 - bin_sc_1_vx_8 + bin_sc_1_edg_14 <= 0
 cons_edge_14_2#213: - bin_sc_1_vx_7 + bin_sc_1_vx_8 + bin_sc_1_edg_14 >= 0
 cons_edge_14_3#214: bin_sc_1_vx_7 - bin_sc_1_vx_8 + bin_sc_1_edg_14 >= 0
 cons_edge_14_4#215: bin_sc_1_vx_7 + bin_sc_1_vx_8 + bin_sc_1_edg_14 <= 2
 cons_edge_15_1#216: - bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_15 <= 0
 cons_edge_15_2#217: - bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_15 >= 0
 cons_edge_15_3#218: bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_15 >= 0
 cons_edge_15_4#219: bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_15 <= 2
 cons_edge_16_1#220: - bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_16 <= 0
 cons_edge_16_2#221: - bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_16 >= 0
 cons_edge_16_3#222: bin_sc_1_vx_8 - bin_sc_1_vx_9 + bin_sc_1_edg_16 >= 0
 cons_edge_16_4#223: bin_sc_1_vx_8 + bin_sc_1_vx_9 + bin_sc_1_edg_16 <= 2
 cons_edge_17_1#224: - bin_sc_1_vx_9 - bin_sc_1_vx_14 + bin_sc_1_edg_17 <= 0
 cons_edge_17_2#225: - bin_sc_1_vx_9 + bin_sc_1_vx_14 + bin_sc_1_edg_17 >= 0
 cons_edge_17_3#226: bin_sc_1_vx_9 - bin_sc_1_vx_14 + bin_sc_1_edg_17 >= 0
 cons_edge_17_4#227: bin_sc_1_vx_9 + bin_sc_1_vx_14 + bin_sc_1_edg_17 <= 2
 cons_edge_18_1#228: - bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_18 <= 0
 cons_edge_18_2#229: - bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_18 >= 0
 cons_edge_18_3#230: bin_sc_1_vx_9 - bin_sc_1_vx_10 + bin_sc_1_edg_18 >= 0
 cons_edge_18_4#231: bin_sc_1_vx_9 + bin_sc_1_vx_10 + bin_sc_1_edg_18 <= 2
 cons_edge_19_1#232: - bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_19 <= 0
 cons_edge_19_2#233: - bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_19 >= 0
 cons_edge_19_3#234: bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_19 >= 0
 cons_edge_19_4#235: bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_19 <= 2
 cons_edge_20_1#236: - bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_20 <= 0
 cons_edge_20_2#237: - bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_20 >= 0
 cons_edge_20_3#238: bin_sc_1_vx_10 - bin_sc_1_vx_11 + bin_sc_1_edg_20 >= 0
 cons_edge_20_4#239: bin_sc_1_vx_10 + bin_sc_1_vx_11 + bin_sc_1_edg_20 <= 2
 cons_edge_21_1#240: - bin_sc_1_vx_11 - bin_sc_1_vx_16 + bin_sc_1_edg_21 <= 0
 cons_edge_21_2#241: - bin_sc_1_vx_11 + bin_sc_1_vx_16 + bin_sc_1_edg_21 >= 0
 cons_edge_21_3#242: bin_sc_1_vx_11 - bin_sc_1_vx_16 + bin_sc_1_edg_21 >= 0
 cons_edge_21_4#243: bin_sc_1_vx_11 + bin_sc_1_vx_16 + bin_sc_1_edg_21 <= 2
 cons_edge_22_1#244: - bin_sc_1_vx_11 - bin_sc_1_vx_12 + bin_sc_1_edg_22 <= 0
 cons_edge_22_2#245: - bin_sc_1_vx_11 + bin_sc_1_vx_12 + bin_sc_1_edg_22 >= 0
 cons_edge_22_3#246: bin_sc_1_vx_11 - bin_sc_1_vx_12 + bin_sc_1_edg_22 >= 0
 cons_edge_22_4#247: bin_sc_1_vx_11 + bin_sc_1_vx_12 + bin_sc_1_edg_22 <= 2
 cons_edge_23_1#248: - bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_23 <= 0
 cons_edge_23_2#249: - bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_23 >= 0
 cons_edge_23_3#250: bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_23 >= 0
 cons_edge_23_4#251: bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_23 <= 2
 cons_edge_24_1#252: - bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_24 <= 0
 cons_edge_24_2#253: - bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_24 >= 0
 cons_edge_24_3#254: bin_sc_1_vx_12 - bin_sc_1_vx_13 + bin_sc_1_edg_24 >= 0
 cons_edge_24_4#255: bin_sc_1_vx_12 + bin_sc_1_vx_13 + bin_sc_1_edg_24 <= 2
 cons_edge_25_1#256: - bin_sc_1_vx_13 - bin_sc_1_vx_18 + bin_sc_1_edg_25 <= 0
 cons_edge_25_2#257: - bin_sc_1_vx_13 + bin_sc_1_vx_18 + bin_sc_1_edg_25 >= 0
 cons_edge_25_3#258: bin_sc_1_vx_13 - bin_sc_1_vx_18 + bin_sc_1_edg_25 >= 0
 cons_edge_25_4#259: bin_sc_1_vx_13 + bin_sc_1_vx_18 + bin_sc_1_edg_25 <= 2
 cons_edge_26_1#260: - bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_26 <= 0
 cons_edge_26_2#261: - bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_26 >= 0
 cons_edge_26_3#262: bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_26 >= 0
 cons_edge_26_4#263: bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_26 <= 2
 cons_edge_27_1#264: - bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_27 <= 0
 cons_edge_27_2#265: - bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_27 >= 0
 cons_edge_27_3#266: bin_sc_1_vx_14 - bin_sc_1_vx_15 + bin_sc_1_edg_27 >= 0
 cons_edge_27_4#267: bin_sc_1_vx_14 + bin_sc_1_vx_15 + bin_sc_1_edg_27 <= 2
 cons_edge_28_1#268: - bin_sc_1_vx_15 - bin_sc_1_vx_16 + bin_sc_1_edg_28 <= 0
 cons_edge_28_2#269: - bin_sc_1_vx_15 + bin_sc_1_vx_16 + bin_sc_1_edg_28 >= 0
 cons_edge_28_3#270: bin_sc_1_vx_15 - bin_sc_1_vx_16 + bin_sc_1_edg_28 >= 0
 cons_edge_28_4#271: bin_sc_1_vx_15 + bin_sc_1_vx_16 + bin_sc_1_edg_28 <= 2
 cons_edge_29_1#272: - bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_29 <= 0
 cons_edge_29_2#273: - bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_29 >= 0
 cons_edge_29_3#274: bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_29 >= 0
 cons_edge_29_4#275: bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_29 <= 2
 cons_edge_30_1#276: - bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_30 <= 0
 cons_edge_30_2#277: - bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_30 >= 0
 cons_edge_30_3#278: bin_sc_1_vx_16 - bin_sc_1_vx_17 + bin_sc_1_edg_30 >= 0
 cons_edge_30_4#279: bin_sc_1_vx_16 + bin_sc_1_vx_17 + bin_sc_1_edg_30 <= 2
 cons_edge_31_1#280: - bin_sc_1_vx_17 - bin_sc_1_vx_18 + bin_sc_1_edg_31 <= 0
 cons_edge_31_2#281: - bin_sc_1_vx_17 + bin_sc_1_vx_18 + bin_sc_1_edg_31 >= 0
 cons_edge_31_3#282: bin_sc_1_vx_17 - bin_sc_1_vx_18 + bin_sc_1_edg_31 >= 0
 cons_edge_31_4#283: bin_sc_1_vx_17 + bin_sc_1_vx_18 + bin_sc_1_edg_31 <= 2
 cons_edge_32_1#284: - bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_32 <= 0
 cons_edge_32_2#285: - bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_32 >= 0
 cons_edge_32_3#286: bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_32 >= 0
 cons_edge_32_4#287: bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_32 <= 2
 cons_edge_33_1#288: - bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_33 <= 0
 cons_edge_33_2#289: - bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_33 >= 0
 cons_edge_33_3#290: bin_sc_1_vx_18 - bin_sc_1_vx_19 + bin_sc_1_edg_33 >= 0
 cons_edge_33_4#291: bin_sc_1_vx_18 + bin_sc_1_vx_19 + bin_sc_1_edg_33 <= 2
 cons_symm_0: bin_sc_0_vx_0 = 1
 cons_symm_1: bin_sc_0_vx_1 + bin_sc_1_vx_1 = 1
 c295: num_cuts - 0.500000000000 bin_sc_0_edg_0 - 0.500000000000 bin_sc_0_edg_1
       - 0.500000000000 bin_sc_0_edg_2 - 0.500000000000 bin_sc_0_edg_3
       - 0.500000000000 bin_sc_0_edg_4 - 0.500000000000 bin_sc_0_edg_5
       - 0.500000000000 bin_sc_0_edg_6 - 0.500000000000 bin_sc_0_edg_7
       - 0.500000000000 bin_sc_0_edg_8 - 0.500000000000 bin_sc_0_edg_9
       - 0.500000000000 bin_sc_0_edg_10 - 0.500000000000 bin_sc_0_edg_11
       - 0.500000000000 bin_sc_0_edg_12 - 0.500000000000 bin_sc_0_edg_13
       - 0.500000000000 bin_sc_0_edg_14 - 0.500000000000 bin_sc_0_edg_15
       - 0.500000000000 bin_sc_0_edg_16 - 0.500000000000 bin_sc_0_edg_17
       - 0.500000000000 bin_sc_0_edg_18 - 0.500000000000 bin_sc_0_edg_19
       - 0.500000000000 bin_sc_0_edg_20 - 0.500000000000 bin_sc_0_edg_21
       - 0.500000000000 bin_sc_0_edg_22 - 0.500000000000 bin_sc_0_edg_23
       - 0.500000000000 bin_sc_0_edg_24 - 0.500000000000 bin_sc_0_edg_25
       - 0.500000000000 bin_sc_0_edg_26 - 0.500000000000 bin_sc_0_edg_27
       - 0.500000000000 bin_sc_0_edg_28 - 0.500000000000 bin_sc_0_edg_29
       - 0.500000000000 bin_sc_0_edg_30 - 0.500000000000 bin_sc_0_edg_31
       - 0.500000000000 bin_sc_0_edg_32 - 0.500000000000 bin_sc_0_edg_33
       - 0.500000000000 bin_sc_1_edg_0 - 0.500000000000 bin_sc_1_edg_1
       - 0.500000000000 bin_sc_1_edg_2 - 0.500000000000 bin_sc_1_edg_3
       - 0.500000000000 bin_sc_1_edg_4 - 0.500000000000 bin_sc_1_edg_5
       - 0.500000000000 bin_sc_1_edg_6 - 0.500000000000 bin_sc_1_edg_7
       - 0.500000000000 bin_sc_1_edg_8 - 0.500000000000 bin_sc_1_edg_9
       - 0.500000000000 bin_sc_1_edg_10 - 0.500000000000 bin_sc_1_edg_11
       - 0.500000000000 bin_sc_1_edg_12 - 0.500000000000 bin_sc_1_edg_13
       - 0.500000000000 bin_sc_1_edg_14 - 0.500000000000 bin_sc_1_edg_15
       - 0.500000000000 bin_sc_1_edg_16 - 0.500000000000 bin_sc_1_edg_17
       - 0.500000000000 bin_sc_1_edg_18 - 0.500000000000 bin_sc_1_edg_19
       - 0.500000000000 bin_sc_1_edg_20 - 0.500000000000 bin_sc_1_edg_21
       - 0.500000000000 bin_sc_1_edg_22 - 0.500000000000 bin_sc_1_edg_23
       - 0.500000000000 bin_sc_1_edg_24 - 0.500000000000 bin_sc_1_edg_25
       - 0.500000000000 bin_sc_1_edg_26 - 0.500000000000 bin_sc_1_edg_27
       - 0.500000000000 bin_sc_1_edg_28 - 0.500000000000 bin_sc_1_edg_29
       - 0.500000000000 bin_sc_1_edg_30 - 0.500000000000 bin_sc_1_edg_31
       - 0.500000000000 bin_sc_1_edg_32 - 0.500000000000 bin_sc_1_edg_33 = 0
 cons_subcircuit_input_0: - 2 bin_sc_0_vx_0 - bin_sc_0_vx_2 - 2 bin_sc_0_vx_6
                          - bin_sc_0_vx_8 + original_input_0 = 0
 c297: _and254 - bin_sc_0_edg_0 <= 0
 c298: _and254 - bin_sc_0_vx_1 <= 0
 c299: _and254 - bin_sc_0_vx_1 - bin_sc_0_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_0_0:
                                          bin_edge_var_downstream_vertex_var_product_0_0
                                          - _and254 = 0
 c301: _and255 - bin_sc_0_edg_1 <= 0
 c302: _and255 - bin_sc_0_vx_1 <= 0
 c303: _and255 - bin_sc_0_vx_1 - bin_sc_0_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_0_1:
                                          bin_edge_var_downstream_vertex_var_product_0_1
                                          - _and255 = 0
 c305: _and256 - bin_sc_0_edg_2 <= 0
 c306: _and256 - bin_sc_0_vx_4 <= 0
 c307: _and256 - bin_sc_0_vx_4 - bin_sc_0_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_0_2:
                                          bin_edge_var_downstream_vertex_var_product_0_2
                                          - _and256 = 0
 c309: _and257 - bin_sc_0_edg_3 <= 0
 c310: _and257 - bin_sc_0_vx_2 <= 0
 c311: _and257 - bin_sc_0_vx_2 - bin_sc_0_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_0_3:
                                          bin_edge_var_downstream_vertex_var_product_0_3
                                          - _and257 = 0
 c313: _and258 - bin_sc_0_edg_4 <= 0
 c314: _and258 - bin_sc_0_vx_3 <= 0
 c315: _and258 - bin_sc_0_vx_3 - bin_sc_0_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_0_4:
                                          bin_edge_var_downstream_vertex_var_product_0_4
                                          - _and258 = 0
 c317: _and259 - bin_sc_0_edg_5 <= 0
 c318: _and259 - bin_sc_0_vx_3 <= 0
 c319: _and259 - bin_sc_0_vx_3 - bin_sc_0_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_0_5:
                                          bin_edge_var_downstream_vertex_var_product_0_5
                                          - _and259 = 0
 c321: _and260 - bin_sc_0_edg_6 <= 0
 c322: _and260 - bin_sc_0_vx_10 <= 0
 c323: _and260 - bin_sc_0_vx_10 - bin_sc_0_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_0_6:
                                          bin_edge_var_downstream_vertex_var_product_0_6
                                          - _and260 = 0
 c325: _and261 - bin_sc_0_edg_7 <= 0
 c326: _and261 - bin_sc_0_vx_4 <= 0
 c327: _and261 - bin_sc_0_vx_4 - bin_sc_0_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_0_7:
                                          bin_edge_var_downstream_vertex_var_product_0_7
                                          - _and261 = 0
 c329: _and262 - bin_sc_0_edg_8 <= 0
 c330: _and262 - bin_sc_0_vx_5 <= 0
 c331: _and262 - bin_sc_0_vx_5 - bin_sc_0_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_0_8:
                                          bin_edge_var_downstream_vertex_var_product_0_8
                                          - _and262 = 0
 c333: _and263 - bin_sc_0_edg_9 <= 0
 c334: _and263 - bin_sc_0_vx_5 <= 0
 c335: _and263 - bin_sc_0_vx_5 - bin_sc_0_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_0_9:
                                          bin_edge_var_downstream_vertex_var_product_0_9
                                          - _and263 = 0
 c337: _and264 - bin_sc_0_edg_10 <= 0
 c338: _and264 - bin_sc_0_vx_12 <= 0
 c339: _and264 - bin_sc_0_vx_12 - bin_sc_0_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_0_10:
                                           bin_edge_var_downstream_vertex_var_product_0_10
                                           - _and264 = 0
 c341: _and265 - bin_sc_0_edg_11 <= 0
 c342: _and265 - bin_sc_0_vx_7 <= 0
 c343: _and265 - bin_sc_0_vx_7 - bin_sc_0_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_0_11:
                                           bin_edge_var_downstream_vertex_var_product_0_11
                                           - _and265 = 0
 c345: _and266 - bin_sc_0_edg_12 <= 0
 c346: _and266 - bin_sc_0_vx_7 <= 0
 c347: _and266 - bin_sc_0_vx_7 - bin_sc_0_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_0_12:
                                           bin_edge_var_downstream_vertex_var_product_0_12
                                           - _and266 = 0
 c349: _and267 - bin_sc_0_edg_13 <= 0
 c350: _and267 - bin_sc_0_vx_14 <= 0
 c351: _and267 - bin_sc_0_vx_14 - bin_sc_0_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_0_13:
                                           bin_edge_var_downstream_vertex_var_product_0_13
                                           - _and267 = 0
 c353: _and268 - bin_sc_0_edg_14 <= 0
 c354: _and268 - bin_sc_0_vx_8 <= 0
 c355: _and268 - bin_sc_0_vx_8 - bin_sc_0_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_0_14:
                                           bin_edge_var_downstream_vertex_var_product_0_14
                                           - _and268 = 0
 c357: _and269 - bin_sc_0_edg_15 <= 0
 c358: _and269 - bin_sc_0_vx_9 <= 0
 c359: _and269 - bin_sc_0_vx_9 - bin_sc_0_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_0_15:
                                           bin_edge_var_downstream_vertex_var_product_0_15
                                           - _and269 = 0
 c361: _and270 - bin_sc_0_edg_16 <= 0
 c362: _and270 - bin_sc_0_vx_9 <= 0
 c363: _and270 - bin_sc_0_vx_9 - bin_sc_0_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_0_16:
                                           bin_edge_var_downstream_vertex_var_product_0_16
                                           - _and270 = 0
 c365: _and271 - bin_sc_0_edg_17 <= 0
 c366: _and271 - bin_sc_0_vx_14 <= 0
 c367: _and271 - bin_sc_0_vx_14 - bin_sc_0_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_0_17:
                                           bin_edge_var_downstream_vertex_var_product_0_17
                                           - _and271 = 0
 c369: _and272 - bin_sc_0_edg_18 <= 0
 c370: _and272 - bin_sc_0_vx_10 <= 0
 c371: _and272 - bin_sc_0_vx_10 - bin_sc_0_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_0_18:
                                           bin_edge_var_downstream_vertex_var_product_0_18
                                           - _and272 = 0
 c373: _and273 - bin_sc_0_edg_19 <= 0
 c374: _and273 - bin_sc_0_vx_11 <= 0
 c375: _and273 - bin_sc_0_vx_11 - bin_sc_0_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_0_19:
                                           bin_edge_var_downstream_vertex_var_product_0_19
                                           - _and273 = 0
 c377: _and274 - bin_sc_0_edg_20 <= 0
 c378: _and274 - bin_sc_0_vx_11 <= 0
 c379: _and274 - bin_sc_0_vx_11 - bin_sc_0_edg_20 >= -1
 cons_edge_var_downstream_vertex_var_0_20:
                                           bin_edge_var_downstream_vertex_var_product_0_20
                                           - _and274 = 0
 c381: _and275 - bin_sc_0_edg_21 <= 0
 c382: _and275 - bin_sc_0_vx_16 <= 0
 c383: _and275 - bin_sc_0_vx_16 - bin_sc_0_edg_21 >= -1
 cons_edge_var_downstream_vertex_var_0_21:
                                           bin_edge_var_downstream_vertex_var_product_0_21
                                           - _and275 = 0
 c385: _and276 - bin_sc_0_edg_22 <= 0
 c386: _and276 - bin_sc_0_vx_12 <= 0
 c387: _and276 - bin_sc_0_vx_12 - bin_sc_0_edg_22 >= -1
 cons_edge_var_downstream_vertex_var_0_22:
                                           bin_edge_var_downstream_vertex_var_product_0_22
                                           - _and276 = 0
 c389: _and277 - bin_sc_0_edg_23 <= 0
 c390: _and277 - bin_sc_0_vx_13 <= 0
 c391: _and277 - bin_sc_0_vx_13 - bin_sc_0_edg_23 >= -1
 cons_edge_var_downstream_vertex_var_0_23:
                                           bin_edge_var_downstream_vertex_var_product_0_23
                                           - _and277 = 0
 c393: _and278 - bin_sc_0_edg_24 <= 0
 c394: _and278 - bin_sc_0_vx_13 <= 0
 c395: _and278 - bin_sc_0_vx_13 - bin_sc_0_edg_24 >= -1
 cons_edge_var_downstream_vertex_var_0_24:
                                           bin_edge_var_downstream_vertex_var_product_0_24
                                           - _and278 = 0
 c397: _and279 - bin_sc_0_edg_25 <= 0
 c398: _and279 - bin_sc_0_vx_18 <= 0
 c399: _and279 - bin_sc_0_vx_18 - bin_sc_0_edg_25 >= -1
 cons_edge_var_downstream_vertex_var_0_25:
                                           bin_edge_var_downstream_vertex_var_product_0_25
                                           - _and279 = 0
 c401: _and280 - bin_sc_0_edg_26 <= 0
 c402: _and280 - bin_sc_0_vx_15 <= 0
 c403: _and280 - bin_sc_0_vx_15 - bin_sc_0_edg_26 >= -1
 cons_edge_var_downstream_vertex_var_0_26:
                                           bin_edge_var_downstream_vertex_var_product_0_26
                                           - _and280 = 0
 c405: _and281 - bin_sc_0_edg_27 <= 0
 c406: _and281 - bin_sc_0_vx_15 <= 0
 c407: _and281 - bin_sc_0_vx_15 - bin_sc_0_edg_27 >= -1
 cons_edge_var_downstream_vertex_var_0_27:
                                           bin_edge_var_downstream_vertex_var_product_0_27
                                           - _and281 = 0
 c409: _and282 - bin_sc_0_edg_28 <= 0
 c410: _and282 - bin_sc_0_vx_16 <= 0
 c411: _and282 - bin_sc_0_vx_16 - bin_sc_0_edg_28 >= -1
 cons_edge_var_downstream_vertex_var_0_28:
                                           bin_edge_var_downstream_vertex_var_product_0_28
                                           - _and282 = 0
 c413: _and283 - bin_sc_0_edg_29 <= 0
 c414: _and283 - bin_sc_0_vx_17 <= 0
 c415: _and283 - bin_sc_0_vx_17 - bin_sc_0_edg_29 >= -1
 cons_edge_var_downstream_vertex_var_0_29:
                                           bin_edge_var_downstream_vertex_var_product_0_29
                                           - _and283 = 0
 c417: _and284 - bin_sc_0_edg_30 <= 0
 c418: _and284 - bin_sc_0_vx_17 <= 0
 c419: _and284 - bin_sc_0_vx_17 - bin_sc_0_edg_30 >= -1
 cons_edge_var_downstream_vertex_var_0_30:
                                           bin_edge_var_downstream_vertex_var_product_0_30
                                           - _and284 = 0
 c421: _and285 - bin_sc_0_edg_31 <= 0
 c422: _and285 - bin_sc_0_vx_18 <= 0
 c423: _and285 - bin_sc_0_vx_18 - bin_sc_0_edg_31 >= -1
 cons_edge_var_downstream_vertex_var_0_31:
                                           bin_edge_var_downstream_vertex_var_product_0_31
                                           - _and285 = 0
 c425: _and286 - bin_sc_0_edg_32 <= 0
 c426: _and286 - bin_sc_0_vx_19 <= 0
 c427: _and286 - bin_sc_0_vx_19 - bin_sc_0_edg_32 >= -1
 cons_edge_var_downstream_vertex_var_0_32:
                                           bin_edge_var_downstream_vertex_var_product_0_32
                                           - _and286 = 0
 c429: _and287 - bin_sc_0_edg_33 <= 0
 c430: _and287 - bin_sc_0_vx_19 <= 0
 c431: _and287 - bin_sc_0_vx_19 - bin_sc_0_edg_33 >= -1
 cons_edge_var_downstream_vertex_var_0_33:
                                           bin_edge_var_downstream_vertex_var_product_0_33
                                           - _and287 = 0
 cons_subcircuit_rho_qubits_0: rho_0
                               - bin_edge_var_downstream_vertex_var_product_0_0
                               - bin_edge_var_downstream_vertex_var_product_0_1
                               - bin_edge_var_downstream_vertex_var_product_0_2
                               - bin_edge_var_downstream_vertex_var_product_0_3
                               - bin_edge_var_downstream_vertex_var_product_0_4
                               - bin_edge_var_downstream_vertex_var_product_0_5
                               - bin_edge_var_downstream_vertex_var_product_0_6
                               - bin_edge_var_downstream_vertex_var_product_0_7
                               - bin_edge_var_downstream_vertex_var_product_0_8
                               - bin_edge_var_downstream_vertex_var_product_0_9
                               - bin_edge_var_downstream_vertex_var_product_0_10
                               - bin_edge_var_downstream_vertex_var_product_0_11
                               - bin_edge_var_downstream_vertex_var_product_0_12
                               - bin_edge_var_downstream_vertex_var_product_0_13
                               - bin_edge_var_downstream_vertex_var_product_0_14
                               - bin_edge_var_downstream_vertex_var_product_0_15
                               - bin_edge_var_downstream_vertex_var_product_0_16
                               - bin_edge_var_downstream_vertex_var_product_0_17
                               - bin_edge_var_downstream_vertex_var_product_0_18
                               - bin_edge_var_downstream_vertex_var_product_0_19
                               - bin_edge_var_downstream_vertex_var_product_0_20
                               - bin_edge_var_downstream_vertex_var_product_0_21
                               - bin_edge_var_downstream_vertex_var_product_0_22
                               - bin_edge_var_downstream_vertex_var_product_0_23
                               - bin_edge_var_downstream_vertex_var_product_0_24
                               - bin_edge_var_downstream_vertex_var_product_0_25
                               - bin_edge_var_downstream_vertex_var_product_0_26
                               - bin_edge_var_downstream_vertex_var_product_0_27
                               - bin_edge_var_downstream_vertex_var_product_0_28
                               - bin_edge_var_downstream_vertex_var_product_0_29
                               - bin_edge_var_downstream_vertex_var_product_0_30
                               - bin_edge_var_downstream_vertex_var_product_0_31
                               - bin_edge_var_downstream_vertex_var_product_0_32
                               - bin_edge_var_downstream_vertex_var_product_0_33
                                = 0
 c434: _and288 - bin_sc_0_edg_0 <= 0
 c435: _and288 - bin_sc_0_vx_0 <= 0
 c436: _and288 - bin_sc_0_vx_0 - bin_sc_0_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_0_0:
                                        bin_edge_var_upstream_vertex_var_product_0_0
                                        - _and288 = 0
 c438: _and289 - bin_sc_0_edg_1 <= 0
 c439: _and289 - bin_sc_0_vx_0 <= 0
 c440: _and289 - bin_sc_0_vx_0 - bin_sc_0_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_0_1:
                                        bin_edge_var_upstream_vertex_var_product_0_1
                                        - _and289 = 0
 c442: _and290 - bin_sc_0_edg_2 <= 0
 c443: _and290 - bin_sc_0_vx_1 <= 0
 c444: _and290 - bin_sc_0_vx_1 - bin_sc_0_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_0_2:
                                        bin_edge_var_upstream_vertex_var_product_0_2
                                        - _and290 = 0
 c446: _and291 - bin_sc_0_edg_3 <= 0
 c447: _and291 - bin_sc_0_vx_1 <= 0
 c448: _and291 - bin_sc_0_vx_1 - bin_sc_0_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_0_3:
                                        bin_edge_var_upstream_vertex_var_product_0_3
                                        - _and291 = 0
 c450: _and292 - bin_sc_0_edg_4 <= 0
 c451: _and292 - bin_sc_0_vx_2 <= 0
 c452: _and292 - bin_sc_0_vx_2 - bin_sc_0_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_0_4:
                                        bin_edge_var_upstream_vertex_var_product_0_4
                                        - _and292 = 0
 c454: _and293 - bin_sc_0_edg_5 <= 0
 c455: _and293 - bin_sc_0_vx_2 <= 0
 c456: _and293 - bin_sc_0_vx_2 - bin_sc_0_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_0_5:
                                        bin_edge_var_upstream_vertex_var_product_0_5
                                        - _and293 = 0
 c458: _and294 - bin_sc_0_edg_6 <= 0
 c459: _and294 - bin_sc_0_vx_3 <= 0
 c460: _and294 - bin_sc_0_vx_3 - bin_sc_0_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_0_6:
                                        bin_edge_var_upstream_vertex_var_product_0_6
                                        - _and294 = 0
 c462: _and295 - bin_sc_0_edg_7 <= 0
 c463: _and295 - bin_sc_0_vx_3 <= 0
 c464: _and295 - bin_sc_0_vx_3 - bin_sc_0_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_0_7:
                                        bin_edge_var_upstream_vertex_var_product_0_7
                                        - _and295 = 0
 c466: _and296 - bin_sc_0_edg_8 <= 0
 c467: _and296 - bin_sc_0_vx_4 <= 0
 c468: _and296 - bin_sc_0_vx_4 - bin_sc_0_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_0_8:
                                        bin_edge_var_upstream_vertex_var_product_0_8
                                        - _and296 = 0
 c470: _and297 - bin_sc_0_edg_9 <= 0
 c471: _and297 - bin_sc_0_vx_4 <= 0
 c472: _and297 - bin_sc_0_vx_4 - bin_sc_0_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_0_9:
                                        bin_edge_var_upstream_vertex_var_product_0_9
                                        - _and297 = 0
 c474: _and298 - bin_sc_0_edg_10 <= 0
 c475: _and298 - bin_sc_0_vx_5 <= 0
 c476: _and298 - bin_sc_0_vx_5 - bin_sc_0_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_0_10:
                                         bin_edge_var_upstream_vertex_var_product_0_10
                                         - _and298 = 0
 c478: _and299 - bin_sc_0_edg_11 <= 0
 c479: _and299 - bin_sc_0_vx_6 <= 0
 c480: _and299 - bin_sc_0_vx_6 - bin_sc_0_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_0_11:
                                         bin_edge_var_upstream_vertex_var_product_0_11
                                         - _and299 = 0
 c482: _and300 - bin_sc_0_edg_12 <= 0
 c483: _and300 - bin_sc_0_vx_6 <= 0
 c484: _and300 - bin_sc_0_vx_6 - bin_sc_0_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_0_12:
                                         bin_edge_var_upstream_vertex_var_product_0_12
                                         - _and300 = 0
 c486: _and301 - bin_sc_0_edg_13 <= 0
 c487: _and301 - bin_sc_0_vx_7 <= 0
 c488: _and301 - bin_sc_0_vx_7 - bin_sc_0_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_0_13:
                                         bin_edge_var_upstream_vertex_var_product_0_13
                                         - _and301 = 0
 c490: _and302 - bin_sc_0_edg_14 <= 0
 c491: _and302 - bin_sc_0_vx_7 <= 0
 c492: _and302 - bin_sc_0_vx_7 - bin_sc_0_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_0_14:
                                         bin_edge_var_upstream_vertex_var_product_0_14
                                         - _and302 = 0
 c494: _and303 - bin_sc_0_edg_15 <= 0
 c495: _and303 - bin_sc_0_vx_8 <= 0
 c496: _and303 - bin_sc_0_vx_8 - bin_sc_0_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_0_15:
                                         bin_edge_var_upstream_vertex_var_product_0_15
                                         - _and303 = 0
 c498: _and304 - bin_sc_0_edg_16 <= 0
 c499: _and304 - bin_sc_0_vx_8 <= 0
 c500: _and304 - bin_sc_0_vx_8 - bin_sc_0_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_0_16:
                                         bin_edge_var_upstream_vertex_var_product_0_16
                                         - _and304 = 0
 c502: _and305 - bin_sc_0_edg_17 <= 0
 c503: _and305 - bin_sc_0_vx_9 <= 0
 c504: _and305 - bin_sc_0_vx_9 - bin_sc_0_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_0_17:
                                         bin_edge_var_upstream_vertex_var_product_0_17
                                         - _and305 = 0
 c506: _and306 - bin_sc_0_edg_18 <= 0
 c507: _and306 - bin_sc_0_vx_9 <= 0
 c508: _and306 - bin_sc_0_vx_9 - bin_sc_0_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_0_18:
                                         bin_edge_var_upstream_vertex_var_product_0_18
                                         - _and306 = 0
 c510: _and307 - bin_sc_0_edg_19 <= 0
 c511: _and307 - bin_sc_0_vx_10 <= 0
 c512: _and307 - bin_sc_0_vx_10 - bin_sc_0_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_0_19:
                                         bin_edge_var_upstream_vertex_var_product_0_19
                                         - _and307 = 0
 c514: _and308 - bin_sc_0_edg_20 <= 0
 c515: _and308 - bin_sc_0_vx_10 <= 0
 c516: _and308 - bin_sc_0_vx_10 - bin_sc_0_edg_20 >= -1
 cons_edge_var_upstream_vertex_var_0_20:
                                         bin_edge_var_upstream_vertex_var_product_0_20
                                         - _and308 = 0
 c518: _and309 - bin_sc_0_edg_21 <= 0
 c519: _and309 - bin_sc_0_vx_11 <= 0
 c520: _and309 - bin_sc_0_vx_11 - bin_sc_0_edg_21 >= -1
 cons_edge_var_upstream_vertex_var_0_21:
                                         bin_edge_var_upstream_vertex_var_product_0_21
                                         - _and309 = 0
 c522: _and310 - bin_sc_0_edg_22 <= 0
 c523: _and310 - bin_sc_0_vx_11 <= 0
 c524: _and310 - bin_sc_0_vx_11 - bin_sc_0_edg_22 >= -1
 cons_edge_var_upstream_vertex_var_0_22:
                                         bin_edge_var_upstream_vertex_var_product_0_22
                                         - _and310 = 0
 c526: _and311 - bin_sc_0_edg_23 <= 0
 c527: _and311 - bin_sc_0_vx_12 <= 0
 c528: _and311 - bin_sc_0_vx_12 - bin_sc_0_edg_23 >= -1
 cons_edge_var_upstream_vertex_var_0_23:
                                         bin_edge_var_upstream_vertex_var_product_0_23
                                         - _and311 = 0
 c530: _and312 - bin_sc_0_edg_24 <= 0
 c531: _and312 - bin_sc_0_vx_12 <= 0
 c532: _and312 - bin_sc_0_vx_12 - bin_sc_0_edg_24 >= -1
 cons_edge_var_upstream_vertex_var_0_24:
                                         bin_edge_var_upstream_vertex_var_product_0_24
                                         - _and312 = 0
 c534: _and313 - bin_sc_0_edg_25 <= 0
 c535: _and313 - bin_sc_0_vx_13 <= 0
 c536: _and313 - bin_sc_0_vx_13 - bin_sc_0_edg_25 >= -1
 cons_edge_var_upstream_vertex_var_0_25:
                                         bin_edge_var_upstream_vertex_var_product_0_25
                                         - _and313 = 0
 c538: _and314 - bin_sc_0_edg_26 <= 0
 c539: _and314 - bin_sc_0_vx_14 <= 0
 c540: _and314 - bin_sc_0_vx_14 - bin_sc_0_edg_26 >= -1
 cons_edge_var_upstream_vertex_var_0_26:
                                         bin_edge_var_upstream_vertex_var_product_0_26
                                         - _and314 = 0
 c542: _and315 - bin_sc_0_edg_27 <= 0
 c543: _and315 - bin_sc_0_vx_14 <= 0
 c544: _and315 - bin_sc_0_vx_14 - bin_sc_0_edg_27 >= -1
 cons_edge_var_upstream_vertex_var_0_27:
                                         bin_edge_var_upstream_vertex_var_product_0_27
                                         - _and315 = 0
 c546: _and316 - bin_sc_0_edg_28 <= 0
 c547: _and316 - bin_sc_0_vx_15 <= 0
 c548: _and316 - bin_sc_0_vx_15 - bin_sc_0_edg_28 >= -1
 cons_edge_var_upstream_vertex_var_0_28:
                                         bin_edge_var_upstream_vertex_var_product_0_28
                                         - _and316 = 0
 c550: _and317 - bin_sc_0_edg_29 <= 0
 c551: _and317 - bin_sc_0_vx_16 <= 0
 c552: _and317 - bin_sc_0_vx_16 - bin_sc_0_edg_29 >= -1
 cons_edge_var_upstream_vertex_var_0_29:
                                         bin_edge_var_upstream_vertex_var_product_0_29
                                         - _and317 = 0
 c554: _and318 - bin_sc_0_edg_30 <= 0
 c555: _and318 - bin_sc_0_vx_16 <= 0
 c556: _and318 - bin_sc_0_vx_16 - bin_sc_0_edg_30 >= -1
 cons_edge_var_upstream_vertex_var_0_30:
                                         bin_edge_var_upstream_vertex_var_product_0_30
                                         - _and318 = 0
 c558: _and319 - bin_sc_0_edg_31 <= 0
 c559: _and319 - bin_sc_0_vx_17 <= 0
 c560: _and319 - bin_sc_0_vx_17 - bin_sc_0_edg_31 >= -1
 cons_edge_var_upstream_vertex_var_0_31:
                                         bin_edge_var_upstream_vertex_var_product_0_31
                                         - _and319 = 0
 c562: _and320 - bin_sc_0_edg_32 <= 0
 c563: _and320 - bin_sc_0_vx_18 <= 0
 c564: _and320 - bin_sc_0_vx_18 - bin_sc_0_edg_32 >= -1
 cons_edge_var_upstream_vertex_var_0_32:
                                         bin_edge_var_upstream_vertex_var_product_0_32
                                         - _and320 = 0
 c566: _and321 - bin_sc_0_edg_33 <= 0
 c567: _and321 - bin_sc_0_vx_18 <= 0
 c568: _and321 - bin_sc_0_vx_18 - bin_sc_0_edg_33 >= -1
 cons_edge_var_upstream_vertex_var_0_33:
                                         bin_edge_var_upstream_vertex_var_product_0_33
                                         - _and321 = 0
 cons_subcircuit_O_qubits_0: O_0 - bin_edge_var_upstream_vertex_var_product_0_0
                             - bin_edge_var_upstream_vertex_var_product_0_1
                             - bin_edge_var_upstream_vertex_var_product_0_2
                             - bin_edge_var_upstream_vertex_var_product_0_3
                             - bin_edge_var_upstream_vertex_var_product_0_4
                             - bin_edge_var_upstream_vertex_var_product_0_5
                             - bin_edge_var_upstream_vertex_var_product_0_6
                             - bin_edge_var_upstream_vertex_var_product_0_7
                             - bin_edge_var_upstream_vertex_var_product_0_8
                             - bin_edge_var_upstream_vertex_var_product_0_9
                             - bin_edge_var_upstream_vertex_var_product_0_10
                             - bin_edge_var_upstream_vertex_var_product_0_11
                             - bin_edge_var_upstream_vertex_var_product_0_12
                             - bin_edge_var_upstream_vertex_var_product_0_13
                             - bin_edge_var_upstream_vertex_var_product_0_14
                             - bin_edge_var_upstream_vertex_var_product_0_15
                             - bin_edge_var_upstream_vertex_var_product_0_16
                             - bin_edge_var_upstream_vertex_var_product_0_17
                             - bin_edge_var_upstream_vertex_var_product_0_18
                             - bin_edge_var_upstream_vertex_var_product_0_19
                             - bin_edge_var_upstream_vertex_var_product_0_20
                             - bin_edge_var_upstream_vertex_var_product_0_21
                             - bin_edge_var_upstream_vertex_var_product_0_22
                             - bin_edge_var_upstream_vertex_var_product_0_23
                             - bin_edge_var_upstream_vertex_var_product_0_24
                             - bin_edge_var_upstream_vertex_var_product_0_25
                             - bin_edge_var_upstream_vertex_var_product_0_26
                             - bin_edge_var_upstream_vertex_var_product_0_27
                             - bin_edge_var_upstream_vertex_var_product_0_28
                             - bin_edge_var_upstream_vertex_var_product_0_29
                             - bin_edge_var_upstream_vertex_var_product_0_30
                             - bin_edge_var_upstream_vertex_var_product_0_31
                             - bin_edge_var_upstream_vertex_var_product_0_32
                             - bin_edge_var_upstream_vertex_var_product_0_33 = 
                             0
 cons_subcircuit_d_qubits_0: - original_input_0 - rho_0 + d_0 = 0
 cons_subcircuit_input_1: - 2 bin_sc_1_vx_0 - bin_sc_1_vx_2 - 2 bin_sc_1_vx_6
                          - bin_sc_1_vx_8 + original_input_1 = 0
 c573: _and322 - bin_sc_1_edg_0 <= 0
 c574: _and322 - bin_sc_1_vx_1 <= 0
 c575: _and322 - bin_sc_1_vx_1 - bin_sc_1_edg_0 >= -1
 cons_edge_var_downstream_vertex_var_1_0:
                                          bin_edge_var_downstream_vertex_var_product_1_0
                                          - _and322 = 0
 c577: _and323 - bin_sc_1_edg_1 <= 0
 c578: _and323 - bin_sc_1_vx_1 <= 0
 c579: _and323 - bin_sc_1_vx_1 - bin_sc_1_edg_1 >= -1
 cons_edge_var_downstream_vertex_var_1_1:
                                          bin_edge_var_downstream_vertex_var_product_1_1
                                          - _and323 = 0
 c581: _and324 - bin_sc_1_edg_2 <= 0
 c582: _and324 - bin_sc_1_vx_4 <= 0
 c583: _and324 - bin_sc_1_vx_4 - bin_sc_1_edg_2 >= -1
 cons_edge_var_downstream_vertex_var_1_2:
                                          bin_edge_var_downstream_vertex_var_product_1_2
                                          - _and324 = 0
 c585: _and325 - bin_sc_1_edg_3 <= 0
 c586: _and325 - bin_sc_1_vx_2 <= 0
 c587: _and325 - bin_sc_1_vx_2 - bin_sc_1_edg_3 >= -1
 cons_edge_var_downstream_vertex_var_1_3:
                                          bin_edge_var_downstream_vertex_var_product_1_3
                                          - _and325 = 0
 c589: _and326 - bin_sc_1_edg_4 <= 0
 c590: _and326 - bin_sc_1_vx_3 <= 0
 c591: _and326 - bin_sc_1_vx_3 - bin_sc_1_edg_4 >= -1
 cons_edge_var_downstream_vertex_var_1_4:
                                          bin_edge_var_downstream_vertex_var_product_1_4
                                          - _and326 = 0
 c593: _and327 - bin_sc_1_edg_5 <= 0
 c594: _and327 - bin_sc_1_vx_3 <= 0
 c595: _and327 - bin_sc_1_vx_3 - bin_sc_1_edg_5 >= -1
 cons_edge_var_downstream_vertex_var_1_5:
                                          bin_edge_var_downstream_vertex_var_product_1_5
                                          - _and327 = 0
 c597: _and328 - bin_sc_1_edg_6 <= 0
 c598: _and328 - bin_sc_1_vx_10 <= 0
 c599: _and328 - bin_sc_1_vx_10 - bin_sc_1_edg_6 >= -1
 cons_edge_var_downstream_vertex_var_1_6:
                                          bin_edge_var_downstream_vertex_var_product_1_6
                                          - _and328 = 0
 c601: _and329 - bin_sc_1_edg_7 <= 0
 c602: _and329 - bin_sc_1_vx_4 <= 0
 c603: _and329 - bin_sc_1_vx_4 - bin_sc_1_edg_7 >= -1
 cons_edge_var_downstream_vertex_var_1_7:
                                          bin_edge_var_downstream_vertex_var_product_1_7
                                          - _and329 = 0
 c605: _and330 - bin_sc_1_edg_8 <= 0
 c606: _and330 - bin_sc_1_vx_5 <= 0
 c607: _and330 - bin_sc_1_vx_5 - bin_sc_1_edg_8 >= -1
 cons_edge_var_downstream_vertex_var_1_8:
                                          bin_edge_var_downstream_vertex_var_product_1_8
                                          - _and330 = 0
 c609: _and331 - bin_sc_1_edg_9 <= 0
 c610: _and331 - bin_sc_1_vx_5 <= 0
 c611: _and331 - bin_sc_1_vx_5 - bin_sc_1_edg_9 >= -1
 cons_edge_var_downstream_vertex_var_1_9:
                                          bin_edge_var_downstream_vertex_var_product_1_9
                                          - _and331 = 0
 c613: _and332 - bin_sc_1_edg_10 <= 0
 c614: _and332 - bin_sc_1_vx_12 <= 0
 c615: _and332 - bin_sc_1_vx_12 - bin_sc_1_edg_10 >= -1
 cons_edge_var_downstream_vertex_var_1_10:
                                           bin_edge_var_downstream_vertex_var_product_1_10
                                           - _and332 = 0
 c617: _and333 - bin_sc_1_edg_11 <= 0
 c618: _and333 - bin_sc_1_vx_7 <= 0
 c619: _and333 - bin_sc_1_vx_7 - bin_sc_1_edg_11 >= -1
 cons_edge_var_downstream_vertex_var_1_11:
                                           bin_edge_var_downstream_vertex_var_product_1_11
                                           - _and333 = 0
 c621: _and334 - bin_sc_1_edg_12 <= 0
 c622: _and334 - bin_sc_1_vx_7 <= 0
 c623: _and334 - bin_sc_1_vx_7 - bin_sc_1_edg_12 >= -1
 cons_edge_var_downstream_vertex_var_1_12:
                                           bin_edge_var_downstream_vertex_var_product_1_12
                                           - _and334 = 0
 c625: _and335 - bin_sc_1_edg_13 <= 0
 c626: _and335 - bin_sc_1_vx_14 <= 0
 c627: _and335 - bin_sc_1_vx_14 - bin_sc_1_edg_13 >= -1
 cons_edge_var_downstream_vertex_var_1_13:
                                           bin_edge_var_downstream_vertex_var_product_1_13
                                           - _and335 = 0
 c629: _and336 - bin_sc_1_edg_14 <= 0
 c630: _and336 - bin_sc_1_vx_8 <= 0
 c631: _and336 - bin_sc_1_vx_8 - bin_sc_1_edg_14 >= -1
 cons_edge_var_downstream_vertex_var_1_14:
                                           bin_edge_var_downstream_vertex_var_product_1_14
                                           - _and336 = 0
 c633: _and337 - bin_sc_1_edg_15 <= 0
 c634: _and337 - bin_sc_1_vx_9 <= 0
 c635: _and337 - bin_sc_1_vx_9 - bin_sc_1_edg_15 >= -1
 cons_edge_var_downstream_vertex_var_1_15:
                                           bin_edge_var_downstream_vertex_var_product_1_15
                                           - _and337 = 0
 c637: _and338 - bin_sc_1_edg_16 <= 0
 c638: _and338 - bin_sc_1_vx_9 <= 0
 c639: _and338 - bin_sc_1_vx_9 - bin_sc_1_edg_16 >= -1
 cons_edge_var_downstream_vertex_var_1_16:
                                           bin_edge_var_downstream_vertex_var_product_1_16
                                           - _and338 = 0
 c641: _and339 - bin_sc_1_edg_17 <= 0
 c642: _and339 - bin_sc_1_vx_14 <= 0
 c643: _and339 - bin_sc_1_vx_14 - bin_sc_1_edg_17 >= -1
 cons_edge_var_downstream_vertex_var_1_17:
                                           bin_edge_var_downstream_vertex_var_product_1_17
                                           - _and339 = 0
 c645: _and340 - bin_sc_1_edg_18 <= 0
 c646: _and340 - bin_sc_1_vx_10 <= 0
 c647: _and340 - bin_sc_1_vx_10 - bin_sc_1_edg_18 >= -1
 cons_edge_var_downstream_vertex_var_1_18:
                                           bin_edge_var_downstream_vertex_var_product_1_18
                                           - _and340 = 0
 c649: _and341 - bin_sc_1_edg_19 <= 0
 c650: _and341 - bin_sc_1_vx_11 <= 0
 c651: _and341 - bin_sc_1_vx_11 - bin_sc_1_edg_19 >= -1
 cons_edge_var_downstream_vertex_var_1_19:
                                           bin_edge_var_downstream_vertex_var_product_1_19
                                           - _and341 = 0
 c653: _and342 - bin_sc_1_edg_20 <= 0
 c654: _and342 - bin_sc_1_vx_11 <= 0
 c655: _and342 - bin_sc_1_vx_11 - bin_sc_1_edg_20 >= -1
 cons_edge_var_downstream_vertex_var_1_20:
                                           bin_edge_var_downstream_vertex_var_product_1_20
                                           - _and342 = 0
 c657: _and343 - bin_sc_1_edg_21 <= 0
 c658: _and343 - bin_sc_1_vx_16 <= 0
 c659: _and343 - bin_sc_1_vx_16 - bin_sc_1_edg_21 >= -1
 cons_edge_var_downstream_vertex_var_1_21:
                                           bin_edge_var_downstream_vertex_var_product_1_21
                                           - _and343 = 0
 c661: _and344 - bin_sc_1_edg_22 <= 0
 c662: _and344 - bin_sc_1_vx_12 <= 0
 c663: _and344 - bin_sc_1_vx_12 - bin_sc_1_edg_22 >= -1
 cons_edge_var_downstream_vertex_var_1_22:
                                           bin_edge_var_downstream_vertex_var_product_1_22
                                           - _and344 = 0
 c665: _and345 - bin_sc_1_edg_23 <= 0
 c666: _and345 - bin_sc_1_vx_13 <= 0
 c667: _and345 - bin_sc_1_vx_13 - bin_sc_1_edg_23 >= -1
 cons_edge_var_downstream_vertex_var_1_23:
                                           bin_edge_var_downstream_vertex_var_product_1_23
                                           - _and345 = 0
 c669: _and346 - bin_sc_1_edg_24 <= 0
 c670: _and346 - bin_sc_1_vx_13 <= 0
 c671: _and346 - bin_sc_1_vx_13 - bin_sc_1_edg_24 >= -1
 cons_edge_var_downstream_vertex_var_1_24:
                                           bin_edge_var_downstream_vertex_var_product_1_24
                                           - _and346 = 0
 c673: _and347 - bin_sc_1_edg_25 <= 0
 c674: _and347 - bin_sc_1_vx_18 <= 0
 c675: _and347 - bin_sc_1_vx_18 - bin_sc_1_edg_25 >= -1
 cons_edge_var_downstream_vertex_var_1_25:
                                           bin_edge_var_downstream_vertex_var_product_1_25
                                           - _and347 = 0
 c677: _and348 - bin_sc_1_edg_26 <= 0
 c678: _and348 - bin_sc_1_vx_15 <= 0
 c679: _and348 - bin_sc_1_vx_15 - bin_sc_1_edg_26 >= -1
 cons_edge_var_downstream_vertex_var_1_26:
                                           bin_edge_var_downstream_vertex_var_product_1_26
                                           - _and348 = 0
 c681: _and349 - bin_sc_1_edg_27 <= 0
 c682: _and349 - bin_sc_1_vx_15 <= 0
 c683: _and349 - bin_sc_1_vx_15 - bin_sc_1_edg_27 >= -1
 cons_edge_var_downstream_vertex_var_1_27:
                                           bin_edge_var_downstream_vertex_var_product_1_27
                                           - _and349 = 0
 c685: _and350 - bin_sc_1_edg_28 <= 0
 c686: _and350 - bin_sc_1_vx_16 <= 0
 c687: _and350 - bin_sc_1_vx_16 - bin_sc_1_edg_28 >= -1
 cons_edge_var_downstream_vertex_var_1_28:
                                           bin_edge_var_downstream_vertex_var_product_1_28
                                           - _and350 = 0
 c689: _and351 - bin_sc_1_edg_29 <= 0
 c690: _and351 - bin_sc_1_vx_17 <= 0
 c691: _and351 - bin_sc_1_vx_17 - bin_sc_1_edg_29 >= -1
 cons_edge_var_downstream_vertex_var_1_29:
                                           bin_edge_var_downstream_vertex_var_product_1_29
                                           - _and351 = 0
 c693: _and352 - bin_sc_1_edg_30 <= 0
 c694: _and352 - bin_sc_1_vx_17 <= 0
 c695: _and352 - bin_sc_1_vx_17 - bin_sc_1_edg_30 >= -1
 cons_edge_var_downstream_vertex_var_1_30:
                                           bin_edge_var_downstream_vertex_var_product_1_30
                                           - _and352 = 0
 c697: _and353 - bin_sc_1_edg_31 <= 0
 c698: _and353 - bin_sc_1_vx_18 <= 0
 c699: _and353 - bin_sc_1_vx_18 - bin_sc_1_edg_31 >= -1
 cons_edge_var_downstream_vertex_var_1_31:
                                           bin_edge_var_downstream_vertex_var_product_1_31
                                           - _and353 = 0
 c701: _and354 - bin_sc_1_edg_32 <= 0
 c702: _and354 - bin_sc_1_vx_19 <= 0
 c703: _and354 - bin_sc_1_vx_19 - bin_sc_1_edg_32 >= -1
 cons_edge_var_downstream_vertex_var_1_32:
                                           bin_edge_var_downstream_vertex_var_product_1_32
                                           - _and354 = 0
 c705: _and355 - bin_sc_1_edg_33 <= 0
 c706: _and355 - bin_sc_1_vx_19 <= 0
 c707: _and355 - bin_sc_1_vx_19 - bin_sc_1_edg_33 >= -1
 cons_edge_var_downstream_vertex_var_1_33:
                                           bin_edge_var_downstream_vertex_var_product_1_33
                                           - _and355 = 0
 cons_subcircuit_rho_qubits_1: rho_1
                               - bin_edge_var_downstream_vertex_var_product_1_0
                               - bin_edge_var_downstream_vertex_var_product_1_1
                               - bin_edge_var_downstream_vertex_var_product_1_2
                               - bin_edge_var_downstream_vertex_var_product_1_3
                               - bin_edge_var_downstream_vertex_var_product_1_4
                               - bin_edge_var_downstream_vertex_var_product_1_5
                               - bin_edge_var_downstream_vertex_var_product_1_6
                               - bin_edge_var_downstream_vertex_var_product_1_7
                               - bin_edge_var_downstream_vertex_var_product_1_8
                               - bin_edge_var_downstream_vertex_var_product_1_9
                               - bin_edge_var_downstream_vertex_var_product_1_10
                               - bin_edge_var_downstream_vertex_var_product_1_11
                               - bin_edge_var_downstream_vertex_var_product_1_12
                               - bin_edge_var_downstream_vertex_var_product_1_13
                               - bin_edge_var_downstream_vertex_var_product_1_14
                               - bin_edge_var_downstream_vertex_var_product_1_15
                               - bin_edge_var_downstream_vertex_var_product_1_16
                               - bin_edge_var_downstream_vertex_var_product_1_17
                               - bin_edge_var_downstream_vertex_var_product_1_18
                               - bin_edge_var_downstream_vertex_var_product_1_19
                               - bin_edge_var_downstream_vertex_var_product_1_20
                               - bin_edge_var_downstream_vertex_var_product_1_21
                               - bin_edge_var_downstream_vertex_var_product_1_22
                               - bin_edge_var_downstream_vertex_var_product_1_23
                               - bin_edge_var_downstream_vertex_var_product_1_24
                               - bin_edge_var_downstream_vertex_var_product_1_25
                               - bin_edge_var_downstream_vertex_var_product_1_26
                               - bin_edge_var_downstream_vertex_var_product_1_27
                               - bin_edge_var_downstream_vertex_var_product_1_28
                               - bin_edge_var_downstream_vertex_var_product_1_29
                               - bin_edge_var_downstream_vertex_var_product_1_30
                               - bin_edge_var_downstream_vertex_var_product_1_31
                               - bin_edge_var_downstream_vertex_var_product_1_32
                               - bin_edge_var_downstream_vertex_var_product_1_33
                                = 0
 c710: _and356 - bin_sc_1_edg_0 <= 0
 c711: _and356 - bin_sc_1_vx_0 <= 0
 c712: _and356 - bin_sc_1_vx_0 - bin_sc_1_edg_0 >= -1
 cons_edge_var_upstream_vertex_var_1_0:
                                        bin_edge_var_upstream_vertex_var_product_1_0
                                        - _and356 = 0
 c714: _and357 - bin_sc_1_edg_1 <= 0
 c715: _and357 - bin_sc_1_vx_0 <= 0
 c716: _and357 - bin_sc_1_vx_0 - bin_sc_1_edg_1 >= -1
 cons_edge_var_upstream_vertex_var_1_1:
                                        bin_edge_var_upstream_vertex_var_product_1_1
                                        - _and357 = 0
 c718: _and358 - bin_sc_1_edg_2 <= 0
 c719: _and358 - bin_sc_1_vx_1 <= 0
 c720: _and358 - bin_sc_1_vx_1 - bin_sc_1_edg_2 >= -1
 cons_edge_var_upstream_vertex_var_1_2:
                                        bin_edge_var_upstream_vertex_var_product_1_2
                                        - _and358 = 0
 c722: _and359 - bin_sc_1_edg_3 <= 0
 c723: _and359 - bin_sc_1_vx_1 <= 0
 c724: _and359 - bin_sc_1_vx_1 - bin_sc_1_edg_3 >= -1
 cons_edge_var_upstream_vertex_var_1_3:
                                        bin_edge_var_upstream_vertex_var_product_1_3
                                        - _and359 = 0
 c726: _and360 - bin_sc_1_edg_4 <= 0
 c727: _and360 - bin_sc_1_vx_2 <= 0
 c728: _and360 - bin_sc_1_vx_2 - bin_sc_1_edg_4 >= -1
 cons_edge_var_upstream_vertex_var_1_4:
                                        bin_edge_var_upstream_vertex_var_product_1_4
                                        - _and360 = 0
 c730: _and361 - bin_sc_1_edg_5 <= 0
 c731: _and361 - bin_sc_1_vx_2 <= 0
 c732: _and361 - bin_sc_1_vx_2 - bin_sc_1_edg_5 >= -1
 cons_edge_var_upstream_vertex_var_1_5:
                                        bin_edge_var_upstream_vertex_var_product_1_5
                                        - _and361 = 0
 c734: _and362 - bin_sc_1_edg_6 <= 0
 c735: _and362 - bin_sc_1_vx_3 <= 0
 c736: _and362 - bin_sc_1_vx_3 - bin_sc_1_edg_6 >= -1
 cons_edge_var_upstream_vertex_var_1_6:
                                        bin_edge_var_upstream_vertex_var_product_1_6
                                        - _and362 = 0
 c738: _and363 - bin_sc_1_edg_7 <= 0
 c739: _and363 - bin_sc_1_vx_3 <= 0
 c740: _and363 - bin_sc_1_vx_3 - bin_sc_1_edg_7 >= -1
 cons_edge_var_upstream_vertex_var_1_7:
                                        bin_edge_var_upstream_vertex_var_product_1_7
                                        - _and363 = 0
 c742: _and364 - bin_sc_1_edg_8 <= 0
 c743: _and364 - bin_sc_1_vx_4 <= 0
 c744: _and364 - bin_sc_1_vx_4 - bin_sc_1_edg_8 >= -1
 cons_edge_var_upstream_vertex_var_1_8:
                                        bin_edge_var_upstream_vertex_var_product_1_8
                                        - _and364 = 0
 c746: _and365 - bin_sc_1_edg_9 <= 0
 c747: _and365 - bin_sc_1_vx_4 <= 0
 c748: _and365 - bin_sc_1_vx_4 - bin_sc_1_edg_9 >= -1
 cons_edge_var_upstream_vertex_var_1_9:
                                        bin_edge_var_upstream_vertex_var_product_1_9
                                        - _and365 = 0
 c750: _and366 - bin_sc_1_edg_10 <= 0
 c751: _and366 - bin_sc_1_vx_5 <= 0
 c752: _and366 - bin_sc_1_vx_5 - bin_sc_1_edg_10 >= -1
 cons_edge_var_upstream_vertex_var_1_10:
                                         bin_edge_var_upstream_vertex_var_product_1_10
                                         - _and366 = 0
 c754: _and367 - bin_sc_1_edg_11 <= 0
 c755: _and367 - bin_sc_1_vx_6 <= 0
 c756: _and367 - bin_sc_1_vx_6 - bin_sc_1_edg_11 >= -1
 cons_edge_var_upstream_vertex_var_1_11:
                                         bin_edge_var_upstream_vertex_var_product_1_11
                                         - _and367 = 0
 c758: _and368 - bin_sc_1_edg_12 <= 0
 c759: _and368 - bin_sc_1_vx_6 <= 0
 c760: _and368 - bin_sc_1_vx_6 - bin_sc_1_edg_12 >= -1
 cons_edge_var_upstream_vertex_var_1_12:
                                         bin_edge_var_upstream_vertex_var_product_1_12
                                         - _and368 = 0
 c762: _and369 - bin_sc_1_edg_13 <= 0
 c763: _and369 - bin_sc_1_vx_7 <= 0
 c764: _and369 - bin_sc_1_vx_7 - bin_sc_1_edg_13 >= -1
 cons_edge_var_upstream_vertex_var_1_13:
                                         bin_edge_var_upstream_vertex_var_product_1_13
                                         - _and369 = 0
 c766: _and370 - bin_sc_1_edg_14 <= 0
 c767: _and370 - bin_sc_1_vx_7 <= 0
 c768: _and370 - bin_sc_1_vx_7 - bin_sc_1_edg_14 >= -1
 cons_edge_var_upstream_vertex_var_1_14:
                                         bin_edge_var_upstream_vertex_var_product_1_14
                                         - _and370 = 0
 c770: _and371 - bin_sc_1_edg_15 <= 0
 c771: _and371 - bin_sc_1_vx_8 <= 0
 c772: _and371 - bin_sc_1_vx_8 - bin_sc_1_edg_15 >= -1
 cons_edge_var_upstream_vertex_var_1_15:
                                         bin_edge_var_upstream_vertex_var_product_1_15
                                         - _and371 = 0
 c774: _and372 - bin_sc_1_edg_16 <= 0
 c775: _and372 - bin_sc_1_vx_8 <= 0
 c776: _and372 - bin_sc_1_vx_8 - bin_sc_1_edg_16 >= -1
 cons_edge_var_upstream_vertex_var_1_16:
                                         bin_edge_var_upstream_vertex_var_product_1_16
                                         - _and372 = 0
 c778: _and373 - bin_sc_1_edg_17 <= 0
 c779: _and373 - bin_sc_1_vx_9 <= 0
 c780: _and373 - bin_sc_1_vx_9 - bin_sc_1_edg_17 >= -1
 cons_edge_var_upstream_vertex_var_1_17:
                                         bin_edge_var_upstream_vertex_var_product_1_17
                                         - _and373 = 0
 c782: _and374 - bin_sc_1_edg_18 <= 0
 c783: _and374 - bin_sc_1_vx_9 <= 0
 c784: _and374 - bin_sc_1_vx_9 - bin_sc_1_edg_18 >= -1
 cons_edge_var_upstream_vertex_var_1_18:
                                         bin_edge_var_upstream_vertex_var_product_1_18
                                         - _and374 = 0
 c786: _and375 - bin_sc_1_edg_19 <= 0
 c787: _and375 - bin_sc_1_vx_10 <= 0
 c788: _and375 - bin_sc_1_vx_10 - bin_sc_1_edg_19 >= -1
 cons_edge_var_upstream_vertex_var_1_19:
                                         bin_edge_var_upstream_vertex_var_product_1_19
                                         - _and375 = 0
 c790: _and376 - bin_sc_1_edg_20 <= 0
 c791: _and376 - bin_sc_1_vx_10 <= 0
 c792: _and376 - bin_sc_1_vx_10 - bin_sc_1_edg_20 >= -1
 cons_edge_var_upstream_vertex_var_1_20:
                                         bin_edge_var_upstream_vertex_var_product_1_20
                                         - _and376 = 0
 c794: _and377 - bin_sc_1_edg_21 <= 0
 c795: _and377 - bin_sc_1_vx_11 <= 0
 c796: _and377 - bin_sc_1_vx_11 - bin_sc_1_edg_21 >= -1
 cons_edge_var_upstream_vertex_var_1_21:
                                         bin_edge_var_upstream_vertex_var_product_1_21
                                         - _and377 = 0
 c798: _and378 - bin_sc_1_edg_22 <= 0
 c799: _and378 - bin_sc_1_vx_11 <= 0
 c800: _and378 - bin_sc_1_vx_11 - bin_sc_1_edg_22 >= -1
 cons_edge_var_upstream_vertex_var_1_22:
                                         bin_edge_var_upstream_vertex_var_product_1_22
                                         - _and378 = 0
 c802: _and379 - bin_sc_1_edg_23 <= 0
 c803: _and379 - bin_sc_1_vx_12 <= 0
 c804: _and379 - bin_sc_1_vx_12 - bin_sc_1_edg_23 >= -1
 cons_edge_var_upstream_vertex_var_1_23:
                                         bin_edge_var_upstream_vertex_var_product_1_23
                                         - _and379 = 0
 c806: _and380 - bin_sc_1_edg_24 <= 0
 c807: _and380 - bin_sc_1_vx_12 <= 0
 c808: _and380 - bin_sc_1_vx_12 - bin_sc_1_edg_24 >= -1
 cons_edge_var_upstream_vertex_var_1_24:
                                         bin_edge_var_upstream_vertex_var_product_1_24
                                         - _and380 = 0
 c810: _and381 - bin_sc_1_edg_25 <= 0
 c811: _and381 - bin_sc_1_vx_13 <= 0
 c812: _and381 - bin_sc_1_vx_13 - bin_sc_1_edg_25 >= -1
 cons_edge_var_upstream_vertex_var_1_25:
                                         bin_edge_var_upstream_vertex_var_product_1_25
                                         - _and381 = 0
 c814: _and382 - bin_sc_1_edg_26 <= 0
 c815: _and382 - bin_sc_1_vx_14 <= 0
 c816: _and382 - bin_sc_1_vx_14 - bin_sc_1_edg_26 >= -1
 cons_edge_var_upstream_vertex_var_1_26:
                                         bin_edge_var_upstream_vertex_var_product_1_26
                                         - _and382 = 0
 c818: _and383 - bin_sc_1_edg_27 <= 0
 c819: _and383 - bin_sc_1_vx_14 <= 0
 c820: _and383 - bin_sc_1_vx_14 - bin_sc_1_edg_27 >= -1
 cons_edge_var_upstream_vertex_var_1_27:
                                         bin_edge_var_upstream_vertex_var_product_1_27
                                         - _and383 = 0
 c822: _and384 - bin_sc_1_edg_28 <= 0
 c823: _and384 - bin_sc_1_vx_15 <= 0
 c824: _and384 - bin_sc_1_vx_15 - bin_sc_1_edg_28 >= -1
 cons_edge_var_upstream_vertex_var_1_28:
                                         bin_edge_var_upstream_vertex_var_product_1_28
                                         - _and384 = 0
 c826: _and385 - bin_sc_1_edg_29 <= 0
 c827: _and385 - bin_sc_1_vx_16 <= 0
 c828: _and385 - bin_sc_1_vx_16 - bin_sc_1_edg_29 >= -1
 cons_edge_var_upstream_vertex_var_1_29:
                                         bin_edge_var_upstream_vertex_var_product_1_29
                                         - _and385 = 0
 c830: _and386 - bin_sc_1_edg_30 <= 0
 c831: _and386 - bin_sc_1_vx_16 <= 0
 c832: _and386 - bin_sc_1_vx_16 - bin_sc_1_edg_30 >= -1
 cons_edge_var_upstream_vertex_var_1_30:
                                         bin_edge_var_upstream_vertex_var_product_1_30
                                         - _and386 = 0
 c834: _and387 - bin_sc_1_edg_31 <= 0
 c835: _and387 - bin_sc_1_vx_17 <= 0
 c836: _and387 - bin_sc_1_vx_17 - bin_sc_1_edg_31 >= -1
 cons_edge_var_upstream_vertex_var_1_31:
                                         bin_edge_var_upstream_vertex_var_product_1_31
                                         - _and387 = 0
 c838: _and388 - bin_sc_1_edg_32 <= 0
 c839: _and388 - bin_sc_1_vx_18 <= 0
 c840: _and388 - bin_sc_1_vx_18 - bin_sc_1_edg_32 >= -1
 cons_edge_var_upstream_vertex_var_1_32:
                                         bin_edge_var_upstream_vertex_var_product_1_32
                                         - _and388 = 0
 c842: _and389 - bin_sc_1_edg_33 <= 0
 c843: _and389 - bin_sc_1_vx_18 <= 0
 c844: _and389 - bin_sc_1_vx_18 - bin_sc_1_edg_33 >= -1
 cons_edge_var_upstream_vertex_var_1_33:
                                         bin_edge_var_upstream_vertex_var_product_1_33
                                         - _and389 = 0
 cons_subcircuit_O_qubits_1: O_1 - bin_edge_var_upstream_vertex_var_product_1_0
                             - bin_edge_var_upstream_vertex_var_product_1_1
                             - bin_edge_var_upstream_vertex_var_product_1_2
                             - bin_edge_var_upstream_vertex_var_product_1_3
                             - bin_edge_var_upstream_vertex_var_product_1_4
                             - bin_edge_var_upstream_vertex_var_product_1_5
                             - bin_edge_var_upstream_vertex_var_product_1_6
                             - bin_edge_var_upstream_vertex_var_product_1_7
                             - bin_edge_var_upstream_vertex_var_product_1_8
                             - bin_edge_var_upstream_vertex_var_product_1_9
                             - bin_edge_var_upstream_vertex_var_product_1_10
                             - bin_edge_var_upstream_vertex_var_product_1_11
                             - bin_edge_var_upstream_vertex_var_product_1_12
                             - bin_edge_var_upstream_vertex_var_product_1_13
                             - bin_edge_var_upstream_vertex_var_product_1_14
                             - bin_edge_var_upstream_vertex_var_product_1_15
                             - bin_edge_var_upstream_vertex_var_product_1_16
                             - bin_edge_var_upstream_vertex_var_product_1_17
                             - bin_edge_var_upstream_vertex_var_product_1_18
                             - bin_edge_var_upstream_vertex_var_product_1_19
                             - bin_edge_var_upstream_vertex_var_product_1_20
                             - bin_edge_var_upstream_vertex_var_product_1_21
                             - bin_edge_var_upstream_vertex_var_product_1_22
                             - bin_edge_var_upstream_vertex_var_product_1_23
                             - bin_edge_var_upstream_vertex_var_product_1_24
                             - bin_edge_var_upstream_vertex_var_product_1_25
                             - bin_edge_var_upstream_vertex_var_product_1_26
                             - bin_edge_var_upstream_vertex_var_product_1_27
                             - bin_edge_var_upstream_vertex_var_product_1_28
                             - bin_edge_var_upstream_vertex_var_product_1_29
                             - bin_edge_var_upstream_vertex_var_product_1_30
                             - bin_edge_var_upstream_vertex_var_product_1_31
                             - bin_edge_var_upstream_vertex_var_product_1_32
                             - bin_edge_var_upstream_vertex_var_product_1_33 = 
                             0
 cons_subcircuit_d_qubits_1: - original_input_1 - rho_1 + d_1 = 0
 cons_build_cost_exponent_1: - 2 num_cuts + O_0 - d_0 + O_1 - d_1
                             + build_cost_exponent_1 = 0

Bounds
 0 <= bin_sc_0_vx_0 <= 1
 0 <= bin_sc_0_vx_1 <= 1
 0 <= bin_sc_0_vx_2 <= 1
 0 <= bin_sc_0_vx_3 <= 1
 0 <= bin_sc_0_vx_4 <= 1
 0 <= bin_sc_0_vx_5 <= 1
 0 <= bin_sc_0_vx_6 <= 1
 0 <= bin_sc_0_vx_7 <= 1
 0 <= bin_sc_0_vx_8 <= 1
 0 <= bin_sc_0_vx_9 <= 1
 0 <= bin_sc_0_vx_10 <= 1
 0 <= bin_sc_0_vx_11 <= 1
 0 <= bin_sc_0_vx_12 <= 1
 0 <= bin_sc_0_vx_13 <= 1
 0 <= bin_sc_0_vx_14 <= 1
 0 <= bin_sc_0_vx_15 <= 1
 0 <= bin_sc_0_vx_16 <= 1
 0 <= bin_sc_0_vx_17 <= 1
 0 <= bin_sc_0_vx_18 <= 1
 0 <= bin_sc_0_vx_19 <= 1
 0 <= bin_sc_1_vx_0 <= 1
 0 <= bin_sc_1_vx_1 <= 1
 0 <= bin_sc_1_vx_2 <= 1
 0 <= bin_sc_1_vx_3 <= 1
 0 <= bin_sc_1_vx_4 <= 1
 0 <= bin_sc_1_vx_5 <= 1
 0 <= bin_sc_1_vx_6 <= 1
 0 <= bin_sc_1_vx_7 <= 1
 0 <= bin_sc_1_vx_8 <= 1
 0 <= bin_sc_1_vx_9 <= 1
 0 <= bin_sc_1_vx_10 <= 1
 0 <= bin_sc_1_vx_11 <= 1
 0 <= bin_sc_1_vx_12 <= 1
 0 <= bin_sc_1_vx_13 <= 1
 0 <= bin_sc_1_vx_14 <= 1
 0 <= bin_sc_1_vx_15 <= 1
 0 <= bin_sc_1_vx_16 <= 1
 0 <= bin_sc_1_vx_17 <= 1
 0 <= bin_sc_1_vx_18 <= 1
 0 <= bin_sc_1_vx_19 <= 1
 0 <= bin_sc_0_edg_0 <= 1
 0 <= bin_sc_0_edg_1 <= 1
 0 <= bin_sc_0_edg_2 <= 1
 0 <= bin_sc_0_edg_3 <= 1
 0 <= bin_sc_0_edg_4 <= 1
 0 <= bin_sc_0_edg_5 <= 1
 0 <= bin_sc_0_edg_6 <= 1
 0 <= bin_sc_0_edg_7 <= 1
 0 <= bin_sc_0_edg_8 <= 1
 0 <= bin_sc_0_edg_9 <= 1
 0 <= bin_sc_0_edg_10 <= 1
 0 <= bin_sc_0_edg_11 <= 1
 0 <= bin_sc_0_edg_12 <= 1
 0 <= bin_sc_0_edg_13 <= 1
 0 <= bin_sc_0_edg_14 <= 1
 0 <= bin_sc_0_edg_15 <= 1
 0 <= bin_sc_0_edg_16 <= 1
 0 <= bin_sc_0_edg_17 <= 1
 0 <= bin_sc_0_edg_18 <= 1
 0 <= bin_sc_0_edg_19 <= 1
 0 <= bin_sc_0_edg_20 <= 1
 0 <= bin_sc_0_edg_21 <= 1
 0 <= bin_sc_0_edg_22 <= 1
 0 <= bin_sc_0_edg_23 <= 1
 0 <= bin_sc_0_edg_24 <= 1
 0 <= bin_sc_0_edg_25 <= 1
 0 <= bin_sc_0_edg_26 <= 1
 0 <= bin_sc_0_edg_27 <= 1
 0 <= bin_sc_0_edg_28 <= 1
 0 <= bin_sc_0_edg_29 <= 1
 0 <= bin_sc_0_edg_30 <= 1
 0 <= bin_sc_0_edg_31 <= 1
 0 <= bin_sc_0_edg_32 <= 1
 0 <= bin_sc_0_edg_33 <= 1
 0 <= bin_sc_1_edg_0 <= 1
 0 <= bin_sc_1_edg_1 <= 1
 0 <= bin_sc_1_edg_2 <= 1
 0 <= bin_sc_1_edg_3 <= 1
 0 <= bin_sc_1_edg_4 <= 1
 0 <= bin_sc_1_edg_5 <= 1
 0 <= bin_sc_1_edg_6 <= 1
 0 <= bin_sc_1_edg_7 <= 1
 0 <= bin_sc_1_edg_8 <= 1
 0 <= bin_sc_1_edg_9 <= 1
 0 <= bin_sc_1_edg_10 <= 1
 0 <= bin_sc_1_edg_11 <= 1
 0 <= bin_sc_1_edg_12 <= 1
 0 <= bin_sc_1_edg_13 <= 1
 0 <= bin_sc_1_edg_14 <= 1
 0 <= bin_sc_1_edg_15 <= 1
 0 <= bin_sc_1_edg_16 <= 1
 0 <= bin_sc_1_edg_17 <= 1
 0 <= bin_sc_1_edg_18 <= 1
 0 <= bin_sc_1_edg_19 <= 1
 0 <= bin_sc_1_edg_20 <= 1
 0 <= bin_sc_1_edg_21 <= 1
 0 <= bin_sc_1_edg_22 <= 1
 0 <= bin_sc_1_edg_23 <= 1
 0 <= bin_sc_1_edg_24 <= 1
 0 <= bin_sc_1_edg_25 <= 1
 0 <= bin_sc_1_edg_26 <= 1
 0 <= bin_sc_1_edg_27 <= 1
 0 <= bin_sc_1_edg_28 <= 1
 0 <= bin_sc_1_edg_29 <= 1
 0 <= bin_sc_1_edg_30 <= 1
 0 <= bin_sc_1_edg_31 <= 1
 0 <= bin_sc_1_edg_32 <= 1
 0 <= bin_sc_1_edg_33 <= 1
       num_cuts <= 3.100000000000
       original_input_0 <= 5
       rho_0 <= 5
       O_0 <= 5
 0.100000000000 <= d_0 <= 5
 0 <= bin_edge_var_downstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_19 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_20 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_20 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_21 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_21 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_22 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_22 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_23 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_23 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_24 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_24 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_25 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_25 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_26 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_26 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_27 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_27 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_28 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_28 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_29 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_29 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_30 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_30 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_31 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_31 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_32 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_32 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_0_33 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_0_33 <= 1
       original_input_1 <= 5
       rho_1 <= 5
       O_1 <= 5
 0.100000000000 <= d_1 <= 5
 0 <= bin_edge_var_downstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_0 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_1 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_2 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_3 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_4 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_5 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_6 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_7 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_8 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_9 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_10 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_11 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_12 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_13 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_14 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_15 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_16 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_17 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_18 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_19 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_19 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_20 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_20 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_21 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_21 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_22 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_22 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_23 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_23 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_24 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_24 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_25 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_25 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_26 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_26 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_27 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_27 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_28 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_28 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_29 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_29 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_30 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_30 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_31 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_31 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_32 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_32 <= 1
 0 <= bin_edge_var_downstream_vertex_var_product_1_33 <= 1
 0 <= bin_edge_var_upstream_vertex_var_product_1_33 <= 1
       build_cost_exponent_1 <= 13
 0 <= _and254 <= 1
 0 <= _and255 <= 1
 0 <= _and256 <= 1
 0 <= _and257 <= 1
 0 <= _and258 <= 1
 0 <= _and259 <= 1
 0 <= _and260 <= 1
 0 <= _and261 <= 1
 0 <= _and262 <= 1
 0 <= _and263 <= 1
 0 <= _and264 <= 1
 0 <= _and265 <= 1
 0 <= _and266 <= 1
 0 <= _and267 <= 1
 0 <= _and268 <= 1
 0 <= _and269 <= 1
 0 <= _and270 <= 1
 0 <= _and271 <= 1
 0 <= _and272 <= 1
 0 <= _and273 <= 1
 0 <= _and274 <= 1
 0 <= _and275 <= 1
 0 <= _and276 <= 1
 0 <= _and277 <= 1
 0 <= _and278 <= 1
 0 <= _and279 <= 1
 0 <= _and280 <= 1
 0 <= _and281 <= 1
 0 <= _and282 <= 1
 0 <= _and283 <= 1
 0 <= _and284 <= 1
 0 <= _and285 <= 1
 0 <= _and286 <= 1
 0 <= _and287 <= 1
 0 <= _and288 <= 1
 0 <= _and289 <= 1
 0 <= _and290 <= 1
 0 <= _and291 <= 1
 0 <= _and292 <= 1
 0 <= _and293 <= 1
 0 <= _and294 <= 1
 0 <= _and295 <= 1
 0 <= _and296 <= 1
 0 <= _and297 <= 1
 0 <= _and298 <= 1
 0 <= _and299 <= 1
 0 <= _and300 <= 1
 0 <= _and301 <= 1
 0 <= _and302 <= 1
 0 <= _and303 <= 1
 0 <= _and304 <= 1
 0 <= _and305 <= 1
 0 <= _and306 <= 1
 0 <= _and307 <= 1
 0 <= _and308 <= 1
 0 <= _and309 <= 1
 0 <= _and310 <= 1
 0 <= _and311 <= 1
 0 <= _and312 <= 1
 0 <= _and313 <= 1
 0 <= _and314 <= 1
 0 <= _and315 <= 1
 0 <= _and316 <= 1
 0 <= _and317 <= 1
 0 <= _and318 <= 1
 0 <= _and319 <= 1
 0 <= _and320 <= 1
 0 <= _and321 <= 1
 0 <= _and322 <= 1
 0 <= _and323 <= 1
 0 <= _and324 <= 1
 0 <= _and325 <= 1
 0 <= _and326 <= 1
 0 <= _and327 <= 1
 0 <= _and328 <= 1
 0 <= _and329 <= 1
 0 <= _and330 <= 1
 0 <= _and331 <= 1
 0 <= _and332 <= 1
 0 <= _and333 <= 1
 0 <= _and334 <= 1
 0 <= _and335 <= 1
 0 <= _and336 <= 1
 0 <= _and337 <= 1
 0 <= _and338 <= 1
 0 <= _and339 <= 1
 0 <= _and340 <= 1
 0 <= _and341 <= 1
 0 <= _and342 <= 1
 0 <= _and343 <= 1
 0 <= _and344 <= 1
 0 <= _and345 <= 1
 0 <= _and346 <= 1
 0 <= _and347 <= 1
 0 <= _and348 <= 1
 0 <= _and349 <= 1
 0 <= _and350 <= 1
 0 <= _and351 <= 1
 0 <= _and352 <= 1
 0 <= _and353 <= 1
 0 <= _and354 <= 1
 0 <= _and355 <= 1
 0 <= _and356 <= 1
 0 <= _and357 <= 1
 0 <= _and358 <= 1
 0 <= _and359 <= 1
 0 <= _and360 <= 1
 0 <= _and361 <= 1
 0 <= _and362 <= 1
 0 <= _and363 <= 1
 0 <= _and364 <= 1
 0 <= _and365 <= 1
 0 <= _and366 <= 1
 0 <= _and367 <= 1
 0 <= _and368 <= 1
 0 <= _and369 <= 1
 0 <= _and370 <= 1
 0 <= _and371 <= 1
 0 <= _and372 <= 1
 0 <= _and373 <= 1
 0 <= _and374 <= 1
 0 <= _and375 <= 1
 0 <= _and376 <= 1
 0 <= _and377 <= 1
 0 <= _and378 <= 1
 0 <= _and379 <= 1
 0 <= _and380 <= 1
 0 <= _and381 <= 1
 0 <= _and382 <= 1
 0 <= _and383 <= 1
 0 <= _and384 <= 1
 0 <= _and385 <= 1
 0 <= _and386 <= 1
 0 <= _and387 <= 1
 0 <= _and388 <= 1
 0 <= _and389 <= 1

Binaries
 bin_sc_0_vx_0 bin_sc_0_vx_1 bin_sc_0_vx_2 bin_sc_0_vx_3 bin_sc_0_vx_4
 bin_sc_0_vx_5 bin_sc_0_vx_6 bin_sc_0_vx_7 bin_sc_0_vx_8 bin_sc_0_vx_9
 bin_sc_0_vx_10 bin_sc_0_vx_11 bin_sc_0_vx_12 bin_sc_0_vx_13 bin_sc_0_vx_14
 bin_sc_0_vx_15 bin_sc_0_vx_16 bin_sc_0_vx_17 bin_sc_0_vx_18 bin_sc_0_vx_19
 bin_sc_1_vx_0 bin_sc_1_vx_1 bin_sc_1_vx_2 bin_sc_1_vx_3 bin_sc_1_vx_4
 bin_sc_1_vx_5 bin_sc_1_vx_6 bin_sc_1_vx_7 bin_sc_1_vx_8 bin_sc_1_vx_9
 bin_sc_1_vx_10 bin_sc_1_vx_11 bin_sc_1_vx_12 bin_sc_1_vx_13 bin_sc_1_vx_14
 bin_sc_1_vx_15 bin_sc_1_vx_16 bin_sc_1_vx_17 bin_sc_1_vx_18 bin_sc_1_vx_19
 bin_sc_0_edg_0 bin_sc_0_edg_1 bin_sc_0_edg_2 bin_sc_0_edg_3 bin_sc_0_edg_4
 bin_sc_0_edg_5 bin_sc_0_edg_6 bin_sc_0_edg_7 bin_sc_0_edg_8 bin_sc_0_edg_9
 bin_sc_0_edg_10 bin_sc_0_edg_11 bin_sc_0_edg_12 bin_sc_0_edg_13 bin_sc_0_edg_14
 bin_sc_0_edg_15 bin_sc_0_edg_16 bin_sc_0_edg_17 bin_sc_0_edg_18 bin_sc_0_edg_19
 bin_sc_0_edg_20 bin_sc_0_edg_21 bin_sc_0_edg_22 bin_sc_0_edg_23 bin_sc_0_edg_24
 bin_sc_0_edg_25 bin_sc_0_edg_26 bin_sc_0_edg_27 bin_sc_0_edg_28 bin_sc_0_edg_29
 bin_sc_0_edg_30 bin_sc_0_edg_31 bin_sc_0_edg_32 bin_sc_0_edg_33 bin_sc_1_edg_0
 bin_sc_1_edg_1 bin_sc_1_edg_2 bin_sc_1_edg_3 bin_sc_1_edg_4 bin_sc_1_edg_5
 bin_sc_1_edg_6 bin_sc_1_edg_7 bin_sc_1_edg_8 bin_sc_1_edg_9 bin_sc_1_edg_10
 bin_sc_1_edg_11 bin_sc_1_edg_12 bin_sc_1_edg_13 bin_sc_1_edg_14 bin_sc_1_edg_15
 bin_sc_1_edg_16 bin_sc_1_edg_17 bin_sc_1_edg_18 bin_sc_1_edg_19 bin_sc_1_edg_20
 bin_sc_1_edg_21 bin_sc_1_edg_22 bin_sc_1_edg_23 bin_sc_1_edg_24 bin_sc_1_edg_25
 bin_sc_1_edg_26 bin_sc_1_edg_27 bin_sc_1_edg_28 bin_sc_1_edg_29 bin_sc_1_edg_30
 bin_sc_1_edg_31 bin_sc_1_edg_32 bin_sc_1_edg_33
 bin_edge_var_downstream_vertex_var_product_0_0
 bin_edge_var_upstream_vertex_var_product_0_0
 bin_edge_var_downstream_vertex_var_product_0_1
 bin_edge_var_upstream_vertex_var_product_0_1
 bin_edge_var_downstream_vertex_var_product_0_2
 bin_edge_var_upstream_vertex_var_product_0_2
 bin_edge_var_downstream_vertex_var_product_0_3
 bin_edge_var_upstream_vertex_var_product_0_3
 bin_edge_var_downstream_vertex_var_product_0_4
 bin_edge_var_upstream_vertex_var_product_0_4
 bin_edge_var_downstream_vertex_var_product_0_5
 bin_edge_var_upstream_vertex_var_product_0_5
 bin_edge_var_downstream_vertex_var_product_0_6
 bin_edge_var_upstream_vertex_var_product_0_6
 bin_edge_var_downstream_vertex_var_product_0_7
 bin_edge_var_upstream_vertex_var_product_0_7
 bin_edge_var_downstream_vertex_var_product_0_8
 bin_edge_var_upstream_vertex_var_product_0_8
 bin_edge_var_downstream_vertex_var_product_0_9
 bin_edge_var_upstream_vertex_var_product_0_9
 bin_edge_var_downstream_vertex_var_product_0_10
 bin_edge_var_upstream_vertex_var_product_0_10
 bin_edge_var_downstream_vertex_var_product_0_11
 bin_edge_var_upstream_vertex_var_product_0_11
 bin_edge_var_downstream_vertex_var_product_0_12
 bin_edge_var_upstream_vertex_var_product_0_12
 bin_edge_var_downstream_vertex_var_product_0_13
 bin_edge_var_upstream_vertex_var_product_0_13
 bin_edge_var_downstream_vertex_var_product_0_14
 bin_edge_var_upstream_vertex_var_product_0_14
 bin_edge_var_downstream_vertex_var_product_0_15
 bin_edge_var_upstream_vertex_var_product_0_15
 bin_edge_var_downstream_vertex_var_product_0_16
 bin_edge_var_upstream_vertex_var_product_0_16
 bin_edge_var_downstream_vertex_var_product_0_17
 bin_edge_var_upstream_vertex_var_product_0_17
 bin_edge_var_downstream_vertex_var_product_0_18
 bin_edge_var_upstream_vertex_var_product_0_18
 bin_edge_var_downstream_vertex_var_product_0_19
 bin_edge_var_upstream_vertex_var_product_0_19
 bin_edge_var_downstream_vertex_var_product_0_20
 bin_edge_var_upstream_vertex_var_product_0_20
 bin_edge_var_downstream_vertex_var_product_0_21
 bin_edge_var_upstream_vertex_var_product_0_21
 bin_edge_var_downstream_vertex_var_product_0_22
 bin_edge_var_upstream_vertex_var_product_0_22
 bin_edge_var_downstream_vertex_var_product_0_23
 bin_edge_var_upstream_vertex_var_product_0_23
 bin_edge_var_downstream_vertex_var_product_0_24
 bin_edge_var_upstream_vertex_var_product_0_24
 bin_edge_var_downstream_vertex_var_product_0_25
 bin_edge_var_upstream_vertex_var_product_0_25
 bin_edge_var_downstream_vertex_var_product_0_26
 bin_edge_var_upstream_vertex_var_product_0_26
 bin_edge_var_downstream_vertex_var_product_0_27
 bin_edge_var_upstream_vertex_var_product_0_27
 bin_edge_var_downstream_vertex_var_product_0_28
 bin_edge_var_upstream_vertex_var_product_0_28
 bin_edge_var_downstream_vertex_var_product_0_29
 bin_edge_var_upstream_vertex_var_product_0_29
 bin_edge_var_downstream_vertex_var_product_0_30
 bin_edge_var_upstream_vertex_var_product_0_30
 bin_edge_var_downstream_vertex_var_product_0_31
 bin_edge_var_upstream_vertex_var_product_0_31
 bin_edge_var_downstream_vertex_var_product_0_32
 bin_edge_var_upstream_vertex_var_product_0_32
 bin_edge_var_downstream_vertex_var_product_0_33
 bin_edge_var_upstream_vertex_var_product_0_33
 bin_edge_var_downstream_vertex_var_product_1_0
 bin_edge_var_upstream_vertex_var_product_1_0
 bin_edge_var_downstream_vertex_var_product_1_1
 bin_edge_var_upstream_vertex_var_product_1_1
 bin_edge_var_downstream_vertex_var_product_1_2
 bin_edge_var_upstream_vertex_var_product_1_2
 bin_edge_var_downstream_vertex_var_product_1_3
 bin_edge_var_upstream_vertex_var_product_1_3
 bin_edge_var_downstream_vertex_var_product_1_4
 bin_edge_var_upstream_vertex_var_product_1_4
 bin_edge_var_downstream_vertex_var_product_1_5
 bin_edge_var_upstream_vertex_var_product_1_5
 bin_edge_var_downstream_vertex_var_product_1_6
 bin_edge_var_upstream_vertex_var_product_1_6
 bin_edge_var_downstream_vertex_var_product_1_7
 bin_edge_var_upstream_vertex_var_product_1_7
 bin_edge_var_downstream_vertex_var_product_1_8
 bin_edge_var_upstream_vertex_var_product_1_8
 bin_edge_var_downstream_vertex_var_product_1_9
 bin_edge_var_upstream_vertex_var_product_1_9
 bin_edge_var_downstream_vertex_var_product_1_10
 bin_edge_var_upstream_vertex_var_product_1_10
 bin_edge_var_downstream_vertex_var_product_1_11
 bin_edge_var_upstream_vertex_var_product_1_11
 bin_edge_var_downstream_vertex_var_product_1_12
 bin_edge_var_upstream_vertex_var_product_1_12
 bin_edge_var_downstream_vertex_var_product_1_13
 bin_edge_var_upstream_vertex_var_product_1_13
 bin_edge_var_downstream_vertex_var_product_1_14
 bin_edge_var_upstream_vertex_var_product_1_14
 bin_edge_var_downstream_vertex_var_product_1_15
 bin_edge_var_upstream_vertex_var_product_1_15
 bin_edge_var_downstream_vertex_var_product_1_16
 bin_edge_var_upstream_vertex_var_product_1_16
 bin_edge_var_downstream_vertex_var_product_1_17
 bin_edge_var_upstream_vertex_var_product_1_17
 bin_edge_var_downstream_vertex_var_product_1_18
 bin_edge_var_upstream_vertex_var_product_1_18
 bin_edge_var_downstream_vertex_var_product_1_19
 bin_edge_var_upstream_vertex_var_product_1_19
 bin_edge_var_downstream_vertex_var_product_1_20
 bin_edge_var_upstream_vertex_var_product_1_20
 bin_edge_var_downstream_vertex_var_product_1_21
 bin_edge_var_upstream_vertex_var_product_1_21
 bin_edge_var_downstream_vertex_var_product_1_22
 bin_edge_var_upstream_vertex_var_product_1_22
 bin_edge_var_downstream_vertex_var_product_1_23
 bin_edge_var_upstream_vertex_var_product_1_23
 bin_edge_var_downstream_vertex_var_product_1_24
 bin_edge_var_upstream_vertex_var_product_1_24
 bin_edge_var_downstream_vertex_var_product_1_25
 bin_edge_var_upstream_vertex_var_product_1_25
 bin_edge_var_downstream_vertex_var_product_1_26
 bin_edge_var_upstream_vertex_var_product_1_26
 bin_edge_var_downstream_vertex_var_product_1_27
 bin_edge_var_upstream_vertex_var_product_1_27
 bin_edge_var_downstream_vertex_var_product_1_28
 bin_edge_var_upstream_vertex_var_product_1_28
 bin_edge_var_downstream_vertex_var_product_1_29
 bin_edge_var_upstream_vertex_var_product_1_29
 bin_edge_var_downstream_vertex_var_product_1_30
 bin_edge_var_upstream_vertex_var_product_1_30
 bin_edge_var_downstream_vertex_var_product_1_31
 bin_edge_var_upstream_vertex_var_product_1_31
 bin_edge_var_downstream_vertex_var_product_1_32
 bin_edge_var_upstream_vertex_var_product_1_32
 bin_edge_var_downstream_vertex_var_product_1_33
 bin_edge_var_upstream_vertex_var_product_1_33 _and254 _and255 _and256 _and257
 _and258 _and259 _and260 _and261 _and262 _and263 _and264 _and265 _and266 _and267
 _and268 _and269 _and270 _and271 _and272 _and273 _and274 _and275 _and276 _and277
 _and278 _and279 _and280 _and281 _and282 _and283 _and284 _and285 _and286 _and287
 _and288 _and289 _and290 _and291 _and292 _and293 _and294 _and295 _and296 _and297
 _and298 _and299 _and300 _and301 _and302 _and303 _and304 _and305 _and306 _and307
 _and308 _and309 _and310 _and311 _and312 _and313 _and314 _and315 _and316 _and317
 _and318 _and319 _and320 _and321 _and322 _and323 _and324 _and325 _and326 _and327
 _and328 _and329 _and330 _and331 _and332 _and333 _and334 _and335 _and336 _and337
 _and338 _and339 _and340 _and341 _and342 _and343 _and344 _and345 _and346 _and347
 _and348 _and349 _and350 _and351 _and352 _and353 _and354 _and355 _and356 _and357
 _and358 _and359 _and360 _and361 _and362 _and363 _and364 _and365 _and366 _and367
 _and368 _and369 _and370 _and371 _and372 _and373 _and374 _and375 _and376 _and377
 _and378 _and379 _and380 _and381 _and382 _and383 _and384 _and385 _and386 _and387
 _and388 _and389

Generals
 num_cuts original_input_0 rho_0 O_0 d_0 original_input_1 rho_1 O_1 d_1
 build_cost_exponent_1
End
