/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [29:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [21:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [55:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_1z ? in_data[49] : celloutsig_0_3z[0];
  assign celloutsig_0_11z = celloutsig_0_4z ? in_data[37] : celloutsig_0_1z;
  assign celloutsig_1_16z = ~(celloutsig_1_15z & in_data[166]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_0_5z = celloutsig_0_0z[9] | ~(celloutsig_0_3z[3]);
  assign celloutsig_0_18z = in_data[5] | ~(celloutsig_0_17z[1]);
  assign celloutsig_1_18z = { celloutsig_1_6z[14:11], celloutsig_1_4z } + { celloutsig_1_10z[5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[57:53] + in_data[11:7];
  assign celloutsig_0_3z = in_data[17:14] + in_data[42:39];
  assign celloutsig_1_10z = { celloutsig_1_6z[10:5], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_4z } + { celloutsig_1_9z[36:30], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_4z = celloutsig_0_0z[15:5] === { celloutsig_0_0z[16:12], celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_5z } === { celloutsig_0_7z[3:0], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[185:184], celloutsig_1_0z } > in_data[111:109];
  assign celloutsig_1_7z = celloutsig_1_6z[19:16] > in_data[158:155];
  assign celloutsig_0_1z = celloutsig_0_0z[25:6] <= in_data[50:31];
  assign celloutsig_1_0z = in_data[170:165] <= in_data[153:148];
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } <= { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_15z = ! celloutsig_0_0z[24:10];
  assign celloutsig_1_1z = { in_data[180:174], celloutsig_1_0z, celloutsig_1_0z } != in_data[175:167];
  assign celloutsig_1_6z = - { in_data[187:173], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_0z[24:22], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z } !== { celloutsig_0_2z[3:0], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_2z[4:1], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z } !== { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_0z = ~ in_data[48:19];
  assign celloutsig_0_2z = ~ celloutsig_0_0z[26:21];
  assign celloutsig_0_12z = celloutsig_0_0z[8] & celloutsig_0_5z;
  assign celloutsig_1_15z = | { celloutsig_1_9z[31:20], celloutsig_1_7z };
  assign celloutsig_1_3z = ~^ { in_data[164:148], celloutsig_1_1z };
  always_latch
    if (out_data[97]) celloutsig_0_17z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (!out_data[97]) celloutsig_0_19z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_11z };
  assign { celloutsig_1_9z[2:1], celloutsig_1_9z[55:3] } = ~ { celloutsig_1_7z, celloutsig_1_2z, in_data[152:100] };
  assign out_data[99:97] = ~ { celloutsig_1_10z[3:2], celloutsig_1_12z };
  assign celloutsig_1_9z[0] = celloutsig_1_9z[2];
  assign { out_data[132:128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, out_data[97], celloutsig_0_18z, celloutsig_0_19z };
endmodule
