#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Apr 13 18:40:31 2020
# Process ID: 896
# Current directory: C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17016 C:\Users\owend\Documents\U of G\Second Year\Second Semester\ENGG 3380\Project\CPU\CPU_Complete\CPU_Complete.xpr
# Log file: C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/vivado.log
# Journal file: C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.xpr}
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 3000
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 2000
run 1000
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 3000
run 1000
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 4000
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 10000
run 5000
run 4000
run 3000
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 10000
run 5000
run 5000
run 10000
close_sim
set_property -name {xsim.simulate.runtime} -value {15000} -objects [get_filesets sim_1]
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 5000
run 10000
close_sim
set_property -name {xsim.simulate.runtime} -value {50000} -objects [get_filesets sim_1]
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
close_sim
set_property simulator_language Mixed [current_project]
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run for 10000
for 10000
run 10000
run 10000
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 10000
run 20000
run 20000
run 20000
run 20000
run 20000
run 20000
run 30000
run 30000
run 30000
run 50000
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
run 50000
run 50000
run 50000
run 50000
run 50000
run 50000
run 50000
run 50000
run 50000
run 50000
close_sim
launch_simulation
launch_simulation
set_property -name {xsim.simulate.runtime} -value {5000} -objects [get_filesets sim_1]
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {8000} -objects [get_filesets sim_1]
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
launch_simulation -mode post-implementation -type timing
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
restart
run
run 10000
close_sim
close_sim
launch_simulation
open_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
source Top_tb.tcl
save_wave_config {C:/Users/owend/Documents/U of G/Second Year/Second Semester/ENGG 3380/Project/CPU/CPU_Complete/CPU_Complete.srcs/sim_1/imports/CPU_Apr8/Top_tb_behav.wcfg}
close_sim
close_design
