simple_strtoul	,	F_8
spin_lock_init	,	F_15
CONFIG_FIX_EARLYCON_MEM	,	F_2
regshift	,	V_31
UPIO_PORT	,	V_32
len	,	V_16
pr_warn	,	F_23
options	,	V_26
lock	,	V_38
PAGE_MASK	,	V_5
__earlycon_table	,	V_49
register_console	,	F_16
write	,	V_43
iotype	,	V_20
baud	,	V_33
val	,	V_55
uart_parse_earlycon	,	F_13
earlycon_init	,	F_7
"big-endian"	,	L_12
index	,	V_17
EALREADY	,	V_48
"16"	,	L_4
be32_to_cpu	,	F_25
earlycon_map	,	F_1
node	,	V_54
BASE_BAUD	,	V_40
size	,	V_2
paddr	,	V_1
__func__	,	V_6
pr_err	,	F_6
device	,	V_8
""	,	L_3
ENODEV	,	V_44
__be32	,	T_5
flags	,	V_46
early_init_dt_scan_chosen_stdout	,	F_20
resource_size_t	,	T_3
set_fixmap_io	,	F_3
early_console_dev	,	V_19
"32"	,	L_5
min	,	F_10
"%s%d at MMIO%s %pa (options '%s')\n"	,	L_2
UPIO_MEM16	,	V_22
early_con	,	V_45
err	,	V_37
pr_info	,	F_11
"%s%d at I/O port 0x%lx (options '%s')\n"	,	L_7
setup_earlycon	,	F_17
ENOENT	,	V_51
earlycon_init_is_deferred	,	V_53
"%s: Couldn't map %pa\n"	,	L_1
param_setup_earlycon	,	F_18
"reg-offset"	,	L_10
EINVAL	,	V_30
buf	,	V_34
s	,	V_15
big_endian	,	V_56
"32be"	,	L_6
__init	,	T_2
"[%s] unsupported reg-io-width\n"	,	L_15
iobase	,	V_27
OF_BAD_ADDR	,	V_57
con	,	V_12
earlycon_id	,	V_35
data	,	V_18
CONFIG_ACPI_SPCR_TABLE	,	V_52
__iomem	,	T_1
IS_ENABLED	,	F_19
size_t	,	T_4
CON_ENABLED	,	V_47
__earlycon_table_end	,	V_50
"reg-shift"	,	L_11
UPIO_MEM32	,	V_23
parse_options	,	F_12
" "	,	L_8
strlcpy	,	F_9
membase	,	V_41
ioremap	,	F_5
uartclk	,	V_39
port	,	V_14
name	,	V_9
UPIO_MEM	,	V_21
register_earlycon	,	F_14
UPIO_MEM32BE	,	V_24
of_flat_dt_translate_address	,	F_22
ENXIO	,	V_58
mapbase	,	V_25
"reg-io-width"	,	L_14
uart_port	,	V_13
SZ_4K	,	V_59
FIX_EARLYCON_MEM_BASE	,	V_4
addr	,	V_29
"native-endian"	,	L_13
console	,	V_10
length	,	V_28
match	,	V_36
u64	,	T_6
__fix_to_virt	,	F_4
"[%s] bad address\n"	,	L_9
earlycon	,	V_11
setup	,	V_42
earlycon_device	,	V_7
of_get_flat_dt_prop	,	F_24
CONFIG_CPU_BIG_ENDIAN	,	V_60
base	,	V_3
of_setup_earlycon	,	F_21
