Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Aug 30 14:22:50 2024
| Host         : ubuntu-machine running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file arty_a7_control_sets.rpt
| Design       : arty_a7
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   349 |
|    Minimum number of control sets                        |   349 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   895 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   349 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    34 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |    13 |
| >= 16              |   171 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1194 |          437 |
| No           | No                    | Yes                    |             647 |          257 |
| No           | Yes                   | No                     |             693 |          271 |
| Yes          | No                    | No                     |            5697 |         1751 |
| Yes          | No                    | Yes                    |             410 |          132 |
| Yes          | Yes                   | No                     |            1200 |          362 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                                                                           Enable Signal                                                                                           |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_trrdcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_twtrcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  sys_clk        | main_soclinux_serial_tx_rs232phytx_next_value_ce1                                                                                                                                                 | sys_rst                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                                         |                1 |              1 |         1.00 |
|  idelay_clk     |                                                                                                                                                                                                   |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pop_addressGen_fire            |                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  sys_clk        | soclinux_clk_rise                                                                                                                                                                                 | soclinux_clk_divider1[0]_i_1_n_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  sys_clk        | main_soclinux_sdram_tfawcon_ready_reg0                                                                                                                                                            | main_soclinux_sdram_tfawcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine3_trascon_ready_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  idelay_clk     |                                                                                                                                                                                                   | builder_xilinxasyncresetsynchronizerimpl0                                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine2_trascon_ready_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine7_trccon_ready_i_1_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1__0_n_0                                             |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/io_push_fire                         |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine0_trccon_ready_i_1_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine4_trccon_ready_i_1_n_0                                                                                                                                          |                2 |              2 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/debugCd_external_reset0                                                                             |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/outputArea_flow_valid                                                                                             |                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine6_trccon_ready_i_1_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | builder_xilinxasyncresetsynchronizerimpl0                                                                                                                                                      |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine5_trccon_ready_i_1_n_0                                                                                                                                          |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_debugReset                                                                                         |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_debugReset                                                                                         |                1 |              2 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1_n_0                                                |                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_bankmachine1_trascon_ready_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  sys_clk        | builder_bankmachine5_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                            | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/p_4_in                                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_wrport_we                                                                                                                                                              | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[27]_0                           |                1 |              4 |         4.00 |
|  sys_clk        | main_soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                            | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | builder_bankmachine1_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  sys_clk        | builder_bankmachine0_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank3_out0_re                                                                                                                                                            | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_level_reg[2][0]                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine4_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine6_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | builder_bankmachine2_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine7_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/rspLogic_beatCounter                                             | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_1[0]                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/execute_CsrPlugin_csr_3857_i_1__0_n_0                                                                          |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_0_cpu_iBus_rsp_valid_1                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine5_level_reg[2][0]                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_uart_rx_fifo_wrport_we                                                                                                                                                              | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine1_level_reg[2][0]                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mstatus_MPP                                                                       |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine2_level_reg[2][0]                                           | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine0_level_reg[2][0]                                           | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_cmd_rValidN                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/dBusNonCoherent_bmb_cmd_rValidN_reg_0                                               |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN_reg[0]   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN_reg_0[0] | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | main_done                                                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/E[0]                                                                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/FSM_onehot_builder_roundrobin6_grant_reg[0][0]                                                      | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_rx_tick                                                                                                                                                                             | main_soclinux_rx_count[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                   | builder_csr_bankarray_interface3_bank_bus_dat_r[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mstatus_MPP                                                                       |                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_tx_tick                                                                                                                                                                             | p_12_in                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_cores_1_cpu_iBus_rsp_valid_1                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_sdram_time1[3]_i_1_n_0                                                                                                                                                              | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  idelay_clk     | main_crg_reset_counter[3]_i_1_n_0                                                                                                                                                                 | idelay_rst                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  sys_clk        | builder_multiplexer_next_state                                                                                                                                                                    | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/E[0]                                                                                                | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | builder_bankmachine3_next_state                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level_reg[2][0]                                                    | sys_rst                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  sys_clk        | main_soclinux_sdram_time0[4]_i_1_n_0                                                                                                                                                              | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l2041_1                                                |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pop_sync_readArbitation_fire   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_1[0]                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[25]_0                           |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l2041_1                                              |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1__1_n_0                               | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk        | builder_csr_bankarray_csrbank1_half_sys8x_taps0_re                                                                                                                                                | sys_rst                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l2041                                                |                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/D[0]                                                          |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[2]_0[0]                                                  |                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk        | main_soclinux_uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                      | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/D[0]                                                          |                2 |              5 |         2.50 |
|  sys_clk        |                                                                                                                                                                                                   | builder_csr_bankarray_interface1_bank_bus_dat_r[4]_i_1_n_0                                                                                                                                     |                3 |              5 |         1.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_1_headPtr[4]_i_1__1_n_0                                 |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/when_Stream_l2041                                                |                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_0_headPtr[4]_i_1__0_n_0                                 |                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg                   |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/allocationByCounter_allocationPtr_reg[3]_0[0]                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |              5 |         1.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/p_1_in                                                             |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | main_soclinux_sdram_zqcs_executer_counter[4]_i_1_n_0                                                                                                                                              | sys_rst                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l2041                                                  |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_0_headPtr[4]_i_1_n_0                                    |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_0[0]                                              |                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/channels_1_headPtr[4]_i_1_n_0                                      |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_1_headPtr[4]_i_1__0_n_0                                 |                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pop_addressGen_fire            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/io_push_fire                         | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_0[0]                                              |                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/payloadRam_reg_0_31_0_5_i_1_n_0                                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_valid_reg_inv_1[0]                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/when_ClockDomainGenerator_l222_1                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_8/SR[0]                                                                                               |                2 |              6 |         3.00 |
|  sys_clk        | main_soclinux_sdram_sequencer_counter                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/E[0]                                                             |                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29]_0                           |                1 |              6 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/cmdContext_fifo/logic_pop_sync_readArbitation_fire                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1_n_0                                            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__2_n_0                                         | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/logic_ram_reg_0_31_0_5_i_1__3_n_0                                       | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire_0                                                         | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[7]_0[0]                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/cmdContext_fifo/logic_pop_sync_readArbitation_fire                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/io_push_fire                                                            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/builder_new_master_wdata_ready3_reg[0]                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg                   |                2 |              6 |         3.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[7]_0[0]                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[6]_i_1_n_0                                               | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |              7 |         2.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                                        |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1_n_0                                                | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg_0                   |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg_0                   |                3 |              7 |         2.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126_1                                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/io_output_cmd_payload_first_reg[0]                                    | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |              7 |         2.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_wPtr[6]_i_1__0_n_0                                             | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                                        |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[6]_i_1__0_n_0                                            | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |              7 |         2.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/E[0]                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |              7 |         2.33 |
|  sys_clk        | main_soclinux_tx_data1_in0                                                                                                                                                                        |                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_1[0]                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[14]_2                           |                2 |              7 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                          | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]_1                           |                1 |              7 |         7.00 |
|  sys_clk        | soclinux_mosi_latch                                                                                                                                                                               | sys_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi2_command0_re                                                                                                                                               | sys_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi1_command0_re                                                                                                                                               | sys_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi0_command0_re                                                                                                                                               | sys_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_clk        | soclinux_miso_latch                                                                                                                                                                               | sys_rst                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  sys_clk        | soclinux_clk_rise                                                                                                                                                                                 | sys_rst                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/_zz_1                                                            |                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sys_clk        | builder_csr_bankarray_csrbank5_mosi0_re                                                                                                                                                           |                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sys_clk        | main_soclinux_rx_data_rs232phyrx_next_value_ce1                                                                                                                                                   |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_reg_2[0]            |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/_zz_1                                                              |                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sys_clk        |                                                                                                                                                                                                   | builder_csr_bankarray_interface7_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                     |                4 |              8 |         2.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi3_command0_re                                                                                                                                               | sys_rst                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/_zz_1                                                            |                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_address[11]_i_1_n_0                      |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                           |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  main_crg_clkin |                                                                                                                                                                                                   |                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  sys_clk        | main_soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                            |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk        | main_soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                            |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire_0                                                         |                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_bmb_arbiter/memory_arbiter/toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValid_reg_inv |                2 |              9 |         4.50 |
|  sys_clk        | main_soclinux_sdram_storage[3]_i_1_n_0                                                                                                                                                            | sys_rst                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_timer_count1[9]_i_1_n_0                                                                                                                                                    |                3 |             10 |         3.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/buffer_valid_reg_inv[0]                                                 |                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/sel                                                                                                               | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/bufferCC_5/buffers_1                                                                                           |                3 |             12 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/io_push_fire                                                            |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/buffer_valid_reg_inv_1[0]                       |                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                2 |             13 |         6.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                           | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                3 |             13 |         4.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/FSM_sequential_logic_sources_0_state_reg[0]_0                                          |                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_bankmachine0_row_col_n_addr_sel                                                                                                                                               | sys_rst                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi1_address0_re                                                                                                                                               |                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_bankmachine7_row[13]_i_1_n_0                                                                                                                                                  | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk        | main_soclinux_sdram_bankmachine4_row[13]_i_1_n_0                                                                                                                                                  | sys_rst                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_phaseinjector0_address_storage[13]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi2_address0_re                                                                                                                                               |                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi3_address0_re                                                                                                                                               |                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_bankmachine1_row[13]_i_1_n_0                                                                                                                                                  | sys_rst                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  sys_clk        | main_soclinux_sdram_bankmachine6_row[13]_i_1_n_0                                                                                                                                                  | sys_rst                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_sdram_bankmachine2_row[13]_i_1_n_0                                                                                                                                                  | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk        | main_soclinux_sdram_bankmachine3_row_col_n_addr_sel                                                                                                                                               | sys_rst                                                                                                                                                                                        |                3 |             14 |         4.67 |
|  sys_clk        | main_soclinux_sdram_bankmachine5_row_col_n_addr_sel                                                                                                                                               | sys_rst                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  sys_clk        | main_soclinux_uart_tx_fifo_wrport_we                                                                                                                                                              |                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  sys_clk        | main_soclinux_uart_rx_fifo_wrport_we                                                                                                                                                              |                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  sys_clk        | builder_csr_bankarray_csrbank5_control0_re                                                                                                                                                        | sys_rst                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_clk        |                                                                                                                                                                                                   | main_a7ddrphy_bitslip0_r1[15]_i_1_n_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                   | soclinux_clk_divider1[0]_i_1_n_0                                                                                                                                                               |                4 |             16 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                   | builder_csr_bankarray_interface5_bank_bus_dat_r[16]_i_1_n_0                                                                                                                                    |                7 |             17 |         2.43 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_interface1_adr_wishbone2csr_next_value_ce1                                         | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/FSM_onehot_builder_wishbone2csr_state_reg[1]_10                                         |                4 |             17 |         4.25 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/iBridge_logic_io_input_upSizer_io_output_unburstify/p_2_in                                          |                                                                                                                                                                                                |                6 |             17 |         2.83 |
|  sys_clk        | builder_csr_bankarray_csrbank5_cs0_re                                                                                                                                                             | sys_rst                                                                                                                                                                                        |                4 |             17 |         4.25 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/builder_count_reg_13_sn_1                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/clint_logic/io_input_cmd_rValid_reg_inv                                                                        |                5 |             20 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/p_263_in                                                                                    |                                                                                                                                                                                                |               12 |             20 |         1.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/p_263_in                                                                                    |                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                                           |                                                                                                                                                                                                |               10 |             22 |         2.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_vpn_0[9]_i_1__0_n_0                                                        |                                                                                                                                                                                                |                9 |             22 |         2.44 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/dBridge_logic_io_input_upSizer_io_output_unburstify/E[0]                                            |                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  sys_clk        | main_soclinux_sdram_bankmachine3_syncfifo3_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk        | main_soclinux_sdram_bankmachine0_syncfifo0_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                9 |             23 |         2.56 |
|  sys_clk        | main_soclinux_sdram_bankmachine2_syncfifo2_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk        | main_soclinux_sdram_bankmachine4_syncfifo4_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                      |                                                                                                                                                                                                |                5 |             23 |         4.60 |
|  sys_clk        | main_soclinux_sdram_bankmachine5_syncfifo5_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  sys_clk        | main_soclinux_sdram_bankmachine6_syncfifo6_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk        | main_soclinux_sdram_bankmachine1_syncfifo1_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  sys_clk        | main_soclinux_sdram_bankmachine7_syncfifo7_re                                                                                                                                                     | sys_rst                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  sys_clk        | main_a7ddrphy_bitslip8_value10                                                                                                                                                                    | main_a7ddrphy_bitslip15_value1                                                                                                                                                                 |                9 |             24 |         2.67 |
|  sys_clk        |                                                                                                                                                                                                   | main_count[0]_i_1_n_0                                                                                                                                                                          |                6 |             24 |         4.00 |
|  sys_clk        | main_a7ddrphy_bitslip0_value30                                                                                                                                                                    | main_a7ddrphy_bitslip7_value1                                                                                                                                                                  |                9 |             24 |         2.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/outputCmd_ready                                                                                     |                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/outputCmd_ready                                                                                     |                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                             |                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                             |                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_iBus_cmd_ready                                                                                        |                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_iBus_cmd_ready                                                                                        |                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[21]_0                                           |               14 |             27 |         1.93 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iArbiter_bmb_cmd_ready                                                                                            |                                                                                                                                                                                                |                6 |             27 |         4.50 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_sdram_zqcs_timer_count1[0]_i_1_n_0                                                                                                                                               |                7 |             27 |         3.86 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                |                                                                                                                                                                                                |               16 |             30 |         1.88 |
|  sys_clk        | main_a7ddrphy_bitslip0_value00                                                                                                                                                                    | main_a7ddrphy_bitslip0_value1[2]_i_1_n_0                                                                                                                                                       |               16 |             30 |         1.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg[0]                               | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |               11 |             30 |         2.73 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                |                                                                                                                                                                                                |                6 |             30 |         5.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                 | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |               23 |             30 |         1.30 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_unaligned_reg_1[0]                                                       |                                                                                                                                                                                                |                4 |             30 |         7.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_unaligned_reg_1[0]                                                       |                                                                                                                                                                                                |                8 |             30 |         3.75 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                |                                                                                                                                                                                                |               12 |             30 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                |                                                                                                                                                                                                |               10 |             30 |         3.00 |
|  sys_clk        | main_a7ddrphy_bitslip1_value00                                                                                                                                                                    | main_a7ddrphy_bitslip1_value1[2]_i_1_n_0                                                                                                                                                       |               13 |             30 |         2.31 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/debugCd_logic_outputReset                                                                                      |               12 |             30 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                5 |             31 |         6.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_384_reg[0]                                                |                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  sys_clk        |                                                                                                                                                                                                   | main_soclinux_rx_count[3]_i_1_n_0                                                                                                                                                              |                8 |             31 |         3.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/_zz_cores_1_cpu_externalSupervisorInterrupt_plic_target_ie_23                              | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                6 |             31 |         5.17 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23                              | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                8 |             31 |         3.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/_zz_cores_1_cpu_externalInterrupt_plic_target_ie_23                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |                8 |             31 |         3.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_384_reg[0]                                                |                                                                                                                                                                                                |                9 |             31 |         3.44 |
|  sys_clk        |                                                                                                                                                                                                   | p_12_in                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  sys_clk        | main_soclinux_bus_errors                                                                                                                                                                          | sys_rst                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_opcode_reg[0]_1[1]                                             |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/E[1]                                                                                       |                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/io_input_cmd_rData_fragment_opcode_reg[0]_1[0]                                             |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi2_wrdata0_re                                                                                                                                                |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_323_reg[0]                                                |                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk        | builder_csr_bankarray_csrbank0_scratch0_re                                                                                                                                                        | sys_rst                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine7_level_reg[2]_0                                            |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result                                                     |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        |                                                                                                                                                                                                   | builder_csr_bankarray_interface4_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                    |               25 |             32 |         1.28 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/FSM_onehot_builder_roundrobin6_grant_reg[0]_0                                                       |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg_1[0]                                          |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine4_level_reg[2]                                                       |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/main_soclinux_sdram_bankmachine3_level_reg[2]_0                                                     |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi0_wrdata0_re                                                                                                                                                |                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/E[0]                                                                                       |                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]           |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg[0]                                                |                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg[0]                                                |                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                            |                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                |                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_0[31]_i_1_n_0                                          |                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  sys_clk        | builder_interface1_dat_w_wishbone2csr_next_value_ce0                                                                                                                                              |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  sys_clk        | main_soclinux_timer_update_value_re                                                                                                                                                               | sys_rst                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg[0]                                                |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/execute_to_memory_IS_DIV_reg                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                |                8 |             32 |         4.00 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi1_wrdata0_re                                                                                                                                                |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine5_level_reg[2]_0                                            |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine2_level_reg[2]_0                                            |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result                                                     |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine1_level_reg[2]_0                                            |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/main_soclinux_sdram_bankmachine0_level_reg[2]_0                                            |                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/CsrPlugin_mtval                                                                             |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_2[31]_i_1_n_0                                          |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk        |                                                                                                                                                                                                   | builder_csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                    |               14 |             32 |         2.29 |
|  sys_clk        | builder_csr_bankarray_csrbank6_load0_re                                                                                                                                                           | sys_rst                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                            |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/CsrPlugin_mtval                                                                             |                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  sys_clk        |                                                                                                                                                                                                   | builder_csr_bankarray_interface6_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                    |               15 |             32 |         2.13 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_i_5__0[0]              |                                                                                                                                                                                                |               15 |             32 |         2.13 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/when_DBusCachedPlugin_l334                                                                                        |                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/io_input_upSizer/cmdArea_writeLogic_dataRegs_1[31]_i_1_n_0                                          |                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1__0_n_0                         |                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  sys_clk        | builder_csr_bankarray_csrbank4_dfii_pi3_wrdata0_re                                                                                                                                                |                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg[0]                                                |                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/execute_to_memory_IS_DIV_reg                                        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                |                7 |             32 |         4.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg_1[0]                                          |                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                |                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_323_reg[0]                                                |                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                            |                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  sys_clk        | builder_csr_bankarray_csrbank6_reload0_re                                                                                                                                                         | sys_rst                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                            |                                                                                                                                                                                                |               20 |             32 |         1.60 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_decoder_sourceOrderingFifo_io_pop_toStreams_needRefill[0]         |                                                                                                                                                                                                |                8 |             34 |         4.25 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_decoder_sourceOrderingFifo_io_pop_toStreams_needRefill[1]         |                                                                                                                                                                                                |                8 |             34 |         4.25 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_1_rValid_reg[0]                         |                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_0_rValid_reg_1[0]                       |                                                                                                                                                                                                |               11 |             34 |         3.09 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/when_DataCache_l829                                                             |                                                                                                                                                                                                |               13 |             38 |         2.92 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_DataCache_l829                                                             |                                                                                                                                                                                                |               13 |             38 |         2.92 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/E[0]                                                                                        |                                                                                                                                                                                                |               16 |             44 |         2.75 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[0]_1                                                      |                                                                                                                                                                                                |               12 |             44 |         3.67 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[0]_2[0]                                                   |                                                                                                                                                                                                |               14 |             44 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               11 |             44 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_valid141_out                                                      |                                                                                                                                                                                                |               13 |             44 |         3.38 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[0]_0                                                      |                                                                                                                                                                                                |               13 |             44 |         3.38 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_valid135_out                                                      |                                                                                                                                                                                                |               14 |             44 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               11 |             44 |         4.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                  |                                                                                                                                                                                                |               18 |             46 |         2.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                  |                                                                                                                                                                                                |               14 |             46 |         3.29 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0                                                  |                                                                                                                                                                                                |               12 |             46 |         3.83 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[1]_1[0]                                                   |                                                                                                                                                                                                |               15 |             46 |         3.07 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh_reg[1]_0[0]                                                   |                                                                                                                                                                                                |               16 |             46 |         2.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0                                                  |                                                                                                                                                                                                |               16 |             46 |         2.88 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               17 |             46 |         2.71 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1_n_0                                       |                                                                                                                                                                                                |               18 |             46 |         2.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1__1_n_0                               |                                                                                                                                                                                                |                6 |             48 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/allocationByCounter_allocationPtr_reg[3]_0[0]                    |                                                                                                                                                                                                |                6 |             48 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_sources_1_state                                                                  |                                                                                                                                                                                                |               14 |             50 |         3.57 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_sources_0_state                                                                  |                                                                                                                                                                                                |               16 |             50 |         3.12 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_reg_1               |                                                                                                                                                                                                |               14 |             61 |         4.36 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_invalidationMonitor_logic_monitor/invalidate_invCounter_value_reg[4]                                          |                                                                                                                                                                                                |               11 |             63 |         5.73 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/payloadRam_reg_0_31_0_5_i_1_n_0                                    |                                                                                                                                                                                                |                8 |             64 |         8.00 |
|  sys_clk        | main_soclinux_uptime_latch_re                                                                                                                                                                     | sys_rst                                                                                                                                                                                        |               12 |             64 |         5.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                        |                                                                                                                                                                                                |               23 |             65 |         2.83 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                  |                                                                                                                                                                                                |               14 |             65 |         4.64 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                        |                                                                                                                                                                                                |               22 |             65 |         2.95 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN                                                    |                                                                                                                                                                                                |               16 |             68 |         4.25 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_s2mPipe_rData_wr_i_1_n_0                       |                                                                                                                                                                                                |               22 |             73 |         3.32 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_cmd_rValidN                                                                                   |                                                                                                                                                                                                |               16 |             73 |         4.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_s2mPipe_rData_wr_i_1_n_0                       |                                                                                                                                                                                                |               16 |             73 |         4.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/peripheralBridge_logic/peripheralBridge_logic_io_input_cmd_ready                                                  |                                                                                                                                                                                                |               15 |             74 |         4.93 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusCoherent_bmb_arbiter/memory_arbiter/E[0]                                                                      |                                                                                                                                                                                                |               12 |             76 |         6.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusCoherent_bmb_arbiter/memory_arbiter/dBusCoherent_bmb_cmd_rValidN_reg_0[0]                                     |                                                                                                                                                                                                |               11 |             76 |         6.91 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN                                                        |                                                                                                                                                                                                |               12 |             76 |         6.33 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN                                                        |                                                                                                                                                                                                |               14 |             76 |         5.43 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rValid_reg                               |                                                                                                                                                                                                |               22 |             77 |         3.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusCoherent_bmb_cmd_rValidN                                                                                      |                                                                                                                                                                                                |               26 |             77 |         2.96 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/dBusNonCoherent_bmb_cmd_s2mPipe_rValid_reg_0                       |                                                                                                                                                                                                |               19 |             82 |         4.32 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                     |                                                                                                                                                                                                |               11 |             88 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                     |                                                                                                                                                                                                |               11 |             88 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                 |                                                                                                                                                                                                |               19 |             90 |         4.74 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready               |                                                                                                                                                                                                |               25 |             90 |         3.60 |
|  sys_clk        | main_soclinux_sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                                                                      | sys_rst                                                                                                                                                                                        |               50 |            128 |         2.56 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1_n_0                                            |                                                                                                                                                                                                |               22 |            172 |         7.82 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__2_n_0                                         |                                                                                                                                                                                                |               22 |            172 |         7.82 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/E[0]                                                                |                                                                                                                                                                                                |               76 |            190 |         2.50 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/E[0]                                                                |                                                                                                                                                                                                |               72 |            190 |         2.64 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/dBridge_logic/streamFifoLowLatency_3/fifo/logic_ram_reg_0_31_0_5_i_1__3_n_0                                       |                                                                                                                                                                                                |               24 |            192 |         8.00 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                   |                                                                                                                                                                                                |               84 |            231 |         2.75 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                   |                                                                                                                                                                                                |               74 |            232 |         3.14 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                          |                                                                                                                                                                                                |               84 |            232 |         2.76 |
|  sys_clk        | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/cores_0_cpu_logic_cpu/dataCache_2/sync_syncContext_full_reg_1[0]                                                  |                                                                                                                                                                                                |               88 |            233 |         2.65 |
|  sys_clk        |                                                                                                                                                                                                   | sys_rst                                                                                                                                                                                        |              125 |            345 |         2.76 |
|  sys_clk        |                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ldw128_Aes_Ood/systemCd_logic_outputReset                                                                                     |              240 |            607 |         2.53 |
|  sys_clk        |                                                                                                                                                                                                   |                                                                                                                                                                                                |              433 |           1189 |         2.75 |
+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


