{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492591757453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492591757463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 19 14:19:17 2017 " "Processing started: Wed Apr 19 14:19:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492591757463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492591757463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DownSampler -c DownSampler " "Command: quartus_map --read_settings_files=on --write_settings_files=off DownSampler -c DownSampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492591757463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492591757663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492591757663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Processor-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""} { "Info" "ISGN_ENTITY_NAME" "2 testALU " "Found entity 2: testALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Processor-Design/ALU.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "F:/Work/FPGA/Processor-Design/DRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 6 6 " "Found 6 design units, including 6 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""} { "Info" "ISGN_ENTITY_NAME" "2 Transmitter " "Found entity 2: Transmitter" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""} { "Info" "ISGN_ENTITY_NAME" "3 testTransmitter " "Found entity 3: testTransmitter" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""} { "Info" "ISGN_ENTITY_NAME" "4 Receiver " "Found entity 4: Receiver" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""} { "Info" "ISGN_ENTITY_NAME" "5 BaudSync " "Found entity 5: BaudSync" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""} { "Info" "ISGN_ENTITY_NAME" "6 testBaudSync " "Found entity 6: testBaudSync" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492591768494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "state UART.v(77) " "Verilog HDL error at UART.v(77): object \"state\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(78) " "Verilog HDL error at UART.v(78): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 78 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(79) " "Verilog HDL error at UART.v(79): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 79 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(80) " "Verilog HDL error at UART.v(80): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 80 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(81) " "Verilog HDL error at UART.v(81): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 81 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(82) " "Verilog HDL error at UART.v(82): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 82 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(83) " "Verilog HDL error at UART.v(83): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(84) " "Verilog HDL error at UART.v(84): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 84 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "TxD_data UART.v(85) " "Verilog HDL error at UART.v(85): object \"TxD_data\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 85 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1492591768494 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492591768544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 19 14:19:28 2017 " "Processing ended: Wed Apr 19 14:19:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492591768544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492591768544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492591768544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492591768544 ""}
