
---------- Begin Simulation Statistics ----------
final_tick                                88789461000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247121                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664972                       # Number of bytes of host memory used
host_op_rate                                   247607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   404.66                       # Real time elapsed on the host
host_tick_rate                              219417736                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088789                       # Number of seconds simulated
sim_ticks                                 88789461000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.775789                       # CPI: cycles per instruction
system.cpu.discardedOps                        191438                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        44344392                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.563130                       # IPC: instructions per cycle
system.cpu.numCycles                        177578922                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133234530                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       224678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        466230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1545                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1976058                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1275                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485563                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734987                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103999                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101967                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903422                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65398                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             706                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              418                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51029853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51029853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51030266                       # number of overall hits
system.cpu.dcache.overall_hits::total        51030266                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1044652                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1044652                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1052650                       # number of overall misses
system.cpu.dcache.overall_misses::total       1052650                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32303691499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32303691499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32303691499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32303691499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082916                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020061                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30922.921221                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30922.921221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30687.969885                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30687.969885                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       230582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4281                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.861715                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       884177                       # number of writebacks
system.cpu.dcache.writebacks::total            884177                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        64863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        64863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        64863                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        64863                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979789                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987781                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987781                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29620906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29620906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30295338499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30295338499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018966                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018966                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30231.923404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30231.923404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30670.096407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30670.096407                       # average overall mshr miss latency
system.cpu.dcache.replacements                 987269                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40526234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40526234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       599010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        599010                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13807040500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13807040500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014566                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23049.766281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23049.766281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595688                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13133747500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13133747500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22048.031016                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22048.031016                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10503619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10503619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       445642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       445642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18496650999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18496650999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41505.627834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41505.627834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61541                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16487158500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16487158500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42924.018683                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42924.018683                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           413                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7998                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7998                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8411                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8411                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950898                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    674432499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    674432499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950184                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950184                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84388.450826                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84388.450826                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.702202                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018123                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.661595                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.702202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987700                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53070773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53070773                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685104                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474444                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025888                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700826                       # number of overall hits
system.cpu.icache.overall_hits::total         9700826                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          761                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            761                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          761                       # number of overall misses
system.cpu.icache.overall_misses::total           761                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55609500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55609500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55609500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55609500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701587                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701587                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701587                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701587                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73074.244415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73074.244415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73074.244415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73074.244415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          761                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          761                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          761                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          761                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54848500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54848500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72074.244415                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72074.244415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72074.244415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72074.244415                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700826                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          761                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           761                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55609500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55609500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701587                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73074.244415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73074.244415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          761                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54848500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54848500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72074.244415                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72074.244415                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           421.798050                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701587                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               761                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12748.471748                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   421.798050                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.411912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.411912                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          514                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702348                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702348                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  88789461000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               746874                       # number of demand (read+write) hits
system.l2.demand_hits::total                   746970                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              746874                       # number of overall hits
system.l2.overall_hits::total                  746970                       # number of overall hits
system.l2.demand_misses::.cpu.inst                665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240907                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241572                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               665                       # number of overall misses
system.l2.overall_misses::.cpu.data            240907                       # number of overall misses
system.l2.overall_misses::total                241572                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20702540000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20755219500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52679500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20702540000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20755219500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987781                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988542                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987781                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988542                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.243887                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244372                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.243887                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244372                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79217.293233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85935.817556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85917.322786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79217.293233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85935.817556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85917.322786                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152476                       # number of writebacks
system.l2.writebacks::total                    152476                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241568                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241568                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46029500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18293266000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18339295500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46029500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18293266000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18339295500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.243883                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.243883                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244368                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69217.293233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75936.231595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75917.735379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69217.293233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75936.231595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75917.735379                       # average overall mshr miss latency
system.l2.replacements                         225873                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       884177                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           884177                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       884177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       884177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          236                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              236                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          236                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          236                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           64                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            64                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            232832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                232832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151442                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13365135000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13365135000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.394099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88252.499307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88252.499307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11850715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11850715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.394099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78252.499307                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78252.499307                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52679500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52679500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79217.293233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79217.293233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46029500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46029500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69217.293233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69217.293233                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        514042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            514042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        89465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7337405000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7337405000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603507                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.148242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82014.251383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82014.251383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        89461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89461                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6442551000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6442551000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.148235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72015.190977                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72015.190977                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16044.270772                       # Cycle average of tags in use
system.l2.tags.total_refs                     1974445                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    242257                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.150208                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.915872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        21.701566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15989.653335                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2599                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2552                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4191283                       # Number of tag accesses
system.l2.tags.data_accesses                  4191283                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    152457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    240455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004697290500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              645149                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241568                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152476                       # Number of write requests accepted
system.mem_ctrls.readBursts                    241568                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152476                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    448                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    19                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                241568                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  176925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.650823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.655017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.237498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8959     99.03%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      0.21%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           61      0.67%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.849232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.817884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5330     58.91%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      0.74%     59.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3342     36.94%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              301      3.33%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   28672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15460352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9758464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    174.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   88789290000                       # Total gap between requests
system.mem_ctrls.avgGap                     225328.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15389120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9755840                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 479336.168061657692                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 173321471.114685565233                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 109876103.426283895969                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       240903                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       152476                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18788250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8366611000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2101703798750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28253.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34730.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13783833.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15417792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15460352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9758464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9758464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240903                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         241568                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       152476                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        152476                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       479336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173644392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        174123728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       479336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       479336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    109905656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       109905656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    109905656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       479336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173644392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       284029385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               241120                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              152435                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9697                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9131                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3864399250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1205600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8385399250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16026.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34776.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              147573                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91049                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       154924                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.573649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   100.283383                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.056683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       109200     70.49%     70.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21354     13.78%     84.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3870      2.50%     86.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1972      1.27%     88.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10383      6.70%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          738      0.48%     95.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          440      0.28%     95.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          400      0.26%     95.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6567      4.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       154924                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15431680                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9755840                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              173.800807                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              109.876103                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       558940620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       297065010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      864189900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     400530600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7008739920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25680012210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12469879680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   47279357940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.488399                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32152062500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2964780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53672618500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       547281000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       290871570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      857406900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     395180100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7008739920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25295544360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12793642080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   47188665930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.466971                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32994426500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2964780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52830254500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90126                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152476                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72186                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151442                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151442                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       707798                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 707798                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25218816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25218816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241568                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241568    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241568                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1122418500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1306197750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604268                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1036653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384274                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384274                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           761                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603507                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1769                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2962831                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2964600                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119805312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119869824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          225873                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9758464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1214415                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002330                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048354                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1211593     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2814      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1214415                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88789461000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1872453000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1141500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481673496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
