Release: ASIP Programmer R-2021.03-TGT-220608
Tool: chessmk version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Configuration: Release_LLVM
Compiling "24_1.ll"
chess-clang --chess-verbose -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib --chess-proc-dir=/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -S -nostdlibinc -D__chess__ -D__tct_release__=2103 -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -O2 -include aie_core.h -std=c++2a -fno-builtin-memcpy -mllvm -disable-lsr -mllvm -replexitval=never -mllvm -enable-load-pre=false -mllvm -chess-disable-add-to-or -mllvm -chess-combine-gep-indices=none -mllvm -chess-disable-fold-phi-of-loads -mllvm -chess-aainfo2chains-algo=4 -mllvm -chess-aggressive-aainfo=false -mllvm -chess-enable-indvarsimplify=0 -fchess-register-c++-static-destructors-as-global-dtors -Werror=return-type -mllvm -chess-disable-cse-across-loopboundary -mllvm -chess-tbaa-detect-common-underlying-object=true -mllvm -chess-protect-llvm-global-reg-access=true -mllvm -chess-enable-c-pragma-protect -fno-jump-tables -fno-discard-value-names -mllvm -chess-collapse-struct-types-during-linking=0 ../../ir/24_1.ll -o../Release/chesswork/24_1.sfg --chess-proc-name=me
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I ../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/.' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I src' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-I /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include' [-Wunused-command-line-argument]
chess-clang: warning: argument unused during compilation: '-include aie_core.h' [-Wunused-command-line-argument]
Release: ipp R-2021.03-TGT-220608 
Tool: chess-clang version R-2021.03#e1852b6954#220608
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading processor configuration from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_llvm.cfg


chess-clang user time   =    0.17 s  /     0.17 s 	24_1
chess-clang system time =    0.00 s  /     0.00 s 	24_1
chess-clang real time   =    0.17 s  /     0.17 s 	24_1

noodle -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 +Oitm -iaie_core.h +Sinl +Olbb=200 +Opmsa +Olzyinl +w../Release/chesswork ../Release/chesswork/24_1.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q2=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Q3=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl +Qfast=+Sinl,+Olbb=1000,+Opmsa,+Olzyinl,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+Olzyinl +Qz=+Sinl,+Olbb=200,+Opmsa,+Olzyinl me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: noodle version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib

Translating source file ...


Checking ...

Reading DSFG from: ../Release/chesswork/24_1.sfg

Translating ...

        unsigned main()
        void reduce_vec_kernel_function(unsigned, unsigned, unsigned)
        void reduce_kernel_function(unsigned, unsigned, unsigned)

Finishing ...


noodle user time   =    2.90 s  /     2.82 s 	24_1
noodle system time =    0.47 s  /     0.42 s 	24_1
noodle real time   =    3.37 s  /     3.24 s 	24_1

chess-backend 24_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_1 -L
chess-backend 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_1 -L
chess-backend 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x --print-subtools --cosel -v -m +ef -M3 -S1024 --amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --mist1 -v -k110 --showcolor -v -b --mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_1 -L
chess-backend --gvt me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation --tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_1 -L
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 24_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
NOTICE : reserve 2 fields of register R in leaf loops (to favor software pipelining)

--cosel -v -m +ef -M3 -S1024 --common 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: cosel version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.


Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.ena
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 24_1-F_main_.sfg
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
**** Bundling `F_main' ****
Applying long jump data
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.sfg
Reading LIB/ISG from: 24_1.lib
Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Collecting static variable register operations...


Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_bndl.isg
**** Bundling `F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
Applying long jump data

   macro #84 (4 opn)
      matching... Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.isg
Reading DSFG from: 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.sfg
Reading DSFG from: 24_1.gvt
Reading initial values from: 24_1.ini
Reading initial values from: 24_1.sfg
(4 p) (7 P)
      covering... (4 its) (cost 3509.952)

   macro #401 (7 opn)
      matching... Collecting static variable register operations...


Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_1.gvt.o' in ELF format with DWARF debug information (1)

   macro #45 (86 opn)
      matching... **** Bundling `F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
Applying long jump data

tale user time   =    0.10 s  /     0.01 s 	24_1
tale system time =    0.02 s  /     0.00 s 	24_1
tale real time   =    0.13 s  /     0.01 s 	24_1

(7 p) (19 P)
      covering... (5 its) (cost 3541.075)

   macro #80 (2 opn)
      matching... (1 p) (2 P)
      covering... (1 its) (cost 1180.021)

   macro #1304 (1 opn)
      matching... (2 p) (2 P)
      covering... (2 its) (cost 1180.020)

   macro #1263 (54 opn)
      matching... 
   macro #35 (55 opn)
      matching... (33 p) (102 P)
      covering... (20 its) (cost 18726.513)


Total cost = 18726.513

cosel user time   =    0.46 s  /     0.35 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel system time =    0.04 s  /     0.02 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel real time   =    0.49 s  /     0.36 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
analysing connectivity in ISG
initial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (35)

sync/offset hazards solving


time (after hazard solving) =   0.230 s

routing control inputs

routing

1 of 1 ( 35 )
# uses: 30 +1 +1 +1 +1 +1 +8 +8 +4 +1 +8 +8 +4 +1 +1 +1 +1 +1 +1 +1 +1 +8 +8 +2 +2 +1 +1 +9 +2 +3 +3 (check) 


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 2 complex patterns (2 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.26 s  /     0.26 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia system time =    0.00 s  /     0.00 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia real time   =    0.28 s  /     0.27 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--mist1 -v -k110 --common 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

Compiling all mappings: 0%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
(38 p) (114 P)
      covering... (32 its) (cost 24594.698)


Total cost = 24594.698

cosel user time   =    0.79 s  /     0.74 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel system time =    0.04 s  /     0.00 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
cosel real time   =    0.84 s  /     0.74 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
(26 p) (99 P)
      covering... (20 its) (cost 15494.190)

   macro #1225 (5 opn)
      matching... 
application DSFG routing:

**** Routing 'F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE' ****
(5 p) (7 P)
      covering... (3 its) (cost 2359.064)

   macro #612 (19 opn)
      matching... analysing connectivity in ISG
(18 p) (23 P)
      covering... (12 its) (cost 11699.152)


Total cost = 38963.474

cosel user time   =    0.91 s  /     0.84 s 	24_1-F_main_
cosel system time =    0.04 s  /     0.02 s 	24_1-F_main_
cosel real time   =    0.95 s  /     0.85 s 	24_1-F_main_

--amnesia -v -p12 -q2 -eAM -rCLH -fR=2 +Oexcf +Oearly-fanout-complex +Odhls -Ono-prune-mappings +Oexcc +Oprefer-local-reg-moves -Ono-collapse-bundles --common 24_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: amnesia version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading interprocedural optimisation data from: 24_1-F_main_.flc
Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg

application DSFG routing:

**** Routing 'F_main' ****
scheduling macro #35     	-> # cycles: 31 

Total number of cycles = 31

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.18 s  /     0.18 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 system time =    0.01 s  /     0.01 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 real time   =    0.20 s  /     0.20 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--showcolor -v -b --common 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
analysing connectivity in ISG
upgraded carrier of signal __ct_1985229328.453 to CLH
upgraded carrier of signal __ct_11534336.455 to CLH
collect coupled operands: ......................
  4 couplings found
collect RMW pairs: C LR M P R SP Winitial DSFG transformations
initial timing
initialise routing
dependency hazard solving

1 of 1: (45)

sync/offset hazards solving


time (after hazard solving) =   0.340 s

routing control inputs

routing

1 of 1 ( 45 )
# uses: 53 +1 +1 +1 +1 +1 +32 +64 +1 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +4 +1 +1 +1 +1 +1 +1 +2 +8 +1 +9 + mcFPAdd mcFPMul mdMS mdSS2 
register: C {CL CH}
	rmw pairs: 2
+1 +1 	coalescing      : ..+1 
                          0 rmw fanout splits
+4 	assigning fields:+1 +1  CL[0] CL[1]+4  CL[2]
	postbalancing   : none
	rematerialising : 0 moves

+register: LR
1 	assigning fields:
	postbalancing   : none
+	rematerialising : 0 moves

register: M
	rmw pairs: 0
3 	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves
+
3 register: P
	rmw pairs: 0
+	assigning fields:4  6 7
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
+4 	assigning fields: 10 11+ 84  9 7 6(check)  4
	postbalancing   : none
	rematerialising : 0 moves

register: SP
(RS)	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 2



final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 2 complex patterns (2 constants )
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: VL[6]
	postbalancing   : none
Creating 'dr_move' opns ...	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CL M P R {VH VL} mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ......................
  0 couplings found
solving cycles: none

number of 'reduced cluster size' : 0

amnesia user time   =    0.43 s  /     0.42 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia system time =    0.02 s  /     0.02 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
amnesia real time   =    0.46 s  /     0.45 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--mist1 -v -k110 --common 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

solving cycles: none

Writing LIB (with interprocedural optimisation data) to: 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE__ra.lib

showcolor user time   =    0.34 s  /     0.34 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor system time =    0.00 s  /     0.00 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor real time   =    0.35 s  /     0.35 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

Compiling all mappings: 0%..10%..20%..
Compiling all mappings: 0%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
initial DSFG transformations
30%..initial timing
initialise routing
dependency hazard solving

1 of 4: (23 14 1263)

2 of 4: (1304 9 10 1305 24)

3 of 4: (81 401 4 76 80 32 1225 77)

4 of 4: (612 84)
40%..
sync/offset hazards solving
50%..60%..70%..

time (after hazard solving) =   0.490 s
80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...

routing control inputs

routing
Scheduling basic blocks ...

1 of 4 ( 14 1263 23 )
# uses: 51 +8 +16 +1 +1 +1 +1 +1 +4 (rlx +1)4 +1 +1 +1 +1 +4 (rlx +1)4 +1 +1 +1 +1 +4 (rlx +1)4 +1 +1 +1 +1 +2 +2 +1 +1 +1 +1 +1 +1 +1 +++++1 ++++1 ++++1 ++1 +1 ++1 +1 +scheduling macro #35     	-> # cycles: 1 (check) 


2 of 4 ( 4 1225 9 1305 1304 24 76 80 401 32 )
# uses: 17 +4 +2 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


3 of 4 ( 10 )
# uses: 11 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 +1 (check) 


4 of 4 ( 612 84 )
# uses: 22 +1 +1 +1 +1 +1 +1 +1 +1 +1 +3 +2 +17 +6 +3 +1 +3 +4 +1 +4 +3 +3 +3 (check) (RS)(rlx +1)(RS)


final flow graph transformations
Removing dead operations ...Expanding complex patterns ...expanding 2 complex patterns (2 constants )
Creating 'dr_move' opns ...
number of 'reduced cluster size' : 0

amnesia user time   =    0.56 s  /     0.55 s 	24_1-F_main_
amnesia system time =    0.02 s  /     0.02 s 	24_1-F_main_
amnesia real time   =    0.80 s  /     0.81 s 	24_1-F_main_

--mist1 -v -k110 --common 24_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist1 : side effect checking is disabled
Using nop instruction classes specified in me_chess.lib

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100


NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction
26 

Compiling all mappings: 0%..10%..20%..
Total number of cycles = 26

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
30%..Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.mic'' ...

mist2 user time   =    0.30 s  /     0.30 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 system time =    0.00 s  /     0.00 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 real time   =    0.53 s  /     0.52 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_1 -L --common 24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
scheduling macro #45     	-> # cycles: 44 

Total number of cycles = 44

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.33 s  /     0.33 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 system time =    0.00 s  /     0.00 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist1 real time   =    0.58 s  /     0.58 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--showcolor -v -b --common 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
initialisation
upgraded carrier of signal __arg0.139 to R
upgraded carrier of signal __arg1.141 to R
40%..Reading DSFG from: 24_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.01 s  /     0.01 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale system time =    0.01 s  /     0.00 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale real time   =    0.10 s  /     0.00 s 	24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_

50%..60%..70%..80%..90%..100%

adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...

SW do-loop #1263 in "24_1/src/24_1.cc", line 37: (loop #13) :
critical cycle of length 35 : b98 -> b99 -> b100 -> b267 -> b102 -> b268 -> b103 -> b269 -> b104 -> b105 -> b106 -> b98
minimum length due to resources: 8
scheduling SW do-loop #1263     	-> # cycles: 40 
  -> SW do-loop #1263 in "24_1/src/24_1.cc", line 37: (loop #13) : 40 cycles
scheduling macro #1225     	-> # cycles: 14 
scheduling macro #1304     	-> # cycles: 6 
scheduling macro #80     	-> # cycles: 9 
scheduling macro #401     	-> # cycles: 20 
scheduling macro #612     	-> # cycles: 9 
scheduling macro #84     	-> # cycles: 7 

Total number of cycles = 105

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries

mist1 user time   =    0.26 s  /     0.26 s 	24_1-F_main_
mist1 system time =    0.00 s  /     0.00 s 	24_1-F_main_
mist1 real time   =    0.31 s  /     0.30 s 	24_1-F_main_

--showcolor -v -b --common 24_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: showcolor version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading pattern DSFGs from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_dr.sfg
initialisation
upgraded carrier of signal _cst.1585,__rt.1657 to R
upgraded carrier of signal _cst.1686 to CLH
upgraded carrier of signal __ct_11534336.1688 to CLH
collect coupled operands: .............................................
  7 couplings found
collect RMW pairs: C LR M P Rupgraded carrier of signal _cst.750 to CLH
 SP Wupgraded carrier of signal __ct_11534336.752 to CLH
collect coupled operands: ................................
  4 couplings found
collect RMW pairs: C LR M P R SP W mcFPAdd mcFPMul mdMS mdSS
register: C {CL CH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: CL[0] CL[1] CL[2]
	postbalancing   : none
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 0
	assigning fields: 6 7
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 13 6 7 4
	postbalancing   : none
	rematerialising : 0 moves

register: SP
	assigning fields:
	rematerialising : 0 moves

register: W {VL VH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
	assigning fields: VL[0] VL[2] VL[7] VL[6]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: 
	handle assignment constraints
	reassign aligned offsets: CL M P R {VH VL} mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: ........ mcFPAdd mcFPMul mdMS mdSS mcCarry
register: C {CL CH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
.	assigning fields: CL[0].......................
  0 couplings found
solving cycles: none
 CL[1] CL[2]
	postbalancing   : none
	rematerialising : 0 moves

register: LR
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: M
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: P
	rmw pairs: 3
	coalescing      : ...
                          0 rmw fanout splits
	assigning fields: 6 7 0
	postbalancing   : none
	rematerialising : 0 moves

register: R
	rmw pairs: 0
	assigning fields: 10 11 8 9 12 13 14 15 4 0 1 2 3 5
	postbalancing   : none

	rematerialising : 0 moves

register: SP
solving cycles: none
	assigning fields:
	rematerialising : 0 moves


register: W {VL VH}
	rmw pairs: 2
	coalescing      : ..
                          0 rmw fanout splits
Writing LIB (with interprocedural optimisation data) to: 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE__ra.lib

showcolor user time   =    0.98 s  /     0.97 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor system time =    0.02 s  /     0.02 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
showcolor real time   =    1.18 s  /     1.17 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
	assigning fields:Using nop instruction classes specified in me_chess.lib
 VL[0] VL[6] VH[6] VL[7]
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPAdd
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mcFPMul
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

register: mdMS
	rmw pairs: 0
	assigning fields: 0
	postbalancing   : none
	rematerialising : 0 moves

register: mdSS
	rmw pairs: 0
	assigning fields: 0 1
	postbalancing   : none
	rematerialising : 0 moves

register: mcCarry
	assigning fields:
	postbalancing   : none
	rematerialising : 0 moves

align offsets:
	computing ideal alignment on mergeable borders: .
	handle assignment constraints
	reassign aligned offsets: CL M P R(!) {VH VL}(!) mdMS mdSS
	updating reassigned offsets in sfg

collect coupled operands: .............................................
  0 couplings found
solving cycles: none

solving cycles: none

Writing LIB (with interprocedural optimisation data) to: 24_1-F_main__ra.lib

showcolor user time   =    0.94 s  /     0.93 s 	24_1-F_main_
showcolor system time =    0.03 s  /     0.02 s 	24_1-F_main_
showcolor real time   =    1.10 s  /     1.09 s 	24_1-F_main_


NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
--mist2 -v +Omodo -k110 +Omsbr=2000 +Opnll +A +pnopALU +pnopLDA +pnopLDB +pnopSTS +pnopVEC +Ofexm +Onzmem +Ono-mapping-backtracking +Oalways-check-exec-paths +Omodulo-scheduling-minimize-folding-index +Omodulo-scheduling-lookahead-critical-transitory-class=AcqLdaRsrc_ID,AcqLdbRsrc_ID:2 +Odisable-spill-instr-class=LR_short_spill +Odisaggr-record-accesses --common 24_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: mist version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Mist2 : side effect checking is enabled
Using nop instruction classes specified in me_chess.lib

NOTE : maximum range of occupy-stages for transitories = 6

looking up standalone NOP instruction

NOTICE: no instructions are printed in error nor debugfile,
        because the instruction length > 100

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation

NOTE : maximum range of occupy-stages for transitories = 8

looking up standalone NOP instruction

Compiling all mappings: 0%..
Compiling all mappings: 0%..10%..20%..30%..40%..50%..60%..70%..80%..90%..100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops

SW do-loop #1263 in "24_1/src/24_1.cc", line 37: (loop #13) :
critical cycle of length 35 : b98 -> b99 -> b100 -> b267 -> b102 -> b268 -> b103 -> b269 -> b104 -> b105 -> b106 -> b98
minimum length due to resources: 8
scheduling SW do-loop #1263
(algo 2)	-> # cycles: 100%

review chess_separator_scheduler(offset > 0)
removing chess_separator blocks up to strength 2in foldable loops
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
35  (== lower bound !)  -> no folding: 35
  -> SW do-loop #1263 in "24_1/src/24_1.cc", line 37: (loop #13) : 35 cycles
removing chess_separator blocks up to strength 2(all)

jump threading ...
adding manifest flow nodes ...

Constructing flow graphs ...
Scheduling basic blocks ...
scheduling macro #1225     	-> # cycles: 14 
scheduling macro #1307     	-> # cycles: 8 
scheduling macro #80     	-> # cycles: 1 
scheduling macro #1309     	-> # cycles: 5 
scheduling macro #401     	-> # cycles: 15 
scheduling macro #612     	-> # cycles: 9 
scheduling macro #84     	-> # cycles: 14 

Total number of cycles = 101

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
scheduling macro #45     	-> # cycles: Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``24_1-F_main_.mic'' ...

mist2 user time   =    0.80 s  /     0.80 s 	24_1-F_main_
mist2 system time =    0.04 s  /     0.04 s 	24_1-F_main_
mist2 real time   =    0.88 s  /     0.88 s 	24_1-F_main_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_1 -L --common 24_1-F_main_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 24_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_1-F_main_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.02 s  /     0.01 s 	24_1-F_main_
tale system time =    0.00 s  /     0.00 s 	24_1-F_main_
tale real time   =    0.04 s  /     0.02 s 	24_1-F_main_

38 

Total number of cycles = 38

Checking data/anti-dependencies beyond basic block boundaries
Checking resource conflicts beyond basic block boundaries
Checking pipeline hazards ...
Filling in loop counts in instruction enabling ...
Re-filling in 'a', 'r' values in instruction enabling ...
Adjusting target addresses ...
Filling in target addresses in instruction enabling ...
Writing micro-code to ``24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.mic'' ...

mist2 user time   =    0.69 s  /     0.68 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 system time =    0.03 s  /     0.03 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
mist2 real time   =    1.46 s  /     1.45 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

--tale -v -g -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -V24_1 -L --common 24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_ me /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib +H/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation -x
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: tale version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading elongation rules from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/elongation
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/me.rlo with command tct_gcpp3 -nostdinc -nostdinc++ -lang-asm  -D'__AIENGINE__' -D'__AIEARCH__=10' -D'DEPLOYMENT_ELF=1' -D'AIE_OPTION_SCALAR_FLOAT_ON_VECTOR' -D'__tct_tgt__=220608' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/' -I'/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib//isg/'
Reading DSFG from: 24_1.gvt
Reading Dwarf register-list from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regs.txt' ...
Reading Dwarf register ID's from file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_regid.txt' ...

Dumping object file '24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' in ELF format with DWARF debug information (1)

tale user time   =    0.01 s  /     0.01 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale system time =    0.01 s  /     0.00 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_
tale real time   =    0.03 s  /     0.01 s 	24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_

bridge -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -i -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../../scripts/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -I../../scripts/src -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 24_1.objlist -o../24_1.o -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading '24_1.objlist' ...
    Adding '24_1-F_main_.o' with source reference offset 0
    Adding '24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with source reference offset 0
    Adding '24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with source reference offset 0
    Adding '24_1.gvt.o' with source reference offset 0
Reading objectfile '24_1-F_main_.o' with Dwarf info...
Reading objectfile '24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with Dwarf info...
Reading objectfile '24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o' with Dwarf info...
Reading objectfile '24_1.gvt.o' with Dwarf info...
Library search path: .
Library search path: 
Loading aliases information from file '24_1.aliases'
Creating object file '../24_1.o'...
    Adding '24_1.gvt.o'...
    Adding '24_1-F_main_.o'...
    Adding '24_1-F_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o'...
    Adding '24_1-F_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE_.o'...
Writing object file '../24_1.o' (1) ...

bridge user time   =    0.24 s  /     0.01 s 	../24_1.o
bridge system time =    0.03 s  /     0.00 s 	../24_1.o
bridge real time   =    0.32 s  /     0.02 s 	../24_1.o

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno ../Release/24_1.o me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/24_1.o''
Writing results to ``../Release/24_1.o.lst''

darts user time   =    0.87 s  /     0.51 s 	../Release/24_1.o
darts system time =    0.03 s  /     0.01 s 	../Release/24_1.o
darts real time   =    0.96 s  /     0.51 s 	../Release/24_1.o

Linking "../Release/24_1"
bridge -o../Release/24_1 ../Release/24_1.o -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg -g -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -c24_1.bcf -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release -L/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM -lme -lc -lm -lc++lite -lsoftfloat -S -export-locals -yMSMEM,SSMEM,SSMEM_tlast,WSSMEM_tlast,SSMEM_nb_sc,MSMEM_nb_sc -iconfig extra_memories.bcf -m -fC -fS -fH +m -T +work ../Release/chesswork -pme
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: bridge version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading configuration in file '24_1.bcf'...
Reading relocator definitions in file '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo'...
Creating link-memory
Reading objectfile '../Release/24_1.o' with Dwarf info...
Library search path: .
Library search path: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/Release/libme.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libc.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/lib/Release/libm.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/lib/Release_LLVM/libc++lite.a'...
Reading archive '/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/softfloat/lib/Release/libsoftfloat.a'...
Collecting symbols from object files...
Collecting absolute symbols...
Collecting stack range symbols...
Mapping _after chains...
Mapping after chain ...
    '_main_init' (258) at address 0x0
    '_main' (376) at address 0x110
Mapping and reserving symbols with fixed addresses...
    '_ZL11sync_buffer' (32) at address 0x2c000
    '_ZN12me_primitive3ss0E' (1, WSS_rsrc1) at address 0x0
    '_ZN12me_primitive3ss1E' (1, WSS_rsrc2) at address 0x1
    '_ZN12me_primitive4sst0E' (1, SSMEM_tlast) at address 0x0
    '_ZN12me_primitive4sst1E' (1, SSMEM_tlast) at address 0x1
    '_ZN12me_primitive4ssc0E' (1, SSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4ssc1E' (1, SSMEM_nb_sc) at address 0x1
    '_ZN12me_primitive5wsst0E' (1, WSSMEM_tlast) at address 0x0
    '_ZN12me_primitive5wsst1E' (1, WSSMEM_tlast) at address 0x1
    '_ZN12me_primitive3ms0E' (1, WMS_rsrc1) at address 0x0
    '_ZN12me_primitive3ms1E' (1, WMS_rsrc2) at address 0x1
    '_ZN12me_primitive4msc0E' (1, MSMEM_nb_sc) at address 0x0
    '_ZN12me_primitive4msc1E' (1, MSMEM_nb_sc) at address 0x1
Mapping _after chains...
Mapping and reserving overlays...
Overlaying pseudo-static stack-frame sections...
Mapping defined and space (bss) symbols...
Mapping read-only symbols...
Creating call-tree...
Mapping constructor and destructor sections...
Looking for duplicate symbols...
Creating call-tree...
Reserving text, data and space symbols found in 0 _mapping statements ...
Mapping and reserving global memory...
Reserving 9 text and data symbol(s) and 0 space symbol(s)...
    '_Z26reduce_vec_kernel_functionP12input_streamIfES1_P13output_streamIfE' (skipped)
    '_Z22reduce_kernel_functionP12input_streamIfES1_P13output_streamIfE' (skipped)
    'ZERO' (skipped)
    'ONES' (skipped)
    '_fini' (190, PM)
    '_ZL7atexits' (32, DM_bankA)
    '_ZL10atexit_cnt' (4, DM_bankA)
    '__cxa_atexit' (skipped)
    '__cxa_finalize' (148, PM)
Applying relocators found in objectfiles...
    '../Release/24_1.o' (1158)
    '../Release/chesswork/.ear.work.2NFxHeT' (6)
    '../Release/chesswork/.ear.work.3UCRvFS' (26)
    '../Release/chesswork/.ear.work.4L6lisT' (89)
    '../Release/chesswork/.ear.work.91ai27Q' (86)
Creating physical data...
Creating executable file '../Release/24_1'...
Skipping memory 'MSMEM'
Skipping memory 'MSMEM_nb_sc'
Skipping memory 'SSMEM'
Skipping memory 'SSMEM_nb_sc'
Skipping memory 'SSMEM_tlast'
Skipping memory 'WSSMEM_tlast'
Creating memory-map

bridge user time   =    1.88 s  /     0.19 s 	../Release/24_1
bridge system time =    0.41 s  /     0.01 s 	../Release/24_1
bridge real time   =    2.61 s  /     0.24 s 	../Release/24_1

darts -v -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib -d -h -I/home/xilinx/software/Vitis/2022.2/aietools/include -I../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/. -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/./src -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/../common -I/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src -Isrc -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include -D__AIENGINE__ -D__AIEARCH__=10 -DDEPLOYMENT_ELF=1 -DAIE_OPTION_SCALAR_FLOAT_ON_VECTOR -D__tct_tgt__=220608 -L +Ihex +nanno +u ../Release/24_1 me
Release: ASIP Programmer  R-2021.03-TGT-220608 
Tool: darts version R-2021.03#6beb14dd34#220609
Copyright 2014-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to
Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
written license agreement with Synopsys, Inc. All other use, reproduction,
modification, or distribution of the Synopsys software or the associated
documentation is strictly prohibited.

Include paths: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib:/home/xilinx/software/Vitis/2022.2/aietools/include:../common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/common:/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/aie/src:src:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libcxx-lite/include:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/runtime/include:.:/home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg
Reading enablings from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.ena
Reading binary LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_das.isb
Parsing binary ISG
Parsing binary NML
Building ISG done.
Reading chess types from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Reading LIB/ISG from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me_chess_types.lib
Loading chess_types.lib file done.
Reading relocators from: /home/xilinx/software/Vitis/2022.2/aietools/data/versal_prod/lib/isg/me.rlo

Disassembling code of ``../Release/24_1''
Writing results to ``../Release/24_1.lst''
Writing results to ``../Release/24_1.srv''

darts user time   =    1.08 s  /     0.67 s 	../Release/24_1
darts system time =    0.04 s  /     0.01 s 	../Release/24_1
darts real time   =    1.28 s  /     0.82 s 	../Release/24_1

Compilation finished successfully (0 errors, 12 warnings) (14.41 s)
/home/xilinx/software/Vitis/2022.2/aietools/bin/unwrapped/lnx64.o/coreverify -obj 24_1 -s 4096 -pm 16384
