timestamp=1571734428048

[~A]
C:/Users/Ole Sivert/OneDrive - NTNU/IC/TFE4152_IC_project/verilog/verilogWorkbench/icDesign/src/FSM_ex_control.v=0*440*1056
LastVerilogToplevel=FSM_ex_control
ModifyID=1
Version=74

[$root]
A/$root=22|||1*0
BinI32/$root=3*0
SLP=3*104
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216c038fdfd12c4a3052d6c5b329a585ef7

[FSM_ex_control]
A/FSM_ex_control=22|./../src/FSM_ex_control.v|25|1*374
BinI32/FSM_ex_control=3*172
R=./../src/FSM_ex_control.v|25
SLP=3*285
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|6eea25c209747ab0df3c54983bfd0d75f171980b030435a74b69e1dfef09fb698d965133638e0f0940b6416ed6b1a58d

[~MFT]
0=4|0icDesign.mgf|1056|0
1=2|1icDesign.mgf|374|0
3=4|3icDesign.mgf|285|0

[~U]
$root=12|0*0|
FSM_ex_control=12|0*182||0x10
