============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep 14 14:45:11 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../01_src/01_rtl/biss_test.v(84)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db biss_test_place.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 665 instances
RUN-1001 : 309 mslices, 308 lslices, 11 pads, 30 brams, 0 dsps
RUN-1001 : There are total 1534 nets
RUN-1001 : 613 nets have 2 pins
RUN-1001 : 785 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6672, tnet num: 1532, tinst num: 663, tnode num: 8694, tedge num: 11290.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 309 mslices, 308 lslices, 11 pads, 30 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69320, over cnt = 192(0%), over = 308, worst = 6
PHY-1002 : len = 70600, over cnt = 101(0%), over = 137, worst = 5
PHY-1002 : len = 71856, over cnt = 18(0%), over = 22, worst = 3
PHY-1002 : len = 72256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 72288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.246138s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (114.3%)

PHY-1001 : Congestion index: top1 = 30.19, top5 = 23.21, top10 = 18.82, top15 = 14.81.
PHY-1001 : End global routing;  0.311971s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (110.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 197, reserve = 173, peak = 204.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 458, reserve = 438, peak = 458.
PHY-1001 : End build detailed router design. 3.769097s wall, 3.687500s user + 0.078125s system = 3.765625s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 41056, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 1.476648s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 41056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.280799s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 490, reserve = 471, peak = 490.
PHY-1001 : End phase 1; 1.767571s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 289632, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 493, reserve = 473, peak = 493.
PHY-1001 : End initial routed; 2.923343s wall, 3.390625s user + 0.312500s system = 3.703125s CPU (126.7%)

PHY-1001 : Update timing.....
PHY-1001 : 165/1381(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.306   |  -3.755   |   5   
RUN-1001 :   Hold   |   0.132   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.227489s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.0%)

PHY-1001 : Current memory(MB): used = 496, reserve = 476, peak = 496.
PHY-1001 : End phase 2; 3.150910s wall, 3.625000s user + 0.312500s system = 3.937500s CPU (125.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 7 pins with SWNS -1.160ns STNS -3.609ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.020644s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.7%)

PHY-1022 : len = 289648, over cnt = 56(0%), over = 56, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.034489s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 289064, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.153790s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 288912, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.050081s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 288928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.026360s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.3%)

PHY-1001 : Update timing.....
PHY-1001 : 165/1381(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.160   |  -3.609   |   5   
RUN-1001 :   Hold   |   0.132   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.212055s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (95.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 12 nets
PHY-1001 : End commit to database; 0.265170s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 513, reserve = 493, peak = 513.
PHY-1001 : End phase 3; 0.928709s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 18 pins with SWNS -0.966ns STNS -3.207ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.058320s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.2%)

PHY-1022 : len = 288952, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.071912s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.966ns, -3.207ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 288944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.024061s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.9%)

PHY-1001 : Update timing.....
PHY-1001 : 159/1381(11%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.001   |  -3.266   |   5   
RUN-1001 :   Hold   |   0.132   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.262705s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 18 feed throughs used by 15 nets
PHY-1001 : End commit to database; 0.254401s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.4%)

PHY-1001 : Current memory(MB): used = 514, reserve = 495, peak = 514.
PHY-1001 : End phase 4; 0.632418s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (101.3%)

PHY-1003 : Routed, final wirelength = 288944
PHY-1001 : Current memory(MB): used = 514, reserve = 495, peak = 514.
PHY-1001 : End export database. 0.010064s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.457382s wall, 10.843750s user + 0.406250s system = 11.250000s CPU (107.6%)

RUN-1003 : finish command "route" in  11.022007s wall, 11.390625s user + 0.437500s system = 11.828125s CPU (107.3%)

RUN-1004 : used memory is 448 MB, reserved memory is 430 MB, peak memory is 514 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      913   out of  19600    4.66%
#reg                      747   out of  19600    3.81%
#le                      1168
  #lut only               421   out of   1168   36.04%
  #reg only               255   out of   1168   21.83%
  #lut&reg                492   out of   1168   42.12%
#dsp                        0   out of     29    0.00%
#bram                      30   out of     64   46.88%
  #bram9k                  30
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        231
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   174
#3        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_5.q1    25
#4        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   13


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1168   |748     |165     |754     |30      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |229    |196     |29      |104     |0       |0       |
|  U4_led                             |led            |61     |48      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |876    |503     |127     |606     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |876    |503     |127     |606     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |411    |182     |0       |411     |0       |0       |
|        reg_inst                     |register       |408    |179     |0       |408     |0       |0       |
|        tap_inst                     |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger        |465    |321     |127     |195     |0       |0       |
|        bus_inst                     |bus_top        |227    |157     |70      |82      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det        |58     |40      |18      |23      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |22     |14      |8       |6       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |18     |12      |6       |4       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |87     |59      |28      |30      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |29     |19      |10      |6       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |131    |95      |29      |76      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       602   
    #2          2       552   
    #3          3       149   
    #4          4        84   
    #5        5-10       84   
    #6        11-50      40   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.07            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6672, tnet num: 1532, tinst num: 663, tnode num: 8694, tedge num: 11290.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1532 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: b293f07228ad2ef3ef1a94dc0d4c304f06c16df29a2a52f332b417a6932d25c4 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 663
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1534, pip num: 17464
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 18
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1405 valid insts, and 44491 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110101110110101011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.590163s wall, 22.781250s user + 0.078125s system = 22.859375s CPU (882.5%)

RUN-1004 : used memory is 456 MB, reserved memory is 442 MB, peak memory is 655 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240914_144511.log"
