// Seed: 442284262
`define pp_4 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input tri1 id_2,
    input id_3
);
  type_8 id_4 (
      .id_0(id_2),
      .id_1(1),
      .id_2(1),
      .id_3(id_0),
      .id_4(id_1),
      .id_5(id_2[1] == 1),
      .id_6(1),
      .id_7(),
      .id_8(1'd0),
      .id_9(1 << id_0)
  );
  logic id_5, id_6;
endmodule
