/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  reg [4:0] _01_;
  wire [5:0] _02_;
  reg [2:0] _03_;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [24:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_7z[16] | celloutsig_0_4z[5]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z[1] | celloutsig_1_4z[0]);
  assign celloutsig_1_19z = ~(celloutsig_1_4z[5] | celloutsig_1_1z);
  reg [5:0] _07_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 6'h00;
    else _07_ <= in_data[62:57];
  assign { _02_[5], _00_[4:1], _02_[0] } = _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_5z[5:3];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { _00_[4:1], celloutsig_0_1z };
  assign celloutsig_0_4z = { celloutsig_0_1z, _01_ } / { 1'h1, _01_[3:0], celloutsig_0_1z };
  assign celloutsig_0_5z = _01_[3:0] / { 1'h1, _00_[4:2] };
  assign celloutsig_0_1z = { in_data[15:11], _02_[5], _00_[4:1], _02_[0] } >= in_data[40:30];
  assign celloutsig_1_18z = { celloutsig_1_6z[5:0], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_7z } <= { in_data[171:150], celloutsig_1_16z, _03_, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_7z[18:5] % { 1'h1, _01_[3:1], celloutsig_0_9z };
  assign celloutsig_1_2z = { in_data[117:110], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, in_data[143:132] };
  assign celloutsig_1_10z = celloutsig_1_4z[7:1] % { 1'h1, celloutsig_1_8z };
  assign celloutsig_0_3z = in_data[56:54] % { 1'h1, _01_[1:0] };
  assign celloutsig_1_4z = { in_data[140:136], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[169:163] };
  assign celloutsig_1_5z = { celloutsig_1_4z[6:1], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[2:1], celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_10z[13:5], celloutsig_0_5z, celloutsig_0_10z } != { celloutsig_0_3z[1:0], _01_, celloutsig_0_8z, celloutsig_0_5z, _01_, celloutsig_0_9z };
  assign celloutsig_0_9z = ~ celloutsig_0_7z[22:13];
  assign celloutsig_1_16z = & _03_;
  assign celloutsig_1_1z = | in_data[155:151];
  assign celloutsig_1_3z = ^ { celloutsig_1_2z[8:2], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[135:132] - in_data[162:159];
  assign celloutsig_1_8z = { celloutsig_1_4z[4:0], celloutsig_1_7z } ~^ celloutsig_1_4z[7:2];
  assign celloutsig_0_7z = in_data[64:40] ^ in_data[56:32];
  assign celloutsig_1_6z = in_data[187:180] ^ celloutsig_1_2z[10:3];
  assign _00_[0] = celloutsig_0_1z;
  assign _02_[4:1] = _00_[4:1];
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
