-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:59:03 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\typecast.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a-rtl-a.vhd,v 1.1 2004/04/06 11:20:51 wig Exp $
-- $Date: 2004/04/06 11:20:51 $
-- $Log: inst_a-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 11:20:51  wig
-- Do a final commit.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a
--
architecture rtl of inst_a is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_aa	-- typecast module
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_aa
			port_a_1	: out	std_ulogic;
			port_a_3	: out	std_ulogic_vector(7 downto 0);
			signal_2	: out	std_logic;
			signal_4	: out	std_logic_vector(15 downto 0)
		-- End of Generated Port for Entity inst_aa
		);
	end component;
	-- ---------

	component inst_ab	-- receiver module
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ab
			port_b_1	: in	std_logic;
			port_b_2	: in	std_ulogic;
			port_b_3	: in	std_logic_vector(7 downto 0);
			port_b_4	: in	std_ulogic_vector(15 downto 0)
		-- End of Generated Port for Entity inst_ab
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	signal_1	: std_logic; 
			signal	signal_2	: std_ulogic; 
			signal	signal_3	: std_logic_vector(7 downto 0); 
			signal	signal_4	: std_ulogic_vector(15 downto 0); 
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_aa_i
		inst_aa_i: inst_aa	-- typecast module
		port map (
			std_logic(port_a_1) => signal_1,
			std_logic_vector(port_a_3) => signal_3,
			std_ulogic(signal_2) => signal_2,
			std_ulogic_vector(signal_4) => signal_4
		);
		-- End of Generated Instance Port Map for inst_aa_i

		-- Generated Instance Port Map for inst_ab_i
		inst_ab_i: inst_ab	-- receiver module
		port map (
			port_b_1 => signal_1,
			port_b_2 => signal_2,
			port_b_3 => signal_3,
			port_b_4 => signal_4
		);
		-- End of Generated Instance Port Map for inst_ab_i



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
