<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/work/Projects/FPGA_prj/test/cpld_test/simul1/main_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="main" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="3" />
   <wvobject fp_name="/main/a" type="logic" db_ref_id="1">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">a</obj_property>
      <obj_property name="ObjectShortName">a</obj_property>
      <obj_property name="label">a</obj_property>
   </wvobject>
   <wvobject fp_name="/main/b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">b</obj_property>
      <obj_property name="ObjectShortName">b</obj_property>
   </wvobject>
   <wvobject fp_name="/main/c" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">c</obj_property>
      <obj_property name="ObjectShortName">c</obj_property>
   </wvobject>
</wave_config>
