
Network Parameters:
MESH:	size: 4x4	Speed: 2 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 16KB, Line Size: 64B, Set Size: 1, Coherence: PR_WT, Adaptive: FALSE


Secondary Cache Size 64KB, Line Size: 64B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE

Running simulation on *** tarang.rice.edu ***
Associate Addr Node: start -2147473984 end -2147473716 node 0
Associate Addr Node: start -2147473716 end -2147473448 node 1
Associate Addr Node: start -2147473448 end -2147473180 node 2
Associate Addr Node: start -2147473180 end -2147472912 node 3
Associate Addr Node: start -2147472912 end -2147472644 node 4
Associate Addr Node: start -2147472644 end -2147472376 node 5
Associate Addr Node: start -2147472376 end -2147472108 node 6
Associate Addr Node: start -2147472108 end -2147471840 node 7
Associate Addr Node: start -2147483136 end -2147482688 node 0
Associate Addr Node: start -2147478784 end -2147478336 node 0
Associate Addr Node: start -2147474496 end -2147474484 node 0
Associate Addr Node: start -2147482624 end -2147482176 node 1
Associate Addr Node: start -2147478272 end -2147477824 node 1
Associate Addr Node: start -2147474432 end -2147474420 node 1
Associate Addr Node: start -2147482112 end -2147481664 node 2
Associate Addr Node: start -2147477760 end -2147477312 node 2
Associate Addr Node: start -2147474368 end -2147474356 node 2
Associate Addr Node: start -2147481600 end -2147481152 node 3
Associate Addr Node: start -2147477248 end -2147476800 node 3
Associate Addr Node: start -2147474304 end -2147474292 node 3
Associate Addr Node: start -2147481088 end -2147480640 node 4
Associate Addr Node: start -2147476736 end -2147476288 node 4
Associate Addr Node: start -2147474240 end -2147474228 node 4
Associate Addr Node: start -2147480576 end -2147480128 node 5
Associate Addr Node: start -2147476224 end -2147475776 node 5
Associate Addr Node: start -2147474176 end -2147474164 node 5
Associate Addr Node: start -2147480064 end -2147479616 node 6
Associate Addr Node: start -2147475712 end -2147475264 node 6
Associate Addr Node: start -2147474112 end -2147474100 node 6
Associate Addr Node: start -2147479552 end -2147479104 node 7
Associate Addr Node: start -2147475200 end -2147474752 node 7
Associate Addr Node: start -2147474048 end -2147474036 node 7

TIME FOR EXECUTION:	280750

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0           136              124(   91%)          0             0.0005343
Num_hit: 124  Num_miss: 12 Num_lat: 0
DEMAND READ	CACHE_HIT: 116      (0.879,0.853)
DEMAND READ	CACHE_MISS_COLD: 6        (0.045,0.044)
DEMAND READ	CACHE_MISS_CONF: 1        (0.008,0.007)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.008,0.007)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.061,0.059)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 4        (1.000,0.029)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.738 [stddev 0.973]

Statistics Record Mshr occupancy:
   Number of intervals = 13, Max Value = 3, Min Value = 0
   Sampling interval = 280698,   Sampling rate = 4.98756e-05
   Mean = 0.738055,   Standard Deviation = 0.972984
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    610.000 (52.05%) |**************************
     1.000    397.000 (33.87%) |****************
     2.000    27.000 ( 2.30%) |*
     3.000    138.000 (11.77%) |*****
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.282 [stddev 1.513]

Statistics Record Mshr req occupancy:
   Number of intervals = 21, Max Value = 4, Min Value = 0
   Sampling interval = 280698,   Sampling rate = 7.83759e-05
   Mean = 1.28242,   Standard Deviation = 1.51269
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1172.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0          11                0(    0%)          0             0.0003277
Num_hit: 0  Num_miss: 11 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 6        (0.750,0.545)
DEMAND READ	CACHE_MISS_CONF: 1        (0.125,0.091)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.125,0.091)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (1.000,0.273)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 7 @ 111.571 [stddev 58.475]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.679 [stddev 0.956]

Statistics Record Mshr occupancy:
   Number of intervals = 16, Max Value = 3, Min Value = 0
   Sampling interval = 280736,   Sampling rate = 6.05552e-05
   Mean = 0.679104,   Standard Deviation = 0.955792
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    677.000 (56.14%) |****************************
     1.000    368.000 (30.51%) |***************
     2.000    32.000 ( 2.65%) |*
     3.000    129.000 (10.70%) |*****
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.679 [stddev 0.956]

Statistics Record Mshr req occupancy:
   Number of intervals = 16, Max Value = 3, Min Value = 0
   Sampling interval = 280736,   Sampling rate = 6.05552e-05
   Mean = 0.679104,   Standard Deviation = 0.955792
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1206.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1           649              645(   99%)          0             0.002337
Num_hit: 645  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 641      (0.989,0.988)
DEMAND READ	CACHE_MISS_COLD: 3        (0.005,0.005)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.006,0.006)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.902 [stddev 0.298]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 277528,   Sampling rate = 2.16195e-05
   Mean = 0.902098,   Standard Deviation = 0.298227
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14.000 ( 9.79%) |****
     1.000    129.000 (90.21%) |*********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.476 [stddev 0.670]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 2, Min Value = 0
   Sampling interval = 277528,   Sampling rate = 3.60325e-05
   Mean = 1.47552,   Standard Deviation = 0.669582
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    143.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1           4                1(   25%)          0             0.000228
Num_hit: 1  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 31.000 [stddev 0.000]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.761 [stddev 0.428]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 277522,   Sampling rate = 2.16199e-05
   Mean = 0.761194,   Standard Deviation = 0.427954
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    32.000 (23.88%) |***********
     1.000    102.000 (76.12%) |**************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.761 [stddev 0.428]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 277522,   Sampling rate = 2.16199e-05
   Mean = 0.761194,   Standard Deviation = 0.427954
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    134.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2           500              493(   99%)          0             0.001813
Num_hit: 493  Num_miss: 7 Num_lat: 0
DEMAND READ	CACHE_HIT: 485      (0.972,0.970)
DEMAND READ	CACHE_MISS_COLD: 4        (0.008,0.008)
DEMAND READ	CACHE_MISS_CONF: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.016,0.016)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.547 [stddev 0.498]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 278700,   Sampling rate = 3.58809e-05
   Mean = 0.547468,   Standard Deviation = 0.498004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    429.000 (45.25%) |**********************
     1.000    519.000 (54.75%) |***************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.243 [stddev 1.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 17, Max Value = 4, Min Value = 0
   Sampling interval = 278700,   Sampling rate = 6.45857e-05
   Mean = 1.24262,   Standard Deviation = 1.44311
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    948.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2           7                1(   14%)          0             0.0003277
Num_hit: 1  Num_miss: 6 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (0.667,0.571)
DEMAND READ	CACHE_MISS_CONF: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (1.000,0.143)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 5 @ 91.800 [stddev 58.367]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.505 [stddev 0.500]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 278694,   Sampling rate = 3.58817e-05
   Mean = 0.504792,   Standard Deviation = 0.500243
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    465.000 (49.52%) |************************
     1.000    474.000 (50.48%) |*************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.505 [stddev 0.500]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 278694,   Sampling rate = 3.58817e-05
   Mean = 0.504792,   Standard Deviation = 0.500243
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    939.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3           464              460(   99%)          0             0.001667
Num_hit: 460  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 456      (0.985,0.983)
DEMAND READ	CACHE_MISS_COLD: 3        (0.006,0.006)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.009,0.009)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.959 [stddev 0.198]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 278450,   Sampling rate = 2.15478e-05
   Mean = 0.959184,   Standard Deviation = 0.198154
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14.000 ( 4.08%) |**
     1.000    329.000 (95.92%) |***********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.464 [stddev 0.576]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 2, Min Value = 0
   Sampling interval = 278450,   Sampling rate = 3.5913e-05
   Mean = 1.46356,   Standard Deviation = 0.575561
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    343.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3           4                0(    0%)          0             0.0001995
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 97.667 [stddev 58.432]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.898 [stddev 0.303]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 278590,   Sampling rate = 2.87161e-05
   Mean = 0.897704,   Standard Deviation = 0.303355
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 (10.23%) |*****
     1.000    430.000 (89.77%) |********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.898 [stddev 0.303]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 278590,   Sampling rate = 2.87161e-05
   Mean = 0.897704,   Standard Deviation = 0.303355
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    479.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4           325              315(   97%)          0             0.001204
Num_hit: 315  Num_miss: 10 Num_lat: 0
DEMAND READ	CACHE_HIT: 303      (0.935,0.932)
DEMAND READ	CACHE_MISS_COLD: 5        (0.015,0.015)
DEMAND READ	CACHE_MISS_CONF: 2        (0.006,0.006)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.006,0.006)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 12       (0.037,0.037)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.003)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.424 [stddev 0.602]

Statistics Record Mshr occupancy:
   Number of intervals = 13, Max Value = 2, Min Value = 0
   Sampling interval = 280438,   Sampling rate = 4.9922e-05
   Mean = 0.424012,   Standard Deviation = 0.602454
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1254.000 (63.53%) |*******************************
     1.000    603.000 (30.55%) |***************
     2.000    117.000 ( 5.93%) |**
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.019 [stddev 1.515]

Statistics Record Mshr req occupancy:
   Number of intervals = 25, Max Value = 4, Min Value = 0
   Sampling interval = 280438,   Sampling rate = 9.27123e-05
   Mean = 1.01925,   Standard Deviation = 1.51547
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1974.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	5
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	5
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4          10                0(    0%)          0             0.0004773
Num_hit: 0  Num_miss: 10 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 5        (0.556,0.500)
DEMAND READ	CACHE_MISS_CONF: 2        (0.222,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.222,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.100)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 7 @ 107.571 [stddev 56.924]
DEMAND network miss WRITE	: 1 @ 126.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.426 [stddev 0.589]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 2, Min Value = 0
   Sampling interval = 280588,   Sampling rate = 5.7023e-05
   Mean = 0.425542,   Standard Deviation = 0.588566
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1327.000 (62.54%) |*******************************
     1.000    687.000 (32.38%) |****************
     2.000    108.000 ( 5.09%) |**
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.426 [stddev 0.589]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 2, Min Value = 0
   Sampling interval = 280588,   Sampling rate = 5.7023e-05
   Mean = 0.425542,   Standard Deviation = 0.588566
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2122.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	5
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	5
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	4
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5           320              315(   98%)          0             0.001165
Num_hit: 315  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 307      (0.965,0.959)
DEMAND READ	CACHE_MISS_COLD: 3        (0.009,0.009)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.025,0.025)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 1        (0.500,0.003)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (0.500,0.003)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.915 [stddev 0.279]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 279198,   Sampling rate = 2.86536e-05
   Mean = 0.915344,   Standard Deviation = 0.278738
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    32.000 ( 8.47%) |****
     1.000    346.000 (91.53%) |*********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 2.362 [stddev 1.304]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 4, Min Value = 0
   Sampling interval = 279198,   Sampling rate = 5.73071e-05
   Mean = 2.36243,   Standard Deviation = 1.30429
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    378.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5           5                1(   20%)          0             0.0002102
Num_hit: 1  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (0.750,0.600)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 1        (0.250,0.200)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 1        (1.000,0.200)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 56.000 [stddev 43.301]
DEMAND network miss WRITE	: 1 @ 140.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.867 [stddev 0.340]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 279192,   Sampling rate = 2.86542e-05
   Mean = 0.867209,   Standard Deviation = 0.33981
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 (13.28%) |******
     1.000    320.000 (86.72%) |*******************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.867 [stddev 0.340]

Statistics Record Mshr req occupancy:
   Number of intervals = 8, Max Value = 1, Min Value = 0
   Sampling interval = 279192,   Sampling rate = 3.22359e-05
   Mean = 0.867209,   Standard Deviation = 0.33981
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    369.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6           192              185(   96%)          0             0.0007159
Num_hit: 185  Num_miss: 7 Num_lat: 0
DEMAND READ	CACHE_HIT: 177      (0.927,0.922)
DEMAND READ	CACHE_MISS_COLD: 4        (0.021,0.021)
DEMAND READ	CACHE_MISS_CONF: 1        (0.005,0.005)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.005,0.005)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.042,0.042)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.005)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.647 [stddev 0.478]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 280154,   Sampling rate = 3.56947e-05
   Mean = 0.647239,   Standard Deviation = 0.478074
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    345.000 (35.28%) |*****************
     1.000    633.000 (64.72%) |********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.315 [stddev 1.376]

Statistics Record Mshr req occupancy:
   Number of intervals = 17, Max Value = 4, Min Value = 0
   Sampling interval = 280154,   Sampling rate = 6.42505e-05
   Mean = 1.31493,   Standard Deviation = 1.37644
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    978.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6           7                0(    0%)          0             0.0003384
Num_hit: 0  Num_miss: 7 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (0.667,0.571)
DEMAND READ	CACHE_MISS_CONF: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.143)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 5 @ 114.600 [stddev 51.757]
DEMAND network miss WRITE	: 1 @ 141.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.642 [stddev 0.480]

Statistics Record Mshr occupancy:
   Number of intervals = 11, Max Value = 1, Min Value = 0
   Sampling interval = 280320,   Sampling rate = 4.28083e-05
   Mean = 0.641543,   Standard Deviation = 0.479758
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    409.000 (35.85%) |*****************
     1.000    732.000 (64.15%) |********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.642 [stddev 0.480]

Statistics Record Mshr req occupancy:
   Number of intervals = 11, Max Value = 1, Min Value = 0
   Sampling interval = 280320,   Sampling rate = 4.28083e-05
   Mean = 0.641543,   Standard Deviation = 0.479758
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1141.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7           173              169(   98%)          0             0.0006305
Num_hit: 169  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 165      (0.959,0.954)
DEMAND READ	CACHE_MISS_COLD: 3        (0.017,0.017)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.023,0.023)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.006)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.962 [stddev 0.190]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 279904,   Sampling rate = 2.14359e-05
   Mean = 0.962466,   Standard Deviation = 0.19032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14.000 ( 3.75%) |*
     1.000    359.000 (96.25%) |************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.507 [stddev 0.571]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 2, Min Value = 0
   Sampling interval = 279904,   Sampling rate = 3.57265e-05
   Mean = 1.5067,   Standard Deviation = 0.570873
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    373.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7           4                0(    0%)          0             0.0001995
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 107.667 [stddev 66.666]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.904 [stddev 0.295]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 280044,   Sampling rate = 2.8567e-05
   Mean = 0.903733,   Standard Deviation = 0.295247
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 ( 9.63%) |****
     1.000    460.000 (90.37%) |*********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.904 [stddev 0.295]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 280044,   Sampling rate = 2.8567e-05
   Mean = 0.903733,   Standard Deviation = 0.295247
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    509.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 0.0773%
bus1: Bus Utilization (time spent delivering pkts) = 0.1161%
bus2: Bus Utilization (time spent delivering pkts) = 0.0816%
bus3: Bus Utilization (time spent delivering pkts) = 0.0705%
bus4: Bus Utilization (time spent delivering pkts) = 0.1371%
bus5: Bus Utilization (time spent delivering pkts) = 0.0698%
bus6: Bus Utilization (time spent delivering pkts) = 0.1058%
bus7: Bus Utilization (time spent delivering pkts) = 0.0705%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 4,   Max Value = 1,   Min Value = 1
   Sampling interval = 280482,   Sampling rate = 1.42612e-05
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000     4.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 28,   Max Value = 3,   Min Value = 1
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 1.35714,   Standard Deviation = 0.558721
      Bin         Value
      ---         -----
     1.000    19.000 (67.86%) |*********************************
     2.000     8.000 (28.57%) |**************
     3.000     1.000 ( 3.57%) |*
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 28,   Max Value = 2,   Min Value = 2
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    28.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 28,   Max Value = 36.5,   Min Value = 20.5
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 24.1607,   Standard Deviation = 5.31081
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 28,   Max Value = 36,   Min Value = 20
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 23.7143,   Standard Deviation = 5.4082
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 28,   Max Value = 12,   Min Value = 0
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 0.857143,   Standard Deviation = 2.69037
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 19,   Max Value = 32,   Min Value = 20.5
   Sampling interval = 280747,   Sampling rate = 6.76766e-05
   Mean = 21.1053,   Standard Deviation = 2.63828
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 19,   Max Value = 32,   Min Value = 20
   Sampling interval = 280747,   Sampling rate = 6.76766e-05
   Mean = 20.6316,   Standard Deviation = 2.75299
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 19,   Max Value = 12,   Min Value = 0
   Sampling interval = 280747,   Sampling rate = 6.76766e-05
   Mean = 0.631579,   Standard Deviation = 2.75299
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 8,   Max Value = 34,   Min Value = 28.5
   Sampling interval = 280287,   Sampling rate = 2.85422e-05
   Mean = 29.875,   Standard Deviation = 2.54601
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 8,   Max Value = 34,   Min Value = 28
   Sampling interval = 280287,   Sampling rate = 2.85422e-05
   Mean = 29.5,   Standard Deviation = 2.77746
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 8,   Max Value = 6,   Min Value = 0
   Sampling interval = 280287,   Sampling rate = 2.85422e-05
   Mean = 1.5,   Standard Deviation = 2.77746
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 36.5,   Min Value = 36.5
   Sampling interval = 279574,   Sampling rate = 3.57687e-06
   Mean = 36.5,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 36,   Min Value = 36
   Sampling interval = 279574,   Sampling rate = 3.57687e-06
   Mean = 36,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 279574,   Sampling rate = 3.57687e-06
   Mean = 0,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 28,   Max Value = 36.5,   Min Value = 20.5
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 24.1607,   Standard Deviation = 5.31081
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 28,   Max Value = 36,   Min Value = 20
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 23.7143,   Standard Deviation = 5.4082
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 28,   Max Value = 12,   Min Value = 0
   Sampling interval = 280747,   Sampling rate = 9.97339e-05
   Mean = 0.857143,   Standard Deviation = 2.69037
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 31,   Max Value = 3,   Min Value = 1
   Sampling interval = 280680,   Sampling rate = 0.000110446
   Mean = 1.35484,   Standard Deviation = 0.550659
      Bin         Value
      ---         -----
     1.000    21.000 (67.74%) |*********************************
     2.000     9.000 (29.03%) |**************
     3.000     1.000 ( 3.23%) |*
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 31,   Max Value = 10,   Min Value = 2
   Sampling interval = 280680,   Sampling rate = 0.000110446
   Mean = 7.93548,   Standard Deviation = 3.55842
      Bin         Value
      ---         -----
     2.000     8.000 (25.81%) |************
    10.000    23.000 (74.19%) |*************************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 8,   Max Value = 34.5,   Min Value = 26.5
   Sampling interval = 280557,   Sampling rate = 2.85147e-05
   Mean = 28.5,   Standard Deviation = 3.70328
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 8,   Max Value = 34,   Min Value = 26
   Sampling interval = 280557,   Sampling rate = 2.85147e-05
   Mean = 28,   Standard Deviation = 3.70328
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 280557,   Sampling rate = 2.85147e-05
   Mean = 0,   Standard Deviation = 0
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 23,   Max Value = 70,   Min Value = 42
   Sampling interval = 280680,   Sampling rate = 8.19439e-05
   Mean = 47.413,   Standard Deviation = 7.52972
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 23,   Max Value = 70,   Min Value = 42
   Sampling interval = 280680,   Sampling rate = 8.19439e-05
   Mean = 47.1304,   Standard Deviation = 7.55167
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 23,   Max Value = 14,   Min Value = 0
   Sampling interval = 280680,   Sampling rate = 8.19439e-05
   Mean = 2,   Standard Deviation = 4.0452
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 21,   Max Value = 48.5,   Min Value = 26.5
   Sampling interval = 280680,   Sampling rate = 7.48183e-05
   Mean = 38.4762,   Standard Deviation = 7.97884
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 21,   Max Value = 48,   Min Value = 26
   Sampling interval = 280680,   Sampling rate = 7.48183e-05
   Mean = 38.0952,   Standard Deviation = 8.03682
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 21,   Max Value = 6,   Min Value = 0
   Sampling interval = 280680,   Sampling rate = 7.48183e-05
   Mean = 0.666667,   Standard Deviation = 1.82574
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 9,   Max Value = 64.5,   Min Value = 34.5
   Sampling interval = 280419,   Sampling rate = 3.20948e-05
   Mean = 48.9444,   Standard Deviation = 9.50804
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 9,   Max Value = 64,   Min Value = 34
   Sampling interval = 280419,   Sampling rate = 3.20948e-05
   Mean = 48.6667,   Standard Deviation = 9.53939
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 9,   Max Value = 14,   Min Value = 0
   Sampling interval = 280419,   Sampling rate = 3.20948e-05
   Mean = 2.22222,   Standard Deviation = 4.84195
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 70,   Min Value = 70
   Sampling interval = 279677,   Sampling rate = 3.57555e-06
   Mean = 70,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 70,   Min Value = 70
   Sampling interval = 279677,   Sampling rate = 3.57555e-06
   Mean = 70,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 12,   Min Value = 12
   Sampling interval = 279677,   Sampling rate = 3.57555e-06
   Mean = 12,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 31,   Max Value = 70,   Min Value = 26.5
   Sampling interval = 280680,   Sampling rate = 0.000110446
   Mean = 42.5323,   Standard Deviation = 10.7494
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 31,   Max Value = 70,   Min Value = 26
   Sampling interval = 280680,   Sampling rate = 0.000110446
   Mean = 42.1935,   Standard Deviation = 10.8364
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 31,   Max Value = 14,   Min Value = 0
   Sampling interval = 280680,   Sampling rate = 0.000110446
   Mean = 1.48387,   Standard Deviation = 3.57651
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.000327694
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 9.26092e-05
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.000185218
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.000185218
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.000256456
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.000463046
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.000292075
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.000185218
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.000349066
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.000185218
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.000256456
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.000185218
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 3.56189e-05
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 0.000370437
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 5.69903e-05
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.000911845
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.000341942
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.000227961
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.000626893
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.000227961
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.000455922
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.000227961
Utilization of oport 0 in network Reply = 0.000329475
Utilization of oport 2 in network Reply = 0.000197685
Utilization of oport 3 in network Reply = 0.0001496
Utilization of oport 4 in network Reply = 0.00033838
Utilization of oport 5 in network Reply = 0.000140695
Utilization of oport 6 in network Reply = 0.00028139
Utilization of oport 7 in network Reply = 0.0001496
Reply Network Utilization: 0.000277029
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.000142476
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.000142476
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 3.56189e-05
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.000142476
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 7.12379e-05
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.000106857
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.000142476
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 7.12379e-05
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 7.12379e-05
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 7.12379e-05
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 7.12379e-05
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 7.12379e-05
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 3.56189e-05
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 3.56189e-05
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 3.56189e-05
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.000106857
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.000178095
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.000106857
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.000106857
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.000213714
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 7.12379e-05
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.000178095
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.000106857
Utilization of oport 0 in network Request = 8.90474e-06
Utilization of oport 1 in network Request = 7.12379e-05
Utilization of oport 2 in network Request = 2.67142e-05
Utilization of oport 3 in network Request = 1.78095e-05
Utilization of oport 4 in network Request = 5.34284e-05
Utilization of oport 5 in network Request = 1.78095e-05
Utilization of oport 6 in network Request = 3.56189e-05
Utilization of oport 7 in network Request = 1.78095e-05
Req Network Utilization: 8.27279e-05
Total Network Utilization: 0.00017664

PROCESSOR 0 Phase 0 STATISTICS: 
Start cycle: 0		icount: 0
End cycle: 280771		icount: 872978

Statistics Record Active list size:
   Number of samples = 280337,   Max Value = 64,   Min Value = 2
   Sampling interval = 280770,   Sampling rate = 0.998456
   Mean = 17.25,   Standard Deviation = 12.1397
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    57047.000 (20.35%) |**********
     8.000    110502.000 (39.42%) |*******************
    16.000    43374.000 (15.47%) |*******
    24.000    24174.000 ( 8.62%) |****
    32.000    26466.000 ( 9.44%) |****
    40.000    13143.000 ( 4.69%) |**
    48.000    3658.000 ( 1.30%) |
    56.000    1021.000 ( 0.36%) |
    64.000    952.000 ( 0.34%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 280337,   Max Value = 8,   Min Value = 0
   Sampling interval = 280770,   Sampling rate = 0.998456
   Mean = 3.25434,   Standard Deviation = 2.41952
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 280337,   Max Value = 4,   Min Value = 0
   Sampling interval = 280770,   Sampling rate = 0.998456
   Mean = 0.0695912,   Standard Deviation = 0.287474
End of Report


Statistics Record Load queue size:
   Number of samples = 280337,   Max Value = 23,   Min Value = 0
   Sampling interval = 280770,   Sampling rate = 0.998456
   Mean = 0.523099,   Standard Deviation = 1.23849
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    271704.000 (96.92%) |************************************************
     4.000    8228.000 ( 2.94%) |*
     8.000    125.000 ( 0.04%) |
    12.000    124.000 ( 0.04%) |
    16.000    18.000 ( 0.01%) |
    20.000    138.000 ( 0.05%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 86317, BPB Bad predictions: 30517, BPB Prediction rate: 0.738800
RAS Good predictions: 5686, RAS Bad predictions: 3064, RAS Prediction rate: 0.649829
Loads issued: 42406, speced: 1098, limbos: 1043, unlimbos: 959, redos: 0, kills: 0
Memory unit fwds: 7288, Virtual store buffer fwds: 0 Partial overlaps: 3

Statistics Record Bad prediction flushes:
   Number of samples = 33571,   Max Value = 63,   Min Value = 0
   Sampling interval = 280768,   Sampling rate = 0.119568
   Mean = 10.294,   Standard Deviation = 9.95364
End of Report

Exceptions: 135
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 1 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 135,   Max Value = 52,   Min Value = 2
   Sampling interval = 280772,   Sampling rate = 0.000480818
   Mean = 18.1481,   Standard Deviation = 8.91964
End of Report

ALU utilization: 97.4%
FPU utilization: 0.0%
Addr. gen. utilization: 12.7%

Statistics Record Waiting for exceptions:
   Number of samples = 135,   Max Value = 0,   Min Value = 0
   Sampling interval = 280772,   Sampling rate = 0.000480818
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 116(0.885,0.879) Mean 17.224/1.000/1.000 Stddev 2.246/0.000/0.000
Demand read L1COAL -- Num 8(0.061,0.061) Mean 160.750/121.750/121.750 Stddev 23.493/51.555/51.555
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.015,0.015) Mean 193.500/44.000/44.000 Stddev 33.234/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.008,0.008) Mean 125.000/122.000/122.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 4(0.031,0.030) Mean 193.250/165.500/165.500 Stddev 24.047/16.583/16.583
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 1(1.000,0.008) Mean 27.000/10.000/10.000 Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.185
Efficiency loss from Unpredicted branch: 0.007
Efficiency loss from Shadow mappers full: 0.028
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.396 excepts: 0.003



PROCESSOR 4 Phase 0 STATISTICS: 
Start cycle: 278449		icount: 0
End cycle: 280987		icount: 5246

Statistics Record Active list size:
   Number of samples = 2538,   Max Value = 64,   Min Value = 2
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 61.0504,   Standard Deviation = 9.49592
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 0.67%) |
     8.000    26.000 ( 1.02%) |
    16.000    23.000 ( 0.91%) |
    24.000    31.000 ( 1.22%) |
    32.000    19.000 ( 0.75%) |
    40.000    22.000 ( 0.87%) |
    48.000    31.000 ( 1.22%) |
    56.000    750.000 (29.55%) |**************
    64.000    1619.000 (63.79%) |*******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2538,   Max Value = 5,   Min Value = 0
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 4.02679,   Standard Deviation = 1.06438
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2538,   Max Value = 3,   Min Value = 0
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 0.0768322,   Standard Deviation = 0.303714
End of Report


Statistics Record Load queue size:
   Number of samples = 2538,   Max Value = 13,   Min Value = 0
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 5.34634,   Standard Deviation = 1.77804
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    218.000 ( 8.59%) |****
     4.000    2139.000 (84.28%) |******************************************
     8.000    176.000 ( 6.93%) |***
    12.000     5.000 ( 0.20%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 319, BPB Bad predictions: 12, BPB Prediction rate: 0.963746
RAS Good predictions: 4, RAS Bad predictions: 2, RAS Prediction rate: 0.666667
Loads issued: 1706, speced: 19, limbos: 17, unlimbos: 15, redos: 0, kills: 0
Memory unit fwds: 16, Virtual store buffer fwds: 27 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 14,   Max Value = 63,   Min Value = 0
   Sampling interval = 2535,   Sampling rate = 0.00552268
   Mean = 24.8571,   Standard Deviation = 25.9077
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 23,   Min Value = 5
   Sampling interval = 2538,   Sampling rate = 0.000788022
   Mean = 14,   Standard Deviation = 12.7279
End of Report

ALU utilization: 67.3%
FPU utilization: 0.0%
Addr. gen. utilization: 34.3%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2538,   Sampling rate = 0.000788022
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 310(0.928,0.925) Mean 17.361/1.000/1.000 Stddev 1.965/0.000/0.000
Demand read L1COAL -- Num 16(0.048,0.048) Mean 171.688/143.750/143.750 Stddev 17.917/41.744/41.744
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.006,0.006) Mean 208.000/44.000/44.000 Stddev 35.355/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 3(0.009,0.009) Mean 229.000/132.667/132.667 Stddev 107.084/12.662/12.662
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 3(0.009,0.009) Mean 187.667/171.000/171.000 Stddev 14.048/16.000/16.000
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.003) Mean 144.000/139.000/139.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.022
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.329
Avail loss from Branch time: 0.082
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.088
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.066 excepts: 0.005



PROCESSOR 1 Phase 0 STATISTICS: 
Start cycle: 277370		icount: 0
End cycle: 281029		icount: 10129

Statistics Record Active list size:
   Number of samples = 3659,   Max Value = 64,   Min Value = 2
   Sampling interval = 3658,   Sampling rate = 1.00027
   Mean = 62.2719,   Standard Deviation = 5.99071
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.33%) |
     8.000    13.000 ( 0.36%) |
    16.000    14.000 ( 0.38%) |
    24.000    10.000 ( 0.27%) |
    32.000    11.000 ( 0.30%) |
    40.000    15.000 ( 0.41%) |
    48.000    10.000 ( 0.27%) |
    56.000    1633.000 (44.63%) |**********************
    64.000    1941.000 (53.05%) |**************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3659,   Max Value = 5,   Min Value = 0
   Sampling interval = 3658,   Sampling rate = 1.00027
   Mean = 4.22793,   Standard Deviation = 0.695197
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 3659,   Max Value = 1,   Min Value = 0
   Sampling interval = 3658,   Sampling rate = 1.00027
   Mean = 0.00519268,   Standard Deviation = 0.0718827
End of Report


Statistics Record Load queue size:
   Number of samples = 3659,   Max Value = 13,   Min Value = 0
   Sampling interval = 3658,   Sampling rate = 1.00027
   Mean = 5.42607,   Standard Deviation = 1.2189
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    144.000 ( 3.94%) |*
     4.000    3382.000 (92.43%) |**********************************************
     8.000    128.000 ( 3.50%) |*
    12.000     5.000 ( 0.14%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 656, BPB Bad predictions: 5, BPB Prediction rate: 0.992436
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 3335, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 3648,   Sampling rate = 0.00219298
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 3659,   Sampling rate = 0.000546597
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 91.4%
FPU utilization: 0.0%
Addr. gen. utilization: 45.9%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3659,   Sampling rate = 0.000546597
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 653(0.982,0.980) Mean 17.622/1.000/1.000 Stddev 1.480/0.000/0.000
Demand read L1COAL -- Num 8(0.012,0.012) Mean 133.875/114.500/114.500 Stddev 72.771/76.733/76.733
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 3(0.005,0.005) Mean 93.333/44.000/44.000 Stddev 47.014/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1(0.002,0.002) Mean 211.000/197.000/197.000 Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 1(1.000,0.002) Mean 63.000/13.000/10.000 Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.023
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.083
Avail loss from Branch time: 0.133
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.017 excepts: 0.004



PROCESSOR 2 Phase 0 STATISTICS: 
Start cycle: 277737		icount: 0
End cycle: 281111		icount: 7943

Statistics Record Active list size:
   Number of samples = 3374,   Max Value = 64,   Min Value = 2
   Sampling interval = 3373,   Sampling rate = 1.0003
   Mean = 61.7001,   Standard Deviation = 7.71679
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16.000 ( 0.47%) |
     8.000    24.000 ( 0.71%) |
    16.000    24.000 ( 0.71%) |
    24.000    15.000 ( 0.44%) |
    32.000    14.000 ( 0.41%) |
    40.000    19.000 ( 0.56%) |
    48.000    21.000 ( 0.62%) |
    56.000    1166.000 (34.56%) |*****************
    64.000    2075.000 (61.50%) |******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3374,   Max Value = 5,   Min Value = 0
   Sampling interval = 3373,   Sampling rate = 1.0003
   Mean = 4.03171,   Standard Deviation = 0.996824
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 3374,   Max Value = 2,   Min Value = 0
   Sampling interval = 3373,   Sampling rate = 1.0003
   Mean = 0.0100771,   Standard Deviation = 0.111132
End of Report


Statistics Record Load queue size:
   Number of samples = 3374,   Max Value = 13,   Min Value = 0
   Sampling interval = 3373,   Sampling rate = 1.0003
   Mean = 5.36841,   Standard Deviation = 1.68274
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    177.000 ( 5.25%) |**
     4.000    3005.000 (89.06%) |********************************************
     8.000    187.000 ( 5.54%) |**
    12.000     5.000 ( 0.15%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 501, BPB Bad predictions: 10, BPB Prediction rate: 0.980431
RAS Good predictions: 4, RAS Bad predictions: 3, RAS Prediction rate: 0.571429
Loads issued: 2604, speced: 14, limbos: 13, unlimbos: 11, redos: 0, kills: 0
Memory unit fwds: 15, Virtual store buffer fwds: 2 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 13,   Max Value = 63,   Min Value = 0
   Sampling interval = 3363,   Sampling rate = 0.0038656
   Mean = 22.5385,   Standard Deviation = 24.1406
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 3374,   Sampling rate = 0.000592768
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 77.2%
FPU utilization: 0.0%
Addr. gen. utilization: 39.1%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3374,   Sampling rate = 0.000592768
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 496(0.965,0.963) Mean 17.528/1.000/1.000 Stddev 1.702/0.000/0.000
Demand read L1COAL -- Num 12(0.023,0.023) Mean 206.583/172.417/172.417 Stddev 52.341/78.542/78.542
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.004,0.004) Mean 219.500/44.000/44.000 Stddev 34.648/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.002,0.002) Mean 358.000/119.000/119.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 3(0.006,0.006) Mean 208.333/196.667/196.667 Stddev 72.141/67.099/67.099
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 1(1.000,0.002) Mean 15.000/10.000/10.000 Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.040
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.241
Avail loss from Branch time: 0.074
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.089
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.037 excepts: 0.005



PROCESSOR 5 Phase 0 STATISTICS: 
Start cycle: 278805		icount: 0
End cycle: 281224		icount: 5899

Statistics Record Active list size:
   Number of samples = 2419,   Max Value = 64,   Min Value = 2
   Sampling interval = 2418,   Sampling rate = 1.00041
   Mean = 61.7999,   Standard Deviation = 7.25414
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.50%) |
     8.000    13.000 ( 0.54%) |
    16.000    14.000 ( 0.58%) |
    24.000    10.000 ( 0.41%) |
    32.000    11.000 ( 0.45%) |
    40.000     7.000 ( 0.29%) |
    48.000     9.000 ( 0.37%) |
    56.000    883.000 (36.50%) |******************
    64.000    1460.000 (60.36%) |******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2419,   Max Value = 5,   Min Value = 0
   Sampling interval = 2418,   Sampling rate = 1.00041
   Mean = 4.1141,   Standard Deviation = 0.823685
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2419,   Max Value = 1,   Min Value = 0
   Sampling interval = 2418,   Sampling rate = 1.00041
   Mean = 0.0669698,   Standard Deviation = 0.250021
End of Report


Statistics Record Load queue size:
   Number of samples = 2419,   Max Value = 13,   Min Value = 0
   Sampling interval = 2418,   Sampling rate = 1.00041
   Mean = 5.59653,   Standard Deviation = 1.67354
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 ( 2.03%) |*
     4.000    2162.000 (89.38%) |********************************************
     8.000    203.000 ( 8.39%) |****
    12.000     5.000 ( 0.21%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 374, BPB Bad predictions: 5, BPB Prediction rate: 0.986807
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 1925, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 5 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 2408,   Sampling rate = 0.00332226
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 2419,   Sampling rate = 0.000826788
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 79.9%
FPU utilization: 0.0%
Addr. gen. utilization: 40.3%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2419,   Sampling rate = 0.000826788
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 366(0.956,0.953) Mean 17.566/1.000/1.000 Stddev 1.615/0.000/0.000
Demand read L1COAL -- Num 12(0.031,0.031) Mean 149.083/121.250/121.250 Stddev 17.779/38.405/38.405
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 1(0.003,0.003) Mean 150.000/143.000/143.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.005,0.005) Mean 191.500/44.000/44.000 Stddev 34.648/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.003,0.003) Mean 122.000/119.000/119.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1(0.003,0.003) Mean 176.000/159.000/159.000 Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 1(1.000,0.003) Mean 206.000/156.000/153.000 Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.044
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.214
Avail loss from Branch time: 0.071
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.029 excepts: 0.006



PROCESSOR 6 Phase 0 STATISTICS: 
Start cycle: 279161		icount: 0
End cycle: 281306		icount: 4028

Statistics Record Active list size:
   Number of samples = 2145,   Max Value = 64,   Min Value = 2
   Sampling interval = 2144,   Sampling rate = 1.00047
   Mean = 61.1007,   Standard Deviation = 9.57649
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16.000 ( 0.75%) |
     8.000    24.000 ( 1.12%) |
    16.000    24.000 ( 1.12%) |
    24.000    15.000 ( 0.70%) |
    32.000    14.000 ( 0.65%) |
    40.000    19.000 ( 0.89%) |
    48.000    21.000 ( 0.98%) |
    56.000    556.000 (25.92%) |************
    64.000    1456.000 (67.88%) |*********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2145,   Max Value = 5,   Min Value = 0
   Sampling interval = 2144,   Sampling rate = 1.00047
   Mean = 3.77669,   Standard Deviation = 1.25708
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2145,   Max Value = 2,   Min Value = 0
   Sampling interval = 2144,   Sampling rate = 1.00047
   Mean = 0.0829837,   Standard Deviation = 0.282603
End of Report


Statistics Record Load queue size:
   Number of samples = 2145,   Max Value = 13,   Min Value = 0
   Sampling interval = 2144,   Sampling rate = 1.00047
   Mean = 5.47832,   Standard Deviation = 2.01107
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    175.000 ( 8.16%) |****
     4.000    1790.000 (83.45%) |*****************************************
     8.000    175.000 ( 8.16%) |****
    12.000     5.000 ( 0.23%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 240, BPB Bad predictions: 10, BPB Prediction rate: 0.960000
RAS Good predictions: 4, RAS Bad predictions: 3, RAS Prediction rate: 0.571429
Loads issued: 1299, speced: 14, limbos: 13, unlimbos: 11, redos: 0, kills: 0
Memory unit fwds: 15, Virtual store buffer fwds: 30 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 13,   Max Value = 63,   Min Value = 0
   Sampling interval = 2134,   Sampling rate = 0.00609185
   Mean = 22.5385,   Standard Deviation = 24.1406
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 2145,   Sampling rate = 0.000932401
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 60.6%
FPU utilization: 0.0%
Addr. gen. utilization: 31.1%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2145,   Sampling rate = 0.000932401
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 235(0.929,0.925) Mean 17.357/1.000/1.000 Stddev 1.994/0.000/0.000
Demand read L1COAL -- Num 12(0.047,0.047) Mean 190.583/157.917/157.917 Stddev 37.864/63.625/63.625
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 1(0.004,0.004) Mean 183.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 2(0.008,0.008) Mean 304.500/127.000/127.000 Stddev 235.467/11.314/11.314
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 3(0.012,0.012) Mean 264.667/190.000/190.000 Stddev 85.231/34.655/34.655
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.004) Mean 159.000/154.000/154.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.028
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.400
Avail loss from Branch time: 0.057
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.088
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.073 excepts: 0.009



PROCESSOR 3 Phase 0 STATISTICS: 
Start cycle: 278093		icount: 0
End cycle: 281349		icount: 8464

Statistics Record Active list size:
   Number of samples = 3256,   Max Value = 64,   Min Value = 2
   Sampling interval = 3255,   Sampling rate = 1.00031
   Mean = 62.2221,   Standard Deviation = 6.34067
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.37%) |
     8.000    13.000 ( 0.40%) |
    16.000    14.000 ( 0.43%) |
    24.000    10.000 ( 0.31%) |
    32.000    11.000 ( 0.34%) |
    40.000    15.000 ( 0.46%) |
    48.000    10.000 ( 0.31%) |
    56.000    1357.000 (41.68%) |********************
    64.000    1814.000 (55.71%) |***************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3256,   Max Value = 5,   Min Value = 0
   Sampling interval = 3255,   Sampling rate = 1.00031
   Mean = 4.12869,   Standard Deviation = 0.761815
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 3256,   Max Value = 1,   Min Value = 0
   Sampling interval = 3255,   Sampling rate = 1.00031
   Mean = 0.0451474,   Standard Deviation = 0.207659
End of Report


Statistics Record Load queue size:
   Number of samples = 3256,   Max Value = 13,   Min Value = 0
   Sampling interval = 3255,   Sampling rate = 1.00031
   Mean = 5.75676,   Standard Deviation = 1.73527
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126.000 ( 3.87%) |*
     4.000    2797.000 (85.90%) |******************************************
     8.000    328.000 (10.07%) |*****
    12.000     5.000 ( 0.15%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 545, BPB Bad predictions: 5, BPB Prediction rate: 0.990909
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 2780, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 26 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 3245,   Sampling rate = 0.00246533
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 3256,   Sampling rate = 0.000614251
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 85.6%
FPU utilization: 0.0%
Addr. gen. utilization: 43.1%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3256,   Sampling rate = 0.000614251
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 542(0.978,0.977) Mean 17.607/1.000/1.000 Stddev 1.501/0.000/0.000
Demand read L1COAL -- Num 8(0.014,0.014) Mean 155.375/113.375/113.375 Stddev 17.864/43.266/43.266
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 1(0.002,0.002) Mean 183.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.002,0.002) Mean 138.000/135.000/135.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 2(0.004,0.004) Mean 253.000/150.000/150.000 Stddev 124.451/4.243/4.243
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.002) Mean 300.000/141.000/138.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.021
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.139
Avail loss from Branch time: 0.124
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.020 excepts: 0.004



PROCESSOR 7 Phase 0 STATISTICS: 
Start cycle: 279517		icount: 0
End cycle: 281535		icount: 4654

Statistics Record Active list size:
   Number of samples = 2018,   Max Value = 64,   Min Value = 2
   Sampling interval = 2017,   Sampling rate = 1.0005
   Mean = 61.7393,   Standard Deviation = 7.97967
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.59%) |
     8.000    13.000 ( 0.64%) |
    16.000    14.000 ( 0.69%) |
    24.000    10.000 ( 0.50%) |
    32.000    11.000 ( 0.55%) |
    40.000    15.000 ( 0.74%) |
    48.000    10.000 ( 0.50%) |
    56.000    722.000 (35.78%) |*****************
    64.000    1211.000 (60.01%) |******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2018,   Max Value = 5,   Min Value = 0
   Sampling interval = 2017,   Sampling rate = 1.0005
   Mean = 4.00496,   Standard Deviation = 0.888965
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2018,   Max Value = 1,   Min Value = 0
   Sampling interval = 2017,   Sampling rate = 1.0005
   Mean = 0.0728444,   Standard Deviation = 0.259945
End of Report


Statistics Record Load queue size:
   Number of samples = 2018,   Max Value = 13,   Min Value = 0
   Sampling interval = 2017,   Sampling rate = 1.0005
   Mean = 6.10159,   Standard Deviation = 2.14453
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    83.000 ( 4.11%) |**
     4.000    1572.000 (77.90%) |**************************************
     8.000    358.000 (17.74%) |********
    12.000     5.000 ( 0.25%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 291, BPB Bad predictions: 5, BPB Prediction rate: 0.983108
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 1510, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 26 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 2007,   Sampling rate = 0.00398605
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 2018,   Sampling rate = 0.00099108
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 75.2%
FPU utilization: 0.0%
Addr. gen. utilization: 38.0%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2018,   Sampling rate = 0.00099108
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 288(0.960,0.957) Mean 17.556/1.000/1.000 Stddev 1.607/0.000/0.000
Demand read L1COAL -- Num 8(0.027,0.027) Mean 171.625/121.875/121.875 Stddev 25.145/49.415/49.415
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 1(0.003,0.003) Mean 213.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.003,0.003) Mean 168.000/165.000/165.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 2(0.007,0.007) Mean 268.500/151.000/151.000 Stddev 144.957/2.828/2.828
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.003) Mean 300.000/141.000/138.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.018
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.242
Avail loss from Branch time: 0.106
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.092
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.037 excepts: 0.008




TIME FOR EXECUTION:	303264

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0          6249             5581(   89%)          0             0.01956
Num_hit: 5581  Num_miss: 668 Num_lat: 0
DEMAND READ	CACHE_HIT: 5417     (0.950,0.867)
DEMAND READ	CACHE_MISS_COLD: 18       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 50       (0.009,0.008)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 50       (0.009,0.008)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 164      (0.029,0.026)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 544      (1.000,0.087)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.416 [stddev 0.548]

Statistics Record Mshr occupancy:
   Number of intervals = 147, Max Value = 4, Min Value = 0
   Sampling interval = 22446,   Sampling rate = 0.0065936
   Mean = 0.416042,   Standard Deviation = 0.548137
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13595.000 (60.68%) |******************************
     1.000    8427.000 (37.61%) |******************
     2.000    254.000 ( 1.13%) |
     3.000    126.000 ( 0.56%) |
     4.000     2.000 ( 0.01%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.183 [stddev 1.727]

Statistics Record Mshr req occupancy:
   Number of intervals = 311, Max Value = 11, Min Value = 0
   Sampling interval = 22446,   Sampling rate = 0.0139
   Mean = 1.18282,   Standard Deviation = 1.7273
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    22404.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	89
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	89
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	1
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0         691              533(   77%)          0             0.01665
Num_hit: 533  Num_miss: 158 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.048,0.009)
DEMAND READ	CACHE_MISS_COLD: 18       (0.145,0.026)
DEMAND READ	CACHE_MISS_CONF: 50       (0.403,0.072)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 50       (0.403,0.072)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 461      (0.813,0.667)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.009)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 34       (0.060,0.049)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 66       (0.116,0.096)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 68 @ 124.147 [stddev 45.432]
DEMAND network miss WRITE	: 40 @ 106.850 [stddev 32.235]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.571 [stddev 0.759]

Statistics Record Mshr occupancy:
   Number of intervals = 215, Max Value = 5, Min Value = 0
   Sampling interval = 22488,   Sampling rate = 0.00960512
   Mean = 0.571047,   Standard Deviation = 0.75909
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12252.000 (54.59%) |***************************
     1.000    8527.000 (37.99%) |******************
     2.000    811.000 ( 3.61%) |*
     3.000    768.000 ( 3.42%) |*
     4.000    62.000 ( 0.28%) |
     5.000    23.000 ( 0.10%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.674 [stddev 1.065]

Statistics Record Mshr req occupancy:
   Number of intervals = 281, Max Value = 8, Min Value = 0
   Sampling interval = 22488,   Sampling rate = 0.01254
   Mean = 0.674152,   Standard Deviation = 1.06466
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    22443.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	89
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	89
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	37
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1          6703             6099(   91%)          0             0.02093
Num_hit: 6099  Num_miss: 604 Num_lat: 0
DEMAND READ	CACHE_HIT: 6056     (0.981,0.903)
DEMAND READ	CACHE_MISS_COLD: 18       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 26       (0.004,0.004)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 26       (0.004,0.004)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 43       (0.007,0.006)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 528      (1.000,0.079)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.287 [stddev 0.498]

Statistics Record Mshr occupancy:
   Number of intervals = 99, Max Value = 4, Min Value = 0
   Sampling interval = 21162,   Sampling rate = 0.00472545
   Mean = 0.286973,   Standard Deviation = 0.497814
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15409.000 (72.97%) |************************************
     1.000    5433.000 (25.73%) |************
     2.000    225.000 ( 1.07%) |
     3.000    23.000 ( 0.11%) |
     4.000    27.000 ( 0.13%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.562 [stddev 1.381]

Statistics Record Mshr req occupancy:
   Number of intervals = 142, Max Value = 11, Min Value = 0
   Sampling interval = 21162,   Sampling rate = 0.0067574
   Mean = 0.561538,   Standard Deviation = 1.38082
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21117.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	69
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	69
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1         610              497(   81%)          0             0.01488
Num_hit: 497  Num_miss: 113 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.079,0.010)
DEMAND READ	CACHE_MISS_COLD: 18       (0.237,0.030)
DEMAND READ	CACHE_MISS_CONF: 26       (0.342,0.043)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 26       (0.342,0.043)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 371      (0.695,0.608)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 37       (0.069,0.061)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 120      (0.225,0.197)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 44 @ 124.182 [stddev 49.663]
DEMAND network miss WRITE	: 43 @ 109.953 [stddev 35.978]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.487 [stddev 0.628]

Statistics Record Mshr occupancy:
   Number of intervals = 173, Max Value = 4, Min Value = 0
   Sampling interval = 21516,   Sampling rate = 0.00808701
   Mean = 0.486911,   Standard Deviation = 0.628263
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12408.000 (57.80%) |****************************
     1.000    7811.000 (36.38%) |******************
     2.000    1123.000 ( 5.23%) |**
     3.000    108.000 ( 0.50%) |
     4.000    18.000 ( 0.08%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.712 [stddev 1.292]

Statistics Record Mshr req occupancy:
   Number of intervals = 293, Max Value = 8, Min Value = 0
   Sampling interval = 21516,   Sampling rate = 0.0136642
   Mean = 0.712409,   Standard Deviation = 1.29233
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21468.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	69
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	69
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	40
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2          6230             5586(   90%)          0             0.0195
Num_hit: 5586  Num_miss: 644 Num_lat: 0
DEMAND READ	CACHE_HIT: 5479     (0.962,0.879)
DEMAND READ	CACHE_MISS_COLD: 18       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 42       (0.007,0.007)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 42       (0.007,0.007)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 107      (0.019,0.017)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 536      (1.000,0.086)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.418 [stddev 0.538]

Statistics Record Mshr occupancy:
   Number of intervals = 131, Max Value = 4, Min Value = 0
   Sampling interval = 21998,   Sampling rate = 0.00600055
   Mean = 0.418044,   Standard Deviation = 0.538116
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13182.000 (60.04%) |******************************
     1.000    8448.000 (38.48%) |*******************
     2.000    277.000 ( 1.26%) |
     3.000    23.000 ( 0.10%) |
     4.000    27.000 ( 0.12%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.062 [stddev 1.750]

Statistics Record Mshr req occupancy:
   Number of intervals = 238, Max Value = 11, Min Value = 0
   Sampling interval = 21998,   Sampling rate = 0.0108646
   Mean = 1.06162,   Standard Deviation = 1.75041
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21957.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	93
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	93
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2         654              501(   77%)          0             0.01613
Num_hit: 501  Num_miss: 153 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.056,0.009)
DEMAND READ	CACHE_MISS_COLD: 18       (0.167,0.028)
DEMAND READ	CACHE_MISS_CONF: 42       (0.389,0.064)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 42       (0.389,0.064)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 374      (0.685,0.572)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.009)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 45       (0.082,0.069)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 121      (0.222,0.185)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 60 @ 139.867 [stddev 60.127]
DEMAND network miss WRITE	: 51 @ 115.294 [stddev 36.227]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.660 [stddev 0.758]

Statistics Record Mshr occupancy:
   Number of intervals = 221, Max Value = 4, Min Value = 0
   Sampling interval = 22163,   Sampling rate = 0.0100167
   Mean = 0.660292,   Standard Deviation = 0.757738
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10283.000 (46.49%) |***********************
     1.000    10073.000 (45.54%) |**********************
     2.000    851.000 ( 3.85%) |*
     3.000    818.000 ( 3.70%) |*
     4.000    94.000 ( 0.42%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.877 [stddev 1.313]

Statistics Record Mshr req occupancy:
   Number of intervals = 342, Max Value = 9, Min Value = 0
   Sampling interval = 22163,   Sampling rate = 0.0154762
   Mean = 0.8773,   Standard Deviation = 1.31321
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    22119.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	93
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	93
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	48
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3          6592             5986(   91%)          0             0.02056
Num_hit: 5986  Num_miss: 606 Num_lat: 0
DEMAND READ	CACHE_HIT: 5939     (0.979,0.901)
DEMAND READ	CACHE_MISS_COLD: 20       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 26       (0.004,0.004)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 26       (0.004,0.004)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 47       (0.008,0.007)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 528      (1.000,0.080)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.320 [stddev 0.533]

Statistics Record Mshr occupancy:
   Number of intervals = 103, Max Value = 4, Min Value = 0
   Sampling interval = 21553,   Sampling rate = 0.00482531
   Mean = 0.32004,   Standard Deviation = 0.533494
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14977.000 (70.85%) |***********************************
     1.000    5634.000 (26.65%) |*************
     2.000    477.000 ( 2.26%) |*
     3.000    23.000 ( 0.11%) |
     4.000    27.000 ( 0.13%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.559 [stddev 1.319]

Statistics Record Mshr req occupancy:
   Number of intervals = 150, Max Value = 11, Min Value = 0
   Sampling interval = 21553,   Sampling rate = 0.00700599
   Mean = 0.559419,   Standard Deviation = 1.31901
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21138.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	69
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	69
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3         606              491(   81%)          0             0.01481
Num_hit: 491  Num_miss: 115 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.077,0.010)
DEMAND READ	CACHE_MISS_COLD: 20       (0.256,0.033)
DEMAND READ	CACHE_MISS_CONF: 26       (0.333,0.043)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 26       (0.333,0.043)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 332      (0.629,0.548)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 37       (0.070,0.061)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 153      (0.290,0.252)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 46 @ 133.609 [stddev 55.457]
DEMAND network miss WRITE	: 43 @ 120.744 [stddev 42.384]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.540 [stddev 0.648]

Statistics Record Mshr occupancy:
   Number of intervals = 177, Max Value = 4, Min Value = 0
   Sampling interval = 21889,   Sampling rate = 0.00813194
   Mean = 0.540496,   Standard Deviation = 0.648187
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11545.000 (53.77%) |**************************
     1.000    8394.000 (39.09%) |*******************
     2.000    1403.000 ( 6.53%) |***
     3.000    111.000 ( 0.52%) |
     4.000    18.000 ( 0.08%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.908 [stddev 1.750]

Statistics Record Mshr req occupancy:
   Number of intervals = 330, Max Value = 13, Min Value = 0
   Sampling interval = 21889,   Sampling rate = 0.0151218
   Mean = 0.908109,   Standard Deviation = 1.75005
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21432.000 (99.82%) |*************************************************
    12.800    39.000 ( 0.18%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	69
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	69
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	40
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4          6031             5364(   89%)          0             0.01899
Num_hit: 5364  Num_miss: 667 Num_lat: 0
DEMAND READ	CACHE_HIT: 5225     (0.952,0.866)
DEMAND READ	CACHE_MISS_COLD: 19       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 49       (0.009,0.008)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 49       (0.009,0.008)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 139      (0.025,0.023)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 544      (1.000,0.090)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.451 [stddev 0.526]

Statistics Record Mshr occupancy:
   Number of intervals = 147, Max Value = 4, Min Value = 0
   Sampling interval = 22272,   Sampling rate = 0.00664511
   Mean = 0.451436,   Standard Deviation = 0.525756
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12467.000 (56.03%) |****************************
     1.000    9576.000 (43.04%) |*********************
     2.000    152.000 ( 0.68%) |
     3.000    52.000 ( 0.23%) |
     4.000     2.000 ( 0.01%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.104 [stddev 1.614]

Statistics Record Mshr req occupancy:
   Number of intervals = 286, Max Value = 11, Min Value = 0
   Sampling interval = 22272,   Sampling rate = 0.0128861
   Mean = 1.10378,   Standard Deviation = 1.61396
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    22249.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	104
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	104
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4         669              500(   75%)          0             0.01675
Num_hit: 500  Num_miss: 169 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.049,0.009)
DEMAND READ	CACHE_MISS_COLD: 19       (0.154,0.028)
DEMAND READ	CACHE_MISS_CONF: 49       (0.398,0.073)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 49       (0.398,0.073)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 346      (0.634,0.517)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.009)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 46       (0.084,0.069)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 148      (0.271,0.221)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 68 @ 134.735 [stddev 47.987]
DEMAND network miss WRITE	: 52 @ 119.192 [stddev 35.954]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.707 [stddev 0.880]

Statistics Record Mshr occupancy:
   Number of intervals = 239, Max Value = 6, Min Value = 0
   Sampling interval = 22266,   Sampling rate = 0.0107788
   Mean = 0.707104,   Standard Deviation = 0.879647
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    10044.000 (45.16%) |**********************
     1.000    10490.000 (47.17%) |***********************
     2.000    754.000 ( 3.39%) |*
     3.000    143.000 ( 0.64%) |
     4.000    758.000 ( 3.41%) |*
     5.000    39.000 ( 0.18%) |
     6.000    12.000 ( 0.05%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.045 [stddev 1.740]

Statistics Record Mshr req occupancy:
   Number of intervals = 387, Max Value = 12, Min Value = 0
   Sampling interval = 22266,   Sampling rate = 0.0174257
   Mean = 1.04546,   Standard Deviation = 1.74042
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    22240.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	104
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	104
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	51
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5          6776             6172(   91%)          0             0.02116
Num_hit: 6172  Num_miss: 604 Num_lat: 0
DEMAND READ	CACHE_HIT: 6129     (0.981,0.905)
DEMAND READ	CACHE_MISS_COLD: 18       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 26       (0.004,0.004)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 26       (0.004,0.004)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 43       (0.007,0.006)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 528      (1.000,0.078)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.270 [stddev 0.489]

Statistics Record Mshr occupancy:
   Number of intervals = 99, Max Value = 4, Min Value = 0
   Sampling interval = 21349,   Sampling rate = 0.00468406
   Mean = 0.269755,   Standard Deviation = 0.489021
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15727.000 (74.64%) |*************************************
     1.000    5081.000 (24.11%) |************
     2.000    213.000 ( 1.01%) |
     3.000    23.000 ( 0.11%) |
     4.000    27.000 ( 0.13%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.491 [stddev 1.286]

Statistics Record Mshr req occupancy:
   Number of intervals = 142, Max Value = 11, Min Value = 0
   Sampling interval = 21349,   Sampling rate = 0.00669821
   Mean = 0.490532,   Standard Deviation = 1.28623
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21071.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	65
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	65
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5         609              500(   82%)          0             0.01479
Num_hit: 500  Num_miss: 109 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.079,0.010)
DEMAND READ	CACHE_MISS_COLD: 18       (0.237,0.030)
DEMAND READ	CACHE_MISS_CONF: 26       (0.342,0.043)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 26       (0.342,0.043)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 370      (0.694,0.608)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 33       (0.062,0.054)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 124      (0.233,0.204)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 44 @ 115.636 [stddev 42.649]
DEMAND network miss WRITE	: 39 @ 107.026 [stddev 35.111]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.444 [stddev 0.578]

Statistics Record Mshr occupancy:
   Number of intervals = 165, Max Value = 4, Min Value = 0
   Sampling interval = 21701,   Sampling rate = 0.00764942
   Mean = 0.444024,   Standard Deviation = 0.577602
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12769.000 (59.61%) |*****************************
     1.000    7842.000 (36.61%) |******************
     2.000    776.000 ( 3.62%) |*
     3.000    15.000 ( 0.07%) |
     4.000    18.000 ( 0.08%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.675 [stddev 1.290]

Statistics Record Mshr req occupancy:
   Number of intervals = 289, Max Value = 9, Min Value = 0
   Sampling interval = 21701,   Sampling rate = 0.0133634
   Mean = 0.67465,   Standard Deviation = 1.29015
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21420.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	65
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	65
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	36
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6          6420             5784(   90%)          0             0.02004
Num_hit: 5784  Num_miss: 636 Num_lat: 0
DEMAND READ	CACHE_HIT: 5693     (0.968,0.887)
DEMAND READ	CACHE_MISS_COLD: 18       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 38       (0.006,0.006)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 38       (0.006,0.006)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 91       (0.015,0.014)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 536      (1.000,0.083)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.377 [stddev 0.534]

Statistics Record Mshr occupancy:
   Number of intervals = 123, Max Value = 4, Min Value = 0
   Sampling interval = 21989,   Sampling rate = 0.00563918
   Mean = 0.376647,   Standard Deviation = 0.533685
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    13937.000 (64.20%) |********************************
     1.000    7468.000 (34.40%) |*****************
     2.000    246.000 ( 1.13%) |
     3.000    19.000 ( 0.09%) |
     4.000    40.000 ( 0.18%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.887 [stddev 1.619]

Statistics Record Mshr req occupancy:
   Number of intervals = 214, Max Value = 11, Min Value = 0
   Sampling interval = 21989,   Sampling rate = 0.00977762
   Mean = 0.886826,   Standard Deviation = 1.6188
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21710.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	85
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	85
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	2
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6         639              498(   78%)          0             0.01581
Num_hit: 498  Num_miss: 141 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.060,0.009)
DEMAND READ	CACHE_MISS_COLD: 18       (0.180,0.028)
DEMAND READ	CACHE_MISS_CONF: 38       (0.380,0.059)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 38       (0.380,0.059)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 372      (0.690,0.582)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.009)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 41       (0.076,0.064)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 120      (0.223,0.188)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 56 @ 132.839 [stddev 50.472]
DEMAND network miss WRITE	: 47 @ 113.043 [stddev 37.078]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.597 [stddev 0.771]

Statistics Record Mshr occupancy:
   Number of intervals = 205, Max Value = 4, Min Value = 0
   Sampling interval = 22154,   Sampling rate = 0.00929855
   Mean = 0.597156,   Standard Deviation = 0.770778
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    11579.000 (52.94%) |**************************
     1.000    8532.000 (39.01%) |*******************
     2.000    845.000 ( 3.86%) |*
     3.000    825.000 ( 3.77%) |*
     4.000    91.000 ( 0.42%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.815 [stddev 1.332]

Statistics Record Mshr req occupancy:
   Number of intervals = 325, Max Value = 8, Min Value = 0
   Sampling interval = 22154,   Sampling rate = 0.0147152
   Mean = 0.815335,   Standard Deviation = 1.33212
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21872.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	85
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	85
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	44
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7          7137             6549(   92%)          0             0.02228
Num_hit: 6549  Num_miss: 588 Num_lat: 0
DEMAND READ	CACHE_HIT: 6503     (0.984,0.911)
DEMAND READ	CACHE_MISS_COLD: 20       (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 17       (0.003,0.002)
DEMAND READ	CACHE_MISS_CAP: 6        (0.001,0.001)
DEMAND READ	CACHE_MISS_COHE: 17       (0.003,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 46       (0.007,0.006)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 528      (1.000,0.074)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.199 [stddev 0.459]

Statistics Record Mshr occupancy:
   Number of intervals = 85, Max Value = 4, Min Value = 0
   Sampling interval = 21097,   Sampling rate = 0.00407641
   Mean = 0.198995,   Standard Deviation = 0.458945
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16840.000 (82.15%) |*****************************************
     1.000    3314.000 (16.17%) |********
     2.000    294.000 ( 1.43%) |
     3.000    23.000 ( 0.11%) |
     4.000    27.000 ( 0.13%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.429 [stddev 1.306]

Statistics Record Mshr req occupancy:
   Number of intervals = 131, Max Value = 11, Min Value = 0
   Sampling interval = 21097,   Sampling rate = 0.00625681
   Mean = 0.428774,   Standard Deviation = 1.3063
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    20498.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	43
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7         588              505(   86%)          0             0.01496
Num_hit: 505  Num_miss: 83 Num_lat: 0
DEMAND READ	CACHE_HIT: 6        (0.100,0.010)
DEMAND READ	CACHE_MISS_COLD: 20       (0.333,0.034)
DEMAND READ	CACHE_MISS_CONF: 17       (0.283,0.029)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 17       (0.283,0.029)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 432      (0.818,0.735)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.011,0.010)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 23       (0.044,0.039)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 67       (0.127,0.114)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 37 @ 96.486 [stddev 51.781]
DEMAND network miss WRITE	: 29 @ 108.276 [stddev 44.059]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.325 [stddev 0.608]

Statistics Record Mshr occupancy:
   Number of intervals = 131, Max Value = 4, Min Value = 0
   Sampling interval = 21879,   Sampling rate = 0.00603318
   Mean = 0.32467,   Standard Deviation = 0.608163
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    15809.000 (74.30%) |*************************************
     1.000    4172.000 (19.61%) |*********
     2.000    1170.000 ( 5.50%) |**
     3.000    108.000 ( 0.51%) |
     4.000    18.000 ( 0.08%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.441 [stddev 1.042]

Statistics Record Mshr req occupancy:
   Number of intervals = 198, Max Value = 9, Min Value = 0
   Sampling interval = 21879,   Sampling rate = 0.00909548
   Mean = 0.441416,   Standard Deviation = 1.04212
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21277.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	43
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	43
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	25
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 22.8653%
bus1: Bus Utilization (time spent delivering pkts) = 22.8430%
bus2: Bus Utilization (time spent delivering pkts) = 27.7726%
bus3: Bus Utilization (time spent delivering pkts) = 23.0742%
bus4: Bus Utilization (time spent delivering pkts) = 29.8351%
bus5: Bus Utilization (time spent delivering pkts) = 21.4206%
bus6: Bus Utilization (time spent delivering pkts) = 25.6523%
bus7: Bus Utilization (time spent delivering pkts) = 15.9621%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 296,   Max Value = 1,   Min Value = 1
   Sampling interval = 22041,   Sampling rate = 0.0134295
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000    296.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 632,   Max Value = 4,   Min Value = 1
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 1.38449,   Standard Deviation = 0.840315
      Bin         Value
      ---         -----
     1.000    489.000 (77.37%) |**************************************
     2.000    91.000 (14.40%) |*******
     3.000     4.000 ( 0.63%) |
     4.000    48.000 ( 7.59%) |***
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 632,   Max Value = 2,   Min Value = 2
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    632.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 632,   Max Value = 50.5,   Min Value = 20
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 24.1052,   Standard Deviation = 7.13402
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 632,   Max Value = 50,   Min Value = 20
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 23.6741,   Standard Deviation = 7.14651
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 632,   Max Value = 12,   Min Value = 0
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 0.598101,   Standard Deviation = 1.78207
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 489,   Max Value = 28.5,   Min Value = 20
   Sampling interval = 22326.5,   Sampling rate = 0.0219022
   Mean = 20.8517,   Standard Deviation = 1.49075
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 489,   Max Value = 28,   Min Value = 20
   Sampling interval = 22326.5,   Sampling rate = 0.0219022
   Mean = 20.409,   Standard Deviation = 1.51374
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 489,   Max Value = 8,   Min Value = 0
   Sampling interval = 22326.5,   Sampling rate = 0.0219022
   Mean = 0.408998,   Standard Deviation = 1.51374
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 91,   Max Value = 40,   Min Value = 28
   Sampling interval = 22130.5,   Sampling rate = 0.00411197
   Mean = 29.8462,   Standard Deviation = 2.64648
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 91,   Max Value = 40,   Min Value = 28
   Sampling interval = 22130.5,   Sampling rate = 0.00411197
   Mean = 29.4835,   Standard Deviation = 2.63465
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 91,   Max Value = 12,   Min Value = 0
   Sampling interval = 22130.5,   Sampling rate = 0.00411197
   Mean = 1.48352,   Standard Deviation = 2.63465
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 4,   Max Value = 42,   Min Value = 36.5
   Sampling interval = 859.5,   Sampling rate = 0.00465387
   Mean = 39.25,   Standard Deviation = 3.17543
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 4,   Max Value = 42,   Min Value = 36
   Sampling interval = 859.5,   Sampling rate = 0.00465387
   Mean = 39,   Standard Deviation = 3.4641
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 4,   Max Value = 6,   Min Value = 0
   Sampling interval = 859.5,   Sampling rate = 0.00465387
   Mean = 3,   Standard Deviation = 3.4641
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 48,   Max Value = 50.5,   Min Value = 44
   Sampling interval = 21650.5,   Sampling rate = 0.00221704
   Mean = 45.1042,   Standard Deviation = 1.53317
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 48,   Max Value = 50,   Min Value = 44
   Sampling interval = 21650.5,   Sampling rate = 0.00221704
   Mean = 44.6458,   Standard Deviation = 1.55042
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 48,   Max Value = 6,   Min Value = 0
   Sampling interval = 21650.5,   Sampling rate = 0.00221704
   Mean = 0.645833,   Standard Deviation = 1.55042
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 632,   Max Value = 50.5,   Min Value = 20
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 24.1052,   Standard Deviation = 7.13402
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 632,   Max Value = 50,   Min Value = 20
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 23.6741,   Standard Deviation = 7.14651
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 632,   Max Value = 12,   Min Value = 0
   Sampling interval = 22326.5,   Sampling rate = 0.0283072
   Mean = 0.598101,   Standard Deviation = 1.78207
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 697,   Max Value = 4,   Min Value = 1
   Sampling interval = 22427.5,   Sampling rate = 0.0310779
   Mean = 1.37733,   Standard Deviation = 0.818045
      Bin         Value
      ---         -----
     1.000    536.000 (76.90%) |**************************************
     2.000    108.000 (15.49%) |*******
     3.000     4.000 ( 0.57%) |
     4.000    49.000 ( 7.03%) |***
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 697,   Max Value = 10,   Min Value = 2
   Sampling interval = 22427.5,   Sampling rate = 0.0310779
   Mean = 6.52224,   Standard Deviation = 3.96861
      Bin         Value
      ---         -----
     2.000    303.000 (43.47%) |*********************
    10.000    394.000 (56.53%) |****************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 303,   Max Value = 53.5,   Min Value = 26
   Sampling interval = 22132.5,   Sampling rate = 0.0136903
   Mean = 32.4026,   Standard Deviation = 8.67837
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 303,   Max Value = 53,   Min Value = 26
   Sampling interval = 22132.5,   Sampling rate = 0.0136903
   Mean = 31.9934,   Standard Deviation = 8.70753
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 303,   Max Value = 19,   Min Value = 0
   Sampling interval = 22132.5,   Sampling rate = 0.0136903
   Mean = 3.08911,   Standard Deviation = 5.74358
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 394,   Max Value = 110,   Min Value = 42
   Sampling interval = 22427.5,   Sampling rate = 0.0175677
   Mean = 51.5584,   Standard Deviation = 15.4435
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 394,   Max Value = 110,   Min Value = 42
   Sampling interval = 22427.5,   Sampling rate = 0.0175677
   Mean = 51.2234,   Standard Deviation = 15.5672
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 394,   Max Value = 60,   Min Value = 0
   Sampling interval = 22427.5,   Sampling rate = 0.0175677
   Mean = 6.11675,   Standard Deviation = 13.1508
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 536,   Max Value = 78,   Min Value = 26
   Sampling interval = 22427.5,   Sampling rate = 0.0238992
   Mean = 38.1446,   Standard Deviation = 10.4257
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 536,   Max Value = 78,   Min Value = 26
   Sampling interval = 22427.5,   Sampling rate = 0.0238992
   Mean = 37.7761,   Standard Deviation = 10.5183
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 536,   Max Value = 36,   Min Value = 0
   Sampling interval = 22427.5,   Sampling rate = 0.0238992
   Mean = 2.85075,   Standard Deviation = 6.52759
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 108,   Max Value = 110,   Min Value = 34.5
   Sampling interval = 22262.5,   Sampling rate = 0.00485121
   Mean = 60.0278,   Standard Deviation = 23.0654
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 108,   Max Value = 110,   Min Value = 34
   Sampling interval = 22262.5,   Sampling rate = 0.00485121
   Mean = 59.7037,   Standard Deviation = 23.275
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 108,   Max Value = 60,   Min Value = 0
   Sampling interval = 22262.5,   Sampling rate = 0.00485121
   Mean = 16.2222,   Standard Deviation = 19.1718
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 4,   Max Value = 70,   Min Value = 58
   Sampling interval = 970.5,   Sampling rate = 0.00412159
   Mean = 64.125,   Standard Deviation = 6.78694
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 4,   Max Value = 70,   Min Value = 58
   Sampling interval = 970.5,   Sampling rate = 0.00412159
   Mean = 64,   Standard Deviation = 6.9282
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 4,   Max Value = 12,   Min Value = 0
   Sampling interval = 970.5,   Sampling rate = 0.00412159
   Mean = 6,   Standard Deviation = 6.9282
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 49,   Max Value = 78,   Min Value = 50.5
   Sampling interval = 21714.5,   Sampling rate = 0.00225656
   Mean = 60.1429,   Standard Deviation = 9.14296
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 49,   Max Value = 78,   Min Value = 50
   Sampling interval = 21714.5,   Sampling rate = 0.00225656
   Mean = 59.6735,   Standard Deviation = 9.17739
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 49,   Max Value = 12,   Min Value = 0
   Sampling interval = 21714.5,   Sampling rate = 0.00225656
   Mean = 0.857143,   Standard Deviation = 2.64575
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 697,   Max Value = 110,   Min Value = 26
   Sampling interval = 22427.5,   Sampling rate = 0.0310779
   Mean = 43.231,   Standard Deviation = 16.0515
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 697,   Max Value = 110,   Min Value = 26
   Sampling interval = 22427.5,   Sampling rate = 0.0310779
   Mean = 42.8637,   Standard Deviation = 16.1474
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 697,   Max Value = 60,   Min Value = 0
   Sampling interval = 22427.5,   Sampling rate = 0.0310779
   Mean = 4.80057,   Standard Deviation = 10.6875
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0640085
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.102947
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0419612
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0712095
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0419612
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0688981
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0735209
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.076588
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0560964
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.0472063
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.0560964
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.0448949
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.0372494
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.0224919
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.0187581
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.131217
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0796551
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.113793
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0796551
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.143664
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0739654
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.105258
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.0490732
Utilization of oport 0 in network Reply = 0.0482953
Utilization of oport 1 in network Reply = 0.0395831
Utilization of oport 2 in network Reply = 0.0536294
Utilization of oport 3 in network Reply = 0.0412277
Utilization of oport 4 in network Reply = 0.0586745
Utilization of oport 5 in network Reply = 0.0391386
Utilization of oport 6 in network Reply = 0.0498955
Utilization of oport 7 in network Reply = 0.0272259
Reply Network Utilization: 0.0631561
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0342268
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0408943
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0226697
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0306708
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0217807
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0311153
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.0417833
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.0280037
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.0321821
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.0191137
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.0311153
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.0191137
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.0177801
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.00711206
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.0111126
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0377828
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0320043
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0426724
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0328933
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.0457839
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.0302263
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.0391163
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.0200027
Utilization of oport 0 in network Request = 0.0104458
Utilization of oport 1 in network Request = 0.00777881
Utilization of oport 2 in network Request = 0.0103347
Utilization of oport 3 in network Request = 0.00777881
Utilization of oport 4 in network Request = 0.0122239
Utilization of oport 5 in network Request = 0.00733431
Utilization of oport 6 in network Request = 0.00955683
Utilization of oport 7 in network Request = 0.00477841
Req Network Utilization: 0.0238512
Total Network Utilization: 0.0435036

PROCESSOR 0 Phase 1 STATISTICS: 
Start cycle: 280779		icount: 873005
End cycle: 303275		icount: 909313

Statistics Record Active list size:
   Number of samples = 22491,   Max Value = 64,   Min Value = 2
   Sampling interval = 22495,   Sampling rate = 0.999822
   Mean = 62.1333,   Standard Deviation = 7.29747
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    61.000 ( 0.27%) |
     8.000    124.000 ( 0.55%) |
    16.000    139.000 ( 0.62%) |
    24.000    172.000 ( 0.76%) |
    32.000    121.000 ( 0.54%) |
    40.000    121.000 ( 0.54%) |
    48.000    110.000 ( 0.49%) |
    56.000    4453.000 (19.80%) |*********
    64.000    17190.000 (76.43%) |**************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22491,   Max Value = 5,   Min Value = 0
   Sampling interval = 22495,   Sampling rate = 0.999822
   Mean = 2.73234,   Standard Deviation = 2.17233
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22491,   Max Value = 10,   Min Value = 0
   Sampling interval = 22495,   Sampling rate = 0.999822
   Mean = 0.57792,   Standard Deviation = 1.33493
End of Report


Statistics Record Load queue size:
   Number of samples = 22491,   Max Value = 30,   Min Value = 0
   Sampling interval = 22495,   Sampling rate = 0.999822
   Mean = 5.0341,   Standard Deviation = 2.10161
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    4250.000 (18.90%) |*********
     4.000    16514.000 (73.42%) |************************************
     8.000    1483.000 ( 6.59%) |***
    12.000    157.000 ( 0.70%) |
    16.000    13.000 ( 0.06%) |
    20.000    17.000 ( 0.08%) |
    24.000    14.000 ( 0.06%) |
    28.000    43.000 ( 0.19%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1993, BPB Bad predictions: 97, BPB Prediction rate: 0.953589
RAS Good predictions: 12, RAS Bad predictions: 4, RAS Prediction rate: 0.750000
Loads issued: 13626, speced: 1286, limbos: 1262, unlimbos: 1228, redos: 0, kills: 0
Memory unit fwds: 128, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 101,   Max Value = 63,   Min Value = 0
   Sampling interval = 22493,   Sampling rate = 0.00449029
   Mean = 23.1683,   Standard Deviation = 23.8135
End of Report

Exceptions: 3
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 3,   Max Value = 12,   Min Value = 4
   Sampling interval = 22496,   Sampling rate = 0.000133357
   Mean = 7.33333,   Standard Deviation = 4.16333
End of Report

ALU utilization: 42.8%
FPU utilization: 4.6%
Addr. gen. utilization: 32.0%

Statistics Record Waiting for exceptions:
   Number of samples = 3,   Max Value = 0,   Min Value = 0
   Sampling interval = 22496,   Sampling rate = 0.000133357
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 5417(0.958,0.874) Mean 11.117/5.159/1.000 Stddev 17.102/16.170/0.000
Demand read L1COAL -- Num 164(0.029,0.026) Mean 152.872/142.677/142.159 Stddev 37.545/34.714/36.037
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 25.167/23.167/10.333 Stddev 31.282/31.764/0.516
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 14(0.002,0.002) Mean 82.786/70.357/53.643 Stddev 44.182/38.332/14.810
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 54(0.010,0.009) Mean 179.259/162.537/158.926 Stddev 31.615/20.004/15.099
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 438(0.805,0.071) Mean 47.498/44.039/10.053 Stddev 6.244/7.260/0.324
Demand write L2COAL -- Num 66(0.121,0.011) Mean 137.909/133.242/57.015 Stddev 84.070/83.008/30.803
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 201.333/189.333/49.000 Stddev 66.223/69.139/5.514
Demand write DIR_LH_RCOHE -- Num 10(0.018,0.002) Mean 299.600/296.000/130.900 Stddev 16.601/17.436/15.941
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 24(0.044,0.004) Mean 144.458/133.000/133.000 Stddev 11.065/10.706/10.706
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.015
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.359
Avail loss from Branch time: 0.032
Avail loss from FPU time: 0.156
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.064 excepts: 0.001



PROCESSOR 4 Phase 1 STATISTICS: 
Start cycle: 280999		icount: 5271
End cycle: 303496		icount: 38056

Statistics Record Active list size:
   Number of samples = 22494,   Max Value = 64,   Min Value = 2
   Sampling interval = 22496,   Sampling rate = 0.999911
   Mean = 62.202,   Standard Deviation = 7.30888
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    53.000 ( 0.24%) |
     8.000    134.000 ( 0.60%) |
    16.000    137.000 ( 0.61%) |
    24.000    208.000 ( 0.92%) |
    32.000    114.000 ( 0.51%) |
    40.000    60.000 ( 0.27%) |
    48.000    146.000 ( 0.65%) |
    56.000    3841.000 (17.08%) |********
    64.000    17801.000 (79.14%) |***************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22494,   Max Value = 5,   Min Value = 0
   Sampling interval = 22496,   Sampling rate = 0.999911
   Mean = 2.30777,   Standard Deviation = 2.21803
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22494,   Max Value = 13,   Min Value = 0
   Sampling interval = 22496,   Sampling rate = 0.999911
   Mean = 0.941184,   Standard Deviation = 2.10228
End of Report


Statistics Record Load queue size:
   Number of samples = 22494,   Max Value = 30,   Min Value = 0
   Sampling interval = 22496,   Sampling rate = 0.999911
   Mean = 4.96221,   Standard Deviation = 2.17531
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5579.000 (24.80%) |************
     4.000    14616.000 (64.98%) |********************************
     8.000    2084.000 ( 9.26%) |****
    12.000    122.000 ( 0.54%) |
    16.000    22.000 ( 0.10%) |
    20.000    17.000 ( 0.08%) |
    24.000    11.000 ( 0.05%) |
    28.000    43.000 ( 0.19%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1768, BPB Bad predictions: 90, BPB Prediction rate: 0.951561
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 12470, speced: 1260, limbos: 1238, unlimbos: 1212, redos: 0, kills: 0
Memory unit fwds: 108, Virtual store buffer fwds: 37 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 92,   Max Value = 63,   Min Value = 0
   Sampling interval = 22490,   Sampling rate = 0.00409071
   Mean = 23.2391,   Standard Deviation = 24.1135
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 22497,   Sampling rate = 4.44504e-05
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 37.8%
FPU utilization: 4.6%
Addr. gen. utilization: 29.4%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 22497,   Sampling rate = 4.44504e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 5230(0.961,0.874) Mean 12.498/6.699/1.000 Stddev 25.729/23.973/0.000
Demand read L1COAL -- Num 139(0.026,0.023) Mean 151.669/141.230/141.165 Stddev 39.420/36.474/36.712
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 50.333/48.333/10.333 Stddev 92.921/93.408/0.516
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 11(0.002,0.002) Mean 76.727/66.000/47.455 Stddev 44.425/42.530/5.279
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 226.000/177.000/177.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 56(0.010,0.009) Mean 189.286/172.500/166.982 Stddev 31.683/25.276/20.096
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 344(0.632,0.057) Mean 49.468/46.328/10.006 Stddev 21.799/21.896/0.076
Demand write L2COAL -- Num 148(0.272,0.025) Mean 148.831/144.669/72.973 Stddev 98.147/96.435/41.628
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 206.000/194.000/44.500 Stddev 76.840/69.828/1.225
Demand write DIR_LH_RCOHE -- Num 30(0.055,0.005) Mean 291.167/284.433/148.433 Stddev 98.658/103.023/19.470
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 16(0.029,0.003) Mean 144.875/135.000/135.000 Stddev 7.658/7.677/7.677
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.014
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.408
Avail loss from Branch time: 0.025
Avail loss from FPU time: 0.158
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.079
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.065 excepts: 0.000



PROCESSOR 1 Phase 1 STATISTICS: 
Start cycle: 281042		icount: 10151
End cycle: 303544		icount: 54103

Statistics Record Active list size:
   Number of samples = 22502,   Max Value = 64,   Min Value = 2
   Sampling interval = 22501,   Sampling rate = 1.00004
   Mean = 63.0456,   Standard Deviation = 4.24422
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25.000 ( 0.11%) |
     8.000    46.000 ( 0.20%) |
    16.000    61.000 ( 0.27%) |
    24.000    23.000 ( 0.10%) |
    32.000    19.000 ( 0.08%) |
    40.000    19.000 ( 0.08%) |
    48.000    49.000 ( 0.22%) |
    56.000    6197.000 (27.54%) |*************
    64.000    16063.000 (71.38%) |***********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22502,   Max Value = 5,   Min Value = 0
   Sampling interval = 22501,   Sampling rate = 1.00004
   Mean = 2.38072,   Standard Deviation = 2.14224
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22502,   Max Value = 10,   Min Value = 0
   Sampling interval = 22501,   Sampling rate = 1.00004
   Mean = 0.734157,   Standard Deviation = 1.61274
End of Report


Statistics Record Load queue size:
   Number of samples = 22502,   Max Value = 30,   Min Value = 0
   Sampling interval = 22501,   Sampling rate = 1.00004
   Mean = 5.22251,   Standard Deviation = 2.87228
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5180.000 (23.02%) |***********
     4.000    15125.000 (67.22%) |*********************************
     8.000    1864.000 ( 8.28%) |****
    12.000    113.000 ( 0.50%) |
    16.000    20.000 ( 0.09%) |
    20.000    11.000 ( 0.05%) |
    24.000     2.000 ( 0.01%) |
    28.000    187.000 ( 0.83%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 2613, BPB Bad predictions: 58, BPB Prediction rate: 0.978285
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 16242, speced: 1114, limbos: 1114, unlimbos: 1114, redos: 0, kills: 0
Memory unit fwds: 155, Virtual store buffer fwds: 208 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 60,   Max Value = 63,   Min Value = 0
   Sampling interval = 22495,   Sampling rate = 0.00266726
   Mean = 14.7833,   Standard Deviation = 19.3357
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 22502,   Sampling rate = 4.44405e-05
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 55.0%
FPU utilization: 4.6%
Addr. gen. utilization: 37.5%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 22502,   Sampling rate = 4.44405e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 6060(0.985,0.907) Mean 13.106/5.586/1.000 Stddev 22.628/19.541/0.000
Demand read L1COAL -- Num 43(0.007,0.006) Mean 184.930/174.233/174.023 Stddev 31.623/28.066/29.318
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 42.167/40.167/10.167 Stddev 73.404/73.893/0.408
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 9(0.001,0.001) Mean 108.778/69.556/46.889 Stddev 78.364/47.255/5.555
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 310.000/142.000/142.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 34(0.006,0.005) Mean 176.971/170.471/161.147 Stddev 25.920/22.802/19.480
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 365(0.691,0.055) Mean 49.499/46.405/10.016 Stddev 15.637/15.679/0.127
Demand write L2COAL -- Num 120(0.227,0.018) Mean 143.133/136.283/62.833 Stddev 88.498/82.987/30.800
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 221.167/185.167/45.167 Stddev 96.905/68.698/2.858
Demand write DIR_LH_RCOHE -- Num 37(0.070,0.006) Mean 251.324/245.838/135.568 Stddev 57.740/60.414/18.358
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.012
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.230
Avail loss from Branch time: 0.067
Avail loss from FPU time: 0.158
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.085
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.020 excepts: 0.000



PROCESSOR 2 Phase 1 STATISTICS: 
Start cycle: 281124		icount: 7965
End cycle: 303627		icount: 43465

Statistics Record Active list size:
   Number of samples = 22503,   Max Value = 64,   Min Value = 2
   Sampling interval = 22502,   Sampling rate = 1.00004
   Mean = 62.7655,   Standard Deviation = 5.4657
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    33.000 ( 0.15%) |
     8.000    69.000 ( 0.31%) |
    16.000    71.000 ( 0.32%) |
    24.000    93.000 ( 0.41%) |
    32.000    62.000 ( 0.28%) |
    40.000    102.000 ( 0.45%) |
    48.000    93.000 ( 0.41%) |
    56.000    4545.000 (20.20%) |**********
    64.000    17435.000 (77.48%) |**************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22503,   Max Value = 5,   Min Value = 0
   Sampling interval = 22502,   Sampling rate = 1.00004
   Mean = 2.4231,   Standard Deviation = 2.20562
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22503,   Max Value = 10,   Min Value = 0
   Sampling interval = 22502,   Sampling rate = 1.00004
   Mean = 0.788473,   Standard Deviation = 1.62182
End of Report


Statistics Record Load queue size:
   Number of samples = 22503,   Max Value = 30,   Min Value = 0
   Sampling interval = 22502,   Sampling rate = 1.00004
   Mean = 5.19131,   Standard Deviation = 2.98793
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5173.000 (22.99%) |***********
     4.000    15078.000 (67.00%) |*********************************
     8.000    1889.000 ( 8.39%) |****
    12.000    98.000 ( 0.44%) |
    16.000    29.000 ( 0.13%) |
    20.000    20.000 ( 0.09%) |
    24.000    23.000 ( 0.10%) |
    28.000    193.000 ( 0.86%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 2005, BPB Bad predictions: 74, BPB Prediction rate: 0.964406
RAS Good predictions: 11, RAS Bad predictions: 3, RAS Prediction rate: 0.785714
Loads issued: 13405, speced: 1211, limbos: 1205, unlimbos: 1203, redos: 0, kills: 0
Memory unit fwds: 84, Virtual store buffer fwds: 241 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 77,   Max Value = 63,   Min Value = 0
   Sampling interval = 22502,   Sampling rate = 0.00342192
   Mean = 18.3766,   Standard Deviation = 23.3486
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 17,   Min Value = 17
   Sampling interval = 22503,   Sampling rate = 4.44385e-05
   Mean = 17,   Standard Deviation = 0
End of Report

ALU utilization: 42.3%
FPU utilization: 4.6%
Addr. gen. utilization: 31.3%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 22503,   Sampling rate = 4.44385e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 5484(0.969,0.886) Mean 12.570/6.077/1.000 Stddev 23.732/20.536/0.000
Demand read L1COAL -- Num 107(0.019,0.017) Mean 186.168/175.654/175.570 Stddev 61.223/58.580/58.823
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 42.000/40.000/10.333 Stddev 72.509/72.996/0.516
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 9(0.002,0.001) Mean 109.556/69.000/46.444 Stddev 80.637/46.976/5.341
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 3(0.001,0.000) Mean 223.000/164.000/164.000 Stddev 66.053/38.743/38.743
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 48(0.008,0.008) Mean 196.833/178.646/172.229 Stddev 50.607/42.745/43.330
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 364(0.679,0.059) Mean 49.486/46.393/10.027 Stddev 15.580/15.621/0.221
Demand write L2COAL -- Num 121(0.226,0.020) Mean 142.132/135.248/62.008 Stddev 88.676/83.687/31.002
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 217.333/180.333/44.333 Stddev 93.571/69.733/0.816
Demand write DIR_LH_RCOHE -- Num 37(0.069,0.006) Mean 246.973/239.865/142.730 Stddev 65.115/69.234/20.583
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 8(0.015,0.001) Mean 139.750/124.500/124.500 Stddev 2.964/5.880/5.880
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.011
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.361
Avail loss from Branch time: 0.040
Avail loss from FPU time: 0.158
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.083
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.040 excepts: 0.000



PROCESSOR 5 Phase 1 STATISTICS: 
Start cycle: 281237		icount: 5921
End cycle: 303728		icount: 50953

Statistics Record Active list size:
   Number of samples = 22491,   Max Value = 64,   Min Value = 2
   Sampling interval = 22490,   Sampling rate = 1.00004
   Mean = 63.0293,   Standard Deviation = 4.24529
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25.000 ( 0.11%) |
     8.000    46.000 ( 0.20%) |
    16.000    61.000 ( 0.27%) |
    24.000    23.000 ( 0.10%) |
    32.000    19.000 ( 0.08%) |
    40.000    19.000 ( 0.08%) |
    48.000    49.000 ( 0.22%) |
    56.000    6380.000 (28.37%) |**************
    64.000    15869.000 (70.56%) |***********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22491,   Max Value = 5,   Min Value = 0
   Sampling interval = 22490,   Sampling rate = 1.00004
   Mean = 2.37219,   Standard Deviation = 2.13103
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22491,   Max Value = 10,   Min Value = 0
   Sampling interval = 22490,   Sampling rate = 1.00004
   Mean = 0.714953,   Standard Deviation = 1.63147
End of Report


Statistics Record Load queue size:
   Number of samples = 22491,   Max Value = 30,   Min Value = 0
   Sampling interval = 22490,   Sampling rate = 1.00004
   Mean = 5.21248,   Standard Deviation = 2.81683
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5199.000 (23.12%) |***********
     4.000    15116.000 (67.21%) |*********************************
     8.000    1855.000 ( 8.25%) |****
    12.000    113.000 ( 0.50%) |
    16.000    20.000 ( 0.09%) |
    20.000    11.000 ( 0.05%) |
    24.000     2.000 ( 0.01%) |
    28.000    175.000 ( 0.78%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 2685, BPB Bad predictions: 58, BPB Prediction rate: 0.978855
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 16602, speced: 1114, limbos: 1114, unlimbos: 1114, redos: 0, kills: 0
Memory unit fwds: 155, Virtual store buffer fwds: 217 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 60,   Max Value = 63,   Min Value = 0
   Sampling interval = 22484,   Sampling rate = 0.00266856
   Mean = 14.7833,   Standard Deviation = 19.3357
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 22491,   Sampling rate = 4.44622e-05
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 56.6%
FPU utilization: 4.6%
Addr. gen. utilization: 38.3%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 22491,   Sampling rate = 4.44622e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 6132(0.985,0.908) Mean 13.130/5.521/1.000 Stddev 22.200/19.364/0.000
Demand read L1COAL -- Num 43(0.007,0.006) Mean 148.953/138.767/138.558 Stddev 22.633/21.527/22.805
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 42.500/40.500/10.167 Stddev 74.221/74.709/0.408
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 9(0.001,0.001) Mean 105.556/69.000/46.444 Stddev 74.278/46.976/5.341
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.000,0.000) Mean 295.000/139.000/139.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 34(0.005,0.005) Mean 166.088/159.382/150.176 Stddev 18.233/19.859/6.398
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 364(0.691,0.054) Mean 49.308/46.132/10.014 Stddev 16.036/16.235/0.138
Demand write L2COAL -- Num 124(0.235,0.018) Mean 140.669/134.137/62.105 Stddev 87.757/82.871/31.591
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 218.500/184.500/45.667 Stddev 91.867/67.719/2.875
Demand write DIR_LH_RCOHE -- Num 33(0.063,0.005) Mean 261.848/257.182/133.545 Stddev 54.823/56.782/15.407
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.012
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.213
Avail loss from Branch time: 0.070
Avail loss from FPU time: 0.158
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.085
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.020 excepts: 0.000



PROCESSOR 6 Phase 1 STATISTICS: 
Start cycle: 281319		icount: 4050
End cycle: 303811		icount: 42445

Statistics Record Active list size:
   Number of samples = 22492,   Max Value = 64,   Min Value = 2
   Sampling interval = 22491,   Sampling rate = 1.00004
   Mean = 62.7278,   Standard Deviation = 5.50325
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    37.000 ( 0.16%) |
     8.000    69.000 ( 0.31%) |
    16.000    67.000 ( 0.30%) |
    24.000    97.000 ( 0.43%) |
    32.000    62.000 ( 0.28%) |
    40.000    86.000 ( 0.38%) |
    48.000    85.000 ( 0.38%) |
    56.000    4936.000 (21.95%) |**********
    64.000    17053.000 (75.82%) |*************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22492,   Max Value = 5,   Min Value = 0
   Sampling interval = 22491,   Sampling rate = 1.00004
   Mean = 2.39899,   Standard Deviation = 2.1735
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22492,   Max Value = 10,   Min Value = 0
   Sampling interval = 22491,   Sampling rate = 1.00004
   Mean = 0.761426,   Standard Deviation = 1.62165
End of Report


Statistics Record Load queue size:
   Number of samples = 22492,   Max Value = 30,   Min Value = 0
   Sampling interval = 22491,   Sampling rate = 1.00004
   Mean = 5.19843,   Standard Deviation = 2.9099
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5075.000 (22.56%) |***********
     4.000    15151.000 (67.36%) |*********************************
     8.000    1922.000 ( 8.55%) |****
    12.000    94.000 ( 0.42%) |
    16.000    29.000 ( 0.13%) |
    20.000    20.000 ( 0.09%) |
    24.000    23.000 ( 0.10%) |
    28.000    178.000 ( 0.79%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 2198, BPB Bad predictions: 74, BPB Prediction rate: 0.967430
RAS Good predictions: 11, RAS Bad predictions: 3, RAS Prediction rate: 0.785714
Loads issued: 14370, speced: 1219, limbos: 1213, unlimbos: 1211, redos: 0, kills: 0
Memory unit fwds: 84, Virtual store buffer fwds: 128 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 77,   Max Value = 63,   Min Value = 0
   Sampling interval = 22491,   Sampling rate = 0.00342359
   Mean = 18.3766,   Standard Deviation = 23.3486
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 17,   Min Value = 17
   Sampling interval = 22492,   Sampling rate = 4.44603e-05
   Mean = 17,   Standard Deviation = 0
End of Report

ALU utilization: 46.6%
FPU utilization: 4.6%
Addr. gen. utilization: 33.5%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 22492,   Sampling rate = 4.44603e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 5697(0.974,0.892) Mean 12.793/5.925/1.000 Stddev 23.099/20.449/0.000
Demand read L1COAL -- Num 91(0.016,0.014) Mean 171.220/161.560/161.462 Stddev 47.430/44.125/44.473
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 42.167/40.167/10.333 Stddev 72.918/73.404/0.516
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 9(0.002,0.001) Mean 105.000/70.667/48.111 Stddev 72.042/46.190/6.314
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 3(0.001,0.000) Mean 201.000/151.333/151.333 Stddev 67.104/29.872/29.872
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 44(0.008,0.007) Mean 189.659/172.455/165.455 Stddev 38.522/28.868/27.910
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 369(0.688,0.058) Mean 49.149/45.992/10.008 Stddev 15.827/16.001/0.090
Demand write L2COAL -- Num 120(0.224,0.019) Mean 142.900/136.233/62.183 Stddev 88.845/84.675/30.710
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 214.833/180.333/45.333 Stddev 87.193/70.619/2.805
Demand write DIR_LH_RCOHE -- Num 33(0.062,0.005) Mean 257.576/250.576/141.667 Stddev 60.511/65.239/22.317
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 8(0.015,0.001) Mean 137.375/122.125/122.125 Stddev 3.021/0.354/0.354
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.016
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.319
Avail loss from Branch time: 0.041
Avail loss from FPU time: 0.158
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.084
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.037 excepts: 0.000



PROCESSOR 3 Phase 1 STATISTICS: 
Start cycle: 281362		icount: 8486
End cycle: 303861		icount: 51163

Statistics Record Active list size:
   Number of samples = 22499,   Max Value = 64,   Min Value = 2
   Sampling interval = 22498,   Sampling rate = 1.00004
   Mean = 63.0604,   Standard Deviation = 4.2457
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25.000 ( 0.11%) |
     8.000    46.000 ( 0.20%) |
    16.000    61.000 ( 0.27%) |
    24.000    23.000 ( 0.10%) |
    32.000    19.000 ( 0.08%) |
    40.000    19.000 ( 0.08%) |
    48.000    49.000 ( 0.22%) |
    56.000    5996.000 (26.65%) |*************
    64.000    16261.000 (72.27%) |************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22499,   Max Value = 5,   Min Value = 0
   Sampling interval = 22498,   Sampling rate = 1.00004
   Mean = 2.22601,   Standard Deviation = 2.14031
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22499,   Max Value = 14,   Min Value = 0
   Sampling interval = 22498,   Sampling rate = 1.00004
   Mean = 0.904529,   Standard Deviation = 2.097
End of Report


Statistics Record Load queue size:
   Number of samples = 22499,   Max Value = 30,   Min Value = 0
   Sampling interval = 22498,   Sampling rate = 1.00004
   Mean = 5.39006,   Standard Deviation = 3.6501
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5648.000 (25.10%) |************
     4.000    14377.000 (63.90%) |*******************************
     8.000    1931.000 ( 8.58%) |****
    12.000    118.000 ( 0.52%) |
    16.000    29.000 ( 0.13%) |
    20.000    13.000 ( 0.06%) |
    24.000     6.000 ( 0.03%) |
    28.000    377.000 ( 1.68%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 2528, BPB Bad predictions: 58, BPB Prediction rate: 0.977572
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 15817, speced: 1137, limbos: 1137, unlimbos: 1137, redos: 0, kills: 0
Memory unit fwds: 182, Virtual store buffer fwds: 208 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 60,   Max Value = 63,   Min Value = 0
   Sampling interval = 22492,   Sampling rate = 0.00266762
   Mean = 14.7833,   Standard Deviation = 19.3357
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 22499,   Sampling rate = 4.44464e-05
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 53.1%
FPU utilization: 4.6%
Addr. gen. utilization: 36.6%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 22499,   Sampling rate = 4.44464e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 5942(0.984,0.905) Mean 13.425/6.001/1.000 Stddev 25.389/22.371/0.000
Demand read L1COAL -- Num 47(0.008,0.007) Mean 152.830/142.809/142.617 Stddev 26.673/25.823/26.835
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 42.833/40.833/10.167 Stddev 75.037/75.526/0.408
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 9(0.001,0.001) Mean 110.667/73.889/46.000 Stddev 83.140/62.625/5.268
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 5(0.001,0.001) Mean 203.000/170.000/170.000 Stddev 51.609/37.868/37.868
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 32(0.005,0.005) Mean 190.906/178.969/171.625 Stddev 40.364/29.871/24.832
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 332(0.629,0.051) Mean 49.608/46.491/10.000 Stddev 16.652/16.701/0.000
Demand write L2COAL -- Num 153(0.290,0.023) Mean 151.765/143.183/73.484 Stddev 103.361/100.495/42.244
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 256.167/184.500/44.000 Stddev 121.200/137.542/0.000
Demand write DIR_LH_RCOHE -- Num 37(0.070,0.006) Mean 282.784/277.297/148.297 Stddev 88.976/91.444/23.147
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.011
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.250
Avail loss from Branch time: 0.064
Avail loss from FPU time: 0.157
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.085
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.021 excepts: 0.000



PROCESSOR 7 Phase 1 STATISTICS: 
Start cycle: 281548		icount: 4676
End cycle: 304045		icount: 54283

Statistics Record Active list size:
   Number of samples = 22497,   Max Value = 64,   Min Value = 2
   Sampling interval = 22496,   Sampling rate = 1.00004
   Mean = 62.9635,   Standard Deviation = 4.24452
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    25.000 ( 0.11%) |
     8.000    46.000 ( 0.20%) |
    16.000    61.000 ( 0.27%) |
    24.000    23.000 ( 0.10%) |
    32.000    19.000 ( 0.08%) |
    40.000    19.000 ( 0.08%) |
    48.000    49.000 ( 0.22%) |
    56.000    7147.000 (31.77%) |***************
    64.000    15108.000 (67.16%) |*********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 22497,   Max Value = 5,   Min Value = 0
   Sampling interval = 22496,   Sampling rate = 1.00004
   Mean = 2.66636,   Standard Deviation = 2.08317
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 22497,   Max Value = 10,   Min Value = 0
   Sampling interval = 22496,   Sampling rate = 1.00004
   Mean = 0.525626,   Standard Deviation = 1.22706
End of Report


Statistics Record Load queue size:
   Number of samples = 22497,   Max Value = 30,   Min Value = 0
   Sampling interval = 22496,   Sampling rate = 1.00004
   Mean = 5.30493,   Standard Deviation = 2.87785
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    4288.000 (19.06%) |*********
     4.000    16488.000 (73.29%) |************************************
     8.000    1365.000 ( 6.07%) |***
    12.000    107.000 ( 0.48%) |
    16.000    29.000 ( 0.13%) |
    20.000    13.000 ( 0.06%) |
    24.000     6.000 ( 0.03%) |
    28.000    201.000 ( 0.89%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 2990, BPB Bad predictions: 58, BPB Prediction rate: 0.980971
RAS Good predictions: 10, RAS Bad predictions: 2, RAS Prediction rate: 0.833333
Loads issued: 18127, speced: 1139, limbos: 1139, unlimbos: 1139, redos: 0, kills: 0
Memory unit fwds: 90, Virtual store buffer fwds: 116 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 60,   Max Value = 63,   Min Value = 0
   Sampling interval = 22490,   Sampling rate = 0.00266785
   Mean = 14.7833,   Standard Deviation = 19.3357
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 22497,   Sampling rate = 4.44504e-05
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 63.4%
FPU utilization: 4.6%
Addr. gen. utilization: 41.7%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 22497,   Sampling rate = 4.44504e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 6506(0.987,0.913) Mean 12.513/4.462/1.000 Stddev 18.377/15.054/0.000
Demand read L1COAL -- Num 46(0.007,0.006) Mean 142.804/132.717/132.522 Stddev 36.616/34.234/34.963
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 6(0.001,0.001) Mean 42.167/40.167/10.167 Stddev 73.404/73.893/0.408
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 15(0.002,0.002) Mean 87.933/62.667/48.733 Stddev 56.354/23.654/9.114
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 3(0.000,0.000) Mean 205.000/152.000/152.000 Stddev 66.053/29.513/29.513
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 19(0.003,0.003) Mean 168.526/157.737/151.211 Stddev 10.741/14.161/1.960
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 432(0.818,0.061) Mean 49.519/46.375/10.000 Stddev 15.538/15.621/0.000
Demand write L2COAL -- Num 67(0.127,0.009) Mean 137.597/127.343/58.970 Stddev 89.314/82.068/32.575
Demand write DIR_LH_NOCOHE -- Num 6(0.011,0.001) Mean 169.333/127.000/44.333 Stddev 86.936/50.446/0.816
Demand write DIR_LH_RCOHE -- Num 23(0.044,0.003) Mean 233.783/226.870/141.348 Stddev 65.565/68.453/20.849
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.014
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.147
Avail loss from Branch time: 0.080
Avail loss from FPU time: 0.156
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.086
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.018 excepts: 0.000



PROCESSOR 0 Phase 2 STATISTICS: 
Start cycle: 303282		icount: 909334
End cycle: 304469		icount: 910387

Statistics Record Active list size:
   Number of samples = 394,   Max Value = 54,   Min Value = 0
   Sampling interval = 401,   Sampling rate = 0.982544
   Mean = 29.2437,   Standard Deviation = 13.0094
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    20.000 ( 5.08%) |**
     8.000    70.000 (17.77%) |********
    16.000    36.000 ( 9.14%) |****
    24.000    69.000 (17.51%) |********
    32.000    89.000 (22.59%) |***********
    40.000    100.000 (25.38%) |************
    48.000    10.000 ( 2.54%) |*
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 394,   Max Value = 8,   Min Value = 0
   Sampling interval = 401,   Sampling rate = 0.982544
   Mean = 5.16751,   Standard Deviation = 2.8717
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 394,   Max Value = 3,   Min Value = 0
   Sampling interval = 401,   Sampling rate = 0.982544
   Mean = 0.672589,   Standard Deviation = 1.18167
End of Report


Statistics Record Load queue size:
   Number of samples = 394,   Max Value = 13,   Min Value = 0
   Sampling interval = 401,   Sampling rate = 0.982544
   Mean = 0.916244,   Standard Deviation = 1.34433
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    386.000 (97.97%) |************************************************
     4.000     3.000 ( 0.76%) |
     8.000     3.000 ( 0.76%) |
    12.000     2.000 ( 0.51%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 147, BPB Bad predictions: 10, BPB Prediction rate: 0.936306
RAS Good predictions: 11, RAS Bad predictions: 6, RAS Prediction rate: 0.647059
Loads issued: 110, speced: 3, limbos: 3, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 16,   Max Value = 34,   Min Value = 0
   Sampling interval = 396,   Sampling rate = 0.040404
   Mean = 14.75,   Standard Deviation = 9.84209
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 786

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 6
   Sampling interval = 401,   Sampling rate = 0.00997506
   Mean = 12.75,   Standard Deviation = 8.4212
End of Report

ALU utilization: 96.4%
FPU utilization: 0.0%
Addr. gen. utilization: 17.6%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 401,   Sampling rate = 0.00997506
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 3(1.000,1.000) Mean 143.667/132.333/132.333 Stddev 12.583/12.342/12.342
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.167
Efficiency loss from Unpredicted branch: 0.025
Efficiency loss from Shadow mappers full: 0.138
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.224 excepts: 0.048



PROCESSOR 1 Phase 2 STATISTICS: 
Start cycle: 303553		icount: 54124
End cycle: 304469		icount: 55297

Statistics Record Active list size:
   Number of samples = 408,   Max Value = 45,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 19.0809,   Standard Deviation = 11.509
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    57.000 (13.97%) |******
     8.000    154.000 (37.75%) |******************
    16.000    73.000 (17.89%) |********
    24.000    36.000 ( 8.82%) |****
    32.000    61.000 (14.95%) |*******
    40.000    27.000 ( 6.62%) |***
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 408,   Max Value = 8,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 3.34069,   Standard Deviation = 2.50289
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 408,   Max Value = 2,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 0.308824,   Standard Deviation = 0.483355
End of Report


Statistics Record Load queue size:
   Number of samples = 408,   Max Value = 13,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 0.867647,   Standard Deviation = 1.34735
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    400.000 (98.04%) |*************************************************
     4.000     3.000 ( 0.74%) |
     8.000     3.000 ( 0.74%) |
    12.000     2.000 ( 0.49%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 123, BPB Bad predictions: 30, BPB Prediction rate: 0.803922
RAS Good predictions: 7, RAS Bad predictions: 17, RAS Prediction rate: 0.291667
Loads issued: 119, speced: 2, limbos: 2, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 45,   Max Value = 27,   Min Value = 0
   Sampling interval = 411,   Sampling rate = 0.109489
   Mean = 7.95556,   Standard Deviation = 6.38875
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 501

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 4
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 12.25,   Standard Deviation = 8.99537
End of Report

ALU utilization: 95.1%
FPU utilization: 0.0%
Addr. gen. utilization: 20.6%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,1.000) Mean 150.000/140.000/140.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.227
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.305 excepts: 0.042



PROCESSOR 2 Phase 2 STATISTICS: 
Start cycle: 303637		icount: 43486
End cycle: 304469		icount: 44672

Statistics Record Active list size:
   Number of samples = 410,   Max Value = 45,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 18.6488,   Standard Deviation = 11.1036
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    60.000 (14.63%) |*******
     8.000    153.000 (37.32%) |******************
    16.000    76.000 (18.54%) |*********
    24.000    49.000 (11.95%) |*****
    32.000    45.000 (10.98%) |*****
    40.000    27.000 ( 6.59%) |***
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 410,   Max Value = 8,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 3.27561,   Standard Deviation = 2.4693
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 410,   Max Value = 2,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 0.556098,   Standard Deviation = 0.855315
End of Report


Statistics Record Load queue size:
   Number of samples = 410,   Max Value = 13,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 0.878049,   Standard Deviation = 1.34319
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    402.000 (98.05%) |*************************************************
     4.000     3.000 ( 0.73%) |
     8.000     3.000 ( 0.73%) |
    12.000     2.000 ( 0.49%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 125, BPB Bad predictions: 29, BPB Prediction rate: 0.811688
RAS Good predictions: 8, RAS Bad predictions: 17, RAS Prediction rate: 0.320000
Loads issued: 121, speced: 1, limbos: 1, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 44,   Max Value = 26,   Min Value = 0
   Sampling interval = 413,   Sampling rate = 0.106538
   Mean = 8.43182,   Standard Deviation = 6.61006
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 415

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 4
   Sampling interval = 417,   Sampling rate = 0.00959233
   Mean = 12.25,   Standard Deviation = 8.99537
End of Report

ALU utilization: 95.1%
FPU utilization: 0.0%
Addr. gen. utilization: 20.7%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.00959233
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(0.500,0.500) Mean 164.000/151.000/149.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 1(0.500,0.500) Mean 139.000/123.000/123.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.223
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.313 excepts: 0.041



PROCESSOR 3 Phase 2 STATISTICS: 
Start cycle: 303870		icount: 51184
End cycle: 304469		icount: 52357

Statistics Record Active list size:
   Number of samples = 408,   Max Value = 45,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 19.0809,   Standard Deviation = 11.509
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    57.000 (13.97%) |******
     8.000    154.000 (37.75%) |******************
    16.000    73.000 (17.89%) |********
    24.000    36.000 ( 8.82%) |****
    32.000    61.000 (14.95%) |*******
    40.000    27.000 ( 6.62%) |***
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 408,   Max Value = 8,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 3.34069,   Standard Deviation = 2.50289
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 408,   Max Value = 2,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 0.308824,   Standard Deviation = 0.483355
End of Report


Statistics Record Load queue size:
   Number of samples = 408,   Max Value = 13,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 0.867647,   Standard Deviation = 1.34735
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    400.000 (98.04%) |*************************************************
     4.000     3.000 ( 0.74%) |
     8.000     3.000 ( 0.74%) |
    12.000     2.000 ( 0.49%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 123, BPB Bad predictions: 30, BPB Prediction rate: 0.803922
RAS Good predictions: 7, RAS Bad predictions: 17, RAS Prediction rate: 0.291667
Loads issued: 119, speced: 2, limbos: 2, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 45,   Max Value = 27,   Min Value = 0
   Sampling interval = 411,   Sampling rate = 0.109489
   Mean = 7.95556,   Standard Deviation = 6.38875
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 184

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 4
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 12.25,   Standard Deviation = 8.99537
End of Report

ALU utilization: 95.1%
FPU utilization: 0.0%
Addr. gen. utilization: 20.6%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,1.000) Mean 150.000/140.000/140.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.227
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.305 excepts: 0.042



PROCESSOR 4 Phase 2 STATISTICS: 
Start cycle: 303505		icount: 38077
End cycle: 304469		icount: 39285

Statistics Record Active list size:
   Number of samples = 416,   Max Value = 45,   Min Value = 0
   Sampling interval = 423,   Sampling rate = 0.983452
   Mean = 18.2043,   Standard Deviation = 11.1925
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    66.000 (15.87%) |*******
     8.000    161.000 (38.70%) |*******************
    16.000    71.000 (17.07%) |********
    24.000    46.000 (11.06%) |*****
    32.000    45.000 (10.82%) |*****
    40.000    27.000 ( 6.49%) |***
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 416,   Max Value = 8,   Min Value = 0
   Sampling interval = 423,   Sampling rate = 0.983452
   Mean = 3.21635,   Standard Deviation = 2.482
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 416,   Max Value = 3,   Min Value = 0
   Sampling interval = 423,   Sampling rate = 0.983452
   Mean = 0.793269,   Standard Deviation = 1.26131
End of Report


Statistics Record Load queue size:
   Number of samples = 416,   Max Value = 13,   Min Value = 0
   Sampling interval = 423,   Sampling rate = 0.983452
   Mean = 0.865385,   Standard Deviation = 1.34475
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    408.000 (98.08%) |*************************************************
     4.000     3.000 ( 0.72%) |
     8.000     3.000 ( 0.72%) |
    12.000     2.000 ( 0.48%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 122, BPB Bad predictions: 32, BPB Prediction rate: 0.792208
RAS Good predictions: 9, RAS Bad predictions: 17, RAS Prediction rate: 0.346154
Loads issued: 121, speced: 1, limbos: 1, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 48,   Max Value = 26,   Min Value = 0
   Sampling interval = 419,   Sampling rate = 0.114558
   Mean = 8.1875,   Standard Deviation = 6.30318
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 541

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 4
   Sampling interval = 423,   Sampling rate = 0.00945626
   Mean = 12.25,   Standard Deviation = 8.99537
End of Report

ALU utilization: 94.2%
FPU utilization: 0.0%
Addr. gen. utilization: 20.3%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 423,   Sampling rate = 0.00945626
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(0.333,0.333) Mean 159.000/146.000/146.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 2(0.667,0.667) Mean 144.500/134.500/134.500 Stddev 10.607/10.607/10.607
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.221
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.036
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.325 excepts: 0.041



PROCESSOR 5 Phase 2 STATISTICS: 
Start cycle: 303737		icount: 50974
End cycle: 304469		icount: 52147

Statistics Record Active list size:
   Number of samples = 408,   Max Value = 45,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 19.0809,   Standard Deviation = 11.509
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    57.000 (13.97%) |******
     8.000    154.000 (37.75%) |******************
    16.000    73.000 (17.89%) |********
    24.000    36.000 ( 8.82%) |****
    32.000    61.000 (14.95%) |*******
    40.000    27.000 ( 6.62%) |***
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 408,   Max Value = 8,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 3.34069,   Standard Deviation = 2.50289
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 408,   Max Value = 2,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 0.0196078,   Standard Deviation = 0.197298
End of Report


Statistics Record Load queue size:
   Number of samples = 408,   Max Value = 13,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.983133
   Mean = 0.860294,   Standard Deviation = 1.34934
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    400.000 (98.04%) |*************************************************
     4.000     3.000 ( 0.74%) |
     8.000     3.000 ( 0.74%) |
    12.000     2.000 ( 0.49%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 123, BPB Bad predictions: 30, BPB Prediction rate: 0.803922
RAS Good predictions: 7, RAS Bad predictions: 17, RAS Prediction rate: 0.291667
Loads issued: 120, speced: 2, limbos: 2, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 45,   Max Value = 27,   Min Value = 0
   Sampling interval = 411,   Sampling rate = 0.109489
   Mean = 7.95556,   Standard Deviation = 6.38875
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 317

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 4
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 12.25,   Standard Deviation = 8.99537
End of Report

ALU utilization: 95.1%
FPU utilization: 0.0%
Addr. gen. utilization: 20.6%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.227
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.305 excepts: 0.042



PROCESSOR 6 Phase 2 STATISTICS: 
Start cycle: 303821		icount: 42466
End cycle: 304469		icount: 43652

Statistics Record Active list size:
   Number of samples = 410,   Max Value = 45,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 18.6488,   Standard Deviation = 11.1036
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    60.000 (14.63%) |*******
     8.000    153.000 (37.32%) |******************
    16.000    76.000 (18.54%) |*********
    24.000    49.000 (11.95%) |*****
    32.000    45.000 (10.98%) |*****
    40.000    27.000 ( 6.59%) |***
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 410,   Max Value = 8,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 3.27561,   Standard Deviation = 2.4693
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 410,   Max Value = 2,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 0.553659,   Standard Deviation = 0.852609
End of Report


Statistics Record Load queue size:
   Number of samples = 410,   Max Value = 13,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.983213
   Mean = 0.878049,   Standard Deviation = 1.34319
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    402.000 (98.05%) |*************************************************
     4.000     3.000 ( 0.73%) |
     8.000     3.000 ( 0.73%) |
    12.000     2.000 ( 0.49%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 125, BPB Bad predictions: 29, BPB Prediction rate: 0.811688
RAS Good predictions: 8, RAS Bad predictions: 17, RAS Prediction rate: 0.320000
Loads issued: 121, speced: 1, limbos: 1, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 44,   Max Value = 26,   Min Value = 0
   Sampling interval = 413,   Sampling rate = 0.106538
   Mean = 8.43182,   Standard Deviation = 6.61006
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 231

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 4
   Sampling interval = 417,   Sampling rate = 0.00959233
   Mean = 12.25,   Standard Deviation = 8.99537
End of Report

ALU utilization: 95.1%
FPU utilization: 0.0%
Addr. gen. utilization: 20.7%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 417,   Sampling rate = 0.00959233
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(0.500,0.500) Mean 164.000/151.000/149.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 1(0.500,0.500) Mean 138.000/122.000/122.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.223
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.313 excepts: 0.041



PROCESSOR 7 Phase 2 STATISTICS: 
Start cycle: 304054		icount: 54304
End cycle: 304469		icount: 55477

Statistics Record Active list size:
   Number of samples = 407,   Max Value = 45,   Min Value = 1
   Sampling interval = 414,   Sampling rate = 0.983092
   Mean = 19.1278,   Standard Deviation = 11.4841
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    56.000 (13.76%) |******
     8.000    154.000 (37.84%) |******************
    16.000    73.000 (17.94%) |********
    24.000    36.000 ( 8.85%) |****
    32.000    61.000 (14.99%) |*******
    40.000    27.000 ( 6.63%) |***
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 407,   Max Value = 8,   Min Value = 0
   Sampling interval = 414,   Sampling rate = 0.983092
   Mean = 3.34889,   Standard Deviation = 2.50047
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 407,   Max Value = 2,   Min Value = 0
   Sampling interval = 414,   Sampling rate = 0.983092
   Mean = 0.309582,   Standard Deviation = 0.483707
End of Report


Statistics Record Load queue size:
   Number of samples = 407,   Max Value = 13,   Min Value = 0
   Sampling interval = 414,   Sampling rate = 0.983092
   Mean = 0.869779,   Standard Deviation = 1.34832
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    399.000 (98.03%) |*************************************************
     4.000     3.000 ( 0.74%) |
     8.000     3.000 ( 0.74%) |
    12.000     2.000 ( 0.49%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 123, BPB Bad predictions: 30, BPB Prediction rate: 0.803922
RAS Good predictions: 7, RAS Bad predictions: 17, RAS Prediction rate: 0.291667
Loads issued: 119, speced: 2, limbos: 2, unlimbos: 1, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 45,   Max Value = 27,   Min Value = 0
   Sampling interval = 411,   Sampling rate = 0.109489
   Mean = 7.95556,   Standard Deviation = 6.38875
End of Report

Exceptions: 4
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 4,   Max Value = 25,   Min Value = 4
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 12.25,   Standard Deviation = 8.99537
End of Report

ALU utilization: 95.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.6%

Statistics Record Waiting for exceptions:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 415,   Sampling rate = 0.00963855
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,1.000) Mean 150.000/140.000/140.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.227
Efficiency loss from Unpredicted branch: 0.015
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.305 excepts: 0.042



