
Don_nhiem_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e5c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000430  08006f70  08006f70  00007f70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073a0  080073a0  000091f0  2**0
                  CONTENTS
  4 .ARM          00000008  080073a0  080073a0  000083a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073a8  080073a8  000091f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073a8  080073a8  000083a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073ac  080073ac  000083ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  080073b0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  200001f0  080075a0  000091f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  080075a0  00009464  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dcb5  00000000  00000000  00009219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002078  00000000  00000000  00016ece  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  00018f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b95  00000000  00000000  00019e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b07  00000000  00000000  0001a9ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001028d  00000000  00000000  000334b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dd29  00000000  00000000  00043741  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d146a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005084  00000000  00000000  000d14b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d6534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006f54 	.word	0x08006f54

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	08006f54 	.word	0x08006f54

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_f2uiz>:
 8000d44:	0042      	lsls	r2, r0, #1
 8000d46:	d20e      	bcs.n	8000d66 <__aeabi_f2uiz+0x22>
 8000d48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000d4c:	d30b      	bcc.n	8000d66 <__aeabi_f2uiz+0x22>
 8000d4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000d52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d56:	d409      	bmi.n	8000d6c <__aeabi_f2uiz+0x28>
 8000d58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000d60:	fa23 f002 	lsr.w	r0, r3, r2
 8000d64:	4770      	bx	lr
 8000d66:	f04f 0000 	mov.w	r0, #0
 8000d6a:	4770      	bx	lr
 8000d6c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000d70:	d101      	bne.n	8000d76 <__aeabi_f2uiz+0x32>
 8000d72:	0242      	lsls	r2, r0, #9
 8000d74:	d102      	bne.n	8000d7c <__aeabi_f2uiz+0x38>
 8000d76:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7a:	4770      	bx	lr
 8000d7c:	f04f 0000 	mov.w	r0, #0
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */

uint8_t system_running = 1;  // Biến trạng thái: 1 là chạy, 0 là dừng
uint8_t received_data;       // Biến lưu dữ liệu nhận được qua UART

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {  // Kiểm tra UART1
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a14      	ldr	r2, [pc, #80]	@ (8000de4 <HAL_UART_RxCpltCallback+0x60>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d121      	bne.n	8000dda <HAL_UART_RxCpltCallback+0x56>
        if (received_data == '1') {
 8000d96:	4b14      	ldr	r3, [pc, #80]	@ (8000de8 <HAL_UART_RxCpltCallback+0x64>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b31      	cmp	r3, #49	@ 0x31
 8000d9c:	d10a      	bne.n	8000db4 <HAL_UART_RxCpltCallback+0x30>
            system_running = 1;  // Hệ thống chạy
 8000d9e:	4b13      	ldr	r3, [pc, #76]	@ (8000dec <HAL_UART_RxCpltCallback+0x68>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart1, (uint8_t *)" System Running\r\n", 16, HAL_MAX_DELAY);
 8000da4:	f04f 33ff 	mov.w	r3, #4294967295
 8000da8:	2210      	movs	r2, #16
 8000daa:	4911      	ldr	r1, [pc, #68]	@ (8000df0 <HAL_UART_RxCpltCallback+0x6c>)
 8000dac:	4811      	ldr	r0, [pc, #68]	@ (8000df4 <HAL_UART_RxCpltCallback+0x70>)
 8000dae:	f002 fc51 	bl	8003654 <HAL_UART_Transmit>
 8000db2:	e00d      	b.n	8000dd0 <HAL_UART_RxCpltCallback+0x4c>
        } else if (received_data == '0') {
 8000db4:	4b0c      	ldr	r3, [pc, #48]	@ (8000de8 <HAL_UART_RxCpltCallback+0x64>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	2b30      	cmp	r3, #48	@ 0x30
 8000dba:	d109      	bne.n	8000dd0 <HAL_UART_RxCpltCallback+0x4c>
            system_running = 0;  // Hệ thống dừng
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8000dec <HAL_UART_RxCpltCallback+0x68>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit(&huart1, (uint8_t *)" System Stopped\r\n", 16, HAL_MAX_DELAY);
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	2210      	movs	r2, #16
 8000dc8:	490b      	ldr	r1, [pc, #44]	@ (8000df8 <HAL_UART_RxCpltCallback+0x74>)
 8000dca:	480a      	ldr	r0, [pc, #40]	@ (8000df4 <HAL_UART_RxCpltCallback+0x70>)
 8000dcc:	f002 fc42 	bl	8003654 <HAL_UART_Transmit>
        }
        // Tiếp tục nhận dữ liệu qua UART
        HAL_UART_Receive_IT(&huart1, &received_data, 1);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	4905      	ldr	r1, [pc, #20]	@ (8000de8 <HAL_UART_RxCpltCallback+0x64>)
 8000dd4:	4807      	ldr	r0, [pc, #28]	@ (8000df4 <HAL_UART_RxCpltCallback+0x70>)
 8000dd6:	f002 fcc8 	bl	800376a <HAL_UART_Receive_IT>
    }
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40013800 	.word	0x40013800
 8000de8:	200002f4 	.word	0x200002f4
 8000dec:	20000000 	.word	0x20000000
 8000df0:	08006f70 	.word	0x08006f70
 8000df4:	200002ac 	.word	0x200002ac
 8000df8:	08006f84 	.word	0x08006f84

08000dfc <ConvertNumberToDigits>:
    0x78, // 7
    0x00, // 8
    0x10  // 9
};

void ConvertNumberToDigits(uint16_t number, uint8_t *digits){
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	80fb      	strh	r3, [r7, #6]
    digits[3] = digit_codes[number % 10];
 8000e08:	88fa      	ldrh	r2, [r7, #6]
 8000e0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb8 <ConvertNumberToDigits+0xbc>)
 8000e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8000e10:	08d9      	lsrs	r1, r3, #3
 8000e12:	460b      	mov	r3, r1
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	440b      	add	r3, r1
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	4619      	mov	r1, r3
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	3303      	adds	r3, #3
 8000e24:	4a25      	ldr	r2, [pc, #148]	@ (8000ebc <ConvertNumberToDigits+0xc0>)
 8000e26:	5c52      	ldrb	r2, [r2, r1]
 8000e28:	701a      	strb	r2, [r3, #0]
    digits[2] = digit_codes[(number / 10) % 10];
 8000e2a:	88fb      	ldrh	r3, [r7, #6]
 8000e2c:	4a22      	ldr	r2, [pc, #136]	@ (8000eb8 <ConvertNumberToDigits+0xbc>)
 8000e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e32:	08db      	lsrs	r3, r3, #3
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	4b20      	ldr	r3, [pc, #128]	@ (8000eb8 <ConvertNumberToDigits+0xbc>)
 8000e38:	fba3 1302 	umull	r1, r3, r3, r2
 8000e3c:	08d9      	lsrs	r1, r3, #3
 8000e3e:	460b      	mov	r3, r1
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	440b      	add	r3, r1
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	3302      	adds	r3, #2
 8000e50:	4a1a      	ldr	r2, [pc, #104]	@ (8000ebc <ConvertNumberToDigits+0xc0>)
 8000e52:	5c52      	ldrb	r2, [r2, r1]
 8000e54:	701a      	strb	r2, [r3, #0]
    digits[1] = dp[(number / 100) % 10];
 8000e56:	88fb      	ldrh	r3, [r7, #6]
 8000e58:	4a19      	ldr	r2, [pc, #100]	@ (8000ec0 <ConvertNumberToDigits+0xc4>)
 8000e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e5e:	095b      	lsrs	r3, r3, #5
 8000e60:	b29a      	uxth	r2, r3
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <ConvertNumberToDigits+0xbc>)
 8000e64:	fba3 1302 	umull	r1, r3, r3, r2
 8000e68:	08d9      	lsrs	r1, r3, #3
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	440b      	add	r3, r1
 8000e70:	005b      	lsls	r3, r3, #1
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	b29b      	uxth	r3, r3
 8000e76:	4619      	mov	r1, r3
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	4a11      	ldr	r2, [pc, #68]	@ (8000ec4 <ConvertNumberToDigits+0xc8>)
 8000e7e:	5c52      	ldrb	r2, [r2, r1]
 8000e80:	701a      	strb	r2, [r3, #0]
    digits[0] = digit_codes[(number / 1000) % 10];
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	4a10      	ldr	r2, [pc, #64]	@ (8000ec8 <ConvertNumberToDigits+0xcc>)
 8000e86:	fba2 2303 	umull	r2, r3, r2, r3
 8000e8a:	099b      	lsrs	r3, r3, #6
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <ConvertNumberToDigits+0xbc>)
 8000e90:	fba3 1302 	umull	r1, r3, r3, r2
 8000e94:	08d9      	lsrs	r1, r3, #3
 8000e96:	460b      	mov	r3, r1
 8000e98:	009b      	lsls	r3, r3, #2
 8000e9a:	440b      	add	r3, r1
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4b05      	ldr	r3, [pc, #20]	@ (8000ebc <ConvertNumberToDigits+0xc0>)
 8000ea6:	5c9a      	ldrb	r2, [r3, r2]
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	701a      	strb	r2, [r3, #0]
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bc80      	pop	{r7}
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	cccccccd 	.word	0xcccccccd
 8000ebc:	20000004 	.word	0x20000004
 8000ec0:	51eb851f 	.word	0x51eb851f
 8000ec4:	20000010 	.word	0x20000010
 8000ec8:	10624dd3 	.word	0x10624dd3

08000ecc <SendToLED_SPI>:

void SendToLED_SPI(uint8_t* digits){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
    // LOAD xuống thấp trước khi gửi dữ liệu
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2110      	movs	r1, #16
 8000ed8:	4810      	ldr	r0, [pc, #64]	@ (8000f1c <SendToLED_SPI+0x50>)
 8000eda:	f001 f9fe 	bl	80022da <HAL_GPIO_WritePin>

    // Gửi lần lượt 4 byte (4 chữ số) qua SPI
    for (int i = 0; i < 4; i++){
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	e00e      	b.n	8000f02 <SendToLED_SPI+0x36>
        HAL_SPI_Transmit(&hspi1, &digits[3 - i], 1, HAL_MAX_DELAY); // Gửi byte từ trái sang phải
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f1c3 0303 	rsb	r3, r3, #3
 8000eea:	461a      	mov	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	1899      	adds	r1, r3, r2
 8000ef0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	480a      	ldr	r0, [pc, #40]	@ (8000f20 <SendToLED_SPI+0x54>)
 8000ef8:	f001 fe9c 	bl	8002c34 <HAL_SPI_Transmit>
    for (int i = 0; i < 4; i++){
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	3301      	adds	r3, #1
 8000f00:	60fb      	str	r3, [r7, #12]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	2b03      	cmp	r3, #3
 8000f06:	dded      	ble.n	8000ee4 <SendToLED_SPI+0x18>
    }

    // LOAD lên cao để chốt dữ liệu hiển thị
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000f08:	2201      	movs	r2, #1
 8000f0a:	2110      	movs	r1, #16
 8000f0c:	4803      	ldr	r0, [pc, #12]	@ (8000f1c <SendToLED_SPI+0x50>)
 8000f0e:	f001 f9e4 	bl	80022da <HAL_GPIO_WritePin>
}
 8000f12:	bf00      	nop
 8000f14:	3710      	adds	r7, #16
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40010800 	.word	0x40010800
 8000f20:	2000020c 	.word	0x2000020c

08000f24 <delay>:

void delay(uint16_t time){
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	80fb      	strh	r3, [r7, #6]
	 __HAL_TIM_SET_COUNTER(&htim1,0);
 8000f2e:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <delay+0x2c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	2200      	movs	r2, #0
 8000f34:	625a      	str	r2, [r3, #36]	@ 0x24
	 while((__HAL_TIM_GET_COUNTER(&htim1)) < time);
 8000f36:	bf00      	nop
 8000f38:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <delay+0x2c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f3e:	88fb      	ldrh	r3, [r7, #6]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d3f9      	bcc.n	8000f38 <delay+0x14>
 }
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	20000264 	.word	0x20000264

08000f54 <SET_PIN_OUTPUT>:
 float RH, TEMP;
 float Temperature = 0;
 float Humidity = 0;
 uint8_t Presence = 0;

 void SET_PIN_OUTPUT (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	807b      	strh	r3, [r7, #2]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 0308 	add.w	r3, r7, #8
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_Pin;
 8000f6e:	887b      	ldrh	r3, [r7, #2]
 8000f70:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f72:	2301      	movs	r3, #1
 8000f74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f76:	2300      	movs	r3, #0
 8000f78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f7e:	f107 0308 	add.w	r3, r7, #8
 8000f82:	4619      	mov	r1, r3
 8000f84:	4803      	ldr	r0, [pc, #12]	@ (8000f94 <SET_PIN_OUTPUT+0x40>)
 8000f86:	f001 f80d 	bl	8001fa4 <HAL_GPIO_Init>
 }
 8000f8a:	bf00      	nop
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40010800 	.word	0x40010800

08000f98 <SET_PIN_INPUT>:

 void SET_PIN_INPUT (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	460b      	mov	r3, r1
 8000fa2:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0308 	add.w	r3, r7, #8
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_Pin;
 8000fb2:	887b      	ldrh	r3, [r7, #2]
 8000fb4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fbe:	f107 0308 	add.w	r3, r7, #8
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <SET_PIN_INPUT+0x3c>)
 8000fc6:	f000 ffed 	bl	8001fa4 <HAL_GPIO_Init>
 }
 8000fca:	bf00      	nop
 8000fcc:	3718      	adds	r7, #24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40010800 	.word	0x40010800

08000fd8 <DHT11_Start>:

 void DHT11_Start (void){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
 	SET_PIN_OUTPUT(DHT11_PORT, DHT11_PIN);
 8000fdc:	2102      	movs	r1, #2
 8000fde:	480d      	ldr	r0, [pc, #52]	@ (8001014 <DHT11_Start+0x3c>)
 8000fe0:	f7ff ffb8 	bl	8000f54 <SET_PIN_OUTPUT>
 	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 0);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2102      	movs	r1, #2
 8000fe8:	480a      	ldr	r0, [pc, #40]	@ (8001014 <DHT11_Start+0x3c>)
 8000fea:	f001 f976 	bl	80022da <HAL_GPIO_WritePin>
 	delay(18000);   // wait for 18ms
 8000fee:	f244 6050 	movw	r0, #18000	@ 0x4650
 8000ff2:	f7ff ff97 	bl	8000f24 <delay>
 	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	2102      	movs	r1, #2
 8000ffa:	4806      	ldr	r0, [pc, #24]	@ (8001014 <DHT11_Start+0x3c>)
 8000ffc:	f001 f96d 	bl	80022da <HAL_GPIO_WritePin>
 	delay(20);
 8001000:	2014      	movs	r0, #20
 8001002:	f7ff ff8f 	bl	8000f24 <delay>
 	SET_PIN_INPUT(DHT11_PORT, DHT11_PIN);
 8001006:	2102      	movs	r1, #2
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <DHT11_Start+0x3c>)
 800100a:	f7ff ffc5 	bl	8000f98 <SET_PIN_INPUT>
 }
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40010800 	.word	0x40010800

08001018 <Check_Response>:

  uint8_t Check_Response (void){
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 	uint8_t Response = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	71fb      	strb	r3, [r7, #7]
 	delay (40);
 8001022:	2028      	movs	r0, #40	@ 0x28
 8001024:	f7ff ff7e 	bl	8000f24 <delay>
 	if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))){
 8001028:	2102      	movs	r1, #2
 800102a:	4811      	ldr	r0, [pc, #68]	@ (8001070 <Check_Response+0x58>)
 800102c:	f001 f93e 	bl	80022ac <HAL_GPIO_ReadPin>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d10e      	bne.n	8001054 <Check_Response+0x3c>
 		delay (80);
 8001036:	2050      	movs	r0, #80	@ 0x50
 8001038:	f7ff ff74 	bl	8000f24 <delay>
 		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 800103c:	2102      	movs	r1, #2
 800103e:	480c      	ldr	r0, [pc, #48]	@ (8001070 <Check_Response+0x58>)
 8001040:	f001 f934 	bl	80022ac <HAL_GPIO_ReadPin>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d002      	beq.n	8001050 <Check_Response+0x38>
 800104a:	2301      	movs	r3, #1
 800104c:	71fb      	strb	r3, [r7, #7]
 800104e:	e001      	b.n	8001054 <Check_Response+0x3c>
 		else Response = -1;  //255
 8001050:	23ff      	movs	r3, #255	@ 0xff
 8001052:	71fb      	strb	r3, [r7, #7]
 	}
 	while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // doi pin xung thap
 8001054:	bf00      	nop
 8001056:	2102      	movs	r1, #2
 8001058:	4805      	ldr	r0, [pc, #20]	@ (8001070 <Check_Response+0x58>)
 800105a:	f001 f927 	bl	80022ac <HAL_GPIO_ReadPin>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d1f8      	bne.n	8001056 <Check_Response+0x3e>

 	return Response;
 8001064:	79fb      	ldrb	r3, [r7, #7]
 }
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40010800 	.word	0x40010800

08001074 <DHT11_Read>:

 uint8_t DHT11_Read (void){
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 	uint8_t i, j;
 	for (j=0; j<8; j++){
 800107a:	2300      	movs	r3, #0
 800107c:	71bb      	strb	r3, [r7, #6]
 800107e:	e037      	b.n	80010f0 <DHT11_Read+0x7c>
 		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 8001080:	bf00      	nop
 8001082:	2102      	movs	r1, #2
 8001084:	481e      	ldr	r0, [pc, #120]	@ (8001100 <DHT11_Read+0x8c>)
 8001086:	f001 f911 	bl	80022ac <HAL_GPIO_ReadPin>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d0f8      	beq.n	8001082 <DHT11_Read+0xe>
 		delay (40);   // wait for 40 us, cho trong 40us, neu Readdht11 ma xuong 0 --> nhan bit 0, neu sau 40us ma chua xuong 0--> nhan bit 1
 8001090:	2028      	movs	r0, #40	@ 0x28
 8001092:	f7ff ff47 	bl	8000f24 <delay>
 		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001096:	2102      	movs	r1, #2
 8001098:	4819      	ldr	r0, [pc, #100]	@ (8001100 <DHT11_Read+0x8c>)
 800109a:	f001 f907 	bl	80022ac <HAL_GPIO_ReadPin>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d10e      	bne.n	80010c2 <DHT11_Read+0x4e>
 		{
 			i&= ~(1<<(7-j));   // write 0
 80010a4:	79bb      	ldrb	r3, [r7, #6]
 80010a6:	f1c3 0307 	rsb	r3, r3, #7
 80010aa:	2201      	movs	r2, #1
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	b25b      	sxtb	r3, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	b25a      	sxtb	r2, r3
 80010b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ba:	4013      	ands	r3, r2
 80010bc:	b25b      	sxtb	r3, r3
 80010be:	71fb      	strb	r3, [r7, #7]
 80010c0:	e00b      	b.n	80010da <DHT11_Read+0x66>
 		}
 		else {
 			i|= (1<<(7-j));
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	f1c3 0307 	rsb	r3, r3, #7
 80010c8:	2201      	movs	r2, #1
 80010ca:	fa02 f303 	lsl.w	r3, r2, r3
 80010ce:	b25a      	sxtb	r2, r3
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	b25b      	sxtb	r3, r3
 80010d8:	71fb      	strb	r3, [r7, #7]
 		}			// pin high , write 1
 		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));
 80010da:	bf00      	nop
 80010dc:	2102      	movs	r1, #2
 80010de:	4808      	ldr	r0, [pc, #32]	@ (8001100 <DHT11_Read+0x8c>)
 80010e0:	f001 f8e4 	bl	80022ac <HAL_GPIO_ReadPin>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1f8      	bne.n	80010dc <DHT11_Read+0x68>
 	for (j=0; j<8; j++){
 80010ea:	79bb      	ldrb	r3, [r7, #6]
 80010ec:	3301      	adds	r3, #1
 80010ee:	71bb      	strb	r3, [r7, #6]
 80010f0:	79bb      	ldrb	r3, [r7, #6]
 80010f2:	2b07      	cmp	r3, #7
 80010f4:	d9c4      	bls.n	8001080 <DHT11_Read+0xc>
 	}
 	return i;
 80010f6:	79fb      	ldrb	r3, [r7, #7]
 }
 80010f8:	4618      	mov	r0, r3
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40010800 	.word	0x40010800

08001104 <Display>:

 void Display(float Temperature, float Humidity) {
 8001104:	b590      	push	{r4, r7, lr}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
 	    //HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
      uint16_t temp_humi_display;
      uint8_t digits[4]; // Mảng lưu từng chữ số

      // Chuyển đổi nhiệt độ và độ ẩm thành giá trị nguyên để hiển thị
      temp_humi_display = (uint8_t)Temperature * 100 + (uint8_t)Humidity;
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff fe18 	bl	8000d44 <__aeabi_f2uiz>
 8001114:	4603      	mov	r3, r0
 8001116:	b2db      	uxtb	r3, r3
 8001118:	461a      	mov	r2, r3
 800111a:	0092      	lsls	r2, r2, #2
 800111c:	4413      	add	r3, r2
 800111e:	461a      	mov	r2, r3
 8001120:	0091      	lsls	r1, r2, #2
 8001122:	461a      	mov	r2, r3
 8001124:	460b      	mov	r3, r1
 8001126:	4413      	add	r3, r2
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	b29c      	uxth	r4, r3
 800112c:	6838      	ldr	r0, [r7, #0]
 800112e:	f7ff fe09 	bl	8000d44 <__aeabi_f2uiz>
 8001132:	4603      	mov	r3, r0
 8001134:	b2db      	uxtb	r3, r3
 8001136:	4423      	add	r3, r4
 8001138:	81fb      	strh	r3, [r7, #14]

      // Tách từng chữ số từ giá trị
      ConvertNumberToDigits(temp_humi_display, digits);
 800113a:	f107 0208 	add.w	r2, r7, #8
 800113e:	89fb      	ldrh	r3, [r7, #14]
 8001140:	4611      	mov	r1, r2
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fe5a 	bl	8000dfc <ConvertNumberToDigits>

      // Gửi dữ liệu đến LED thông qua giao tiếp SPI
      SendToLED_SPI(digits);
 8001148:	f107 0308 	add.w	r3, r7, #8
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff febd 	bl	8000ecc <SendToLED_SPI>
  }
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	bd90      	pop	{r4, r7, pc}
	...

0800115c <StateMachine_Run>:

 void StateMachine_Run(void) {
 800115c:	b5b0      	push	{r4, r5, r7, lr}
 800115e:	b0a6      	sub	sp, #152	@ 0x98
 8001160:	af02      	add	r7, sp, #8

     switch (currentState) {
 8001162:	4b99      	ldr	r3, [pc, #612]	@ (80013c8 <StateMachine_Run+0x26c>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b03      	cmp	r3, #3
 8001168:	f200 8126 	bhi.w	80013b8 <StateMachine_Run+0x25c>
 800116c:	a201      	add	r2, pc, #4	@ (adr r2, 8001174 <StateMachine_Run+0x18>)
 800116e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001172:	bf00      	nop
 8001174:	08001185 	.word	0x08001185
 8001178:	0800124d 	.word	0x0800124d
 800117c:	08001299 	.word	0x08001299
 8001180:	08001335 	.word	0x08001335

         case STATE_READ_TEMP:

     	    char msg1[] = "Task 1 is running\r\n";
 8001184:	4b91      	ldr	r3, [pc, #580]	@ (80013cc <StateMachine_Run+0x270>)
 8001186:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 800118a:	461d      	mov	r5, r3
 800118c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800118e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001190:	682b      	ldr	r3, [r5, #0]
 8001192:	6023      	str	r3, [r4, #0]
     	    HAL_UART_Transmit(&huart1, (uint8_t *)msg1, strlen(msg1), HAL_MAX_DELAY);
 8001194:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001198:	4618      	mov	r0, r3
 800119a:	f7fe ffd9 	bl	8000150 <strlen>
 800119e:	4603      	mov	r3, r0
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
 80011aa:	4889      	ldr	r0, [pc, #548]	@ (80013d0 <StateMachine_Run+0x274>)
 80011ac:	f002 fa52 	bl	8003654 <HAL_UART_Transmit>

            DHT11_Start();                     // Kích hoạt giao tiếp với DHT11
 80011b0:	f7ff ff12 	bl	8000fd8 <DHT11_Start>
            Presence = Check_Response();       // Kiểm tra phản hồi từ DHT11
 80011b4:	f7ff ff30 	bl	8001018 <Check_Response>
 80011b8:	4603      	mov	r3, r0
 80011ba:	461a      	mov	r2, r3
 80011bc:	4b85      	ldr	r3, [pc, #532]	@ (80013d4 <StateMachine_Run+0x278>)
 80011be:	701a      	strb	r2, [r3, #0]
            R1 = DHT11_Read();             // �?�?c phần nguyên độ ẩm
 80011c0:	f7ff ff58 	bl	8001074 <DHT11_Read>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b83      	ldr	r3, [pc, #524]	@ (80013d8 <StateMachine_Run+0x27c>)
 80011ca:	701a      	strb	r2, [r3, #0]
            R2 = DHT11_Read();             // �?�?c phần thập phân độ ẩm
 80011cc:	f7ff ff52 	bl	8001074 <DHT11_Read>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	4b81      	ldr	r3, [pc, #516]	@ (80013dc <StateMachine_Run+0x280>)
 80011d6:	701a      	strb	r2, [r3, #0]
            T1 = DHT11_Read();             // �?�?c phần nguyên nhiệt độ
 80011d8:	f7ff ff4c 	bl	8001074 <DHT11_Read>
 80011dc:	4603      	mov	r3, r0
 80011de:	461a      	mov	r2, r3
 80011e0:	4b7f      	ldr	r3, [pc, #508]	@ (80013e0 <StateMachine_Run+0x284>)
 80011e2:	701a      	strb	r2, [r3, #0]
            T2 = DHT11_Read();             // �?�?c phần thập phân nhiệt độ
 80011e4:	f7ff ff46 	bl	8001074 <DHT11_Read>
 80011e8:	4603      	mov	r3, r0
 80011ea:	461a      	mov	r2, r3
 80011ec:	4b7d      	ldr	r3, [pc, #500]	@ (80013e4 <StateMachine_Run+0x288>)
 80011ee:	701a      	strb	r2, [r3, #0]
            sum = DHT11_Read();            // �?�?c checksum để kiểm tra tính hợp lệ
 80011f0:	f7ff ff40 	bl	8001074 <DHT11_Read>
 80011f4:	4603      	mov	r3, r0
 80011f6:	461a      	mov	r2, r3
 80011f8:	4b7b      	ldr	r3, [pc, #492]	@ (80013e8 <StateMachine_Run+0x28c>)
 80011fa:	801a      	strh	r2, [r3, #0]

            TEMP = T1 + T2 / 10.0;         // Tính nhiệt độ (phần nguyên + phần thập phân)
 80011fc:	4b78      	ldr	r3, [pc, #480]	@ (80013e0 <StateMachine_Run+0x284>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f8ff 	bl	8000404 <__aeabi_i2d>
 8001206:	4604      	mov	r4, r0
 8001208:	460d      	mov	r5, r1
 800120a:	4b76      	ldr	r3, [pc, #472]	@ (80013e4 <StateMachine_Run+0x288>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f8f8 	bl	8000404 <__aeabi_i2d>
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b74      	ldr	r3, [pc, #464]	@ (80013ec <StateMachine_Run+0x290>)
 800121a:	f7ff fa87 	bl	800072c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4620      	mov	r0, r4
 8001224:	4629      	mov	r1, r5
 8001226:	f7fe ffa1 	bl	800016c <__adddf3>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	4610      	mov	r0, r2
 8001230:	4619      	mov	r1, r3
 8001232:	f7ff fc29 	bl	8000a88 <__aeabi_d2f>
 8001236:	4603      	mov	r3, r0
 8001238:	4a6d      	ldr	r2, [pc, #436]	@ (80013f0 <StateMachine_Run+0x294>)
 800123a:	6013      	str	r3, [r2, #0]
            Temperature = TEMP;
 800123c:	4b6c      	ldr	r3, [pc, #432]	@ (80013f0 <StateMachine_Run+0x294>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a6c      	ldr	r2, [pc, #432]	@ (80013f4 <StateMachine_Run+0x298>)
 8001242:	6013      	str	r3, [r2, #0]

            currentState = STATE_READ_HUMI; // Chuyển sang trạng thái hiển thị LED
 8001244:	4b60      	ldr	r3, [pc, #384]	@ (80013c8 <StateMachine_Run+0x26c>)
 8001246:	2201      	movs	r2, #1
 8001248:	701a      	strb	r2, [r3, #0]
            break;
 800124a:	e0b9      	b.n	80013c0 <StateMachine_Run+0x264>

         case STATE_READ_HUMI:

     	    char msg2[] = "Task 2 is running\r\n";
 800124c:	4b6a      	ldr	r3, [pc, #424]	@ (80013f8 <StateMachine_Run+0x29c>)
 800124e:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8001252:	461d      	mov	r5, r3
 8001254:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001256:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001258:	682b      	ldr	r3, [r5, #0]
 800125a:	6023      	str	r3, [r4, #0]
     	    HAL_UART_Transmit(&huart1, (uint8_t *)msg2, strlen(msg2), HAL_MAX_DELAY);
 800125c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001260:	4618      	mov	r0, r3
 8001262:	f7fe ff75 	bl	8000150 <strlen>
 8001266:	4603      	mov	r3, r0
 8001268:	b29a      	uxth	r2, r3
 800126a:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
 8001272:	4857      	ldr	r0, [pc, #348]	@ (80013d0 <StateMachine_Run+0x274>)
 8001274:	f002 f9ee 	bl	8003654 <HAL_UART_Transmit>

            RH = R1;
 8001278:	4b57      	ldr	r3, [pc, #348]	@ (80013d8 <StateMachine_Run+0x27c>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff fd09 	bl	8000c94 <__aeabi_ui2f>
 8001282:	4603      	mov	r3, r0
 8001284:	4a5d      	ldr	r2, [pc, #372]	@ (80013fc <StateMachine_Run+0x2a0>)
 8001286:	6013      	str	r3, [r2, #0]
            Humidity = RH;
 8001288:	4b5c      	ldr	r3, [pc, #368]	@ (80013fc <StateMachine_Run+0x2a0>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a5c      	ldr	r2, [pc, #368]	@ (8001400 <StateMachine_Run+0x2a4>)
 800128e:	6013      	str	r3, [r2, #0]
            currentState = STATE_SEND_UART; // Chuyển sang trạng thái hiển thị LED
 8001290:	4b4d      	ldr	r3, [pc, #308]	@ (80013c8 <StateMachine_Run+0x26c>)
 8001292:	2202      	movs	r2, #2
 8001294:	701a      	strb	r2, [r3, #0]
            break;
 8001296:	e093      	b.n	80013c0 <StateMachine_Run+0x264>

         case STATE_SEND_UART:
     	    char msg3[] = "Task 3 is running\r\n";
 8001298:	4b5a      	ldr	r3, [pc, #360]	@ (8001404 <StateMachine_Run+0x2a8>)
 800129a:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 800129e:	461d      	mov	r5, r3
 80012a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012a4:	682b      	ldr	r3, [r5, #0]
 80012a6:	6023      	str	r3, [r4, #0]
     	    HAL_UART_Transmit(&huart1, (uint8_t *)msg3, strlen(msg3), HAL_MAX_DELAY);
 80012a8:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7fe ff4f 	bl	8000150 <strlen>
 80012b2:	4603      	mov	r3, r0
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 80012ba:	f04f 33ff 	mov.w	r3, #4294967295
 80012be:	4844      	ldr	r0, [pc, #272]	@ (80013d0 <StateMachine_Run+0x274>)
 80012c0:	f002 f9c8 	bl	8003654 <HAL_UART_Transmit>

            char buffer[50];
            // Gửi nhiệt độ
            snprintf(buffer, sizeof(buffer), "Temp: %.1f \n", Temperature);
 80012c4:	4b4b      	ldr	r3, [pc, #300]	@ (80013f4 <StateMachine_Run+0x298>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f8ad 	bl	8000428 <__aeabi_f2d>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	1d38      	adds	r0, r7, #4
 80012d4:	e9cd 2300 	strd	r2, r3, [sp]
 80012d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001408 <StateMachine_Run+0x2ac>)
 80012da:	2132      	movs	r1, #50	@ 0x32
 80012dc:	f003 fcf2 	bl	8004cc4 <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 80012e0:	1d3b      	adds	r3, r7, #4
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7fe ff34 	bl	8000150 <strlen>
 80012e8:	4603      	mov	r3, r0
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	1d39      	adds	r1, r7, #4
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	4837      	ldr	r0, [pc, #220]	@ (80013d0 <StateMachine_Run+0x274>)
 80012f4:	f002 f9ae 	bl	8003654 <HAL_UART_Transmit>

            // Gửi độ ẩm
            snprintf(buffer, sizeof(buffer), "Hum: %.1f \n", Humidity);
 80012f8:	4b41      	ldr	r3, [pc, #260]	@ (8001400 <StateMachine_Run+0x2a4>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f893 	bl	8000428 <__aeabi_f2d>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	1d38      	adds	r0, r7, #4
 8001308:	e9cd 2300 	strd	r2, r3, [sp]
 800130c:	4a3f      	ldr	r2, [pc, #252]	@ (800140c <StateMachine_Run+0x2b0>)
 800130e:	2132      	movs	r1, #50	@ 0x32
 8001310:	f003 fcd8 	bl	8004cc4 <sniprintf>
            HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001314:	1d3b      	adds	r3, r7, #4
 8001316:	4618      	mov	r0, r3
 8001318:	f7fe ff1a 	bl	8000150 <strlen>
 800131c:	4603      	mov	r3, r0
 800131e:	b29a      	uxth	r2, r3
 8001320:	1d39      	adds	r1, r7, #4
 8001322:	f04f 33ff 	mov.w	r3, #4294967295
 8001326:	482a      	ldr	r0, [pc, #168]	@ (80013d0 <StateMachine_Run+0x274>)
 8001328:	f002 f994 	bl	8003654 <HAL_UART_Transmit>

            currentState = STATE_UPDATE_LED; // Chuyển sang trạng thái hiển thị LED
 800132c:	4b26      	ldr	r3, [pc, #152]	@ (80013c8 <StateMachine_Run+0x26c>)
 800132e:	2203      	movs	r2, #3
 8001330:	701a      	strb	r2, [r3, #0]
            break;
 8001332:	e045      	b.n	80013c0 <StateMachine_Run+0x264>

         case STATE_UPDATE_LED:
     	    char msg4[] = "Task 4 is running\r\n";
 8001334:	4b36      	ldr	r3, [pc, #216]	@ (8001410 <StateMachine_Run+0x2b4>)
 8001336:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800133a:	461d      	mov	r5, r3
 800133c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001340:	682b      	ldr	r3, [r5, #0]
 8001342:	6023      	str	r3, [r4, #0]
     	    HAL_UART_Transmit(&huart1, (uint8_t *)msg4, strlen(msg4), HAL_MAX_DELAY);
 8001344:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001348:	4618      	mov	r0, r3
 800134a:	f7fe ff01 	bl	8000150 <strlen>
 800134e:	4603      	mov	r3, r0
 8001350:	b29a      	uxth	r2, r3
 8001352:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	481d      	ldr	r0, [pc, #116]	@ (80013d0 <StateMachine_Run+0x274>)
 800135c:	f002 f97a 	bl	8003654 <HAL_UART_Transmit>
            uint16_t temp_humi_display;
            uint8_t digits[4]; // Mảng lưu từng chữ số

            // Chuyển đổi nhiệt độ và độ ẩm thành giá trị nguyên để hiển thị
            temp_humi_display = (uint8_t)Temperature * 100 + (uint8_t)Humidity;
 8001360:	4b24      	ldr	r3, [pc, #144]	@ (80013f4 <StateMachine_Run+0x298>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fced 	bl	8000d44 <__aeabi_f2uiz>
 800136a:	4603      	mov	r3, r0
 800136c:	b2db      	uxtb	r3, r3
 800136e:	461a      	mov	r2, r3
 8001370:	0092      	lsls	r2, r2, #2
 8001372:	4413      	add	r3, r2
 8001374:	461a      	mov	r2, r3
 8001376:	0091      	lsls	r1, r2, #2
 8001378:	461a      	mov	r2, r3
 800137a:	460b      	mov	r3, r1
 800137c:	4413      	add	r3, r2
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	b29c      	uxth	r4, r3
 8001382:	4b1f      	ldr	r3, [pc, #124]	@ (8001400 <StateMachine_Run+0x2a4>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fcdc 	bl	8000d44 <__aeabi_f2uiz>
 800138c:	4603      	mov	r3, r0
 800138e:	b2db      	uxtb	r3, r3
 8001390:	4423      	add	r3, r4
 8001392:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

            // Tách từng chữ số từ giá trị
            ConvertNumberToDigits(temp_humi_display, digits);
 8001396:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800139a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800139e:	4611      	mov	r1, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fd2b 	bl	8000dfc <ConvertNumberToDigits>

            // Gửi dữ liệu đến LED thông qua giao tiếp SPI
            SendToLED_SPI(digits);
 80013a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff fd8e 	bl	8000ecc <SendToLED_SPI>

            currentState = STATE_READ_TEMP; // Quay lại trạng thái đ�?c cảm biến
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <StateMachine_Run+0x26c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
            break;
 80013b6:	e003      	b.n	80013c0 <StateMachine_Run+0x264>

         default:
            currentState = STATE_READ_TEMP; // Reset trạng thái nếu gặp lỗi
 80013b8:	4b03      	ldr	r3, [pc, #12]	@ (80013c8 <StateMachine_Run+0x26c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	701a      	strb	r2, [r3, #0]
            break;
 80013be:	bf00      	nop
     }
 }
 80013c0:	bf00      	nop
 80013c2:	3790      	adds	r7, #144	@ 0x90
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bdb0      	pop	{r4, r5, r7, pc}
 80013c8:	200002f5 	.word	0x200002f5
 80013cc:	08006fb4 	.word	0x08006fb4
 80013d0:	200002ac 	.word	0x200002ac
 80013d4:	2000030c 	.word	0x2000030c
 80013d8:	200002f6 	.word	0x200002f6
 80013dc:	200002f7 	.word	0x200002f7
 80013e0:	200002f8 	.word	0x200002f8
 80013e4:	200002f9 	.word	0x200002f9
 80013e8:	200002fa 	.word	0x200002fa
 80013ec:	40240000 	.word	0x40240000
 80013f0:	20000300 	.word	0x20000300
 80013f4:	20000304 	.word	0x20000304
 80013f8:	08006fc8 	.word	0x08006fc8
 80013fc:	200002fc 	.word	0x200002fc
 8001400:	20000308 	.word	0x20000308
 8001404:	08006fdc 	.word	0x08006fdc
 8001408:	08006f98 	.word	0x08006f98
 800140c:	08006fa8 	.word	0x08006fa8
 8001410:	08006ff0 	.word	0x08006ff0

08001414 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001418:	f000 fb7e 	bl	8001b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800141c:	f000 f82e 	bl	800147c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001420:	f000 f922 	bl	8001668 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001424:	f000 f870 	bl	8001508 <MX_SPI1_Init>
  MX_TIM1_Init();
 8001428:	f000 f8a4 	bl	8001574 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800142c:	f000 f8f2 	bl	8001614 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001430:	480e      	ldr	r0, [pc, #56]	@ (800146c <main+0x58>)
 8001432:	f001 fe4b 	bl	80030cc <HAL_TIM_Base_Start>
  HAL_UART_Receive_IT(&huart1, &received_data, 1);
 8001436:	2201      	movs	r2, #1
 8001438:	490d      	ldr	r1, [pc, #52]	@ (8001470 <main+0x5c>)
 800143a:	480e      	ldr	r0, [pc, #56]	@ (8001474 <main+0x60>)
 800143c:	f002 f995 	bl	800376a <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (system_running) {
 8001440:	4b0d      	ldr	r3, [pc, #52]	@ (8001478 <main+0x64>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <main+0x42>
      StateMachine_Run(); // Chạy máy trạng thái
 8001448:	f7ff fe88 	bl	800115c <StateMachine_Run>
      HAL_Delay(1000);    // Chu kỳ lặp lại sau mỗi 1 giây
 800144c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001450:	f000 fbc4 	bl	8001bdc <HAL_Delay>
 8001454:	e7f4      	b.n	8001440 <main+0x2c>
	  } else {
  	    Display(00, 00);
 8001456:	f04f 0100 	mov.w	r1, #0
 800145a:	f04f 0000 	mov.w	r0, #0
 800145e:	f7ff fe51 	bl	8001104 <Display>
  	    HAL_Delay(2000);
 8001462:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001466:	f000 fbb9 	bl	8001bdc <HAL_Delay>
	  if (system_running) {
 800146a:	e7e9      	b.n	8001440 <main+0x2c>
 800146c:	20000264 	.word	0x20000264
 8001470:	200002f4 	.word	0x200002f4
 8001474:	200002ac 	.word	0x200002ac
 8001478:	20000000 	.word	0x20000000

0800147c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b090      	sub	sp, #64	@ 0x40
 8001480:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001482:	f107 0318 	add.w	r3, r7, #24
 8001486:	2228      	movs	r2, #40	@ 0x28
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f003 fc91 	bl	8004db2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800149e:	2301      	movs	r3, #1
 80014a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80014a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014ac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ae:	2301      	movs	r3, #1
 80014b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014b2:	2302      	movs	r3, #2
 80014b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80014bc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80014c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c2:	f107 0318 	add.w	r3, r7, #24
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 ff20 	bl	800230c <HAL_RCC_OscConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80014d2:	f000 f915 	bl	8001700 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d6:	230f      	movs	r3, #15
 80014d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014da:	2302      	movs	r3, #2
 80014dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2100      	movs	r1, #0
 80014ee:	4618      	mov	r0, r3
 80014f0:	f001 f98e 	bl	8002810 <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x82>
  {
    Error_Handler();
 80014fa:	f000 f901 	bl	8001700 <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3740      	adds	r7, #64	@ 0x40
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800150c:	4b17      	ldr	r3, [pc, #92]	@ (800156c <MX_SPI1_Init+0x64>)
 800150e:	4a18      	ldr	r2, [pc, #96]	@ (8001570 <MX_SPI1_Init+0x68>)
 8001510:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001512:	4b16      	ldr	r3, [pc, #88]	@ (800156c <MX_SPI1_Init+0x64>)
 8001514:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001518:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800151a:	4b14      	ldr	r3, [pc, #80]	@ (800156c <MX_SPI1_Init+0x64>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001520:	4b12      	ldr	r3, [pc, #72]	@ (800156c <MX_SPI1_Init+0x64>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001526:	4b11      	ldr	r3, [pc, #68]	@ (800156c <MX_SPI1_Init+0x64>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800152c:	4b0f      	ldr	r3, [pc, #60]	@ (800156c <MX_SPI1_Init+0x64>)
 800152e:	2200      	movs	r2, #0
 8001530:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001532:	4b0e      	ldr	r3, [pc, #56]	@ (800156c <MX_SPI1_Init+0x64>)
 8001534:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001538:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800153a:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <MX_SPI1_Init+0x64>)
 800153c:	2218      	movs	r2, #24
 800153e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001540:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <MX_SPI1_Init+0x64>)
 8001542:	2200      	movs	r2, #0
 8001544:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001546:	4b09      	ldr	r3, [pc, #36]	@ (800156c <MX_SPI1_Init+0x64>)
 8001548:	2200      	movs	r2, #0
 800154a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800154c:	4b07      	ldr	r3, [pc, #28]	@ (800156c <MX_SPI1_Init+0x64>)
 800154e:	2200      	movs	r2, #0
 8001550:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001552:	4b06      	ldr	r3, [pc, #24]	@ (800156c <MX_SPI1_Init+0x64>)
 8001554:	220a      	movs	r2, #10
 8001556:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001558:	4804      	ldr	r0, [pc, #16]	@ (800156c <MX_SPI1_Init+0x64>)
 800155a:	f001 fae7 	bl	8002b2c <HAL_SPI_Init>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001564:	f000 f8cc 	bl	8001700 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001568:	bf00      	nop
 800156a:	bd80      	pop	{r7, pc}
 800156c:	2000020c 	.word	0x2000020c
 8001570:	40013000 	.word	0x40013000

08001574 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]
 8001586:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001588:	463b      	mov	r3, r7
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001590:	4b1e      	ldr	r3, [pc, #120]	@ (800160c <MX_TIM1_Init+0x98>)
 8001592:	4a1f      	ldr	r2, [pc, #124]	@ (8001610 <MX_TIM1_Init+0x9c>)
 8001594:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 8001596:	4b1d      	ldr	r3, [pc, #116]	@ (800160c <MX_TIM1_Init+0x98>)
 8001598:	220f      	movs	r2, #15
 800159a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <MX_TIM1_Init+0x98>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80015a2:	4b1a      	ldr	r3, [pc, #104]	@ (800160c <MX_TIM1_Init+0x98>)
 80015a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015a8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015aa:	4b18      	ldr	r3, [pc, #96]	@ (800160c <MX_TIM1_Init+0x98>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015b0:	4b16      	ldr	r3, [pc, #88]	@ (800160c <MX_TIM1_Init+0x98>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b6:	4b15      	ldr	r3, [pc, #84]	@ (800160c <MX_TIM1_Init+0x98>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015bc:	4813      	ldr	r0, [pc, #76]	@ (800160c <MX_TIM1_Init+0x98>)
 80015be:	f001 fd36 	bl	800302e <HAL_TIM_Base_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80015c8:	f000 f89a 	bl	8001700 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015d2:	f107 0308 	add.w	r3, r7, #8
 80015d6:	4619      	mov	r1, r3
 80015d8:	480c      	ldr	r0, [pc, #48]	@ (800160c <MX_TIM1_Init+0x98>)
 80015da:	f001 fdc1 	bl	8003160 <HAL_TIM_ConfigClockSource>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80015e4:	f000 f88c 	bl	8001700 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e8:	2300      	movs	r3, #0
 80015ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015f0:	463b      	mov	r3, r7
 80015f2:	4619      	mov	r1, r3
 80015f4:	4805      	ldr	r0, [pc, #20]	@ (800160c <MX_TIM1_Init+0x98>)
 80015f6:	f001 ff7f 	bl	80034f8 <HAL_TIMEx_MasterConfigSynchronization>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001600:	f000 f87e 	bl	8001700 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000264 	.word	0x20000264
 8001610:	40012c00 	.word	0x40012c00

08001614 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001618:	4b11      	ldr	r3, [pc, #68]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 800161a:	4a12      	ldr	r2, [pc, #72]	@ (8001664 <MX_USART1_UART_Init+0x50>)
 800161c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800161e:	4b10      	ldr	r3, [pc, #64]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 8001620:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001624:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001626:	4b0e      	ldr	r3, [pc, #56]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 8001628:	2200      	movs	r2, #0
 800162a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800162c:	4b0c      	ldr	r3, [pc, #48]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 800162e:	2200      	movs	r2, #0
 8001630:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001632:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001638:	4b09      	ldr	r3, [pc, #36]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 800163a:	220c      	movs	r2, #12
 800163c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 8001646:	2200      	movs	r2, #0
 8001648:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800164a:	4805      	ldr	r0, [pc, #20]	@ (8001660 <MX_USART1_UART_Init+0x4c>)
 800164c:	f001 ffb2 	bl	80035b4 <HAL_UART_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001656:	f000 f853 	bl	8001700 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200002ac 	.word	0x200002ac
 8001664:	40013800 	.word	0x40013800

08001668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166e:	f107 0308 	add.w	r3, r7, #8
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]
 800167a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800167c:	4b1e      	ldr	r3, [pc, #120]	@ (80016f8 <MX_GPIO_Init+0x90>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	4a1d      	ldr	r2, [pc, #116]	@ (80016f8 <MX_GPIO_Init+0x90>)
 8001682:	f043 0320 	orr.w	r3, r3, #32
 8001686:	6193      	str	r3, [r2, #24]
 8001688:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <MX_GPIO_Init+0x90>)
 800168a:	699b      	ldr	r3, [r3, #24]
 800168c:	f003 0320 	and.w	r3, r3, #32
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001694:	4b18      	ldr	r3, [pc, #96]	@ (80016f8 <MX_GPIO_Init+0x90>)
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	4a17      	ldr	r2, [pc, #92]	@ (80016f8 <MX_GPIO_Init+0x90>)
 800169a:	f043 0304 	orr.w	r3, r3, #4
 800169e:	6193      	str	r3, [r2, #24]
 80016a0:	4b15      	ldr	r3, [pc, #84]	@ (80016f8 <MX_GPIO_Init+0x90>)
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	603b      	str	r3, [r7, #0]
 80016aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2112      	movs	r1, #18
 80016b0:	4812      	ldr	r0, [pc, #72]	@ (80016fc <MX_GPIO_Init+0x94>)
 80016b2:	f000 fe12 	bl	80022da <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016b6:	2302      	movs	r3, #2
 80016b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c2:	2302      	movs	r3, #2
 80016c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c6:	f107 0308 	add.w	r3, r7, #8
 80016ca:	4619      	mov	r1, r3
 80016cc:	480b      	ldr	r0, [pc, #44]	@ (80016fc <MX_GPIO_Init+0x94>)
 80016ce:	f000 fc69 	bl	8001fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016d2:	2310      	movs	r3, #16
 80016d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016de:	2303      	movs	r3, #3
 80016e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	4619      	mov	r1, r3
 80016e8:	4804      	ldr	r0, [pc, #16]	@ (80016fc <MX_GPIO_Init+0x94>)
 80016ea:	f000 fc5b 	bl	8001fa4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016ee:	bf00      	nop
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40010800 	.word	0x40010800

08001700 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001704:	b672      	cpsid	i
}
 8001706:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <Error_Handler+0x8>

0800170c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001712:	4b15      	ldr	r3, [pc, #84]	@ (8001768 <HAL_MspInit+0x5c>)
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	4a14      	ldr	r2, [pc, #80]	@ (8001768 <HAL_MspInit+0x5c>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6193      	str	r3, [r2, #24]
 800171e:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <HAL_MspInit+0x5c>)
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800172a:	4b0f      	ldr	r3, [pc, #60]	@ (8001768 <HAL_MspInit+0x5c>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	4a0e      	ldr	r2, [pc, #56]	@ (8001768 <HAL_MspInit+0x5c>)
 8001730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001734:	61d3      	str	r3, [r2, #28]
 8001736:	4b0c      	ldr	r3, [pc, #48]	@ (8001768 <HAL_MspInit+0x5c>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800173e:	607b      	str	r3, [r7, #4]
 8001740:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001742:	4b0a      	ldr	r3, [pc, #40]	@ (800176c <HAL_MspInit+0x60>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	4a04      	ldr	r2, [pc, #16]	@ (800176c <HAL_MspInit+0x60>)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800175e:	bf00      	nop
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	40021000 	.word	0x40021000
 800176c:	40010000 	.word	0x40010000

08001770 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a15      	ldr	r2, [pc, #84]	@ (80017e0 <HAL_SPI_MspInit+0x70>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d123      	bne.n	80017d8 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001790:	4b14      	ldr	r3, [pc, #80]	@ (80017e4 <HAL_SPI_MspInit+0x74>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4a13      	ldr	r2, [pc, #76]	@ (80017e4 <HAL_SPI_MspInit+0x74>)
 8001796:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800179a:	6193      	str	r3, [r2, #24]
 800179c:	4b11      	ldr	r3, [pc, #68]	@ (80017e4 <HAL_SPI_MspInit+0x74>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a8:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <HAL_SPI_MspInit+0x74>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a0d      	ldr	r2, [pc, #52]	@ (80017e4 <HAL_SPI_MspInit+0x74>)
 80017ae:	f043 0304 	orr.w	r3, r3, #4
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b0b      	ldr	r3, [pc, #44]	@ (80017e4 <HAL_SPI_MspInit+0x74>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	60bb      	str	r3, [r7, #8]
 80017be:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80017c0:	23a0      	movs	r3, #160	@ 0xa0
 80017c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c4:	2302      	movs	r3, #2
 80017c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c8:	2303      	movs	r3, #3
 80017ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	f107 0310 	add.w	r3, r7, #16
 80017d0:	4619      	mov	r1, r3
 80017d2:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <HAL_SPI_MspInit+0x78>)
 80017d4:	f000 fbe6 	bl	8001fa4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80017d8:	bf00      	nop
 80017da:	3720      	adds	r7, #32
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40013000 	.word	0x40013000
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40010800 	.word	0x40010800

080017ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a09      	ldr	r2, [pc, #36]	@ (8001820 <HAL_TIM_Base_MspInit+0x34>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d10b      	bne.n	8001816 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017fe:	4b09      	ldr	r3, [pc, #36]	@ (8001824 <HAL_TIM_Base_MspInit+0x38>)
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	4a08      	ldr	r2, [pc, #32]	@ (8001824 <HAL_TIM_Base_MspInit+0x38>)
 8001804:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001808:	6193      	str	r3, [r2, #24]
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <HAL_TIM_Base_MspInit+0x38>)
 800180c:	699b      	ldr	r3, [r3, #24]
 800180e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001816:	bf00      	nop
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr
 8001820:	40012c00 	.word	0x40012c00
 8001824:	40021000 	.word	0x40021000

08001828 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 0310 	add.w	r3, r7, #16
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a20      	ldr	r2, [pc, #128]	@ (80018c4 <HAL_UART_MspInit+0x9c>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d139      	bne.n	80018bc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001848:	4b1f      	ldr	r3, [pc, #124]	@ (80018c8 <HAL_UART_MspInit+0xa0>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a1e      	ldr	r2, [pc, #120]	@ (80018c8 <HAL_UART_MspInit+0xa0>)
 800184e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001852:	6193      	str	r3, [r2, #24]
 8001854:	4b1c      	ldr	r3, [pc, #112]	@ (80018c8 <HAL_UART_MspInit+0xa0>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001860:	4b19      	ldr	r3, [pc, #100]	@ (80018c8 <HAL_UART_MspInit+0xa0>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	4a18      	ldr	r2, [pc, #96]	@ (80018c8 <HAL_UART_MspInit+0xa0>)
 8001866:	f043 0304 	orr.w	r3, r3, #4
 800186a:	6193      	str	r3, [r2, #24]
 800186c:	4b16      	ldr	r3, [pc, #88]	@ (80018c8 <HAL_UART_MspInit+0xa0>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	f003 0304 	and.w	r3, r3, #4
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001878:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800187c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001882:	2303      	movs	r3, #3
 8001884:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001886:	f107 0310 	add.w	r3, r7, #16
 800188a:	4619      	mov	r1, r3
 800188c:	480f      	ldr	r0, [pc, #60]	@ (80018cc <HAL_UART_MspInit+0xa4>)
 800188e:	f000 fb89 	bl	8001fa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001892:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001896:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	4619      	mov	r1, r3
 80018a6:	4809      	ldr	r0, [pc, #36]	@ (80018cc <HAL_UART_MspInit+0xa4>)
 80018a8:	f000 fb7c 	bl	8001fa4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018ac:	2200      	movs	r2, #0
 80018ae:	2100      	movs	r1, #0
 80018b0:	2025      	movs	r0, #37	@ 0x25
 80018b2:	f000 fa8e 	bl	8001dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018b6:	2025      	movs	r0, #37	@ 0x25
 80018b8:	f000 faa7 	bl	8001e0a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80018bc:	bf00      	nop
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40013800 	.word	0x40013800
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40010800 	.word	0x40010800

080018d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <NMI_Handler+0x4>

080018d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <HardFault_Handler+0x4>

080018e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <MemManage_Handler+0x4>

080018e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <BusFault_Handler+0x4>

080018f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <UsageFault_Handler+0x4>

080018f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018fc:	bf00      	nop
 80018fe:	46bd      	mov	sp, r7
 8001900:	bc80      	pop	{r7}
 8001902:	4770      	bx	lr

08001904 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr

0800191c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001920:	f000 f940 	bl	8001ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	bd80      	pop	{r7, pc}

08001928 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800192c:	4802      	ldr	r0, [pc, #8]	@ (8001938 <USART1_IRQHandler+0x10>)
 800192e:	f001 ff41 	bl	80037b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	200002ac 	.word	0x200002ac

0800193c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return 1;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr

0800194a <_kill>:

int _kill(int pid, int sig)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
 8001952:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001954:	f003 fa80 	bl	8004e58 <__errno>
 8001958:	4603      	mov	r3, r0
 800195a:	2216      	movs	r2, #22
 800195c:	601a      	str	r2, [r3, #0]
  return -1;
 800195e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_exit>:

void _exit (int status)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001972:	f04f 31ff 	mov.w	r1, #4294967295
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ffe7 	bl	800194a <_kill>
  while (1) {}    /* Make sure we hang here */
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <_exit+0x12>

08001980 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	e00a      	b.n	80019a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001992:	f3af 8000 	nop.w
 8001996:	4601      	mov	r1, r0
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	60ba      	str	r2, [r7, #8]
 800199e:	b2ca      	uxtb	r2, r1
 80019a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbf0      	blt.n	8001992 <_read+0x12>
  }

  return len;
 80019b0:	687b      	ldr	r3, [r7, #4]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b086      	sub	sp, #24
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60f8      	str	r0, [r7, #12]
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	e009      	b.n	80019e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	60ba      	str	r2, [r7, #8]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	3301      	adds	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dbf1      	blt.n	80019cc <_write+0x12>
  }
  return len;
 80019e8:	687b      	ldr	r3, [r7, #4]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_close>:

int _close(int file)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr

08001a08 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a18:	605a      	str	r2, [r3, #4]
  return 0;
 8001a1a:	2300      	movs	r3, #0
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bc80      	pop	{r7}
 8001a24:	4770      	bx	lr

08001a26 <_isatty>:

int _isatty(int file)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a2e:	2301      	movs	r3, #1
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bc80      	pop	{r7}
 8001a38:	4770      	bx	lr

08001a3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	b085      	sub	sp, #20
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	60f8      	str	r0, [r7, #12]
 8001a42:	60b9      	str	r1, [r7, #8]
 8001a44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
	...

08001a54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a5c:	4a14      	ldr	r2, [pc, #80]	@ (8001ab0 <_sbrk+0x5c>)
 8001a5e:	4b15      	ldr	r3, [pc, #84]	@ (8001ab4 <_sbrk+0x60>)
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a68:	4b13      	ldr	r3, [pc, #76]	@ (8001ab8 <_sbrk+0x64>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d102      	bne.n	8001a76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a70:	4b11      	ldr	r3, [pc, #68]	@ (8001ab8 <_sbrk+0x64>)
 8001a72:	4a12      	ldr	r2, [pc, #72]	@ (8001abc <_sbrk+0x68>)
 8001a74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a76:	4b10      	ldr	r3, [pc, #64]	@ (8001ab8 <_sbrk+0x64>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d207      	bcs.n	8001a94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a84:	f003 f9e8 	bl	8004e58 <__errno>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	220c      	movs	r2, #12
 8001a8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a92:	e009      	b.n	8001aa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a94:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <_sbrk+0x64>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a9a:	4b07      	ldr	r3, [pc, #28]	@ (8001ab8 <_sbrk+0x64>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	4a05      	ldr	r2, [pc, #20]	@ (8001ab8 <_sbrk+0x64>)
 8001aa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3718      	adds	r7, #24
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20005000 	.word	0x20005000
 8001ab4:	00000400 	.word	0x00000400
 8001ab8:	20000310 	.word	0x20000310
 8001abc:	20000468 	.word	0x20000468

08001ac0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001acc:	f7ff fff8 	bl	8001ac0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ad0:	480b      	ldr	r0, [pc, #44]	@ (8001b00 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ad2:	490c      	ldr	r1, [pc, #48]	@ (8001b04 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8001b08 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ad8:	e002      	b.n	8001ae0 <LoopCopyDataInit>

08001ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ade:	3304      	adds	r3, #4

08001ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae4:	d3f9      	bcc.n	8001ada <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ae6:	4a09      	ldr	r2, [pc, #36]	@ (8001b0c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ae8:	4c09      	ldr	r4, [pc, #36]	@ (8001b10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001aec:	e001      	b.n	8001af2 <LoopFillZerobss>

08001aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af0:	3204      	adds	r2, #4

08001af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af4:	d3fb      	bcc.n	8001aee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001af6:	f003 f9b5 	bl	8004e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001afa:	f7ff fc8b 	bl	8001414 <main>
  bx lr
 8001afe:	4770      	bx	lr
  ldr r0, =_sdata
 8001b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b04:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001b08:	080073b0 	.word	0x080073b0
  ldr r2, =_sbss
 8001b0c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001b10:	20000464 	.word	0x20000464

08001b14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b14:	e7fe      	b.n	8001b14 <ADC1_2_IRQHandler>
	...

08001b18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b1c:	4b08      	ldr	r3, [pc, #32]	@ (8001b40 <HAL_Init+0x28>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a07      	ldr	r2, [pc, #28]	@ (8001b40 <HAL_Init+0x28>)
 8001b22:	f043 0310 	orr.w	r3, r3, #16
 8001b26:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b28:	2003      	movs	r0, #3
 8001b2a:	f000 f947 	bl	8001dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2e:	200f      	movs	r0, #15
 8001b30:	f000 f808 	bl	8001b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b34:	f7ff fdea 	bl	800170c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40022000 	.word	0x40022000

08001b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b4c:	4b12      	ldr	r3, [pc, #72]	@ (8001b98 <HAL_InitTick+0x54>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4b12      	ldr	r3, [pc, #72]	@ (8001b9c <HAL_InitTick+0x58>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4619      	mov	r1, r3
 8001b56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 f95f 	bl	8001e26 <HAL_SYSTICK_Config>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00e      	b.n	8001b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b0f      	cmp	r3, #15
 8001b76:	d80a      	bhi.n	8001b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f000 f927 	bl	8001dd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b84:	4a06      	ldr	r2, [pc, #24]	@ (8001ba0 <HAL_InitTick+0x5c>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e000      	b.n	8001b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	2000001c 	.word	0x2000001c
 8001b9c:	20000024 	.word	0x20000024
 8001ba0:	20000020 	.word	0x20000020

08001ba4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <HAL_IncTick+0x1c>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_IncTick+0x20>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a03      	ldr	r2, [pc, #12]	@ (8001bc4 <HAL_IncTick+0x20>)
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bc80      	pop	{r7}
 8001bbe:	4770      	bx	lr
 8001bc0:	20000024 	.word	0x20000024
 8001bc4:	20000314 	.word	0x20000314

08001bc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return uwTick;
 8001bcc:	4b02      	ldr	r3, [pc, #8]	@ (8001bd8 <HAL_GetTick+0x10>)
 8001bce:	681b      	ldr	r3, [r3, #0]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bc80      	pop	{r7}
 8001bd6:	4770      	bx	lr
 8001bd8:	20000314 	.word	0x20000314

08001bdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be4:	f7ff fff0 	bl	8001bc8 <HAL_GetTick>
 8001be8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf4:	d005      	beq.n	8001c02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <HAL_Delay+0x44>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4413      	add	r3, r2
 8001c00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c02:	bf00      	nop
 8001c04:	f7ff ffe0 	bl	8001bc8 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d8f7      	bhi.n	8001c04 <HAL_Delay+0x28>
  {
  }
}
 8001c14:	bf00      	nop
 8001c16:	bf00      	nop
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	20000024 	.word	0x20000024

08001c24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c34:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <__NVIC_SetPriorityGrouping+0x44>)
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3a:	68ba      	ldr	r2, [r7, #8]
 8001c3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c40:	4013      	ands	r3, r2
 8001c42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c56:	4a04      	ldr	r2, [pc, #16]	@ (8001c68 <__NVIC_SetPriorityGrouping+0x44>)
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	60d3      	str	r3, [r2, #12]
}
 8001c5c:	bf00      	nop
 8001c5e:	3714      	adds	r7, #20
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c70:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <__NVIC_GetPriorityGrouping+0x18>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	0a1b      	lsrs	r3, r3, #8
 8001c76:	f003 0307 	and.w	r3, r3, #7
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bc80      	pop	{r7}
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	db0b      	blt.n	8001cb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	f003 021f 	and.w	r2, r3, #31
 8001ca0:	4906      	ldr	r1, [pc, #24]	@ (8001cbc <__NVIC_EnableIRQ+0x34>)
 8001ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca6:	095b      	lsrs	r3, r3, #5
 8001ca8:	2001      	movs	r0, #1
 8001caa:	fa00 f202 	lsl.w	r2, r0, r2
 8001cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr
 8001cbc:	e000e100 	.word	0xe000e100

08001cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	6039      	str	r1, [r7, #0]
 8001cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	db0a      	blt.n	8001cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	b2da      	uxtb	r2, r3
 8001cd8:	490c      	ldr	r1, [pc, #48]	@ (8001d0c <__NVIC_SetPriority+0x4c>)
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	0112      	lsls	r2, r2, #4
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	440b      	add	r3, r1
 8001ce4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ce8:	e00a      	b.n	8001d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	4908      	ldr	r1, [pc, #32]	@ (8001d10 <__NVIC_SetPriority+0x50>)
 8001cf0:	79fb      	ldrb	r3, [r7, #7]
 8001cf2:	f003 030f 	and.w	r3, r3, #15
 8001cf6:	3b04      	subs	r3, #4
 8001cf8:	0112      	lsls	r2, r2, #4
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	440b      	add	r3, r1
 8001cfe:	761a      	strb	r2, [r3, #24]
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	e000e100 	.word	0xe000e100
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b089      	sub	sp, #36	@ 0x24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	f1c3 0307 	rsb	r3, r3, #7
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	bf28      	it	cs
 8001d32:	2304      	movcs	r3, #4
 8001d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	3304      	adds	r3, #4
 8001d3a:	2b06      	cmp	r3, #6
 8001d3c:	d902      	bls.n	8001d44 <NVIC_EncodePriority+0x30>
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	3b03      	subs	r3, #3
 8001d42:	e000      	b.n	8001d46 <NVIC_EncodePriority+0x32>
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43da      	mvns	r2, r3
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	401a      	ands	r2, r3
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	fa01 f303 	lsl.w	r3, r1, r3
 8001d66:	43d9      	mvns	r1, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d6c:	4313      	orrs	r3, r2
         );
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3724      	adds	r7, #36	@ 0x24
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr

08001d78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	3b01      	subs	r3, #1
 8001d84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d88:	d301      	bcc.n	8001d8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e00f      	b.n	8001dae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001db8 <SysTick_Config+0x40>)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	3b01      	subs	r3, #1
 8001d94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d96:	210f      	movs	r1, #15
 8001d98:	f04f 30ff 	mov.w	r0, #4294967295
 8001d9c:	f7ff ff90 	bl	8001cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001da0:	4b05      	ldr	r3, [pc, #20]	@ (8001db8 <SysTick_Config+0x40>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001da6:	4b04      	ldr	r3, [pc, #16]	@ (8001db8 <SysTick_Config+0x40>)
 8001da8:	2207      	movs	r2, #7
 8001daa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	e000e010 	.word	0xe000e010

08001dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ff2d 	bl	8001c24 <__NVIC_SetPriorityGrouping>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
 8001dde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de4:	f7ff ff42 	bl	8001c6c <__NVIC_GetPriorityGrouping>
 8001de8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	6978      	ldr	r0, [r7, #20]
 8001df0:	f7ff ff90 	bl	8001d14 <NVIC_EncodePriority>
 8001df4:	4602      	mov	r2, r0
 8001df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff5f 	bl	8001cc0 <__NVIC_SetPriority>
}
 8001e02:	bf00      	nop
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	4603      	mov	r3, r0
 8001e12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff35 	bl	8001c88 <__NVIC_EnableIRQ>
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b082      	sub	sp, #8
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7ff ffa2 	bl	8001d78 <SysTick_Config>
 8001e34:	4603      	mov	r3, r0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b085      	sub	sp, #20
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d008      	beq.n	8001e68 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2204      	movs	r2, #4
 8001e5a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e020      	b.n	8001eaa <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f022 020e 	bic.w	r2, r2, #14
 8001e76:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 0201 	bic.w	r2, r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e90:	2101      	movs	r1, #1
 8001e92:	fa01 f202 	lsl.w	r2, r1, r2
 8001e96:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bc80      	pop	{r7}
 8001eb2:	4770      	bx	lr

08001eb4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d005      	beq.n	8001ed8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2204      	movs	r2, #4
 8001ed0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	73fb      	strb	r3, [r7, #15]
 8001ed6:	e051      	b.n	8001f7c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 020e 	bic.w	r2, r2, #14
 8001ee6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0201 	bic.w	r2, r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a22      	ldr	r2, [pc, #136]	@ (8001f88 <HAL_DMA_Abort_IT+0xd4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d029      	beq.n	8001f56 <HAL_DMA_Abort_IT+0xa2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a21      	ldr	r2, [pc, #132]	@ (8001f8c <HAL_DMA_Abort_IT+0xd8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d022      	beq.n	8001f52 <HAL_DMA_Abort_IT+0x9e>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1f      	ldr	r2, [pc, #124]	@ (8001f90 <HAL_DMA_Abort_IT+0xdc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d01a      	beq.n	8001f4c <HAL_DMA_Abort_IT+0x98>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8001f94 <HAL_DMA_Abort_IT+0xe0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d012      	beq.n	8001f46 <HAL_DMA_Abort_IT+0x92>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a1c      	ldr	r2, [pc, #112]	@ (8001f98 <HAL_DMA_Abort_IT+0xe4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d00a      	beq.n	8001f40 <HAL_DMA_Abort_IT+0x8c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a1b      	ldr	r2, [pc, #108]	@ (8001f9c <HAL_DMA_Abort_IT+0xe8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d102      	bne.n	8001f3a <HAL_DMA_Abort_IT+0x86>
 8001f34:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001f38:	e00e      	b.n	8001f58 <HAL_DMA_Abort_IT+0xa4>
 8001f3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f3e:	e00b      	b.n	8001f58 <HAL_DMA_Abort_IT+0xa4>
 8001f40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f44:	e008      	b.n	8001f58 <HAL_DMA_Abort_IT+0xa4>
 8001f46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f4a:	e005      	b.n	8001f58 <HAL_DMA_Abort_IT+0xa4>
 8001f4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f50:	e002      	b.n	8001f58 <HAL_DMA_Abort_IT+0xa4>
 8001f52:	2310      	movs	r3, #16
 8001f54:	e000      	b.n	8001f58 <HAL_DMA_Abort_IT+0xa4>
 8001f56:	2301      	movs	r3, #1
 8001f58:	4a11      	ldr	r2, [pc, #68]	@ (8001fa0 <HAL_DMA_Abort_IT+0xec>)
 8001f5a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	4798      	blx	r3
    } 
  }
  return status;
 8001f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40020008 	.word	0x40020008
 8001f8c:	4002001c 	.word	0x4002001c
 8001f90:	40020030 	.word	0x40020030
 8001f94:	40020044 	.word	0x40020044
 8001f98:	40020058 	.word	0x40020058
 8001f9c:	4002006c 	.word	0x4002006c
 8001fa0:	40020000 	.word	0x40020000

08001fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b08b      	sub	sp, #44	@ 0x2c
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fb6:	e169      	b.n	800228c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fb8:	2201      	movs	r2, #1
 8001fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	f040 8158 	bne.w	8002286 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4a9a      	ldr	r2, [pc, #616]	@ (8002244 <HAL_GPIO_Init+0x2a0>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d05e      	beq.n	800209e <HAL_GPIO_Init+0xfa>
 8001fe0:	4a98      	ldr	r2, [pc, #608]	@ (8002244 <HAL_GPIO_Init+0x2a0>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d875      	bhi.n	80020d2 <HAL_GPIO_Init+0x12e>
 8001fe6:	4a98      	ldr	r2, [pc, #608]	@ (8002248 <HAL_GPIO_Init+0x2a4>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d058      	beq.n	800209e <HAL_GPIO_Init+0xfa>
 8001fec:	4a96      	ldr	r2, [pc, #600]	@ (8002248 <HAL_GPIO_Init+0x2a4>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d86f      	bhi.n	80020d2 <HAL_GPIO_Init+0x12e>
 8001ff2:	4a96      	ldr	r2, [pc, #600]	@ (800224c <HAL_GPIO_Init+0x2a8>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d052      	beq.n	800209e <HAL_GPIO_Init+0xfa>
 8001ff8:	4a94      	ldr	r2, [pc, #592]	@ (800224c <HAL_GPIO_Init+0x2a8>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d869      	bhi.n	80020d2 <HAL_GPIO_Init+0x12e>
 8001ffe:	4a94      	ldr	r2, [pc, #592]	@ (8002250 <HAL_GPIO_Init+0x2ac>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d04c      	beq.n	800209e <HAL_GPIO_Init+0xfa>
 8002004:	4a92      	ldr	r2, [pc, #584]	@ (8002250 <HAL_GPIO_Init+0x2ac>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d863      	bhi.n	80020d2 <HAL_GPIO_Init+0x12e>
 800200a:	4a92      	ldr	r2, [pc, #584]	@ (8002254 <HAL_GPIO_Init+0x2b0>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d046      	beq.n	800209e <HAL_GPIO_Init+0xfa>
 8002010:	4a90      	ldr	r2, [pc, #576]	@ (8002254 <HAL_GPIO_Init+0x2b0>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d85d      	bhi.n	80020d2 <HAL_GPIO_Init+0x12e>
 8002016:	2b12      	cmp	r3, #18
 8002018:	d82a      	bhi.n	8002070 <HAL_GPIO_Init+0xcc>
 800201a:	2b12      	cmp	r3, #18
 800201c:	d859      	bhi.n	80020d2 <HAL_GPIO_Init+0x12e>
 800201e:	a201      	add	r2, pc, #4	@ (adr r2, 8002024 <HAL_GPIO_Init+0x80>)
 8002020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002024:	0800209f 	.word	0x0800209f
 8002028:	08002079 	.word	0x08002079
 800202c:	0800208b 	.word	0x0800208b
 8002030:	080020cd 	.word	0x080020cd
 8002034:	080020d3 	.word	0x080020d3
 8002038:	080020d3 	.word	0x080020d3
 800203c:	080020d3 	.word	0x080020d3
 8002040:	080020d3 	.word	0x080020d3
 8002044:	080020d3 	.word	0x080020d3
 8002048:	080020d3 	.word	0x080020d3
 800204c:	080020d3 	.word	0x080020d3
 8002050:	080020d3 	.word	0x080020d3
 8002054:	080020d3 	.word	0x080020d3
 8002058:	080020d3 	.word	0x080020d3
 800205c:	080020d3 	.word	0x080020d3
 8002060:	080020d3 	.word	0x080020d3
 8002064:	080020d3 	.word	0x080020d3
 8002068:	08002081 	.word	0x08002081
 800206c:	08002095 	.word	0x08002095
 8002070:	4a79      	ldr	r2, [pc, #484]	@ (8002258 <HAL_GPIO_Init+0x2b4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d013      	beq.n	800209e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002076:	e02c      	b.n	80020d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	623b      	str	r3, [r7, #32]
          break;
 800207e:	e029      	b.n	80020d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	3304      	adds	r3, #4
 8002086:	623b      	str	r3, [r7, #32]
          break;
 8002088:	e024      	b.n	80020d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	3308      	adds	r3, #8
 8002090:	623b      	str	r3, [r7, #32]
          break;
 8002092:	e01f      	b.n	80020d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	330c      	adds	r3, #12
 800209a:	623b      	str	r3, [r7, #32]
          break;
 800209c:	e01a      	b.n	80020d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d102      	bne.n	80020ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020a6:	2304      	movs	r3, #4
 80020a8:	623b      	str	r3, [r7, #32]
          break;
 80020aa:	e013      	b.n	80020d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	2b01      	cmp	r3, #1
 80020b2:	d105      	bne.n	80020c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020b4:	2308      	movs	r3, #8
 80020b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69fa      	ldr	r2, [r7, #28]
 80020bc:	611a      	str	r2, [r3, #16]
          break;
 80020be:	e009      	b.n	80020d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020c0:	2308      	movs	r3, #8
 80020c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	69fa      	ldr	r2, [r7, #28]
 80020c8:	615a      	str	r2, [r3, #20]
          break;
 80020ca:	e003      	b.n	80020d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020cc:	2300      	movs	r3, #0
 80020ce:	623b      	str	r3, [r7, #32]
          break;
 80020d0:	e000      	b.n	80020d4 <HAL_GPIO_Init+0x130>
          break;
 80020d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	2bff      	cmp	r3, #255	@ 0xff
 80020d8:	d801      	bhi.n	80020de <HAL_GPIO_Init+0x13a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	e001      	b.n	80020e2 <HAL_GPIO_Init+0x13e>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3304      	adds	r3, #4
 80020e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2bff      	cmp	r3, #255	@ 0xff
 80020e8:	d802      	bhi.n	80020f0 <HAL_GPIO_Init+0x14c>
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	e002      	b.n	80020f6 <HAL_GPIO_Init+0x152>
 80020f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f2:	3b08      	subs	r3, #8
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	210f      	movs	r1, #15
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	fa01 f303 	lsl.w	r3, r1, r3
 8002104:	43db      	mvns	r3, r3
 8002106:	401a      	ands	r2, r3
 8002108:	6a39      	ldr	r1, [r7, #32]
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	fa01 f303 	lsl.w	r3, r1, r3
 8002110:	431a      	orrs	r2, r3
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 80b1 	beq.w	8002286 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002124:	4b4d      	ldr	r3, [pc, #308]	@ (800225c <HAL_GPIO_Init+0x2b8>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	4a4c      	ldr	r2, [pc, #304]	@ (800225c <HAL_GPIO_Init+0x2b8>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6193      	str	r3, [r2, #24]
 8002130:	4b4a      	ldr	r3, [pc, #296]	@ (800225c <HAL_GPIO_Init+0x2b8>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800213c:	4a48      	ldr	r2, [pc, #288]	@ (8002260 <HAL_GPIO_Init+0x2bc>)
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	089b      	lsrs	r3, r3, #2
 8002142:	3302      	adds	r3, #2
 8002144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002148:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800214a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214c:	f003 0303 	and.w	r3, r3, #3
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	220f      	movs	r2, #15
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	4013      	ands	r3, r2
 800215e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a40      	ldr	r2, [pc, #256]	@ (8002264 <HAL_GPIO_Init+0x2c0>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d013      	beq.n	8002190 <HAL_GPIO_Init+0x1ec>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4a3f      	ldr	r2, [pc, #252]	@ (8002268 <HAL_GPIO_Init+0x2c4>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d00d      	beq.n	800218c <HAL_GPIO_Init+0x1e8>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	4a3e      	ldr	r2, [pc, #248]	@ (800226c <HAL_GPIO_Init+0x2c8>)
 8002174:	4293      	cmp	r3, r2
 8002176:	d007      	beq.n	8002188 <HAL_GPIO_Init+0x1e4>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a3d      	ldr	r2, [pc, #244]	@ (8002270 <HAL_GPIO_Init+0x2cc>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d101      	bne.n	8002184 <HAL_GPIO_Init+0x1e0>
 8002180:	2303      	movs	r3, #3
 8002182:	e006      	b.n	8002192 <HAL_GPIO_Init+0x1ee>
 8002184:	2304      	movs	r3, #4
 8002186:	e004      	b.n	8002192 <HAL_GPIO_Init+0x1ee>
 8002188:	2302      	movs	r3, #2
 800218a:	e002      	b.n	8002192 <HAL_GPIO_Init+0x1ee>
 800218c:	2301      	movs	r3, #1
 800218e:	e000      	b.n	8002192 <HAL_GPIO_Init+0x1ee>
 8002190:	2300      	movs	r3, #0
 8002192:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002194:	f002 0203 	and.w	r2, r2, #3
 8002198:	0092      	lsls	r2, r2, #2
 800219a:	4093      	lsls	r3, r2
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	4313      	orrs	r3, r2
 80021a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021a2:	492f      	ldr	r1, [pc, #188]	@ (8002260 <HAL_GPIO_Init+0x2bc>)
 80021a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a6:	089b      	lsrs	r3, r3, #2
 80021a8:	3302      	adds	r3, #2
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d006      	beq.n	80021ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021be:	689a      	ldr	r2, [r3, #8]
 80021c0:	492c      	ldr	r1, [pc, #176]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	608b      	str	r3, [r1, #8]
 80021c8:	e006      	b.n	80021d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	43db      	mvns	r3, r3
 80021d2:	4928      	ldr	r1, [pc, #160]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021d4:	4013      	ands	r3, r2
 80021d6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d006      	beq.n	80021f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021e4:	4b23      	ldr	r3, [pc, #140]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	4922      	ldr	r1, [pc, #136]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	60cb      	str	r3, [r1, #12]
 80021f0:	e006      	b.n	8002200 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021f2:	4b20      	ldr	r3, [pc, #128]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	43db      	mvns	r3, r3
 80021fa:	491e      	ldr	r1, [pc, #120]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 80021fc:	4013      	ands	r3, r2
 80021fe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d006      	beq.n	800221a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800220c:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 800220e:	685a      	ldr	r2, [r3, #4]
 8002210:	4918      	ldr	r1, [pc, #96]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	4313      	orrs	r3, r2
 8002216:	604b      	str	r3, [r1, #4]
 8002218:	e006      	b.n	8002228 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800221a:	4b16      	ldr	r3, [pc, #88]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	43db      	mvns	r3, r3
 8002222:	4914      	ldr	r1, [pc, #80]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 8002224:	4013      	ands	r3, r2
 8002226:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d021      	beq.n	8002278 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002234:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	490e      	ldr	r1, [pc, #56]	@ (8002274 <HAL_GPIO_Init+0x2d0>)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	4313      	orrs	r3, r2
 800223e:	600b      	str	r3, [r1, #0]
 8002240:	e021      	b.n	8002286 <HAL_GPIO_Init+0x2e2>
 8002242:	bf00      	nop
 8002244:	10320000 	.word	0x10320000
 8002248:	10310000 	.word	0x10310000
 800224c:	10220000 	.word	0x10220000
 8002250:	10210000 	.word	0x10210000
 8002254:	10120000 	.word	0x10120000
 8002258:	10110000 	.word	0x10110000
 800225c:	40021000 	.word	0x40021000
 8002260:	40010000 	.word	0x40010000
 8002264:	40010800 	.word	0x40010800
 8002268:	40010c00 	.word	0x40010c00
 800226c:	40011000 	.word	0x40011000
 8002270:	40011400 	.word	0x40011400
 8002274:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002278:	4b0b      	ldr	r3, [pc, #44]	@ (80022a8 <HAL_GPIO_Init+0x304>)
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	43db      	mvns	r3, r3
 8002280:	4909      	ldr	r1, [pc, #36]	@ (80022a8 <HAL_GPIO_Init+0x304>)
 8002282:	4013      	ands	r3, r2
 8002284:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	3301      	adds	r3, #1
 800228a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002292:	fa22 f303 	lsr.w	r3, r2, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	f47f ae8e 	bne.w	8001fb8 <HAL_GPIO_Init+0x14>
  }
}
 800229c:	bf00      	nop
 800229e:	bf00      	nop
 80022a0:	372c      	adds	r7, #44	@ 0x2c
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	40010400 	.word	0x40010400

080022ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689a      	ldr	r2, [r3, #8]
 80022bc:	887b      	ldrh	r3, [r7, #2]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d002      	beq.n	80022ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022c4:	2301      	movs	r3, #1
 80022c6:	73fb      	strb	r3, [r7, #15]
 80022c8:	e001      	b.n	80022ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022ca:	2300      	movs	r3, #0
 80022cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bc80      	pop	{r7}
 80022d8:	4770      	bx	lr

080022da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
 80022e2:	460b      	mov	r3, r1
 80022e4:	807b      	strh	r3, [r7, #2]
 80022e6:	4613      	mov	r3, r2
 80022e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022ea:	787b      	ldrb	r3, [r7, #1]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022f0:	887a      	ldrh	r2, [r7, #2]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022f6:	e003      	b.n	8002300 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022f8:	887b      	ldrh	r3, [r7, #2]
 80022fa:	041a      	lsls	r2, r3, #16
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	611a      	str	r2, [r3, #16]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr
	...

0800230c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e272      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	2b00      	cmp	r3, #0
 8002328:	f000 8087 	beq.w	800243a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800232c:	4b92      	ldr	r3, [pc, #584]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 030c 	and.w	r3, r3, #12
 8002334:	2b04      	cmp	r3, #4
 8002336:	d00c      	beq.n	8002352 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002338:	4b8f      	ldr	r3, [pc, #572]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 030c 	and.w	r3, r3, #12
 8002340:	2b08      	cmp	r3, #8
 8002342:	d112      	bne.n	800236a <HAL_RCC_OscConfig+0x5e>
 8002344:	4b8c      	ldr	r3, [pc, #560]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800234c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002350:	d10b      	bne.n	800236a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002352:	4b89      	ldr	r3, [pc, #548]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d06c      	beq.n	8002438 <HAL_RCC_OscConfig+0x12c>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d168      	bne.n	8002438 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e24c      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002372:	d106      	bne.n	8002382 <HAL_RCC_OscConfig+0x76>
 8002374:	4b80      	ldr	r3, [pc, #512]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a7f      	ldr	r2, [pc, #508]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 800237a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800237e:	6013      	str	r3, [r2, #0]
 8002380:	e02e      	b.n	80023e0 <HAL_RCC_OscConfig+0xd4>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10c      	bne.n	80023a4 <HAL_RCC_OscConfig+0x98>
 800238a:	4b7b      	ldr	r3, [pc, #492]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a7a      	ldr	r2, [pc, #488]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002390:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002394:	6013      	str	r3, [r2, #0]
 8002396:	4b78      	ldr	r3, [pc, #480]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a77      	ldr	r2, [pc, #476]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 800239c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023a0:	6013      	str	r3, [r2, #0]
 80023a2:	e01d      	b.n	80023e0 <HAL_RCC_OscConfig+0xd4>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023ac:	d10c      	bne.n	80023c8 <HAL_RCC_OscConfig+0xbc>
 80023ae:	4b72      	ldr	r3, [pc, #456]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a71      	ldr	r2, [pc, #452]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023b8:	6013      	str	r3, [r2, #0]
 80023ba:	4b6f      	ldr	r3, [pc, #444]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a6e      	ldr	r2, [pc, #440]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023c4:	6013      	str	r3, [r2, #0]
 80023c6:	e00b      	b.n	80023e0 <HAL_RCC_OscConfig+0xd4>
 80023c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023d2:	6013      	str	r3, [r2, #0]
 80023d4:	4b68      	ldr	r3, [pc, #416]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a67      	ldr	r2, [pc, #412]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80023da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023de:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d013      	beq.n	8002410 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e8:	f7ff fbee 	bl	8001bc8 <HAL_GetTick>
 80023ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ee:	e008      	b.n	8002402 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023f0:	f7ff fbea 	bl	8001bc8 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	2b64      	cmp	r3, #100	@ 0x64
 80023fc:	d901      	bls.n	8002402 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80023fe:	2303      	movs	r3, #3
 8002400:	e200      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002402:	4b5d      	ldr	r3, [pc, #372]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d0f0      	beq.n	80023f0 <HAL_RCC_OscConfig+0xe4>
 800240e:	e014      	b.n	800243a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002410:	f7ff fbda 	bl	8001bc8 <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002418:	f7ff fbd6 	bl	8001bc8 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b64      	cmp	r3, #100	@ 0x64
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e1ec      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800242a:	4b53      	ldr	r3, [pc, #332]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x10c>
 8002436:	e000      	b.n	800243a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002438:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d063      	beq.n	800250e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002446:	4b4c      	ldr	r3, [pc, #304]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 030c 	and.w	r3, r3, #12
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00b      	beq.n	800246a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002452:	4b49      	ldr	r3, [pc, #292]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 030c 	and.w	r3, r3, #12
 800245a:	2b08      	cmp	r3, #8
 800245c:	d11c      	bne.n	8002498 <HAL_RCC_OscConfig+0x18c>
 800245e:	4b46      	ldr	r3, [pc, #280]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d116      	bne.n	8002498 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800246a:	4b43      	ldr	r3, [pc, #268]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <HAL_RCC_OscConfig+0x176>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d001      	beq.n	8002482 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e1c0      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002482:	4b3d      	ldr	r3, [pc, #244]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	00db      	lsls	r3, r3, #3
 8002490:	4939      	ldr	r1, [pc, #228]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002492:	4313      	orrs	r3, r2
 8002494:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002496:	e03a      	b.n	800250e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d020      	beq.n	80024e2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024a0:	4b36      	ldr	r3, [pc, #216]	@ (800257c <HAL_RCC_OscConfig+0x270>)
 80024a2:	2201      	movs	r2, #1
 80024a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a6:	f7ff fb8f 	bl	8001bc8 <HAL_GetTick>
 80024aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ac:	e008      	b.n	80024c0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ae:	f7ff fb8b 	bl	8001bc8 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d901      	bls.n	80024c0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e1a1      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 0302 	and.w	r3, r3, #2
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d0f0      	beq.n	80024ae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	695b      	ldr	r3, [r3, #20]
 80024d8:	00db      	lsls	r3, r3, #3
 80024da:	4927      	ldr	r1, [pc, #156]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	600b      	str	r3, [r1, #0]
 80024e0:	e015      	b.n	800250e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024e2:	4b26      	ldr	r3, [pc, #152]	@ (800257c <HAL_RCC_OscConfig+0x270>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e8:	f7ff fb6e 	bl	8001bc8 <HAL_GetTick>
 80024ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ee:	e008      	b.n	8002502 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f0:	f7ff fb6a 	bl	8001bc8 <HAL_GetTick>
 80024f4:	4602      	mov	r2, r0
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	2b02      	cmp	r3, #2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e180      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002502:	4b1d      	ldr	r3, [pc, #116]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f0      	bne.n	80024f0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0308 	and.w	r3, r3, #8
 8002516:	2b00      	cmp	r3, #0
 8002518:	d03a      	beq.n	8002590 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d019      	beq.n	8002556 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002522:	4b17      	ldr	r3, [pc, #92]	@ (8002580 <HAL_RCC_OscConfig+0x274>)
 8002524:	2201      	movs	r2, #1
 8002526:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002528:	f7ff fb4e 	bl	8001bc8 <HAL_GetTick>
 800252c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002530:	f7ff fb4a 	bl	8001bc8 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e160      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002542:	4b0d      	ldr	r3, [pc, #52]	@ (8002578 <HAL_RCC_OscConfig+0x26c>)
 8002544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800254e:	2001      	movs	r0, #1
 8002550:	f000 face 	bl	8002af0 <RCC_Delay>
 8002554:	e01c      	b.n	8002590 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002556:	4b0a      	ldr	r3, [pc, #40]	@ (8002580 <HAL_RCC_OscConfig+0x274>)
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255c:	f7ff fb34 	bl	8001bc8 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002562:	e00f      	b.n	8002584 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002564:	f7ff fb30 	bl	8001bc8 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d908      	bls.n	8002584 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e146      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000
 800257c:	42420000 	.word	0x42420000
 8002580:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002584:	4b92      	ldr	r3, [pc, #584]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1e9      	bne.n	8002564 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 80a6 	beq.w	80026ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800259e:	2300      	movs	r3, #0
 80025a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025a2:	4b8b      	ldr	r3, [pc, #556]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10d      	bne.n	80025ca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ae:	4b88      	ldr	r3, [pc, #544]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	4a87      	ldr	r2, [pc, #540]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80025b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025b8:	61d3      	str	r3, [r2, #28]
 80025ba:	4b85      	ldr	r3, [pc, #532]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80025bc:	69db      	ldr	r3, [r3, #28]
 80025be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025c2:	60bb      	str	r3, [r7, #8]
 80025c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025c6:	2301      	movs	r3, #1
 80025c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ca:	4b82      	ldr	r3, [pc, #520]	@ (80027d4 <HAL_RCC_OscConfig+0x4c8>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d118      	bne.n	8002608 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025d6:	4b7f      	ldr	r3, [pc, #508]	@ (80027d4 <HAL_RCC_OscConfig+0x4c8>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a7e      	ldr	r2, [pc, #504]	@ (80027d4 <HAL_RCC_OscConfig+0x4c8>)
 80025dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025e2:	f7ff faf1 	bl	8001bc8 <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ea:	f7ff faed 	bl	8001bc8 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b64      	cmp	r3, #100	@ 0x64
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e103      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025fc:	4b75      	ldr	r3, [pc, #468]	@ (80027d4 <HAL_RCC_OscConfig+0x4c8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002604:	2b00      	cmp	r3, #0
 8002606:	d0f0      	beq.n	80025ea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d106      	bne.n	800261e <HAL_RCC_OscConfig+0x312>
 8002610:	4b6f      	ldr	r3, [pc, #444]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002612:	6a1b      	ldr	r3, [r3, #32]
 8002614:	4a6e      	ldr	r2, [pc, #440]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002616:	f043 0301 	orr.w	r3, r3, #1
 800261a:	6213      	str	r3, [r2, #32]
 800261c:	e02d      	b.n	800267a <HAL_RCC_OscConfig+0x36e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10c      	bne.n	8002640 <HAL_RCC_OscConfig+0x334>
 8002626:	4b6a      	ldr	r3, [pc, #424]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	4a69      	ldr	r2, [pc, #420]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 800262c:	f023 0301 	bic.w	r3, r3, #1
 8002630:	6213      	str	r3, [r2, #32]
 8002632:	4b67      	ldr	r3, [pc, #412]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	4a66      	ldr	r2, [pc, #408]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002638:	f023 0304 	bic.w	r3, r3, #4
 800263c:	6213      	str	r3, [r2, #32]
 800263e:	e01c      	b.n	800267a <HAL_RCC_OscConfig+0x36e>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b05      	cmp	r3, #5
 8002646:	d10c      	bne.n	8002662 <HAL_RCC_OscConfig+0x356>
 8002648:	4b61      	ldr	r3, [pc, #388]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	4a60      	ldr	r2, [pc, #384]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 800264e:	f043 0304 	orr.w	r3, r3, #4
 8002652:	6213      	str	r3, [r2, #32]
 8002654:	4b5e      	ldr	r3, [pc, #376]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	4a5d      	ldr	r2, [pc, #372]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 800265a:	f043 0301 	orr.w	r3, r3, #1
 800265e:	6213      	str	r3, [r2, #32]
 8002660:	e00b      	b.n	800267a <HAL_RCC_OscConfig+0x36e>
 8002662:	4b5b      	ldr	r3, [pc, #364]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	4a5a      	ldr	r2, [pc, #360]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002668:	f023 0301 	bic.w	r3, r3, #1
 800266c:	6213      	str	r3, [r2, #32]
 800266e:	4b58      	ldr	r3, [pc, #352]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002670:	6a1b      	ldr	r3, [r3, #32]
 8002672:	4a57      	ldr	r2, [pc, #348]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002674:	f023 0304 	bic.w	r3, r3, #4
 8002678:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	68db      	ldr	r3, [r3, #12]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d015      	beq.n	80026ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002682:	f7ff faa1 	bl	8001bc8 <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002688:	e00a      	b.n	80026a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800268a:	f7ff fa9d 	bl	8001bc8 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002698:	4293      	cmp	r3, r2
 800269a:	d901      	bls.n	80026a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e0b1      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026a0:	4b4b      	ldr	r3, [pc, #300]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0ee      	beq.n	800268a <HAL_RCC_OscConfig+0x37e>
 80026ac:	e014      	b.n	80026d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ae:	f7ff fa8b 	bl	8001bc8 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026b4:	e00a      	b.n	80026cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b6:	f7ff fa87 	bl	8001bc8 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e09b      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026cc:	4b40      	ldr	r3, [pc, #256]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	f003 0302 	and.w	r3, r3, #2
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1ee      	bne.n	80026b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026d8:	7dfb      	ldrb	r3, [r7, #23]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d105      	bne.n	80026ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026de:	4b3c      	ldr	r3, [pc, #240]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	4a3b      	ldr	r2, [pc, #236]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80026e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	f000 8087 	beq.w	8002802 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026f4:	4b36      	ldr	r3, [pc, #216]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 030c 	and.w	r3, r3, #12
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d061      	beq.n	80027c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69db      	ldr	r3, [r3, #28]
 8002704:	2b02      	cmp	r3, #2
 8002706:	d146      	bne.n	8002796 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002708:	4b33      	ldr	r3, [pc, #204]	@ (80027d8 <HAL_RCC_OscConfig+0x4cc>)
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800270e:	f7ff fa5b 	bl	8001bc8 <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002714:	e008      	b.n	8002728 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002716:	f7ff fa57 	bl	8001bc8 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d901      	bls.n	8002728 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e06d      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002728:	4b29      	ldr	r3, [pc, #164]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d1f0      	bne.n	8002716 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a1b      	ldr	r3, [r3, #32]
 8002738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800273c:	d108      	bne.n	8002750 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800273e:	4b24      	ldr	r3, [pc, #144]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	4921      	ldr	r1, [pc, #132]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 800274c:	4313      	orrs	r3, r2
 800274e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002750:	4b1f      	ldr	r3, [pc, #124]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a19      	ldr	r1, [r3, #32]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	430b      	orrs	r3, r1
 8002762:	491b      	ldr	r1, [pc, #108]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 8002764:	4313      	orrs	r3, r2
 8002766:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002768:	4b1b      	ldr	r3, [pc, #108]	@ (80027d8 <HAL_RCC_OscConfig+0x4cc>)
 800276a:	2201      	movs	r2, #1
 800276c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276e:	f7ff fa2b 	bl	8001bc8 <HAL_GetTick>
 8002772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002774:	e008      	b.n	8002788 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002776:	f7ff fa27 	bl	8001bc8 <HAL_GetTick>
 800277a:	4602      	mov	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d901      	bls.n	8002788 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	e03d      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002788:	4b11      	ldr	r3, [pc, #68]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0f0      	beq.n	8002776 <HAL_RCC_OscConfig+0x46a>
 8002794:	e035      	b.n	8002802 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002796:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <HAL_RCC_OscConfig+0x4cc>)
 8002798:	2200      	movs	r2, #0
 800279a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279c:	f7ff fa14 	bl	8001bc8 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a4:	f7ff fa10 	bl	8001bc8 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e026      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027b6:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_RCC_OscConfig+0x4c4>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d1f0      	bne.n	80027a4 <HAL_RCC_OscConfig+0x498>
 80027c2:	e01e      	b.n	8002802 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d107      	bne.n	80027dc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e019      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
 80027d0:	40021000 	.word	0x40021000
 80027d4:	40007000 	.word	0x40007000
 80027d8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027dc:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_RCC_OscConfig+0x500>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a1b      	ldr	r3, [r3, #32]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d001      	beq.n	8002802 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e000      	b.n	8002804 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3718      	adds	r7, #24
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40021000 	.word	0x40021000

08002810 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0d0      	b.n	80029c6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002824:	4b6a      	ldr	r3, [pc, #424]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0307 	and.w	r3, r3, #7
 800282c:	683a      	ldr	r2, [r7, #0]
 800282e:	429a      	cmp	r2, r3
 8002830:	d910      	bls.n	8002854 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002832:	4b67      	ldr	r3, [pc, #412]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f023 0207 	bic.w	r2, r3, #7
 800283a:	4965      	ldr	r1, [pc, #404]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	4313      	orrs	r3, r2
 8002840:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002842:	4b63      	ldr	r3, [pc, #396]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0307 	and.w	r3, r3, #7
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	429a      	cmp	r2, r3
 800284e:	d001      	beq.n	8002854 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0b8      	b.n	80029c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d020      	beq.n	80028a2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	d005      	beq.n	8002878 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800286c:	4b59      	ldr	r3, [pc, #356]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	4a58      	ldr	r2, [pc, #352]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002872:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002876:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0308 	and.w	r3, r3, #8
 8002880:	2b00      	cmp	r3, #0
 8002882:	d005      	beq.n	8002890 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002884:	4b53      	ldr	r3, [pc, #332]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	4a52      	ldr	r2, [pc, #328]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800288e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002890:	4b50      	ldr	r3, [pc, #320]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	494d      	ldr	r1, [pc, #308]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 800289e:	4313      	orrs	r3, r2
 80028a0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d040      	beq.n	8002930 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d107      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b6:	4b47      	ldr	r3, [pc, #284]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d115      	bne.n	80028ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e07f      	b.n	80029c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d107      	bne.n	80028de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ce:	4b41      	ldr	r3, [pc, #260]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d109      	bne.n	80028ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e073      	b.n	80029c6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028de:	4b3d      	ldr	r3, [pc, #244]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e06b      	b.n	80029c6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ee:	4b39      	ldr	r3, [pc, #228]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f023 0203 	bic.w	r2, r3, #3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	4936      	ldr	r1, [pc, #216]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002900:	f7ff f962 	bl	8001bc8 <HAL_GetTick>
 8002904:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002906:	e00a      	b.n	800291e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002908:	f7ff f95e 	bl	8001bc8 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e053      	b.n	80029c6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291e:	4b2d      	ldr	r3, [pc, #180]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f003 020c 	and.w	r2, r3, #12
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	429a      	cmp	r2, r3
 800292e:	d1eb      	bne.n	8002908 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002930:	4b27      	ldr	r3, [pc, #156]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d210      	bcs.n	8002960 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800293e:	4b24      	ldr	r3, [pc, #144]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f023 0207 	bic.w	r2, r3, #7
 8002946:	4922      	ldr	r1, [pc, #136]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	4313      	orrs	r3, r2
 800294c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800294e:	4b20      	ldr	r3, [pc, #128]	@ (80029d0 <HAL_RCC_ClockConfig+0x1c0>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0307 	and.w	r3, r3, #7
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	429a      	cmp	r2, r3
 800295a:	d001      	beq.n	8002960 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e032      	b.n	80029c6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	2b00      	cmp	r3, #0
 800296a:	d008      	beq.n	800297e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800296c:	4b19      	ldr	r3, [pc, #100]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	4916      	ldr	r1, [pc, #88]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 800297a:	4313      	orrs	r3, r2
 800297c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	d009      	beq.n	800299e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800298a:	4b12      	ldr	r3, [pc, #72]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	691b      	ldr	r3, [r3, #16]
 8002996:	00db      	lsls	r3, r3, #3
 8002998:	490e      	ldr	r1, [pc, #56]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 800299a:	4313      	orrs	r3, r2
 800299c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800299e:	f000 f821 	bl	80029e4 <HAL_RCC_GetSysClockFreq>
 80029a2:	4602      	mov	r2, r0
 80029a4:	4b0b      	ldr	r3, [pc, #44]	@ (80029d4 <HAL_RCC_ClockConfig+0x1c4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	091b      	lsrs	r3, r3, #4
 80029aa:	f003 030f 	and.w	r3, r3, #15
 80029ae:	490a      	ldr	r1, [pc, #40]	@ (80029d8 <HAL_RCC_ClockConfig+0x1c8>)
 80029b0:	5ccb      	ldrb	r3, [r1, r3]
 80029b2:	fa22 f303 	lsr.w	r3, r2, r3
 80029b6:	4a09      	ldr	r2, [pc, #36]	@ (80029dc <HAL_RCC_ClockConfig+0x1cc>)
 80029b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80029ba:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <HAL_RCC_ClockConfig+0x1d0>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff f8c0 	bl	8001b44 <HAL_InitTick>

  return HAL_OK;
 80029c4:	2300      	movs	r3, #0
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	40022000 	.word	0x40022000
 80029d4:	40021000 	.word	0x40021000
 80029d8:	08007004 	.word	0x08007004
 80029dc:	2000001c 	.word	0x2000001c
 80029e0:	20000020 	.word	0x20000020

080029e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b087      	sub	sp, #28
 80029e8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029ea:	2300      	movs	r3, #0
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	2300      	movs	r3, #0
 80029f0:	60bb      	str	r3, [r7, #8]
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
 80029f6:	2300      	movs	r3, #0
 80029f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80029fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f003 030c 	and.w	r3, r3, #12
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d002      	beq.n	8002a14 <HAL_RCC_GetSysClockFreq+0x30>
 8002a0e:	2b08      	cmp	r3, #8
 8002a10:	d003      	beq.n	8002a1a <HAL_RCC_GetSysClockFreq+0x36>
 8002a12:	e027      	b.n	8002a64 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a14:	4b19      	ldr	r3, [pc, #100]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a16:	613b      	str	r3, [r7, #16]
      break;
 8002a18:	e027      	b.n	8002a6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	0c9b      	lsrs	r3, r3, #18
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	4a17      	ldr	r2, [pc, #92]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a24:	5cd3      	ldrb	r3, [r2, r3]
 8002a26:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d010      	beq.n	8002a54 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a32:	4b11      	ldr	r3, [pc, #68]	@ (8002a78 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	0c5b      	lsrs	r3, r3, #17
 8002a38:	f003 0301 	and.w	r3, r3, #1
 8002a3c:	4a11      	ldr	r2, [pc, #68]	@ (8002a84 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a3e:	5cd3      	ldrb	r3, [r2, r3]
 8002a40:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a0d      	ldr	r2, [pc, #52]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a46:	fb03 f202 	mul.w	r2, r3, r2
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a50:	617b      	str	r3, [r7, #20]
 8002a52:	e004      	b.n	8002a5e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a0c      	ldr	r2, [pc, #48]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a58:	fb02 f303 	mul.w	r3, r2, r3
 8002a5c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	613b      	str	r3, [r7, #16]
      break;
 8002a62:	e002      	b.n	8002a6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a64:	4b05      	ldr	r3, [pc, #20]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a66:	613b      	str	r3, [r7, #16]
      break;
 8002a68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a6a:	693b      	ldr	r3, [r7, #16]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	371c      	adds	r7, #28
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bc80      	pop	{r7}
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	40021000 	.word	0x40021000
 8002a7c:	007a1200 	.word	0x007a1200
 8002a80:	0800701c 	.word	0x0800701c
 8002a84:	0800702c 	.word	0x0800702c
 8002a88:	003d0900 	.word	0x003d0900

08002a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a90:	4b02      	ldr	r3, [pc, #8]	@ (8002a9c <HAL_RCC_GetHCLKFreq+0x10>)
 8002a92:	681b      	ldr	r3, [r3, #0]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bc80      	pop	{r7}
 8002a9a:	4770      	bx	lr
 8002a9c:	2000001c 	.word	0x2000001c

08002aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002aa4:	f7ff fff2 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	4b05      	ldr	r3, [pc, #20]	@ (8002ac0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	0a1b      	lsrs	r3, r3, #8
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	4903      	ldr	r1, [pc, #12]	@ (8002ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ab6:	5ccb      	ldrb	r3, [r1, r3]
 8002ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	08007014 	.word	0x08007014

08002ac8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002acc:	f7ff ffde 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	4b05      	ldr	r3, [pc, #20]	@ (8002ae8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	0adb      	lsrs	r3, r3, #11
 8002ad8:	f003 0307 	and.w	r3, r3, #7
 8002adc:	4903      	ldr	r1, [pc, #12]	@ (8002aec <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ade:	5ccb      	ldrb	r3, [r1, r3]
 8002ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	08007014 	.word	0x08007014

08002af0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002af8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b24 <RCC_Delay+0x34>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a0a      	ldr	r2, [pc, #40]	@ (8002b28 <RCC_Delay+0x38>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	0a5b      	lsrs	r3, r3, #9
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	fb02 f303 	mul.w	r3, r2, r3
 8002b0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b0c:	bf00      	nop
  }
  while (Delay --);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	1e5a      	subs	r2, r3, #1
 8002b12:	60fa      	str	r2, [r7, #12]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1f9      	bne.n	8002b0c <RCC_Delay+0x1c>
}
 8002b18:	bf00      	nop
 8002b1a:	bf00      	nop
 8002b1c:	3714      	adds	r7, #20
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	2000001c 	.word	0x2000001c
 8002b28:	10624dd3 	.word	0x10624dd3

08002b2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b082      	sub	sp, #8
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e076      	b.n	8002c2c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d108      	bne.n	8002b58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b4e:	d009      	beq.n	8002b64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	61da      	str	r2, [r3, #28]
 8002b56:	e005      	b.n	8002b64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7fe fdf6 	bl	8001770 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2202      	movs	r2, #2
 8002b88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002bac:	431a      	orrs	r2, r3
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bb6:	431a      	orrs	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	691b      	ldr	r3, [r3, #16]
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	695b      	ldr	r3, [r3, #20]
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	431a      	orrs	r2, r3
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bde:	431a      	orrs	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002be8:	ea42 0103 	orr.w	r1, r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	0c1a      	lsrs	r2, r3, #16
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f002 0204 	and.w	r2, r2, #4
 8002c0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	69da      	ldr	r2, [r3, #28]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2201      	movs	r2, #1
 8002c26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	3708      	adds	r7, #8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b088      	sub	sp, #32
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	603b      	str	r3, [r7, #0]
 8002c40:	4613      	mov	r3, r2
 8002c42:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c44:	f7fe ffc0 	bl	8001bc8 <HAL_GetTick>
 8002c48:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002c4a:	88fb      	ldrh	r3, [r7, #6]
 8002c4c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d001      	beq.n	8002c5e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	e12a      	b.n	8002eb4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <HAL_SPI_Transmit+0x36>
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e122      	b.n	8002eb4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d101      	bne.n	8002c7c <HAL_SPI_Transmit+0x48>
 8002c78:	2302      	movs	r3, #2
 8002c7a:	e11b      	b.n	8002eb4 <HAL_SPI_Transmit+0x280>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2203      	movs	r2, #3
 8002c88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	68ba      	ldr	r2, [r7, #8]
 8002c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	88fa      	ldrh	r2, [r7, #6]
 8002c9c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	88fa      	ldrh	r2, [r7, #6]
 8002ca2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cca:	d10f      	bne.n	8002cec <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002cda:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cf6:	2b40      	cmp	r3, #64	@ 0x40
 8002cf8:	d007      	beq.n	8002d0a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002d12:	d152      	bne.n	8002dba <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d002      	beq.n	8002d22 <HAL_SPI_Transmit+0xee>
 8002d1c:	8b7b      	ldrh	r3, [r7, #26]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	d145      	bne.n	8002dae <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d26:	881a      	ldrh	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	1c9a      	adds	r2, r3, #2
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	b29a      	uxth	r2, r3
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002d46:	e032      	b.n	8002dae <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 0302 	and.w	r3, r3, #2
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	d112      	bne.n	8002d7c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	881a      	ldrh	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	1c9a      	adds	r2, r3, #2
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d70:	b29b      	uxth	r3, r3
 8002d72:	3b01      	subs	r3, #1
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d7a:	e018      	b.n	8002dae <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d7c:	f7fe ff24 	bl	8001bc8 <HAL_GetTick>
 8002d80:	4602      	mov	r2, r0
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	1ad3      	subs	r3, r2, r3
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d803      	bhi.n	8002d94 <HAL_SPI_Transmit+0x160>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d92:	d102      	bne.n	8002d9a <HAL_SPI_Transmit+0x166>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d109      	bne.n	8002dae <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e082      	b.n	8002eb4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1c7      	bne.n	8002d48 <HAL_SPI_Transmit+0x114>
 8002db8:	e053      	b.n	8002e62 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d002      	beq.n	8002dc8 <HAL_SPI_Transmit+0x194>
 8002dc2:	8b7b      	ldrh	r3, [r7, #26]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d147      	bne.n	8002e58 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	330c      	adds	r3, #12
 8002dd2:	7812      	ldrb	r2, [r2, #0]
 8002dd4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	1c5a      	adds	r2, r3, #1
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	3b01      	subs	r3, #1
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002dee:	e033      	b.n	8002e58 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d113      	bne.n	8002e26 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	330c      	adds	r3, #12
 8002e08:	7812      	ldrb	r2, [r2, #0]
 8002e0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002e24:	e018      	b.n	8002e58 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e26:	f7fe fecf 	bl	8001bc8 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d803      	bhi.n	8002e3e <HAL_SPI_Transmit+0x20a>
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3c:	d102      	bne.n	8002e44 <HAL_SPI_Transmit+0x210>
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d109      	bne.n	8002e58 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e02d      	b.n	8002eb4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1c6      	bne.n	8002df0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e62:	69fa      	ldr	r2, [r7, #28]
 8002e64:	6839      	ldr	r1, [r7, #0]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f8b0 	bl	8002fcc <SPI_EndRxTxTransaction>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2220      	movs	r2, #32
 8002e76:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10a      	bne.n	8002e96 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e80:	2300      	movs	r3, #0
 8002e82:	617b      	str	r3, [r7, #20]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	617b      	str	r3, [r7, #20]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	617b      	str	r3, [r7, #20]
 8002e94:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
  }
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3720      	adds	r7, #32
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b088      	sub	sp, #32
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	60f8      	str	r0, [r7, #12]
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002ecc:	f7fe fe7c 	bl	8001bc8 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed4:	1a9b      	subs	r3, r3, r2
 8002ed6:	683a      	ldr	r2, [r7, #0]
 8002ed8:	4413      	add	r3, r2
 8002eda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002edc:	f7fe fe74 	bl	8001bc8 <HAL_GetTick>
 8002ee0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002ee2:	4b39      	ldr	r3, [pc, #228]	@ (8002fc8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	015b      	lsls	r3, r3, #5
 8002ee8:	0d1b      	lsrs	r3, r3, #20
 8002eea:	69fa      	ldr	r2, [r7, #28]
 8002eec:	fb02 f303 	mul.w	r3, r2, r3
 8002ef0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ef2:	e054      	b.n	8002f9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002efa:	d050      	beq.n	8002f9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002efc:	f7fe fe64 	bl	8001bc8 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	69bb      	ldr	r3, [r7, #24]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	69fa      	ldr	r2, [r7, #28]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d902      	bls.n	8002f12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d13d      	bne.n	8002f8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f2a:	d111      	bne.n	8002f50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f34:	d004      	beq.n	8002f40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f3e:	d107      	bne.n	8002f50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f58:	d10f      	bne.n	8002f7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f68:	601a      	str	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e017      	b.n	8002fbe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002f94:	2300      	movs	r3, #0
 8002f96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	bf0c      	ite	eq
 8002fae:	2301      	moveq	r3, #1
 8002fb0:	2300      	movne	r3, #0
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d19b      	bne.n	8002ef4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3720      	adds	r7, #32
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	2000001c 	.word	0x2000001c

08002fcc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af02      	add	r7, sp, #8
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	2102      	movs	r1, #2
 8002fe2:	68f8      	ldr	r0, [r7, #12]
 8002fe4:	f7ff ff6a 	bl	8002ebc <SPI_WaitFlagStateUntilTimeout>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d007      	beq.n	8002ffe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ff2:	f043 0220 	orr.w	r2, r3, #32
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e013      	b.n	8003026 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2200      	movs	r2, #0
 8003006:	2180      	movs	r1, #128	@ 0x80
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f7ff ff57 	bl	8002ebc <SPI_WaitFlagStateUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d007      	beq.n	8003024 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	f043 0220 	orr.w	r2, r3, #32
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e000      	b.n	8003026 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3710      	adds	r7, #16
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	b082      	sub	sp, #8
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e041      	b.n	80030c4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	d106      	bne.n	800305a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f7fe fbc9 	bl	80017ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2202      	movs	r2, #2
 800305e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3304      	adds	r3, #4
 800306a:	4619      	mov	r1, r3
 800306c:	4610      	mov	r0, r2
 800306e:	f000 f93f 	bl	80032f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2201      	movs	r2, #1
 8003086:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030c2:	2300      	movs	r3, #0
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d001      	beq.n	80030e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e032      	b.n	800314a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a18      	ldr	r2, [pc, #96]	@ (8003154 <HAL_TIM_Base_Start+0x88>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00e      	beq.n	8003114 <HAL_TIM_Base_Start+0x48>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030fe:	d009      	beq.n	8003114 <HAL_TIM_Base_Start+0x48>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a14      	ldr	r2, [pc, #80]	@ (8003158 <HAL_TIM_Base_Start+0x8c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d004      	beq.n	8003114 <HAL_TIM_Base_Start+0x48>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a13      	ldr	r2, [pc, #76]	@ (800315c <HAL_TIM_Base_Start+0x90>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d111      	bne.n	8003138 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2b06      	cmp	r3, #6
 8003124:	d010      	beq.n	8003148 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f042 0201 	orr.w	r2, r2, #1
 8003134:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003136:	e007      	b.n	8003148 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0201 	orr.w	r2, r2, #1
 8003146:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3714      	adds	r7, #20
 800314e:	46bd      	mov	sp, r7
 8003150:	bc80      	pop	{r7}
 8003152:	4770      	bx	lr
 8003154:	40012c00 	.word	0x40012c00
 8003158:	40000400 	.word	0x40000400
 800315c:	40000800 	.word	0x40000800

08003160 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800316a:	2300      	movs	r3, #0
 800316c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_TIM_ConfigClockSource+0x1c>
 8003178:	2302      	movs	r3, #2
 800317a:	e0b4      	b.n	80032e6 <HAL_TIM_ConfigClockSource+0x186>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2202      	movs	r2, #2
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800319a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68ba      	ldr	r2, [r7, #8]
 80031aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031b4:	d03e      	beq.n	8003234 <HAL_TIM_ConfigClockSource+0xd4>
 80031b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031ba:	f200 8087 	bhi.w	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031c2:	f000 8086 	beq.w	80032d2 <HAL_TIM_ConfigClockSource+0x172>
 80031c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ca:	d87f      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031cc:	2b70      	cmp	r3, #112	@ 0x70
 80031ce:	d01a      	beq.n	8003206 <HAL_TIM_ConfigClockSource+0xa6>
 80031d0:	2b70      	cmp	r3, #112	@ 0x70
 80031d2:	d87b      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031d4:	2b60      	cmp	r3, #96	@ 0x60
 80031d6:	d050      	beq.n	800327a <HAL_TIM_ConfigClockSource+0x11a>
 80031d8:	2b60      	cmp	r3, #96	@ 0x60
 80031da:	d877      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031dc:	2b50      	cmp	r3, #80	@ 0x50
 80031de:	d03c      	beq.n	800325a <HAL_TIM_ConfigClockSource+0xfa>
 80031e0:	2b50      	cmp	r3, #80	@ 0x50
 80031e2:	d873      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031e4:	2b40      	cmp	r3, #64	@ 0x40
 80031e6:	d058      	beq.n	800329a <HAL_TIM_ConfigClockSource+0x13a>
 80031e8:	2b40      	cmp	r3, #64	@ 0x40
 80031ea:	d86f      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031ec:	2b30      	cmp	r3, #48	@ 0x30
 80031ee:	d064      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0x15a>
 80031f0:	2b30      	cmp	r3, #48	@ 0x30
 80031f2:	d86b      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031f4:	2b20      	cmp	r3, #32
 80031f6:	d060      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0x15a>
 80031f8:	2b20      	cmp	r3, #32
 80031fa:	d867      	bhi.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d05c      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0x15a>
 8003200:	2b10      	cmp	r3, #16
 8003202:	d05a      	beq.n	80032ba <HAL_TIM_ConfigClockSource+0x15a>
 8003204:	e062      	b.n	80032cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003216:	f000 f950 	bl	80034ba <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003228:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	609a      	str	r2, [r3, #8]
      break;
 8003232:	e04f      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003244:	f000 f939 	bl	80034ba <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689a      	ldr	r2, [r3, #8]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003256:	609a      	str	r2, [r3, #8]
      break;
 8003258:	e03c      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003266:	461a      	mov	r2, r3
 8003268:	f000 f8b0 	bl	80033cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2150      	movs	r1, #80	@ 0x50
 8003272:	4618      	mov	r0, r3
 8003274:	f000 f907 	bl	8003486 <TIM_ITRx_SetConfig>
      break;
 8003278:	e02c      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003286:	461a      	mov	r2, r3
 8003288:	f000 f8ce 	bl	8003428 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2160      	movs	r1, #96	@ 0x60
 8003292:	4618      	mov	r0, r3
 8003294:	f000 f8f7 	bl	8003486 <TIM_ITRx_SetConfig>
      break;
 8003298:	e01c      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032a6:	461a      	mov	r2, r3
 80032a8:	f000 f890 	bl	80033cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2140      	movs	r1, #64	@ 0x40
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 f8e7 	bl	8003486 <TIM_ITRx_SetConfig>
      break;
 80032b8:	e00c      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4619      	mov	r1, r3
 80032c4:	4610      	mov	r0, r2
 80032c6:	f000 f8de 	bl	8003486 <TIM_ITRx_SetConfig>
      break;
 80032ca:	e003      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	73fb      	strb	r3, [r7, #15]
      break;
 80032d0:	e000      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80032d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80032e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
	...

080032f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a2f      	ldr	r2, [pc, #188]	@ (80033c0 <TIM_Base_SetConfig+0xd0>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d00b      	beq.n	8003320 <TIM_Base_SetConfig+0x30>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800330e:	d007      	beq.n	8003320 <TIM_Base_SetConfig+0x30>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a2c      	ldr	r2, [pc, #176]	@ (80033c4 <TIM_Base_SetConfig+0xd4>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d003      	beq.n	8003320 <TIM_Base_SetConfig+0x30>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a2b      	ldr	r2, [pc, #172]	@ (80033c8 <TIM_Base_SetConfig+0xd8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d108      	bne.n	8003332 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	4313      	orrs	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a22      	ldr	r2, [pc, #136]	@ (80033c0 <TIM_Base_SetConfig+0xd0>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00b      	beq.n	8003352 <TIM_Base_SetConfig+0x62>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003340:	d007      	beq.n	8003352 <TIM_Base_SetConfig+0x62>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a1f      	ldr	r2, [pc, #124]	@ (80033c4 <TIM_Base_SetConfig+0xd4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d003      	beq.n	8003352 <TIM_Base_SetConfig+0x62>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a1e      	ldr	r2, [pc, #120]	@ (80033c8 <TIM_Base_SetConfig+0xd8>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d108      	bne.n	8003364 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	68fa      	ldr	r2, [r7, #12]
 8003360:	4313      	orrs	r3, r2
 8003362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	4313      	orrs	r3, r2
 8003370:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	68fa      	ldr	r2, [r7, #12]
 8003376:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	689a      	ldr	r2, [r3, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a0d      	ldr	r2, [pc, #52]	@ (80033c0 <TIM_Base_SetConfig+0xd0>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d103      	bne.n	8003398 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	691a      	ldr	r2, [r3, #16]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2201      	movs	r2, #1
 800339c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d005      	beq.n	80033b6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	691b      	ldr	r3, [r3, #16]
 80033ae:	f023 0201 	bic.w	r2, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	611a      	str	r2, [r3, #16]
  }
}
 80033b6:	bf00      	nop
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	40012c00 	.word	0x40012c00
 80033c4:	40000400 	.word	0x40000400
 80033c8:	40000800 	.word	0x40000800

080033cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	f023 0201 	bic.w	r2, r3, #1
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	011b      	lsls	r3, r3, #4
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4313      	orrs	r3, r2
 8003400:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	f023 030a 	bic.w	r3, r3, #10
 8003408:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	4313      	orrs	r3, r2
 8003410:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	693a      	ldr	r2, [r7, #16]
 8003416:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	621a      	str	r2, [r3, #32]
}
 800341e:	bf00      	nop
 8003420:	371c      	adds	r7, #28
 8003422:	46bd      	mov	sp, r7
 8003424:	bc80      	pop	{r7}
 8003426:	4770      	bx	lr

08003428 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6a1b      	ldr	r3, [r3, #32]
 8003438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	f023 0210 	bic.w	r2, r3, #16
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	031b      	lsls	r3, r3, #12
 8003458:	693a      	ldr	r2, [r7, #16]
 800345a:	4313      	orrs	r3, r2
 800345c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003464:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	4313      	orrs	r3, r2
 800346e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	693a      	ldr	r2, [r7, #16]
 8003474:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	621a      	str	r2, [r3, #32]
}
 800347c:	bf00      	nop
 800347e:	371c      	adds	r7, #28
 8003480:	46bd      	mov	sp, r7
 8003482:	bc80      	pop	{r7}
 8003484:	4770      	bx	lr

08003486 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003486:	b480      	push	{r7}
 8003488:	b085      	sub	sp, #20
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
 800348e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800349c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800349e:	683a      	ldr	r2, [r7, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	f043 0307 	orr.w	r3, r3, #7
 80034a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	609a      	str	r2, [r3, #8]
}
 80034b0:	bf00      	nop
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr

080034ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b087      	sub	sp, #28
 80034be:	af00      	add	r7, sp, #0
 80034c0:	60f8      	str	r0, [r7, #12]
 80034c2:	60b9      	str	r1, [r7, #8]
 80034c4:	607a      	str	r2, [r7, #4]
 80034c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80034d4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	021a      	lsls	r2, r3, #8
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	431a      	orrs	r2, r3
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	609a      	str	r2, [r3, #8]
}
 80034ee:	bf00      	nop
 80034f0:	371c      	adds	r7, #28
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003508:	2b01      	cmp	r3, #1
 800350a:	d101      	bne.n	8003510 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800350c:	2302      	movs	r3, #2
 800350e:	e046      	b.n	800359e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2202      	movs	r2, #2
 800351c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003536:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	4313      	orrs	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68fa      	ldr	r2, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a16      	ldr	r2, [pc, #88]	@ (80035a8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d00e      	beq.n	8003572 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800355c:	d009      	beq.n	8003572 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a12      	ldr	r2, [pc, #72]	@ (80035ac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d004      	beq.n	8003572 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a10      	ldr	r2, [pc, #64]	@ (80035b0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d10c      	bne.n	800358c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003578:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	4313      	orrs	r3, r2
 8003582:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr
 80035a8:	40012c00 	.word	0x40012c00
 80035ac:	40000400 	.word	0x40000400
 80035b0:	40000800 	.word	0x40000800

080035b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e042      	b.n	800364c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d106      	bne.n	80035e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f7fe f924 	bl	8001828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2224      	movs	r2, #36	@ 0x24
 80035e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68da      	ldr	r2, [r3, #12]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 fdb7 	bl	800416c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	691a      	ldr	r2, [r3, #16]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800360c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695a      	ldr	r2, [r3, #20]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800361c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68da      	ldr	r2, [r3, #12]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800362c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2200      	movs	r2, #0
 8003632:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2220      	movs	r2, #32
 8003638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2220      	movs	r2, #32
 8003640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2200      	movs	r2, #0
 8003648:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b08a      	sub	sp, #40	@ 0x28
 8003658:	af02      	add	r7, sp, #8
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	603b      	str	r3, [r7, #0]
 8003660:	4613      	mov	r3, r2
 8003662:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003664:	2300      	movs	r3, #0
 8003666:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b20      	cmp	r3, #32
 8003672:	d175      	bne.n	8003760 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d002      	beq.n	8003680 <HAL_UART_Transmit+0x2c>
 800367a:	88fb      	ldrh	r3, [r7, #6]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d101      	bne.n	8003684 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e06e      	b.n	8003762 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2200      	movs	r2, #0
 8003688:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2221      	movs	r2, #33	@ 0x21
 800368e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003692:	f7fe fa99 	bl	8001bc8 <HAL_GetTick>
 8003696:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	88fa      	ldrh	r2, [r7, #6]
 800369c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	88fa      	ldrh	r2, [r7, #6]
 80036a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ac:	d108      	bne.n	80036c0 <HAL_UART_Transmit+0x6c>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	691b      	ldr	r3, [r3, #16]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d104      	bne.n	80036c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036b6:	2300      	movs	r3, #0
 80036b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	61bb      	str	r3, [r7, #24]
 80036be:	e003      	b.n	80036c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036c4:	2300      	movs	r3, #0
 80036c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036c8:	e02e      	b.n	8003728 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	2200      	movs	r2, #0
 80036d2:	2180      	movs	r1, #128	@ 0x80
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f000 fb1c 	bl	8003d12 <UART_WaitOnFlagUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2220      	movs	r2, #32
 80036e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e03a      	b.n	8003762 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10b      	bne.n	800370a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	881b      	ldrh	r3, [r3, #0]
 80036f6:	461a      	mov	r2, r3
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003700:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	3302      	adds	r3, #2
 8003706:	61bb      	str	r3, [r7, #24]
 8003708:	e007      	b.n	800371a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	781a      	ldrb	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	3301      	adds	r3, #1
 8003718:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800371e:	b29b      	uxth	r3, r3
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800372c:	b29b      	uxth	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1cb      	bne.n	80036ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	9300      	str	r3, [sp, #0]
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	2200      	movs	r2, #0
 800373a:	2140      	movs	r1, #64	@ 0x40
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 fae8 	bl	8003d12 <UART_WaitOnFlagUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d005      	beq.n	8003754 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2220      	movs	r2, #32
 800374c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e006      	b.n	8003762 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2220      	movs	r2, #32
 8003758:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800375c:	2300      	movs	r3, #0
 800375e:	e000      	b.n	8003762 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003760:	2302      	movs	r3, #2
  }
}
 8003762:	4618      	mov	r0, r3
 8003764:	3720      	adds	r7, #32
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}

0800376a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b084      	sub	sp, #16
 800376e:	af00      	add	r7, sp, #0
 8003770:	60f8      	str	r0, [r7, #12]
 8003772:	60b9      	str	r1, [r7, #8]
 8003774:	4613      	mov	r3, r2
 8003776:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b20      	cmp	r3, #32
 8003782:	d112      	bne.n	80037aa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d002      	beq.n	8003790 <HAL_UART_Receive_IT+0x26>
 800378a:	88fb      	ldrh	r3, [r7, #6]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e00b      	b.n	80037ac <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800379a:	88fb      	ldrh	r3, [r7, #6]
 800379c:	461a      	mov	r2, r3
 800379e:	68b9      	ldr	r1, [r7, #8]
 80037a0:	68f8      	ldr	r0, [r7, #12]
 80037a2:	f000 fb0f 	bl	8003dc4 <UART_Start_Receive_IT>
 80037a6:	4603      	mov	r3, r0
 80037a8:	e000      	b.n	80037ac <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80037aa:	2302      	movs	r3, #2
  }
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b0ba      	sub	sp, #232	@ 0xe8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80037da:	2300      	movs	r3, #0
 80037dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80037e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80037f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10f      	bne.n	800381a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037fe:	f003 0320 	and.w	r3, r3, #32
 8003802:	2b00      	cmp	r3, #0
 8003804:	d009      	beq.n	800381a <HAL_UART_IRQHandler+0x66>
 8003806:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800380a:	f003 0320 	and.w	r3, r3, #32
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 fbec 	bl	8003ff0 <UART_Receive_IT>
      return;
 8003818:	e25b      	b.n	8003cd2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800381a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 80de 	beq.w	80039e0 <HAL_UART_IRQHandler+0x22c>
 8003824:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	d106      	bne.n	800383e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003834:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003838:	2b00      	cmp	r3, #0
 800383a:	f000 80d1 	beq.w	80039e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800383e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00b      	beq.n	8003862 <HAL_UART_IRQHandler+0xae>
 800384a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800384e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003852:	2b00      	cmp	r3, #0
 8003854:	d005      	beq.n	8003862 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800385a:	f043 0201 	orr.w	r2, r3, #1
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003866:	f003 0304 	and.w	r3, r3, #4
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00b      	beq.n	8003886 <HAL_UART_IRQHandler+0xd2>
 800386e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d005      	beq.n	8003886 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387e:	f043 0202 	orr.w	r2, r3, #2
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00b      	beq.n	80038aa <HAL_UART_IRQHandler+0xf6>
 8003892:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003896:	f003 0301 	and.w	r3, r3, #1
 800389a:	2b00      	cmp	r3, #0
 800389c:	d005      	beq.n	80038aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a2:	f043 0204 	orr.w	r2, r3, #4
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80038aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038ae:	f003 0308 	and.w	r3, r3, #8
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d011      	beq.n	80038da <HAL_UART_IRQHandler+0x126>
 80038b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038ba:	f003 0320 	and.w	r3, r3, #32
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d105      	bne.n	80038ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80038c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d005      	beq.n	80038da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d2:	f043 0208 	orr.w	r2, r3, #8
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 81f2 	beq.w	8003cc8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80038e8:	f003 0320 	and.w	r3, r3, #32
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d008      	beq.n	8003902 <HAL_UART_IRQHandler+0x14e>
 80038f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80038f4:	f003 0320 	and.w	r3, r3, #32
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d002      	beq.n	8003902 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 fb77 	bl	8003ff0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800390c:	2b00      	cmp	r3, #0
 800390e:	bf14      	ite	ne
 8003910:	2301      	movne	r3, #1
 8003912:	2300      	moveq	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391e:	f003 0308 	and.w	r3, r3, #8
 8003922:	2b00      	cmp	r3, #0
 8003924:	d103      	bne.n	800392e <HAL_UART_IRQHandler+0x17a>
 8003926:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800392a:	2b00      	cmp	r3, #0
 800392c:	d04f      	beq.n	80039ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 fa81 	bl	8003e36 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800393e:	2b00      	cmp	r3, #0
 8003940:	d041      	beq.n	80039c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	3314      	adds	r3, #20
 8003948:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003950:	e853 3f00 	ldrex	r3, [r3]
 8003954:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003958:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800395c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003960:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	3314      	adds	r3, #20
 800396a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800396e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003976:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800397a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800397e:	e841 2300 	strex	r3, r2, [r1]
 8003982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003986:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1d9      	bne.n	8003942 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003992:	2b00      	cmp	r3, #0
 8003994:	d013      	beq.n	80039be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800399a:	4a7e      	ldr	r2, [pc, #504]	@ (8003b94 <HAL_UART_IRQHandler+0x3e0>)
 800399c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fe fa86 	bl	8001eb4 <HAL_DMA_Abort_IT>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d016      	beq.n	80039dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039b4:	687a      	ldr	r2, [r7, #4]
 80039b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80039b8:	4610      	mov	r0, r2
 80039ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039bc:	e00e      	b.n	80039dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 f993 	bl	8003cea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039c4:	e00a      	b.n	80039dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f98f 	bl	8003cea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039cc:	e006      	b.n	80039dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 f98b 	bl	8003cea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80039da:	e175      	b.n	8003cc8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039dc:	bf00      	nop
    return;
 80039de:	e173      	b.n	8003cc8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	f040 814f 	bne.w	8003c88 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80039ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039ee:	f003 0310 	and.w	r3, r3, #16
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	f000 8148 	beq.w	8003c88 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80039f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039fc:	f003 0310 	and.w	r3, r3, #16
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f000 8141 	beq.w	8003c88 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	60bb      	str	r3, [r7, #8]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	60bb      	str	r3, [r7, #8]
 8003a1a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	695b      	ldr	r3, [r3, #20]
 8003a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 80b6 	beq.w	8003b98 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003a38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	f000 8145 	beq.w	8003ccc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	f080 813e 	bcs.w	8003ccc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003a56:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a5c:	699b      	ldr	r3, [r3, #24]
 8003a5e:	2b20      	cmp	r3, #32
 8003a60:	f000 8088 	beq.w	8003b74 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	330c      	adds	r3, #12
 8003a6a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a72:	e853 3f00 	ldrex	r3, [r3]
 8003a76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003a7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a82:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	330c      	adds	r3, #12
 8003a8c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003a90:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a98:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003a9c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003aa0:	e841 2300 	strex	r3, r2, [r1]
 8003aa4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003aa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1d9      	bne.n	8003a64 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3314      	adds	r3, #20
 8003ab6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aba:	e853 3f00 	ldrex	r3, [r3]
 8003abe:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003ac0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ac2:	f023 0301 	bic.w	r3, r3, #1
 8003ac6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	3314      	adds	r3, #20
 8003ad0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003ad4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ad8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ada:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003adc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003ae0:	e841 2300 	strex	r3, r2, [r1]
 8003ae4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003ae6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1e1      	bne.n	8003ab0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3314      	adds	r3, #20
 8003af2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003af6:	e853 3f00 	ldrex	r3, [r3]
 8003afa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003afc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003afe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	3314      	adds	r3, #20
 8003b0c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003b10:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003b12:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b14:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003b16:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b18:	e841 2300 	strex	r3, r2, [r1]
 8003b1c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003b1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1e3      	bne.n	8003aec <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	330c      	adds	r3, #12
 8003b38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b3c:	e853 3f00 	ldrex	r3, [r3]
 8003b40:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b44:	f023 0310 	bic.w	r3, r3, #16
 8003b48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	330c      	adds	r3, #12
 8003b52:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003b56:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b58:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b5e:	e841 2300 	strex	r3, r2, [r1]
 8003b62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003b64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1e3      	bne.n	8003b32 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fe f965 	bl	8001e3e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2202      	movs	r2, #2
 8003b78:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	4619      	mov	r1, r3
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f000 f8b6 	bl	8003cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b90:	e09c      	b.n	8003ccc <HAL_UART_IRQHandler+0x518>
 8003b92:	bf00      	nop
 8003b94:	08003efb 	.word	0x08003efb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	f000 808e 	beq.w	8003cd0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003bb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	f000 8089 	beq.w	8003cd0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	330c      	adds	r3, #12
 8003bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bc8:	e853 3f00 	ldrex	r3, [r3]
 8003bcc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003bd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	330c      	adds	r3, #12
 8003bde:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003be2:	647a      	str	r2, [r7, #68]	@ 0x44
 8003be4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003be8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bea:	e841 2300 	strex	r3, r2, [r1]
 8003bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003bf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d1e3      	bne.n	8003bbe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	3314      	adds	r3, #20
 8003bfc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c00:	e853 3f00 	ldrex	r3, [r3]
 8003c04:	623b      	str	r3, [r7, #32]
   return(result);
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	f023 0301 	bic.w	r3, r3, #1
 8003c0c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	3314      	adds	r3, #20
 8003c16:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003c1a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c22:	e841 2300 	strex	r3, r2, [r1]
 8003c26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1e3      	bne.n	8003bf6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2220      	movs	r2, #32
 8003c32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	330c      	adds	r3, #12
 8003c42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	e853 3f00 	ldrex	r3, [r3]
 8003c4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0310 	bic.w	r3, r3, #16
 8003c52:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	330c      	adds	r3, #12
 8003c5c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003c60:	61fa      	str	r2, [r7, #28]
 8003c62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c64:	69b9      	ldr	r1, [r7, #24]
 8003c66:	69fa      	ldr	r2, [r7, #28]
 8003c68:	e841 2300 	strex	r3, r2, [r1]
 8003c6c:	617b      	str	r3, [r7, #20]
   return(result);
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1e3      	bne.n	8003c3c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2202      	movs	r2, #2
 8003c78:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c7a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c7e:	4619      	mov	r1, r3
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 f83b 	bl	8003cfc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c86:	e023      	b.n	8003cd0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d009      	beq.n	8003ca8 <HAL_UART_IRQHandler+0x4f4>
 8003c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 f93e 	bl	8003f22 <UART_Transmit_IT>
    return;
 8003ca6:	e014      	b.n	8003cd2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00e      	beq.n	8003cd2 <HAL_UART_IRQHandler+0x51e>
 8003cb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d008      	beq.n	8003cd2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f000 f97d 	bl	8003fc0 <UART_EndTransmit_IT>
    return;
 8003cc6:	e004      	b.n	8003cd2 <HAL_UART_IRQHandler+0x51e>
    return;
 8003cc8:	bf00      	nop
 8003cca:	e002      	b.n	8003cd2 <HAL_UART_IRQHandler+0x51e>
      return;
 8003ccc:	bf00      	nop
 8003cce:	e000      	b.n	8003cd2 <HAL_UART_IRQHandler+0x51e>
      return;
 8003cd0:	bf00      	nop
  }
}
 8003cd2:	37e8      	adds	r7, #232	@ 0xe8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003ce0:	bf00      	nop
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr

08003cea <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b086      	sub	sp, #24
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	60f8      	str	r0, [r7, #12]
 8003d1a:	60b9      	str	r1, [r7, #8]
 8003d1c:	603b      	str	r3, [r7, #0]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d22:	e03b      	b.n	8003d9c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d24:	6a3b      	ldr	r3, [r7, #32]
 8003d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d2a:	d037      	beq.n	8003d9c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d2c:	f7fd ff4c 	bl	8001bc8 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	6a3a      	ldr	r2, [r7, #32]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d302      	bcc.n	8003d42 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e03a      	b.n	8003dbc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	f003 0304 	and.w	r3, r3, #4
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d023      	beq.n	8003d9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	2b80      	cmp	r3, #128	@ 0x80
 8003d58:	d020      	beq.n	8003d9c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	2b40      	cmp	r3, #64	@ 0x40
 8003d5e:	d01d      	beq.n	8003d9c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0308 	and.w	r3, r3, #8
 8003d6a:	2b08      	cmp	r3, #8
 8003d6c:	d116      	bne.n	8003d9c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d6e:	2300      	movs	r3, #0
 8003d70:	617b      	str	r3, [r7, #20]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f000 f856 	bl	8003e36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2208      	movs	r2, #8
 8003d8e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e00f      	b.n	8003dbc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4013      	ands	r3, r2
 8003da6:	68ba      	ldr	r2, [r7, #8]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	bf0c      	ite	eq
 8003dac:	2301      	moveq	r3, #1
 8003dae:	2300      	movne	r3, #0
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	461a      	mov	r2, r3
 8003db4:	79fb      	ldrb	r3, [r7, #7]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d0b4      	beq.n	8003d24 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	88fa      	ldrh	r2, [r7, #6]
 8003ddc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	88fa      	ldrh	r2, [r7, #6]
 8003de2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2222      	movs	r2, #34	@ 0x22
 8003dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d007      	beq.n	8003e0a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e08:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	695a      	ldr	r2, [r3, #20]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f042 0201 	orr.w	r2, r2, #1
 8003e18:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68da      	ldr	r2, [r3, #12]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f042 0220 	orr.w	r2, r2, #32
 8003e28:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3714      	adds	r7, #20
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bc80      	pop	{r7}
 8003e34:	4770      	bx	lr

08003e36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b095      	sub	sp, #84	@ 0x54
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	330c      	adds	r3, #12
 8003e44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e48:	e853 3f00 	ldrex	r3, [r3]
 8003e4c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	330c      	adds	r3, #12
 8003e5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003e5e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e66:	e841 2300 	strex	r3, r2, [r1]
 8003e6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1e5      	bne.n	8003e3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	3314      	adds	r3, #20
 8003e78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7a:	6a3b      	ldr	r3, [r7, #32]
 8003e7c:	e853 3f00 	ldrex	r3, [r3]
 8003e80:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	f023 0301 	bic.w	r3, r3, #1
 8003e88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3314      	adds	r3, #20
 8003e90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e9a:	e841 2300 	strex	r3, r2, [r1]
 8003e9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1e5      	bne.n	8003e72 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d119      	bne.n	8003ee2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	330c      	adds	r3, #12
 8003eb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	e853 3f00 	ldrex	r3, [r3]
 8003ebc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	f023 0310 	bic.w	r3, r3, #16
 8003ec4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	330c      	adds	r3, #12
 8003ecc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ece:	61ba      	str	r2, [r7, #24]
 8003ed0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ed2:	6979      	ldr	r1, [r7, #20]
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	e841 2300 	strex	r3, r2, [r1]
 8003eda:	613b      	str	r3, [r7, #16]
   return(result);
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1e5      	bne.n	8003eae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003ef0:	bf00      	nop
 8003ef2:	3754      	adds	r7, #84	@ 0x54
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr

08003efa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b084      	sub	sp, #16
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f7ff fee8 	bl	8003cea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f1a:	bf00      	nop
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b085      	sub	sp, #20
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b21      	cmp	r3, #33	@ 0x21
 8003f34:	d13e      	bne.n	8003fb4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f3e:	d114      	bne.n	8003f6a <UART_Transmit_IT+0x48>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d110      	bne.n	8003f6a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a1b      	ldr	r3, [r3, #32]
 8003f4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	881b      	ldrh	r3, [r3, #0]
 8003f52:	461a      	mov	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f5c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	1c9a      	adds	r2, r3, #2
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	621a      	str	r2, [r3, #32]
 8003f68:	e008      	b.n	8003f7c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	1c59      	adds	r1, r3, #1
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	6211      	str	r1, [r2, #32]
 8003f74:	781a      	ldrb	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	3b01      	subs	r3, #1
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	4619      	mov	r1, r3
 8003f8a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10f      	bne.n	8003fb0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68da      	ldr	r2, [r3, #12]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f9e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68da      	ldr	r2, [r3, #12]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	e000      	b.n	8003fb6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003fb4:	2302      	movs	r3, #2
  }
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3714      	adds	r7, #20
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr

08003fc0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68da      	ldr	r2, [r3, #12]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fd6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f7ff fe79 	bl	8003cd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08c      	sub	sp, #48	@ 0x30
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	2b22      	cmp	r3, #34	@ 0x22
 8004002:	f040 80ae 	bne.w	8004162 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800400e:	d117      	bne.n	8004040 <UART_Receive_IT+0x50>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d113      	bne.n	8004040 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004018:	2300      	movs	r3, #0
 800401a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004020:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	b29b      	uxth	r3, r3
 800402a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800402e:	b29a      	uxth	r2, r3
 8004030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004032:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004038:	1c9a      	adds	r2, r3, #2
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	629a      	str	r2, [r3, #40]	@ 0x28
 800403e:	e026      	b.n	800408e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004044:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004046:	2300      	movs	r3, #0
 8004048:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004052:	d007      	beq.n	8004064 <UART_Receive_IT+0x74>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10a      	bne.n	8004072 <UART_Receive_IT+0x82>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d106      	bne.n	8004072 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	b2da      	uxtb	r2, r3
 800406c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406e:	701a      	strb	r2, [r3, #0]
 8004070:	e008      	b.n	8004084 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	b2db      	uxtb	r3, r3
 800407a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800407e:	b2da      	uxtb	r2, r3
 8004080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004082:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004088:	1c5a      	adds	r2, r3, #1
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004092:	b29b      	uxth	r3, r3
 8004094:	3b01      	subs	r3, #1
 8004096:	b29b      	uxth	r3, r3
 8004098:	687a      	ldr	r2, [r7, #4]
 800409a:	4619      	mov	r1, r3
 800409c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d15d      	bne.n	800415e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68da      	ldr	r2, [r3, #12]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 0220 	bic.w	r2, r2, #32
 80040b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68da      	ldr	r2, [r3, #12]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040c0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	695a      	ldr	r2, [r3, #20]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0201 	bic.w	r2, r2, #1
 80040d0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2220      	movs	r2, #32
 80040d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d135      	bne.n	8004154 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	330c      	adds	r3, #12
 80040f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	e853 3f00 	ldrex	r3, [r3]
 80040fc:	613b      	str	r3, [r7, #16]
   return(result);
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	f023 0310 	bic.w	r3, r3, #16
 8004104:	627b      	str	r3, [r7, #36]	@ 0x24
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	330c      	adds	r3, #12
 800410c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800410e:	623a      	str	r2, [r7, #32]
 8004110:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004112:	69f9      	ldr	r1, [r7, #28]
 8004114:	6a3a      	ldr	r2, [r7, #32]
 8004116:	e841 2300 	strex	r3, r2, [r1]
 800411a:	61bb      	str	r3, [r7, #24]
   return(result);
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d1e5      	bne.n	80040ee <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0310 	and.w	r3, r3, #16
 800412c:	2b10      	cmp	r3, #16
 800412e:	d10a      	bne.n	8004146 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004130:	2300      	movs	r3, #0
 8004132:	60fb      	str	r3, [r7, #12]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	60fb      	str	r3, [r7, #12]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	60fb      	str	r3, [r7, #12]
 8004144:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800414a:	4619      	mov	r1, r3
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7ff fdd5 	bl	8003cfc <HAL_UARTEx_RxEventCallback>
 8004152:	e002      	b.n	800415a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f7fc fe15 	bl	8000d84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	e002      	b.n	8004164 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800415e:	2300      	movs	r3, #0
 8004160:	e000      	b.n	8004164 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004162:	2302      	movs	r3, #2
  }
}
 8004164:	4618      	mov	r0, r3
 8004166:	3730      	adds	r7, #48	@ 0x30
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	68da      	ldr	r2, [r3, #12]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	689a      	ldr	r2, [r3, #8]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	695b      	ldr	r3, [r3, #20]
 8004198:	4313      	orrs	r3, r2
 800419a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80041a6:	f023 030c 	bic.w	r3, r3, #12
 80041aa:	687a      	ldr	r2, [r7, #4]
 80041ac:	6812      	ldr	r2, [r2, #0]
 80041ae:	68b9      	ldr	r1, [r7, #8]
 80041b0:	430b      	orrs	r3, r1
 80041b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	699a      	ldr	r2, [r3, #24]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	430a      	orrs	r2, r1
 80041c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a2c      	ldr	r2, [pc, #176]	@ (8004280 <UART_SetConfig+0x114>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d103      	bne.n	80041dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80041d4:	f7fe fc78 	bl	8002ac8 <HAL_RCC_GetPCLK2Freq>
 80041d8:	60f8      	str	r0, [r7, #12]
 80041da:	e002      	b.n	80041e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80041dc:	f7fe fc60 	bl	8002aa0 <HAL_RCC_GetPCLK1Freq>
 80041e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	009a      	lsls	r2, r3, #2
 80041ec:	441a      	add	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f8:	4a22      	ldr	r2, [pc, #136]	@ (8004284 <UART_SetConfig+0x118>)
 80041fa:	fba2 2303 	umull	r2, r3, r2, r3
 80041fe:	095b      	lsrs	r3, r3, #5
 8004200:	0119      	lsls	r1, r3, #4
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	4613      	mov	r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	4413      	add	r3, r2
 800420a:	009a      	lsls	r2, r3, #2
 800420c:	441a      	add	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	fbb2 f2f3 	udiv	r2, r2, r3
 8004218:	4b1a      	ldr	r3, [pc, #104]	@ (8004284 <UART_SetConfig+0x118>)
 800421a:	fba3 0302 	umull	r0, r3, r3, r2
 800421e:	095b      	lsrs	r3, r3, #5
 8004220:	2064      	movs	r0, #100	@ 0x64
 8004222:	fb00 f303 	mul.w	r3, r0, r3
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	011b      	lsls	r3, r3, #4
 800422a:	3332      	adds	r3, #50	@ 0x32
 800422c:	4a15      	ldr	r2, [pc, #84]	@ (8004284 <UART_SetConfig+0x118>)
 800422e:	fba2 2303 	umull	r2, r3, r2, r3
 8004232:	095b      	lsrs	r3, r3, #5
 8004234:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004238:	4419      	add	r1, r3
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4613      	mov	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	009a      	lsls	r2, r3, #2
 8004244:	441a      	add	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004250:	4b0c      	ldr	r3, [pc, #48]	@ (8004284 <UART_SetConfig+0x118>)
 8004252:	fba3 0302 	umull	r0, r3, r3, r2
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	2064      	movs	r0, #100	@ 0x64
 800425a:	fb00 f303 	mul.w	r3, r0, r3
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	3332      	adds	r3, #50	@ 0x32
 8004264:	4a07      	ldr	r2, [pc, #28]	@ (8004284 <UART_SetConfig+0x118>)
 8004266:	fba2 2303 	umull	r2, r3, r2, r3
 800426a:	095b      	lsrs	r3, r3, #5
 800426c:	f003 020f 	and.w	r2, r3, #15
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	440a      	add	r2, r1
 8004276:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004278:	bf00      	nop
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	40013800 	.word	0x40013800
 8004284:	51eb851f 	.word	0x51eb851f

08004288 <__cvt>:
 8004288:	2b00      	cmp	r3, #0
 800428a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800428e:	461d      	mov	r5, r3
 8004290:	bfbb      	ittet	lt
 8004292:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004296:	461d      	movlt	r5, r3
 8004298:	2300      	movge	r3, #0
 800429a:	232d      	movlt	r3, #45	@ 0x2d
 800429c:	b088      	sub	sp, #32
 800429e:	4614      	mov	r4, r2
 80042a0:	bfb8      	it	lt
 80042a2:	4614      	movlt	r4, r2
 80042a4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80042a6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80042a8:	7013      	strb	r3, [r2, #0]
 80042aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80042ac:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80042b0:	f023 0820 	bic.w	r8, r3, #32
 80042b4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80042b8:	d005      	beq.n	80042c6 <__cvt+0x3e>
 80042ba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80042be:	d100      	bne.n	80042c2 <__cvt+0x3a>
 80042c0:	3601      	adds	r6, #1
 80042c2:	2302      	movs	r3, #2
 80042c4:	e000      	b.n	80042c8 <__cvt+0x40>
 80042c6:	2303      	movs	r3, #3
 80042c8:	aa07      	add	r2, sp, #28
 80042ca:	9204      	str	r2, [sp, #16]
 80042cc:	aa06      	add	r2, sp, #24
 80042ce:	e9cd a202 	strd	sl, r2, [sp, #8]
 80042d2:	e9cd 3600 	strd	r3, r6, [sp]
 80042d6:	4622      	mov	r2, r4
 80042d8:	462b      	mov	r3, r5
 80042da:	f000 fe81 	bl	8004fe0 <_dtoa_r>
 80042de:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80042e2:	4607      	mov	r7, r0
 80042e4:	d119      	bne.n	800431a <__cvt+0x92>
 80042e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80042e8:	07db      	lsls	r3, r3, #31
 80042ea:	d50e      	bpl.n	800430a <__cvt+0x82>
 80042ec:	eb00 0906 	add.w	r9, r0, r6
 80042f0:	2200      	movs	r2, #0
 80042f2:	2300      	movs	r3, #0
 80042f4:	4620      	mov	r0, r4
 80042f6:	4629      	mov	r1, r5
 80042f8:	f7fc fb56 	bl	80009a8 <__aeabi_dcmpeq>
 80042fc:	b108      	cbz	r0, 8004302 <__cvt+0x7a>
 80042fe:	f8cd 901c 	str.w	r9, [sp, #28]
 8004302:	2230      	movs	r2, #48	@ 0x30
 8004304:	9b07      	ldr	r3, [sp, #28]
 8004306:	454b      	cmp	r3, r9
 8004308:	d31e      	bcc.n	8004348 <__cvt+0xc0>
 800430a:	4638      	mov	r0, r7
 800430c:	9b07      	ldr	r3, [sp, #28]
 800430e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004310:	1bdb      	subs	r3, r3, r7
 8004312:	6013      	str	r3, [r2, #0]
 8004314:	b008      	add	sp, #32
 8004316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800431a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800431e:	eb00 0906 	add.w	r9, r0, r6
 8004322:	d1e5      	bne.n	80042f0 <__cvt+0x68>
 8004324:	7803      	ldrb	r3, [r0, #0]
 8004326:	2b30      	cmp	r3, #48	@ 0x30
 8004328:	d10a      	bne.n	8004340 <__cvt+0xb8>
 800432a:	2200      	movs	r2, #0
 800432c:	2300      	movs	r3, #0
 800432e:	4620      	mov	r0, r4
 8004330:	4629      	mov	r1, r5
 8004332:	f7fc fb39 	bl	80009a8 <__aeabi_dcmpeq>
 8004336:	b918      	cbnz	r0, 8004340 <__cvt+0xb8>
 8004338:	f1c6 0601 	rsb	r6, r6, #1
 800433c:	f8ca 6000 	str.w	r6, [sl]
 8004340:	f8da 3000 	ldr.w	r3, [sl]
 8004344:	4499      	add	r9, r3
 8004346:	e7d3      	b.n	80042f0 <__cvt+0x68>
 8004348:	1c59      	adds	r1, r3, #1
 800434a:	9107      	str	r1, [sp, #28]
 800434c:	701a      	strb	r2, [r3, #0]
 800434e:	e7d9      	b.n	8004304 <__cvt+0x7c>

08004350 <__exponent>:
 8004350:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004352:	2900      	cmp	r1, #0
 8004354:	bfb6      	itet	lt
 8004356:	232d      	movlt	r3, #45	@ 0x2d
 8004358:	232b      	movge	r3, #43	@ 0x2b
 800435a:	4249      	neglt	r1, r1
 800435c:	2909      	cmp	r1, #9
 800435e:	7002      	strb	r2, [r0, #0]
 8004360:	7043      	strb	r3, [r0, #1]
 8004362:	dd29      	ble.n	80043b8 <__exponent+0x68>
 8004364:	f10d 0307 	add.w	r3, sp, #7
 8004368:	461d      	mov	r5, r3
 800436a:	270a      	movs	r7, #10
 800436c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004370:	461a      	mov	r2, r3
 8004372:	fb07 1416 	mls	r4, r7, r6, r1
 8004376:	3430      	adds	r4, #48	@ 0x30
 8004378:	f802 4c01 	strb.w	r4, [r2, #-1]
 800437c:	460c      	mov	r4, r1
 800437e:	2c63      	cmp	r4, #99	@ 0x63
 8004380:	4631      	mov	r1, r6
 8004382:	f103 33ff 	add.w	r3, r3, #4294967295
 8004386:	dcf1      	bgt.n	800436c <__exponent+0x1c>
 8004388:	3130      	adds	r1, #48	@ 0x30
 800438a:	1e94      	subs	r4, r2, #2
 800438c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004390:	4623      	mov	r3, r4
 8004392:	1c41      	adds	r1, r0, #1
 8004394:	42ab      	cmp	r3, r5
 8004396:	d30a      	bcc.n	80043ae <__exponent+0x5e>
 8004398:	f10d 0309 	add.w	r3, sp, #9
 800439c:	1a9b      	subs	r3, r3, r2
 800439e:	42ac      	cmp	r4, r5
 80043a0:	bf88      	it	hi
 80043a2:	2300      	movhi	r3, #0
 80043a4:	3302      	adds	r3, #2
 80043a6:	4403      	add	r3, r0
 80043a8:	1a18      	subs	r0, r3, r0
 80043aa:	b003      	add	sp, #12
 80043ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043ae:	f813 6b01 	ldrb.w	r6, [r3], #1
 80043b2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80043b6:	e7ed      	b.n	8004394 <__exponent+0x44>
 80043b8:	2330      	movs	r3, #48	@ 0x30
 80043ba:	3130      	adds	r1, #48	@ 0x30
 80043bc:	7083      	strb	r3, [r0, #2]
 80043be:	70c1      	strb	r1, [r0, #3]
 80043c0:	1d03      	adds	r3, r0, #4
 80043c2:	e7f1      	b.n	80043a8 <__exponent+0x58>

080043c4 <_printf_float>:
 80043c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043c8:	b091      	sub	sp, #68	@ 0x44
 80043ca:	460c      	mov	r4, r1
 80043cc:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80043d0:	4616      	mov	r6, r2
 80043d2:	461f      	mov	r7, r3
 80043d4:	4605      	mov	r5, r0
 80043d6:	f000 fcf5 	bl	8004dc4 <_localeconv_r>
 80043da:	6803      	ldr	r3, [r0, #0]
 80043dc:	4618      	mov	r0, r3
 80043de:	9308      	str	r3, [sp, #32]
 80043e0:	f7fb feb6 	bl	8000150 <strlen>
 80043e4:	2300      	movs	r3, #0
 80043e6:	930e      	str	r3, [sp, #56]	@ 0x38
 80043e8:	f8d8 3000 	ldr.w	r3, [r8]
 80043ec:	9009      	str	r0, [sp, #36]	@ 0x24
 80043ee:	3307      	adds	r3, #7
 80043f0:	f023 0307 	bic.w	r3, r3, #7
 80043f4:	f103 0208 	add.w	r2, r3, #8
 80043f8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80043fc:	f8d4 b000 	ldr.w	fp, [r4]
 8004400:	f8c8 2000 	str.w	r2, [r8]
 8004404:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004408:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800440c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800440e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004412:	f04f 32ff 	mov.w	r2, #4294967295
 8004416:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800441a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800441e:	4b9c      	ldr	r3, [pc, #624]	@ (8004690 <_printf_float+0x2cc>)
 8004420:	f7fc faf4 	bl	8000a0c <__aeabi_dcmpun>
 8004424:	bb70      	cbnz	r0, 8004484 <_printf_float+0xc0>
 8004426:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800442a:	f04f 32ff 	mov.w	r2, #4294967295
 800442e:	4b98      	ldr	r3, [pc, #608]	@ (8004690 <_printf_float+0x2cc>)
 8004430:	f7fc face 	bl	80009d0 <__aeabi_dcmple>
 8004434:	bb30      	cbnz	r0, 8004484 <_printf_float+0xc0>
 8004436:	2200      	movs	r2, #0
 8004438:	2300      	movs	r3, #0
 800443a:	4640      	mov	r0, r8
 800443c:	4649      	mov	r1, r9
 800443e:	f7fc fabd 	bl	80009bc <__aeabi_dcmplt>
 8004442:	b110      	cbz	r0, 800444a <_printf_float+0x86>
 8004444:	232d      	movs	r3, #45	@ 0x2d
 8004446:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800444a:	4a92      	ldr	r2, [pc, #584]	@ (8004694 <_printf_float+0x2d0>)
 800444c:	4b92      	ldr	r3, [pc, #584]	@ (8004698 <_printf_float+0x2d4>)
 800444e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004452:	bf94      	ite	ls
 8004454:	4690      	movls	r8, r2
 8004456:	4698      	movhi	r8, r3
 8004458:	2303      	movs	r3, #3
 800445a:	f04f 0900 	mov.w	r9, #0
 800445e:	6123      	str	r3, [r4, #16]
 8004460:	f02b 0304 	bic.w	r3, fp, #4
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	4633      	mov	r3, r6
 8004468:	4621      	mov	r1, r4
 800446a:	4628      	mov	r0, r5
 800446c:	9700      	str	r7, [sp, #0]
 800446e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004470:	f000 f9d4 	bl	800481c <_printf_common>
 8004474:	3001      	adds	r0, #1
 8004476:	f040 8090 	bne.w	800459a <_printf_float+0x1d6>
 800447a:	f04f 30ff 	mov.w	r0, #4294967295
 800447e:	b011      	add	sp, #68	@ 0x44
 8004480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004484:	4642      	mov	r2, r8
 8004486:	464b      	mov	r3, r9
 8004488:	4640      	mov	r0, r8
 800448a:	4649      	mov	r1, r9
 800448c:	f7fc fabe 	bl	8000a0c <__aeabi_dcmpun>
 8004490:	b148      	cbz	r0, 80044a6 <_printf_float+0xe2>
 8004492:	464b      	mov	r3, r9
 8004494:	2b00      	cmp	r3, #0
 8004496:	bfb8      	it	lt
 8004498:	232d      	movlt	r3, #45	@ 0x2d
 800449a:	4a80      	ldr	r2, [pc, #512]	@ (800469c <_printf_float+0x2d8>)
 800449c:	bfb8      	it	lt
 800449e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80044a2:	4b7f      	ldr	r3, [pc, #508]	@ (80046a0 <_printf_float+0x2dc>)
 80044a4:	e7d3      	b.n	800444e <_printf_float+0x8a>
 80044a6:	6863      	ldr	r3, [r4, #4]
 80044a8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	d13f      	bne.n	8004530 <_printf_float+0x16c>
 80044b0:	2306      	movs	r3, #6
 80044b2:	6063      	str	r3, [r4, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80044ba:	6023      	str	r3, [r4, #0]
 80044bc:	9206      	str	r2, [sp, #24]
 80044be:	aa0e      	add	r2, sp, #56	@ 0x38
 80044c0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80044c4:	aa0d      	add	r2, sp, #52	@ 0x34
 80044c6:	9203      	str	r2, [sp, #12]
 80044c8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80044cc:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80044d0:	6863      	ldr	r3, [r4, #4]
 80044d2:	4642      	mov	r2, r8
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	4628      	mov	r0, r5
 80044d8:	464b      	mov	r3, r9
 80044da:	910a      	str	r1, [sp, #40]	@ 0x28
 80044dc:	f7ff fed4 	bl	8004288 <__cvt>
 80044e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80044e2:	4680      	mov	r8, r0
 80044e4:	2947      	cmp	r1, #71	@ 0x47
 80044e6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80044e8:	d128      	bne.n	800453c <_printf_float+0x178>
 80044ea:	1cc8      	adds	r0, r1, #3
 80044ec:	db02      	blt.n	80044f4 <_printf_float+0x130>
 80044ee:	6863      	ldr	r3, [r4, #4]
 80044f0:	4299      	cmp	r1, r3
 80044f2:	dd40      	ble.n	8004576 <_printf_float+0x1b2>
 80044f4:	f1aa 0a02 	sub.w	sl, sl, #2
 80044f8:	fa5f fa8a 	uxtb.w	sl, sl
 80044fc:	4652      	mov	r2, sl
 80044fe:	3901      	subs	r1, #1
 8004500:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004504:	910d      	str	r1, [sp, #52]	@ 0x34
 8004506:	f7ff ff23 	bl	8004350 <__exponent>
 800450a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800450c:	4681      	mov	r9, r0
 800450e:	1813      	adds	r3, r2, r0
 8004510:	2a01      	cmp	r2, #1
 8004512:	6123      	str	r3, [r4, #16]
 8004514:	dc02      	bgt.n	800451c <_printf_float+0x158>
 8004516:	6822      	ldr	r2, [r4, #0]
 8004518:	07d2      	lsls	r2, r2, #31
 800451a:	d501      	bpl.n	8004520 <_printf_float+0x15c>
 800451c:	3301      	adds	r3, #1
 800451e:	6123      	str	r3, [r4, #16]
 8004520:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004524:	2b00      	cmp	r3, #0
 8004526:	d09e      	beq.n	8004466 <_printf_float+0xa2>
 8004528:	232d      	movs	r3, #45	@ 0x2d
 800452a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800452e:	e79a      	b.n	8004466 <_printf_float+0xa2>
 8004530:	2947      	cmp	r1, #71	@ 0x47
 8004532:	d1bf      	bne.n	80044b4 <_printf_float+0xf0>
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1bd      	bne.n	80044b4 <_printf_float+0xf0>
 8004538:	2301      	movs	r3, #1
 800453a:	e7ba      	b.n	80044b2 <_printf_float+0xee>
 800453c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004540:	d9dc      	bls.n	80044fc <_printf_float+0x138>
 8004542:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004546:	d118      	bne.n	800457a <_printf_float+0x1b6>
 8004548:	2900      	cmp	r1, #0
 800454a:	6863      	ldr	r3, [r4, #4]
 800454c:	dd0b      	ble.n	8004566 <_printf_float+0x1a2>
 800454e:	6121      	str	r1, [r4, #16]
 8004550:	b913      	cbnz	r3, 8004558 <_printf_float+0x194>
 8004552:	6822      	ldr	r2, [r4, #0]
 8004554:	07d0      	lsls	r0, r2, #31
 8004556:	d502      	bpl.n	800455e <_printf_float+0x19a>
 8004558:	3301      	adds	r3, #1
 800455a:	440b      	add	r3, r1
 800455c:	6123      	str	r3, [r4, #16]
 800455e:	f04f 0900 	mov.w	r9, #0
 8004562:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004564:	e7dc      	b.n	8004520 <_printf_float+0x15c>
 8004566:	b913      	cbnz	r3, 800456e <_printf_float+0x1aa>
 8004568:	6822      	ldr	r2, [r4, #0]
 800456a:	07d2      	lsls	r2, r2, #31
 800456c:	d501      	bpl.n	8004572 <_printf_float+0x1ae>
 800456e:	3302      	adds	r3, #2
 8004570:	e7f4      	b.n	800455c <_printf_float+0x198>
 8004572:	2301      	movs	r3, #1
 8004574:	e7f2      	b.n	800455c <_printf_float+0x198>
 8004576:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800457a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800457c:	4299      	cmp	r1, r3
 800457e:	db05      	blt.n	800458c <_printf_float+0x1c8>
 8004580:	6823      	ldr	r3, [r4, #0]
 8004582:	6121      	str	r1, [r4, #16]
 8004584:	07d8      	lsls	r0, r3, #31
 8004586:	d5ea      	bpl.n	800455e <_printf_float+0x19a>
 8004588:	1c4b      	adds	r3, r1, #1
 800458a:	e7e7      	b.n	800455c <_printf_float+0x198>
 800458c:	2900      	cmp	r1, #0
 800458e:	bfcc      	ite	gt
 8004590:	2201      	movgt	r2, #1
 8004592:	f1c1 0202 	rsble	r2, r1, #2
 8004596:	4413      	add	r3, r2
 8004598:	e7e0      	b.n	800455c <_printf_float+0x198>
 800459a:	6823      	ldr	r3, [r4, #0]
 800459c:	055a      	lsls	r2, r3, #21
 800459e:	d407      	bmi.n	80045b0 <_printf_float+0x1ec>
 80045a0:	6923      	ldr	r3, [r4, #16]
 80045a2:	4642      	mov	r2, r8
 80045a4:	4631      	mov	r1, r6
 80045a6:	4628      	mov	r0, r5
 80045a8:	47b8      	blx	r7
 80045aa:	3001      	adds	r0, #1
 80045ac:	d12b      	bne.n	8004606 <_printf_float+0x242>
 80045ae:	e764      	b.n	800447a <_printf_float+0xb6>
 80045b0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80045b4:	f240 80dc 	bls.w	8004770 <_printf_float+0x3ac>
 80045b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80045bc:	2200      	movs	r2, #0
 80045be:	2300      	movs	r3, #0
 80045c0:	f7fc f9f2 	bl	80009a8 <__aeabi_dcmpeq>
 80045c4:	2800      	cmp	r0, #0
 80045c6:	d033      	beq.n	8004630 <_printf_float+0x26c>
 80045c8:	2301      	movs	r3, #1
 80045ca:	4631      	mov	r1, r6
 80045cc:	4628      	mov	r0, r5
 80045ce:	4a35      	ldr	r2, [pc, #212]	@ (80046a4 <_printf_float+0x2e0>)
 80045d0:	47b8      	blx	r7
 80045d2:	3001      	adds	r0, #1
 80045d4:	f43f af51 	beq.w	800447a <_printf_float+0xb6>
 80045d8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80045dc:	4543      	cmp	r3, r8
 80045de:	db02      	blt.n	80045e6 <_printf_float+0x222>
 80045e0:	6823      	ldr	r3, [r4, #0]
 80045e2:	07d8      	lsls	r0, r3, #31
 80045e4:	d50f      	bpl.n	8004606 <_printf_float+0x242>
 80045e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80045ea:	4631      	mov	r1, r6
 80045ec:	4628      	mov	r0, r5
 80045ee:	47b8      	blx	r7
 80045f0:	3001      	adds	r0, #1
 80045f2:	f43f af42 	beq.w	800447a <_printf_float+0xb6>
 80045f6:	f04f 0900 	mov.w	r9, #0
 80045fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80045fe:	f104 0a1a 	add.w	sl, r4, #26
 8004602:	45c8      	cmp	r8, r9
 8004604:	dc09      	bgt.n	800461a <_printf_float+0x256>
 8004606:	6823      	ldr	r3, [r4, #0]
 8004608:	079b      	lsls	r3, r3, #30
 800460a:	f100 8102 	bmi.w	8004812 <_printf_float+0x44e>
 800460e:	68e0      	ldr	r0, [r4, #12]
 8004610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004612:	4298      	cmp	r0, r3
 8004614:	bfb8      	it	lt
 8004616:	4618      	movlt	r0, r3
 8004618:	e731      	b.n	800447e <_printf_float+0xba>
 800461a:	2301      	movs	r3, #1
 800461c:	4652      	mov	r2, sl
 800461e:	4631      	mov	r1, r6
 8004620:	4628      	mov	r0, r5
 8004622:	47b8      	blx	r7
 8004624:	3001      	adds	r0, #1
 8004626:	f43f af28 	beq.w	800447a <_printf_float+0xb6>
 800462a:	f109 0901 	add.w	r9, r9, #1
 800462e:	e7e8      	b.n	8004602 <_printf_float+0x23e>
 8004630:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004632:	2b00      	cmp	r3, #0
 8004634:	dc38      	bgt.n	80046a8 <_printf_float+0x2e4>
 8004636:	2301      	movs	r3, #1
 8004638:	4631      	mov	r1, r6
 800463a:	4628      	mov	r0, r5
 800463c:	4a19      	ldr	r2, [pc, #100]	@ (80046a4 <_printf_float+0x2e0>)
 800463e:	47b8      	blx	r7
 8004640:	3001      	adds	r0, #1
 8004642:	f43f af1a 	beq.w	800447a <_printf_float+0xb6>
 8004646:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800464a:	ea59 0303 	orrs.w	r3, r9, r3
 800464e:	d102      	bne.n	8004656 <_printf_float+0x292>
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	07d9      	lsls	r1, r3, #31
 8004654:	d5d7      	bpl.n	8004606 <_printf_float+0x242>
 8004656:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800465a:	4631      	mov	r1, r6
 800465c:	4628      	mov	r0, r5
 800465e:	47b8      	blx	r7
 8004660:	3001      	adds	r0, #1
 8004662:	f43f af0a 	beq.w	800447a <_printf_float+0xb6>
 8004666:	f04f 0a00 	mov.w	sl, #0
 800466a:	f104 0b1a 	add.w	fp, r4, #26
 800466e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004670:	425b      	negs	r3, r3
 8004672:	4553      	cmp	r3, sl
 8004674:	dc01      	bgt.n	800467a <_printf_float+0x2b6>
 8004676:	464b      	mov	r3, r9
 8004678:	e793      	b.n	80045a2 <_printf_float+0x1de>
 800467a:	2301      	movs	r3, #1
 800467c:	465a      	mov	r2, fp
 800467e:	4631      	mov	r1, r6
 8004680:	4628      	mov	r0, r5
 8004682:	47b8      	blx	r7
 8004684:	3001      	adds	r0, #1
 8004686:	f43f aef8 	beq.w	800447a <_printf_float+0xb6>
 800468a:	f10a 0a01 	add.w	sl, sl, #1
 800468e:	e7ee      	b.n	800466e <_printf_float+0x2aa>
 8004690:	7fefffff 	.word	0x7fefffff
 8004694:	0800702e 	.word	0x0800702e
 8004698:	08007032 	.word	0x08007032
 800469c:	08007036 	.word	0x08007036
 80046a0:	0800703a 	.word	0x0800703a
 80046a4:	0800703e 	.word	0x0800703e
 80046a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046aa:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80046ae:	4553      	cmp	r3, sl
 80046b0:	bfa8      	it	ge
 80046b2:	4653      	movge	r3, sl
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	4699      	mov	r9, r3
 80046b8:	dc36      	bgt.n	8004728 <_printf_float+0x364>
 80046ba:	f04f 0b00 	mov.w	fp, #0
 80046be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046c2:	f104 021a 	add.w	r2, r4, #26
 80046c6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80046c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80046ca:	eba3 0309 	sub.w	r3, r3, r9
 80046ce:	455b      	cmp	r3, fp
 80046d0:	dc31      	bgt.n	8004736 <_printf_float+0x372>
 80046d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80046d4:	459a      	cmp	sl, r3
 80046d6:	dc3a      	bgt.n	800474e <_printf_float+0x38a>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	07da      	lsls	r2, r3, #31
 80046dc:	d437      	bmi.n	800474e <_printf_float+0x38a>
 80046de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80046e0:	ebaa 0903 	sub.w	r9, sl, r3
 80046e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046e6:	ebaa 0303 	sub.w	r3, sl, r3
 80046ea:	4599      	cmp	r9, r3
 80046ec:	bfa8      	it	ge
 80046ee:	4699      	movge	r9, r3
 80046f0:	f1b9 0f00 	cmp.w	r9, #0
 80046f4:	dc33      	bgt.n	800475e <_printf_float+0x39a>
 80046f6:	f04f 0800 	mov.w	r8, #0
 80046fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80046fe:	f104 0b1a 	add.w	fp, r4, #26
 8004702:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004704:	ebaa 0303 	sub.w	r3, sl, r3
 8004708:	eba3 0309 	sub.w	r3, r3, r9
 800470c:	4543      	cmp	r3, r8
 800470e:	f77f af7a 	ble.w	8004606 <_printf_float+0x242>
 8004712:	2301      	movs	r3, #1
 8004714:	465a      	mov	r2, fp
 8004716:	4631      	mov	r1, r6
 8004718:	4628      	mov	r0, r5
 800471a:	47b8      	blx	r7
 800471c:	3001      	adds	r0, #1
 800471e:	f43f aeac 	beq.w	800447a <_printf_float+0xb6>
 8004722:	f108 0801 	add.w	r8, r8, #1
 8004726:	e7ec      	b.n	8004702 <_printf_float+0x33e>
 8004728:	4642      	mov	r2, r8
 800472a:	4631      	mov	r1, r6
 800472c:	4628      	mov	r0, r5
 800472e:	47b8      	blx	r7
 8004730:	3001      	adds	r0, #1
 8004732:	d1c2      	bne.n	80046ba <_printf_float+0x2f6>
 8004734:	e6a1      	b.n	800447a <_printf_float+0xb6>
 8004736:	2301      	movs	r3, #1
 8004738:	4631      	mov	r1, r6
 800473a:	4628      	mov	r0, r5
 800473c:	920a      	str	r2, [sp, #40]	@ 0x28
 800473e:	47b8      	blx	r7
 8004740:	3001      	adds	r0, #1
 8004742:	f43f ae9a 	beq.w	800447a <_printf_float+0xb6>
 8004746:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004748:	f10b 0b01 	add.w	fp, fp, #1
 800474c:	e7bb      	b.n	80046c6 <_printf_float+0x302>
 800474e:	4631      	mov	r1, r6
 8004750:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004754:	4628      	mov	r0, r5
 8004756:	47b8      	blx	r7
 8004758:	3001      	adds	r0, #1
 800475a:	d1c0      	bne.n	80046de <_printf_float+0x31a>
 800475c:	e68d      	b.n	800447a <_printf_float+0xb6>
 800475e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004760:	464b      	mov	r3, r9
 8004762:	4631      	mov	r1, r6
 8004764:	4628      	mov	r0, r5
 8004766:	4442      	add	r2, r8
 8004768:	47b8      	blx	r7
 800476a:	3001      	adds	r0, #1
 800476c:	d1c3      	bne.n	80046f6 <_printf_float+0x332>
 800476e:	e684      	b.n	800447a <_printf_float+0xb6>
 8004770:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004774:	f1ba 0f01 	cmp.w	sl, #1
 8004778:	dc01      	bgt.n	800477e <_printf_float+0x3ba>
 800477a:	07db      	lsls	r3, r3, #31
 800477c:	d536      	bpl.n	80047ec <_printf_float+0x428>
 800477e:	2301      	movs	r3, #1
 8004780:	4642      	mov	r2, r8
 8004782:	4631      	mov	r1, r6
 8004784:	4628      	mov	r0, r5
 8004786:	47b8      	blx	r7
 8004788:	3001      	adds	r0, #1
 800478a:	f43f ae76 	beq.w	800447a <_printf_float+0xb6>
 800478e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004792:	4631      	mov	r1, r6
 8004794:	4628      	mov	r0, r5
 8004796:	47b8      	blx	r7
 8004798:	3001      	adds	r0, #1
 800479a:	f43f ae6e 	beq.w	800447a <_printf_float+0xb6>
 800479e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80047a2:	2200      	movs	r2, #0
 80047a4:	2300      	movs	r3, #0
 80047a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80047aa:	f7fc f8fd 	bl	80009a8 <__aeabi_dcmpeq>
 80047ae:	b9c0      	cbnz	r0, 80047e2 <_printf_float+0x41e>
 80047b0:	4653      	mov	r3, sl
 80047b2:	f108 0201 	add.w	r2, r8, #1
 80047b6:	4631      	mov	r1, r6
 80047b8:	4628      	mov	r0, r5
 80047ba:	47b8      	blx	r7
 80047bc:	3001      	adds	r0, #1
 80047be:	d10c      	bne.n	80047da <_printf_float+0x416>
 80047c0:	e65b      	b.n	800447a <_printf_float+0xb6>
 80047c2:	2301      	movs	r3, #1
 80047c4:	465a      	mov	r2, fp
 80047c6:	4631      	mov	r1, r6
 80047c8:	4628      	mov	r0, r5
 80047ca:	47b8      	blx	r7
 80047cc:	3001      	adds	r0, #1
 80047ce:	f43f ae54 	beq.w	800447a <_printf_float+0xb6>
 80047d2:	f108 0801 	add.w	r8, r8, #1
 80047d6:	45d0      	cmp	r8, sl
 80047d8:	dbf3      	blt.n	80047c2 <_printf_float+0x3fe>
 80047da:	464b      	mov	r3, r9
 80047dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80047e0:	e6e0      	b.n	80045a4 <_printf_float+0x1e0>
 80047e2:	f04f 0800 	mov.w	r8, #0
 80047e6:	f104 0b1a 	add.w	fp, r4, #26
 80047ea:	e7f4      	b.n	80047d6 <_printf_float+0x412>
 80047ec:	2301      	movs	r3, #1
 80047ee:	4642      	mov	r2, r8
 80047f0:	e7e1      	b.n	80047b6 <_printf_float+0x3f2>
 80047f2:	2301      	movs	r3, #1
 80047f4:	464a      	mov	r2, r9
 80047f6:	4631      	mov	r1, r6
 80047f8:	4628      	mov	r0, r5
 80047fa:	47b8      	blx	r7
 80047fc:	3001      	adds	r0, #1
 80047fe:	f43f ae3c 	beq.w	800447a <_printf_float+0xb6>
 8004802:	f108 0801 	add.w	r8, r8, #1
 8004806:	68e3      	ldr	r3, [r4, #12]
 8004808:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800480a:	1a5b      	subs	r3, r3, r1
 800480c:	4543      	cmp	r3, r8
 800480e:	dcf0      	bgt.n	80047f2 <_printf_float+0x42e>
 8004810:	e6fd      	b.n	800460e <_printf_float+0x24a>
 8004812:	f04f 0800 	mov.w	r8, #0
 8004816:	f104 0919 	add.w	r9, r4, #25
 800481a:	e7f4      	b.n	8004806 <_printf_float+0x442>

0800481c <_printf_common>:
 800481c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004820:	4616      	mov	r6, r2
 8004822:	4698      	mov	r8, r3
 8004824:	688a      	ldr	r2, [r1, #8]
 8004826:	690b      	ldr	r3, [r1, #16]
 8004828:	4607      	mov	r7, r0
 800482a:	4293      	cmp	r3, r2
 800482c:	bfb8      	it	lt
 800482e:	4613      	movlt	r3, r2
 8004830:	6033      	str	r3, [r6, #0]
 8004832:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004836:	460c      	mov	r4, r1
 8004838:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800483c:	b10a      	cbz	r2, 8004842 <_printf_common+0x26>
 800483e:	3301      	adds	r3, #1
 8004840:	6033      	str	r3, [r6, #0]
 8004842:	6823      	ldr	r3, [r4, #0]
 8004844:	0699      	lsls	r1, r3, #26
 8004846:	bf42      	ittt	mi
 8004848:	6833      	ldrmi	r3, [r6, #0]
 800484a:	3302      	addmi	r3, #2
 800484c:	6033      	strmi	r3, [r6, #0]
 800484e:	6825      	ldr	r5, [r4, #0]
 8004850:	f015 0506 	ands.w	r5, r5, #6
 8004854:	d106      	bne.n	8004864 <_printf_common+0x48>
 8004856:	f104 0a19 	add.w	sl, r4, #25
 800485a:	68e3      	ldr	r3, [r4, #12]
 800485c:	6832      	ldr	r2, [r6, #0]
 800485e:	1a9b      	subs	r3, r3, r2
 8004860:	42ab      	cmp	r3, r5
 8004862:	dc2b      	bgt.n	80048bc <_printf_common+0xa0>
 8004864:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004868:	6822      	ldr	r2, [r4, #0]
 800486a:	3b00      	subs	r3, #0
 800486c:	bf18      	it	ne
 800486e:	2301      	movne	r3, #1
 8004870:	0692      	lsls	r2, r2, #26
 8004872:	d430      	bmi.n	80048d6 <_printf_common+0xba>
 8004874:	4641      	mov	r1, r8
 8004876:	4638      	mov	r0, r7
 8004878:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800487c:	47c8      	blx	r9
 800487e:	3001      	adds	r0, #1
 8004880:	d023      	beq.n	80048ca <_printf_common+0xae>
 8004882:	6823      	ldr	r3, [r4, #0]
 8004884:	6922      	ldr	r2, [r4, #16]
 8004886:	f003 0306 	and.w	r3, r3, #6
 800488a:	2b04      	cmp	r3, #4
 800488c:	bf14      	ite	ne
 800488e:	2500      	movne	r5, #0
 8004890:	6833      	ldreq	r3, [r6, #0]
 8004892:	f04f 0600 	mov.w	r6, #0
 8004896:	bf08      	it	eq
 8004898:	68e5      	ldreq	r5, [r4, #12]
 800489a:	f104 041a 	add.w	r4, r4, #26
 800489e:	bf08      	it	eq
 80048a0:	1aed      	subeq	r5, r5, r3
 80048a2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80048a6:	bf08      	it	eq
 80048a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048ac:	4293      	cmp	r3, r2
 80048ae:	bfc4      	itt	gt
 80048b0:	1a9b      	subgt	r3, r3, r2
 80048b2:	18ed      	addgt	r5, r5, r3
 80048b4:	42b5      	cmp	r5, r6
 80048b6:	d11a      	bne.n	80048ee <_printf_common+0xd2>
 80048b8:	2000      	movs	r0, #0
 80048ba:	e008      	b.n	80048ce <_printf_common+0xb2>
 80048bc:	2301      	movs	r3, #1
 80048be:	4652      	mov	r2, sl
 80048c0:	4641      	mov	r1, r8
 80048c2:	4638      	mov	r0, r7
 80048c4:	47c8      	blx	r9
 80048c6:	3001      	adds	r0, #1
 80048c8:	d103      	bne.n	80048d2 <_printf_common+0xb6>
 80048ca:	f04f 30ff 	mov.w	r0, #4294967295
 80048ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048d2:	3501      	adds	r5, #1
 80048d4:	e7c1      	b.n	800485a <_printf_common+0x3e>
 80048d6:	2030      	movs	r0, #48	@ 0x30
 80048d8:	18e1      	adds	r1, r4, r3
 80048da:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80048de:	1c5a      	adds	r2, r3, #1
 80048e0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80048e4:	4422      	add	r2, r4
 80048e6:	3302      	adds	r3, #2
 80048e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80048ec:	e7c2      	b.n	8004874 <_printf_common+0x58>
 80048ee:	2301      	movs	r3, #1
 80048f0:	4622      	mov	r2, r4
 80048f2:	4641      	mov	r1, r8
 80048f4:	4638      	mov	r0, r7
 80048f6:	47c8      	blx	r9
 80048f8:	3001      	adds	r0, #1
 80048fa:	d0e6      	beq.n	80048ca <_printf_common+0xae>
 80048fc:	3601      	adds	r6, #1
 80048fe:	e7d9      	b.n	80048b4 <_printf_common+0x98>

08004900 <_printf_i>:
 8004900:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004904:	7e0f      	ldrb	r7, [r1, #24]
 8004906:	4691      	mov	r9, r2
 8004908:	2f78      	cmp	r7, #120	@ 0x78
 800490a:	4680      	mov	r8, r0
 800490c:	460c      	mov	r4, r1
 800490e:	469a      	mov	sl, r3
 8004910:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004912:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004916:	d807      	bhi.n	8004928 <_printf_i+0x28>
 8004918:	2f62      	cmp	r7, #98	@ 0x62
 800491a:	d80a      	bhi.n	8004932 <_printf_i+0x32>
 800491c:	2f00      	cmp	r7, #0
 800491e:	f000 80d3 	beq.w	8004ac8 <_printf_i+0x1c8>
 8004922:	2f58      	cmp	r7, #88	@ 0x58
 8004924:	f000 80ba 	beq.w	8004a9c <_printf_i+0x19c>
 8004928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800492c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004930:	e03a      	b.n	80049a8 <_printf_i+0xa8>
 8004932:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004936:	2b15      	cmp	r3, #21
 8004938:	d8f6      	bhi.n	8004928 <_printf_i+0x28>
 800493a:	a101      	add	r1, pc, #4	@ (adr r1, 8004940 <_printf_i+0x40>)
 800493c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004940:	08004999 	.word	0x08004999
 8004944:	080049ad 	.word	0x080049ad
 8004948:	08004929 	.word	0x08004929
 800494c:	08004929 	.word	0x08004929
 8004950:	08004929 	.word	0x08004929
 8004954:	08004929 	.word	0x08004929
 8004958:	080049ad 	.word	0x080049ad
 800495c:	08004929 	.word	0x08004929
 8004960:	08004929 	.word	0x08004929
 8004964:	08004929 	.word	0x08004929
 8004968:	08004929 	.word	0x08004929
 800496c:	08004aaf 	.word	0x08004aaf
 8004970:	080049d7 	.word	0x080049d7
 8004974:	08004a69 	.word	0x08004a69
 8004978:	08004929 	.word	0x08004929
 800497c:	08004929 	.word	0x08004929
 8004980:	08004ad1 	.word	0x08004ad1
 8004984:	08004929 	.word	0x08004929
 8004988:	080049d7 	.word	0x080049d7
 800498c:	08004929 	.word	0x08004929
 8004990:	08004929 	.word	0x08004929
 8004994:	08004a71 	.word	0x08004a71
 8004998:	6833      	ldr	r3, [r6, #0]
 800499a:	1d1a      	adds	r2, r3, #4
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6032      	str	r2, [r6, #0]
 80049a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80049a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80049a8:	2301      	movs	r3, #1
 80049aa:	e09e      	b.n	8004aea <_printf_i+0x1ea>
 80049ac:	6833      	ldr	r3, [r6, #0]
 80049ae:	6820      	ldr	r0, [r4, #0]
 80049b0:	1d19      	adds	r1, r3, #4
 80049b2:	6031      	str	r1, [r6, #0]
 80049b4:	0606      	lsls	r6, r0, #24
 80049b6:	d501      	bpl.n	80049bc <_printf_i+0xbc>
 80049b8:	681d      	ldr	r5, [r3, #0]
 80049ba:	e003      	b.n	80049c4 <_printf_i+0xc4>
 80049bc:	0645      	lsls	r5, r0, #25
 80049be:	d5fb      	bpl.n	80049b8 <_printf_i+0xb8>
 80049c0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80049c4:	2d00      	cmp	r5, #0
 80049c6:	da03      	bge.n	80049d0 <_printf_i+0xd0>
 80049c8:	232d      	movs	r3, #45	@ 0x2d
 80049ca:	426d      	negs	r5, r5
 80049cc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049d0:	230a      	movs	r3, #10
 80049d2:	4859      	ldr	r0, [pc, #356]	@ (8004b38 <_printf_i+0x238>)
 80049d4:	e011      	b.n	80049fa <_printf_i+0xfa>
 80049d6:	6821      	ldr	r1, [r4, #0]
 80049d8:	6833      	ldr	r3, [r6, #0]
 80049da:	0608      	lsls	r0, r1, #24
 80049dc:	f853 5b04 	ldr.w	r5, [r3], #4
 80049e0:	d402      	bmi.n	80049e8 <_printf_i+0xe8>
 80049e2:	0649      	lsls	r1, r1, #25
 80049e4:	bf48      	it	mi
 80049e6:	b2ad      	uxthmi	r5, r5
 80049e8:	2f6f      	cmp	r7, #111	@ 0x6f
 80049ea:	6033      	str	r3, [r6, #0]
 80049ec:	bf14      	ite	ne
 80049ee:	230a      	movne	r3, #10
 80049f0:	2308      	moveq	r3, #8
 80049f2:	4851      	ldr	r0, [pc, #324]	@ (8004b38 <_printf_i+0x238>)
 80049f4:	2100      	movs	r1, #0
 80049f6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80049fa:	6866      	ldr	r6, [r4, #4]
 80049fc:	2e00      	cmp	r6, #0
 80049fe:	bfa8      	it	ge
 8004a00:	6821      	ldrge	r1, [r4, #0]
 8004a02:	60a6      	str	r6, [r4, #8]
 8004a04:	bfa4      	itt	ge
 8004a06:	f021 0104 	bicge.w	r1, r1, #4
 8004a0a:	6021      	strge	r1, [r4, #0]
 8004a0c:	b90d      	cbnz	r5, 8004a12 <_printf_i+0x112>
 8004a0e:	2e00      	cmp	r6, #0
 8004a10:	d04b      	beq.n	8004aaa <_printf_i+0x1aa>
 8004a12:	4616      	mov	r6, r2
 8004a14:	fbb5 f1f3 	udiv	r1, r5, r3
 8004a18:	fb03 5711 	mls	r7, r3, r1, r5
 8004a1c:	5dc7      	ldrb	r7, [r0, r7]
 8004a1e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004a22:	462f      	mov	r7, r5
 8004a24:	42bb      	cmp	r3, r7
 8004a26:	460d      	mov	r5, r1
 8004a28:	d9f4      	bls.n	8004a14 <_printf_i+0x114>
 8004a2a:	2b08      	cmp	r3, #8
 8004a2c:	d10b      	bne.n	8004a46 <_printf_i+0x146>
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	07df      	lsls	r7, r3, #31
 8004a32:	d508      	bpl.n	8004a46 <_printf_i+0x146>
 8004a34:	6923      	ldr	r3, [r4, #16]
 8004a36:	6861      	ldr	r1, [r4, #4]
 8004a38:	4299      	cmp	r1, r3
 8004a3a:	bfde      	ittt	le
 8004a3c:	2330      	movle	r3, #48	@ 0x30
 8004a3e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004a42:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004a46:	1b92      	subs	r2, r2, r6
 8004a48:	6122      	str	r2, [r4, #16]
 8004a4a:	464b      	mov	r3, r9
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	4640      	mov	r0, r8
 8004a50:	f8cd a000 	str.w	sl, [sp]
 8004a54:	aa03      	add	r2, sp, #12
 8004a56:	f7ff fee1 	bl	800481c <_printf_common>
 8004a5a:	3001      	adds	r0, #1
 8004a5c:	d14a      	bne.n	8004af4 <_printf_i+0x1f4>
 8004a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004a62:	b004      	add	sp, #16
 8004a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a68:	6823      	ldr	r3, [r4, #0]
 8004a6a:	f043 0320 	orr.w	r3, r3, #32
 8004a6e:	6023      	str	r3, [r4, #0]
 8004a70:	2778      	movs	r7, #120	@ 0x78
 8004a72:	4832      	ldr	r0, [pc, #200]	@ (8004b3c <_printf_i+0x23c>)
 8004a74:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	6831      	ldr	r1, [r6, #0]
 8004a7c:	061f      	lsls	r7, r3, #24
 8004a7e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004a82:	d402      	bmi.n	8004a8a <_printf_i+0x18a>
 8004a84:	065f      	lsls	r7, r3, #25
 8004a86:	bf48      	it	mi
 8004a88:	b2ad      	uxthmi	r5, r5
 8004a8a:	6031      	str	r1, [r6, #0]
 8004a8c:	07d9      	lsls	r1, r3, #31
 8004a8e:	bf44      	itt	mi
 8004a90:	f043 0320 	orrmi.w	r3, r3, #32
 8004a94:	6023      	strmi	r3, [r4, #0]
 8004a96:	b11d      	cbz	r5, 8004aa0 <_printf_i+0x1a0>
 8004a98:	2310      	movs	r3, #16
 8004a9a:	e7ab      	b.n	80049f4 <_printf_i+0xf4>
 8004a9c:	4826      	ldr	r0, [pc, #152]	@ (8004b38 <_printf_i+0x238>)
 8004a9e:	e7e9      	b.n	8004a74 <_printf_i+0x174>
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	f023 0320 	bic.w	r3, r3, #32
 8004aa6:	6023      	str	r3, [r4, #0]
 8004aa8:	e7f6      	b.n	8004a98 <_printf_i+0x198>
 8004aaa:	4616      	mov	r6, r2
 8004aac:	e7bd      	b.n	8004a2a <_printf_i+0x12a>
 8004aae:	6833      	ldr	r3, [r6, #0]
 8004ab0:	6825      	ldr	r5, [r4, #0]
 8004ab2:	1d18      	adds	r0, r3, #4
 8004ab4:	6961      	ldr	r1, [r4, #20]
 8004ab6:	6030      	str	r0, [r6, #0]
 8004ab8:	062e      	lsls	r6, r5, #24
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	d501      	bpl.n	8004ac2 <_printf_i+0x1c2>
 8004abe:	6019      	str	r1, [r3, #0]
 8004ac0:	e002      	b.n	8004ac8 <_printf_i+0x1c8>
 8004ac2:	0668      	lsls	r0, r5, #25
 8004ac4:	d5fb      	bpl.n	8004abe <_printf_i+0x1be>
 8004ac6:	8019      	strh	r1, [r3, #0]
 8004ac8:	2300      	movs	r3, #0
 8004aca:	4616      	mov	r6, r2
 8004acc:	6123      	str	r3, [r4, #16]
 8004ace:	e7bc      	b.n	8004a4a <_printf_i+0x14a>
 8004ad0:	6833      	ldr	r3, [r6, #0]
 8004ad2:	2100      	movs	r1, #0
 8004ad4:	1d1a      	adds	r2, r3, #4
 8004ad6:	6032      	str	r2, [r6, #0]
 8004ad8:	681e      	ldr	r6, [r3, #0]
 8004ada:	6862      	ldr	r2, [r4, #4]
 8004adc:	4630      	mov	r0, r6
 8004ade:	f000 f9e8 	bl	8004eb2 <memchr>
 8004ae2:	b108      	cbz	r0, 8004ae8 <_printf_i+0x1e8>
 8004ae4:	1b80      	subs	r0, r0, r6
 8004ae6:	6060      	str	r0, [r4, #4]
 8004ae8:	6863      	ldr	r3, [r4, #4]
 8004aea:	6123      	str	r3, [r4, #16]
 8004aec:	2300      	movs	r3, #0
 8004aee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004af2:	e7aa      	b.n	8004a4a <_printf_i+0x14a>
 8004af4:	4632      	mov	r2, r6
 8004af6:	4649      	mov	r1, r9
 8004af8:	4640      	mov	r0, r8
 8004afa:	6923      	ldr	r3, [r4, #16]
 8004afc:	47d0      	blx	sl
 8004afe:	3001      	adds	r0, #1
 8004b00:	d0ad      	beq.n	8004a5e <_printf_i+0x15e>
 8004b02:	6823      	ldr	r3, [r4, #0]
 8004b04:	079b      	lsls	r3, r3, #30
 8004b06:	d413      	bmi.n	8004b30 <_printf_i+0x230>
 8004b08:	68e0      	ldr	r0, [r4, #12]
 8004b0a:	9b03      	ldr	r3, [sp, #12]
 8004b0c:	4298      	cmp	r0, r3
 8004b0e:	bfb8      	it	lt
 8004b10:	4618      	movlt	r0, r3
 8004b12:	e7a6      	b.n	8004a62 <_printf_i+0x162>
 8004b14:	2301      	movs	r3, #1
 8004b16:	4632      	mov	r2, r6
 8004b18:	4649      	mov	r1, r9
 8004b1a:	4640      	mov	r0, r8
 8004b1c:	47d0      	blx	sl
 8004b1e:	3001      	adds	r0, #1
 8004b20:	d09d      	beq.n	8004a5e <_printf_i+0x15e>
 8004b22:	3501      	adds	r5, #1
 8004b24:	68e3      	ldr	r3, [r4, #12]
 8004b26:	9903      	ldr	r1, [sp, #12]
 8004b28:	1a5b      	subs	r3, r3, r1
 8004b2a:	42ab      	cmp	r3, r5
 8004b2c:	dcf2      	bgt.n	8004b14 <_printf_i+0x214>
 8004b2e:	e7eb      	b.n	8004b08 <_printf_i+0x208>
 8004b30:	2500      	movs	r5, #0
 8004b32:	f104 0619 	add.w	r6, r4, #25
 8004b36:	e7f5      	b.n	8004b24 <_printf_i+0x224>
 8004b38:	08007040 	.word	0x08007040
 8004b3c:	08007051 	.word	0x08007051

08004b40 <std>:
 8004b40:	2300      	movs	r3, #0
 8004b42:	b510      	push	{r4, lr}
 8004b44:	4604      	mov	r4, r0
 8004b46:	e9c0 3300 	strd	r3, r3, [r0]
 8004b4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b4e:	6083      	str	r3, [r0, #8]
 8004b50:	8181      	strh	r1, [r0, #12]
 8004b52:	6643      	str	r3, [r0, #100]	@ 0x64
 8004b54:	81c2      	strh	r2, [r0, #14]
 8004b56:	6183      	str	r3, [r0, #24]
 8004b58:	4619      	mov	r1, r3
 8004b5a:	2208      	movs	r2, #8
 8004b5c:	305c      	adds	r0, #92	@ 0x5c
 8004b5e:	f000 f928 	bl	8004db2 <memset>
 8004b62:	4b0d      	ldr	r3, [pc, #52]	@ (8004b98 <std+0x58>)
 8004b64:	6224      	str	r4, [r4, #32]
 8004b66:	6263      	str	r3, [r4, #36]	@ 0x24
 8004b68:	4b0c      	ldr	r3, [pc, #48]	@ (8004b9c <std+0x5c>)
 8004b6a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba0 <std+0x60>)
 8004b6e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004b70:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba4 <std+0x64>)
 8004b72:	6323      	str	r3, [r4, #48]	@ 0x30
 8004b74:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba8 <std+0x68>)
 8004b76:	429c      	cmp	r4, r3
 8004b78:	d006      	beq.n	8004b88 <std+0x48>
 8004b7a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004b7e:	4294      	cmp	r4, r2
 8004b80:	d002      	beq.n	8004b88 <std+0x48>
 8004b82:	33d0      	adds	r3, #208	@ 0xd0
 8004b84:	429c      	cmp	r4, r3
 8004b86:	d105      	bne.n	8004b94 <std+0x54>
 8004b88:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b90:	f000 b98c 	b.w	8004eac <__retarget_lock_init_recursive>
 8004b94:	bd10      	pop	{r4, pc}
 8004b96:	bf00      	nop
 8004b98:	08004d2d 	.word	0x08004d2d
 8004b9c:	08004d4f 	.word	0x08004d4f
 8004ba0:	08004d87 	.word	0x08004d87
 8004ba4:	08004dab 	.word	0x08004dab
 8004ba8:	20000318 	.word	0x20000318

08004bac <stdio_exit_handler>:
 8004bac:	4a02      	ldr	r2, [pc, #8]	@ (8004bb8 <stdio_exit_handler+0xc>)
 8004bae:	4903      	ldr	r1, [pc, #12]	@ (8004bbc <stdio_exit_handler+0x10>)
 8004bb0:	4803      	ldr	r0, [pc, #12]	@ (8004bc0 <stdio_exit_handler+0x14>)
 8004bb2:	f000 b869 	b.w	8004c88 <_fwalk_sglue>
 8004bb6:	bf00      	nop
 8004bb8:	20000028 	.word	0x20000028
 8004bbc:	0800681d 	.word	0x0800681d
 8004bc0:	20000038 	.word	0x20000038

08004bc4 <cleanup_stdio>:
 8004bc4:	6841      	ldr	r1, [r0, #4]
 8004bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8004bf8 <cleanup_stdio+0x34>)
 8004bc8:	b510      	push	{r4, lr}
 8004bca:	4299      	cmp	r1, r3
 8004bcc:	4604      	mov	r4, r0
 8004bce:	d001      	beq.n	8004bd4 <cleanup_stdio+0x10>
 8004bd0:	f001 fe24 	bl	800681c <_fflush_r>
 8004bd4:	68a1      	ldr	r1, [r4, #8]
 8004bd6:	4b09      	ldr	r3, [pc, #36]	@ (8004bfc <cleanup_stdio+0x38>)
 8004bd8:	4299      	cmp	r1, r3
 8004bda:	d002      	beq.n	8004be2 <cleanup_stdio+0x1e>
 8004bdc:	4620      	mov	r0, r4
 8004bde:	f001 fe1d 	bl	800681c <_fflush_r>
 8004be2:	68e1      	ldr	r1, [r4, #12]
 8004be4:	4b06      	ldr	r3, [pc, #24]	@ (8004c00 <cleanup_stdio+0x3c>)
 8004be6:	4299      	cmp	r1, r3
 8004be8:	d004      	beq.n	8004bf4 <cleanup_stdio+0x30>
 8004bea:	4620      	mov	r0, r4
 8004bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bf0:	f001 be14 	b.w	800681c <_fflush_r>
 8004bf4:	bd10      	pop	{r4, pc}
 8004bf6:	bf00      	nop
 8004bf8:	20000318 	.word	0x20000318
 8004bfc:	20000380 	.word	0x20000380
 8004c00:	200003e8 	.word	0x200003e8

08004c04 <global_stdio_init.part.0>:
 8004c04:	b510      	push	{r4, lr}
 8004c06:	4b0b      	ldr	r3, [pc, #44]	@ (8004c34 <global_stdio_init.part.0+0x30>)
 8004c08:	4c0b      	ldr	r4, [pc, #44]	@ (8004c38 <global_stdio_init.part.0+0x34>)
 8004c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8004c3c <global_stdio_init.part.0+0x38>)
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	601a      	str	r2, [r3, #0]
 8004c10:	2104      	movs	r1, #4
 8004c12:	2200      	movs	r2, #0
 8004c14:	f7ff ff94 	bl	8004b40 <std>
 8004c18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	2109      	movs	r1, #9
 8004c20:	f7ff ff8e 	bl	8004b40 <std>
 8004c24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004c28:	2202      	movs	r2, #2
 8004c2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c2e:	2112      	movs	r1, #18
 8004c30:	f7ff bf86 	b.w	8004b40 <std>
 8004c34:	20000450 	.word	0x20000450
 8004c38:	20000318 	.word	0x20000318
 8004c3c:	08004bad 	.word	0x08004bad

08004c40 <__sfp_lock_acquire>:
 8004c40:	4801      	ldr	r0, [pc, #4]	@ (8004c48 <__sfp_lock_acquire+0x8>)
 8004c42:	f000 b934 	b.w	8004eae <__retarget_lock_acquire_recursive>
 8004c46:	bf00      	nop
 8004c48:	20000459 	.word	0x20000459

08004c4c <__sfp_lock_release>:
 8004c4c:	4801      	ldr	r0, [pc, #4]	@ (8004c54 <__sfp_lock_release+0x8>)
 8004c4e:	f000 b92f 	b.w	8004eb0 <__retarget_lock_release_recursive>
 8004c52:	bf00      	nop
 8004c54:	20000459 	.word	0x20000459

08004c58 <__sinit>:
 8004c58:	b510      	push	{r4, lr}
 8004c5a:	4604      	mov	r4, r0
 8004c5c:	f7ff fff0 	bl	8004c40 <__sfp_lock_acquire>
 8004c60:	6a23      	ldr	r3, [r4, #32]
 8004c62:	b11b      	cbz	r3, 8004c6c <__sinit+0x14>
 8004c64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c68:	f7ff bff0 	b.w	8004c4c <__sfp_lock_release>
 8004c6c:	4b04      	ldr	r3, [pc, #16]	@ (8004c80 <__sinit+0x28>)
 8004c6e:	6223      	str	r3, [r4, #32]
 8004c70:	4b04      	ldr	r3, [pc, #16]	@ (8004c84 <__sinit+0x2c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1f5      	bne.n	8004c64 <__sinit+0xc>
 8004c78:	f7ff ffc4 	bl	8004c04 <global_stdio_init.part.0>
 8004c7c:	e7f2      	b.n	8004c64 <__sinit+0xc>
 8004c7e:	bf00      	nop
 8004c80:	08004bc5 	.word	0x08004bc5
 8004c84:	20000450 	.word	0x20000450

08004c88 <_fwalk_sglue>:
 8004c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c8c:	4607      	mov	r7, r0
 8004c8e:	4688      	mov	r8, r1
 8004c90:	4614      	mov	r4, r2
 8004c92:	2600      	movs	r6, #0
 8004c94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004c98:	f1b9 0901 	subs.w	r9, r9, #1
 8004c9c:	d505      	bpl.n	8004caa <_fwalk_sglue+0x22>
 8004c9e:	6824      	ldr	r4, [r4, #0]
 8004ca0:	2c00      	cmp	r4, #0
 8004ca2:	d1f7      	bne.n	8004c94 <_fwalk_sglue+0xc>
 8004ca4:	4630      	mov	r0, r6
 8004ca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004caa:	89ab      	ldrh	r3, [r5, #12]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d907      	bls.n	8004cc0 <_fwalk_sglue+0x38>
 8004cb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004cb4:	3301      	adds	r3, #1
 8004cb6:	d003      	beq.n	8004cc0 <_fwalk_sglue+0x38>
 8004cb8:	4629      	mov	r1, r5
 8004cba:	4638      	mov	r0, r7
 8004cbc:	47c0      	blx	r8
 8004cbe:	4306      	orrs	r6, r0
 8004cc0:	3568      	adds	r5, #104	@ 0x68
 8004cc2:	e7e9      	b.n	8004c98 <_fwalk_sglue+0x10>

08004cc4 <sniprintf>:
 8004cc4:	b40c      	push	{r2, r3}
 8004cc6:	b530      	push	{r4, r5, lr}
 8004cc8:	4b17      	ldr	r3, [pc, #92]	@ (8004d28 <sniprintf+0x64>)
 8004cca:	1e0c      	subs	r4, r1, #0
 8004ccc:	681d      	ldr	r5, [r3, #0]
 8004cce:	b09d      	sub	sp, #116	@ 0x74
 8004cd0:	da08      	bge.n	8004ce4 <sniprintf+0x20>
 8004cd2:	238b      	movs	r3, #139	@ 0x8b
 8004cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd8:	602b      	str	r3, [r5, #0]
 8004cda:	b01d      	add	sp, #116	@ 0x74
 8004cdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ce0:	b002      	add	sp, #8
 8004ce2:	4770      	bx	lr
 8004ce4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004ce8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004cec:	bf0c      	ite	eq
 8004cee:	4623      	moveq	r3, r4
 8004cf0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004cf4:	9304      	str	r3, [sp, #16]
 8004cf6:	9307      	str	r3, [sp, #28]
 8004cf8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004cfc:	9002      	str	r0, [sp, #8]
 8004cfe:	9006      	str	r0, [sp, #24]
 8004d00:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004d04:	4628      	mov	r0, r5
 8004d06:	ab21      	add	r3, sp, #132	@ 0x84
 8004d08:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004d0a:	a902      	add	r1, sp, #8
 8004d0c:	9301      	str	r3, [sp, #4]
 8004d0e:	f001 fc09 	bl	8006524 <_svfiprintf_r>
 8004d12:	1c43      	adds	r3, r0, #1
 8004d14:	bfbc      	itt	lt
 8004d16:	238b      	movlt	r3, #139	@ 0x8b
 8004d18:	602b      	strlt	r3, [r5, #0]
 8004d1a:	2c00      	cmp	r4, #0
 8004d1c:	d0dd      	beq.n	8004cda <sniprintf+0x16>
 8004d1e:	2200      	movs	r2, #0
 8004d20:	9b02      	ldr	r3, [sp, #8]
 8004d22:	701a      	strb	r2, [r3, #0]
 8004d24:	e7d9      	b.n	8004cda <sniprintf+0x16>
 8004d26:	bf00      	nop
 8004d28:	20000034 	.word	0x20000034

08004d2c <__sread>:
 8004d2c:	b510      	push	{r4, lr}
 8004d2e:	460c      	mov	r4, r1
 8004d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d34:	f000 f86c 	bl	8004e10 <_read_r>
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	bfab      	itete	ge
 8004d3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004d3e:	89a3      	ldrhlt	r3, [r4, #12]
 8004d40:	181b      	addge	r3, r3, r0
 8004d42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004d46:	bfac      	ite	ge
 8004d48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004d4a:	81a3      	strhlt	r3, [r4, #12]
 8004d4c:	bd10      	pop	{r4, pc}

08004d4e <__swrite>:
 8004d4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d52:	461f      	mov	r7, r3
 8004d54:	898b      	ldrh	r3, [r1, #12]
 8004d56:	4605      	mov	r5, r0
 8004d58:	05db      	lsls	r3, r3, #23
 8004d5a:	460c      	mov	r4, r1
 8004d5c:	4616      	mov	r6, r2
 8004d5e:	d505      	bpl.n	8004d6c <__swrite+0x1e>
 8004d60:	2302      	movs	r3, #2
 8004d62:	2200      	movs	r2, #0
 8004d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d68:	f000 f840 	bl	8004dec <_lseek_r>
 8004d6c:	89a3      	ldrh	r3, [r4, #12]
 8004d6e:	4632      	mov	r2, r6
 8004d70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d74:	81a3      	strh	r3, [r4, #12]
 8004d76:	4628      	mov	r0, r5
 8004d78:	463b      	mov	r3, r7
 8004d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d82:	f000 b857 	b.w	8004e34 <_write_r>

08004d86 <__sseek>:
 8004d86:	b510      	push	{r4, lr}
 8004d88:	460c      	mov	r4, r1
 8004d8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d8e:	f000 f82d 	bl	8004dec <_lseek_r>
 8004d92:	1c43      	adds	r3, r0, #1
 8004d94:	89a3      	ldrh	r3, [r4, #12]
 8004d96:	bf15      	itete	ne
 8004d98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004d9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004d9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004da2:	81a3      	strheq	r3, [r4, #12]
 8004da4:	bf18      	it	ne
 8004da6:	81a3      	strhne	r3, [r4, #12]
 8004da8:	bd10      	pop	{r4, pc}

08004daa <__sclose>:
 8004daa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dae:	f000 b80d 	b.w	8004dcc <_close_r>

08004db2 <memset>:
 8004db2:	4603      	mov	r3, r0
 8004db4:	4402      	add	r2, r0
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d100      	bne.n	8004dbc <memset+0xa>
 8004dba:	4770      	bx	lr
 8004dbc:	f803 1b01 	strb.w	r1, [r3], #1
 8004dc0:	e7f9      	b.n	8004db6 <memset+0x4>
	...

08004dc4 <_localeconv_r>:
 8004dc4:	4800      	ldr	r0, [pc, #0]	@ (8004dc8 <_localeconv_r+0x4>)
 8004dc6:	4770      	bx	lr
 8004dc8:	20000174 	.word	0x20000174

08004dcc <_close_r>:
 8004dcc:	b538      	push	{r3, r4, r5, lr}
 8004dce:	2300      	movs	r3, #0
 8004dd0:	4d05      	ldr	r5, [pc, #20]	@ (8004de8 <_close_r+0x1c>)
 8004dd2:	4604      	mov	r4, r0
 8004dd4:	4608      	mov	r0, r1
 8004dd6:	602b      	str	r3, [r5, #0]
 8004dd8:	f7fc fe0b 	bl	80019f2 <_close>
 8004ddc:	1c43      	adds	r3, r0, #1
 8004dde:	d102      	bne.n	8004de6 <_close_r+0x1a>
 8004de0:	682b      	ldr	r3, [r5, #0]
 8004de2:	b103      	cbz	r3, 8004de6 <_close_r+0x1a>
 8004de4:	6023      	str	r3, [r4, #0]
 8004de6:	bd38      	pop	{r3, r4, r5, pc}
 8004de8:	20000454 	.word	0x20000454

08004dec <_lseek_r>:
 8004dec:	b538      	push	{r3, r4, r5, lr}
 8004dee:	4604      	mov	r4, r0
 8004df0:	4608      	mov	r0, r1
 8004df2:	4611      	mov	r1, r2
 8004df4:	2200      	movs	r2, #0
 8004df6:	4d05      	ldr	r5, [pc, #20]	@ (8004e0c <_lseek_r+0x20>)
 8004df8:	602a      	str	r2, [r5, #0]
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	f7fc fe1d 	bl	8001a3a <_lseek>
 8004e00:	1c43      	adds	r3, r0, #1
 8004e02:	d102      	bne.n	8004e0a <_lseek_r+0x1e>
 8004e04:	682b      	ldr	r3, [r5, #0]
 8004e06:	b103      	cbz	r3, 8004e0a <_lseek_r+0x1e>
 8004e08:	6023      	str	r3, [r4, #0]
 8004e0a:	bd38      	pop	{r3, r4, r5, pc}
 8004e0c:	20000454 	.word	0x20000454

08004e10 <_read_r>:
 8004e10:	b538      	push	{r3, r4, r5, lr}
 8004e12:	4604      	mov	r4, r0
 8004e14:	4608      	mov	r0, r1
 8004e16:	4611      	mov	r1, r2
 8004e18:	2200      	movs	r2, #0
 8004e1a:	4d05      	ldr	r5, [pc, #20]	@ (8004e30 <_read_r+0x20>)
 8004e1c:	602a      	str	r2, [r5, #0]
 8004e1e:	461a      	mov	r2, r3
 8004e20:	f7fc fdae 	bl	8001980 <_read>
 8004e24:	1c43      	adds	r3, r0, #1
 8004e26:	d102      	bne.n	8004e2e <_read_r+0x1e>
 8004e28:	682b      	ldr	r3, [r5, #0]
 8004e2a:	b103      	cbz	r3, 8004e2e <_read_r+0x1e>
 8004e2c:	6023      	str	r3, [r4, #0]
 8004e2e:	bd38      	pop	{r3, r4, r5, pc}
 8004e30:	20000454 	.word	0x20000454

08004e34 <_write_r>:
 8004e34:	b538      	push	{r3, r4, r5, lr}
 8004e36:	4604      	mov	r4, r0
 8004e38:	4608      	mov	r0, r1
 8004e3a:	4611      	mov	r1, r2
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	4d05      	ldr	r5, [pc, #20]	@ (8004e54 <_write_r+0x20>)
 8004e40:	602a      	str	r2, [r5, #0]
 8004e42:	461a      	mov	r2, r3
 8004e44:	f7fc fdb9 	bl	80019ba <_write>
 8004e48:	1c43      	adds	r3, r0, #1
 8004e4a:	d102      	bne.n	8004e52 <_write_r+0x1e>
 8004e4c:	682b      	ldr	r3, [r5, #0]
 8004e4e:	b103      	cbz	r3, 8004e52 <_write_r+0x1e>
 8004e50:	6023      	str	r3, [r4, #0]
 8004e52:	bd38      	pop	{r3, r4, r5, pc}
 8004e54:	20000454 	.word	0x20000454

08004e58 <__errno>:
 8004e58:	4b01      	ldr	r3, [pc, #4]	@ (8004e60 <__errno+0x8>)
 8004e5a:	6818      	ldr	r0, [r3, #0]
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	20000034 	.word	0x20000034

08004e64 <__libc_init_array>:
 8004e64:	b570      	push	{r4, r5, r6, lr}
 8004e66:	2600      	movs	r6, #0
 8004e68:	4d0c      	ldr	r5, [pc, #48]	@ (8004e9c <__libc_init_array+0x38>)
 8004e6a:	4c0d      	ldr	r4, [pc, #52]	@ (8004ea0 <__libc_init_array+0x3c>)
 8004e6c:	1b64      	subs	r4, r4, r5
 8004e6e:	10a4      	asrs	r4, r4, #2
 8004e70:	42a6      	cmp	r6, r4
 8004e72:	d109      	bne.n	8004e88 <__libc_init_array+0x24>
 8004e74:	f002 f86e 	bl	8006f54 <_init>
 8004e78:	2600      	movs	r6, #0
 8004e7a:	4d0a      	ldr	r5, [pc, #40]	@ (8004ea4 <__libc_init_array+0x40>)
 8004e7c:	4c0a      	ldr	r4, [pc, #40]	@ (8004ea8 <__libc_init_array+0x44>)
 8004e7e:	1b64      	subs	r4, r4, r5
 8004e80:	10a4      	asrs	r4, r4, #2
 8004e82:	42a6      	cmp	r6, r4
 8004e84:	d105      	bne.n	8004e92 <__libc_init_array+0x2e>
 8004e86:	bd70      	pop	{r4, r5, r6, pc}
 8004e88:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e8c:	4798      	blx	r3
 8004e8e:	3601      	adds	r6, #1
 8004e90:	e7ee      	b.n	8004e70 <__libc_init_array+0xc>
 8004e92:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e96:	4798      	blx	r3
 8004e98:	3601      	adds	r6, #1
 8004e9a:	e7f2      	b.n	8004e82 <__libc_init_array+0x1e>
 8004e9c:	080073a8 	.word	0x080073a8
 8004ea0:	080073a8 	.word	0x080073a8
 8004ea4:	080073a8 	.word	0x080073a8
 8004ea8:	080073ac 	.word	0x080073ac

08004eac <__retarget_lock_init_recursive>:
 8004eac:	4770      	bx	lr

08004eae <__retarget_lock_acquire_recursive>:
 8004eae:	4770      	bx	lr

08004eb0 <__retarget_lock_release_recursive>:
 8004eb0:	4770      	bx	lr

08004eb2 <memchr>:
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	b510      	push	{r4, lr}
 8004eb6:	b2c9      	uxtb	r1, r1
 8004eb8:	4402      	add	r2, r0
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	d101      	bne.n	8004ec4 <memchr+0x12>
 8004ec0:	2000      	movs	r0, #0
 8004ec2:	e003      	b.n	8004ecc <memchr+0x1a>
 8004ec4:	7804      	ldrb	r4, [r0, #0]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	428c      	cmp	r4, r1
 8004eca:	d1f6      	bne.n	8004eba <memchr+0x8>
 8004ecc:	bd10      	pop	{r4, pc}

08004ece <quorem>:
 8004ece:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ed2:	6903      	ldr	r3, [r0, #16]
 8004ed4:	690c      	ldr	r4, [r1, #16]
 8004ed6:	4607      	mov	r7, r0
 8004ed8:	42a3      	cmp	r3, r4
 8004eda:	db7e      	blt.n	8004fda <quorem+0x10c>
 8004edc:	3c01      	subs	r4, #1
 8004ede:	00a3      	lsls	r3, r4, #2
 8004ee0:	f100 0514 	add.w	r5, r0, #20
 8004ee4:	f101 0814 	add.w	r8, r1, #20
 8004ee8:	9300      	str	r3, [sp, #0]
 8004eea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004eee:	9301      	str	r3, [sp, #4]
 8004ef0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ef4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	429a      	cmp	r2, r3
 8004efc:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f00:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f04:	d32e      	bcc.n	8004f64 <quorem+0x96>
 8004f06:	f04f 0a00 	mov.w	sl, #0
 8004f0a:	46c4      	mov	ip, r8
 8004f0c:	46ae      	mov	lr, r5
 8004f0e:	46d3      	mov	fp, sl
 8004f10:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004f14:	b298      	uxth	r0, r3
 8004f16:	fb06 a000 	mla	r0, r6, r0, sl
 8004f1a:	0c1b      	lsrs	r3, r3, #16
 8004f1c:	0c02      	lsrs	r2, r0, #16
 8004f1e:	fb06 2303 	mla	r3, r6, r3, r2
 8004f22:	f8de 2000 	ldr.w	r2, [lr]
 8004f26:	b280      	uxth	r0, r0
 8004f28:	b292      	uxth	r2, r2
 8004f2a:	1a12      	subs	r2, r2, r0
 8004f2c:	445a      	add	r2, fp
 8004f2e:	f8de 0000 	ldr.w	r0, [lr]
 8004f32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004f3c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004f40:	b292      	uxth	r2, r2
 8004f42:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004f46:	45e1      	cmp	r9, ip
 8004f48:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004f4c:	f84e 2b04 	str.w	r2, [lr], #4
 8004f50:	d2de      	bcs.n	8004f10 <quorem+0x42>
 8004f52:	9b00      	ldr	r3, [sp, #0]
 8004f54:	58eb      	ldr	r3, [r5, r3]
 8004f56:	b92b      	cbnz	r3, 8004f64 <quorem+0x96>
 8004f58:	9b01      	ldr	r3, [sp, #4]
 8004f5a:	3b04      	subs	r3, #4
 8004f5c:	429d      	cmp	r5, r3
 8004f5e:	461a      	mov	r2, r3
 8004f60:	d32f      	bcc.n	8004fc2 <quorem+0xf4>
 8004f62:	613c      	str	r4, [r7, #16]
 8004f64:	4638      	mov	r0, r7
 8004f66:	f001 f979 	bl	800625c <__mcmp>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	db25      	blt.n	8004fba <quorem+0xec>
 8004f6e:	4629      	mov	r1, r5
 8004f70:	2000      	movs	r0, #0
 8004f72:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f76:	f8d1 c000 	ldr.w	ip, [r1]
 8004f7a:	fa1f fe82 	uxth.w	lr, r2
 8004f7e:	fa1f f38c 	uxth.w	r3, ip
 8004f82:	eba3 030e 	sub.w	r3, r3, lr
 8004f86:	4403      	add	r3, r0
 8004f88:	0c12      	lsrs	r2, r2, #16
 8004f8a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004f8e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f98:	45c1      	cmp	r9, r8
 8004f9a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004f9e:	f841 3b04 	str.w	r3, [r1], #4
 8004fa2:	d2e6      	bcs.n	8004f72 <quorem+0xa4>
 8004fa4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004fa8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004fac:	b922      	cbnz	r2, 8004fb8 <quorem+0xea>
 8004fae:	3b04      	subs	r3, #4
 8004fb0:	429d      	cmp	r5, r3
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	d30b      	bcc.n	8004fce <quorem+0x100>
 8004fb6:	613c      	str	r4, [r7, #16]
 8004fb8:	3601      	adds	r6, #1
 8004fba:	4630      	mov	r0, r6
 8004fbc:	b003      	add	sp, #12
 8004fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc2:	6812      	ldr	r2, [r2, #0]
 8004fc4:	3b04      	subs	r3, #4
 8004fc6:	2a00      	cmp	r2, #0
 8004fc8:	d1cb      	bne.n	8004f62 <quorem+0x94>
 8004fca:	3c01      	subs	r4, #1
 8004fcc:	e7c6      	b.n	8004f5c <quorem+0x8e>
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	3b04      	subs	r3, #4
 8004fd2:	2a00      	cmp	r2, #0
 8004fd4:	d1ef      	bne.n	8004fb6 <quorem+0xe8>
 8004fd6:	3c01      	subs	r4, #1
 8004fd8:	e7ea      	b.n	8004fb0 <quorem+0xe2>
 8004fda:	2000      	movs	r0, #0
 8004fdc:	e7ee      	b.n	8004fbc <quorem+0xee>
	...

08004fe0 <_dtoa_r>:
 8004fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fe4:	4614      	mov	r4, r2
 8004fe6:	461d      	mov	r5, r3
 8004fe8:	69c7      	ldr	r7, [r0, #28]
 8004fea:	b097      	sub	sp, #92	@ 0x5c
 8004fec:	4683      	mov	fp, r0
 8004fee:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004ff2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004ff4:	b97f      	cbnz	r7, 8005016 <_dtoa_r+0x36>
 8004ff6:	2010      	movs	r0, #16
 8004ff8:	f000 fe02 	bl	8005c00 <malloc>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	f8cb 001c 	str.w	r0, [fp, #28]
 8005002:	b920      	cbnz	r0, 800500e <_dtoa_r+0x2e>
 8005004:	21ef      	movs	r1, #239	@ 0xef
 8005006:	4ba8      	ldr	r3, [pc, #672]	@ (80052a8 <_dtoa_r+0x2c8>)
 8005008:	48a8      	ldr	r0, [pc, #672]	@ (80052ac <_dtoa_r+0x2cc>)
 800500a:	f001 fc67 	bl	80068dc <__assert_func>
 800500e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005012:	6007      	str	r7, [r0, #0]
 8005014:	60c7      	str	r7, [r0, #12]
 8005016:	f8db 301c 	ldr.w	r3, [fp, #28]
 800501a:	6819      	ldr	r1, [r3, #0]
 800501c:	b159      	cbz	r1, 8005036 <_dtoa_r+0x56>
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	2301      	movs	r3, #1
 8005022:	4093      	lsls	r3, r2
 8005024:	604a      	str	r2, [r1, #4]
 8005026:	608b      	str	r3, [r1, #8]
 8005028:	4658      	mov	r0, fp
 800502a:	f000 fedf 	bl	8005dec <_Bfree>
 800502e:	2200      	movs	r2, #0
 8005030:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005034:	601a      	str	r2, [r3, #0]
 8005036:	1e2b      	subs	r3, r5, #0
 8005038:	bfaf      	iteee	ge
 800503a:	2300      	movge	r3, #0
 800503c:	2201      	movlt	r2, #1
 800503e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005042:	9303      	strlt	r3, [sp, #12]
 8005044:	bfa8      	it	ge
 8005046:	6033      	strge	r3, [r6, #0]
 8005048:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800504c:	4b98      	ldr	r3, [pc, #608]	@ (80052b0 <_dtoa_r+0x2d0>)
 800504e:	bfb8      	it	lt
 8005050:	6032      	strlt	r2, [r6, #0]
 8005052:	ea33 0308 	bics.w	r3, r3, r8
 8005056:	d112      	bne.n	800507e <_dtoa_r+0x9e>
 8005058:	f242 730f 	movw	r3, #9999	@ 0x270f
 800505c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005064:	4323      	orrs	r3, r4
 8005066:	f000 8550 	beq.w	8005b0a <_dtoa_r+0xb2a>
 800506a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800506c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80052b4 <_dtoa_r+0x2d4>
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 8552 	beq.w	8005b1a <_dtoa_r+0xb3a>
 8005076:	f10a 0303 	add.w	r3, sl, #3
 800507a:	f000 bd4c 	b.w	8005b16 <_dtoa_r+0xb36>
 800507e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005082:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005086:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800508a:	2200      	movs	r2, #0
 800508c:	2300      	movs	r3, #0
 800508e:	f7fb fc8b 	bl	80009a8 <__aeabi_dcmpeq>
 8005092:	4607      	mov	r7, r0
 8005094:	b158      	cbz	r0, 80050ae <_dtoa_r+0xce>
 8005096:	2301      	movs	r3, #1
 8005098:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800509a:	6013      	str	r3, [r2, #0]
 800509c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800509e:	b113      	cbz	r3, 80050a6 <_dtoa_r+0xc6>
 80050a0:	4b85      	ldr	r3, [pc, #532]	@ (80052b8 <_dtoa_r+0x2d8>)
 80050a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80052bc <_dtoa_r+0x2dc>
 80050aa:	f000 bd36 	b.w	8005b1a <_dtoa_r+0xb3a>
 80050ae:	ab14      	add	r3, sp, #80	@ 0x50
 80050b0:	9301      	str	r3, [sp, #4]
 80050b2:	ab15      	add	r3, sp, #84	@ 0x54
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	4658      	mov	r0, fp
 80050b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80050bc:	f001 f97e 	bl	80063bc <__d2b>
 80050c0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80050c4:	4681      	mov	r9, r0
 80050c6:	2e00      	cmp	r6, #0
 80050c8:	d077      	beq.n	80051ba <_dtoa_r+0x1da>
 80050ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80050ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050d0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80050d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050d8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80050dc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80050e0:	9712      	str	r7, [sp, #72]	@ 0x48
 80050e2:	4619      	mov	r1, r3
 80050e4:	2200      	movs	r2, #0
 80050e6:	4b76      	ldr	r3, [pc, #472]	@ (80052c0 <_dtoa_r+0x2e0>)
 80050e8:	f7fb f83e 	bl	8000168 <__aeabi_dsub>
 80050ec:	a368      	add	r3, pc, #416	@ (adr r3, 8005290 <_dtoa_r+0x2b0>)
 80050ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f2:	f7fb f9f1 	bl	80004d8 <__aeabi_dmul>
 80050f6:	a368      	add	r3, pc, #416	@ (adr r3, 8005298 <_dtoa_r+0x2b8>)
 80050f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fc:	f7fb f836 	bl	800016c <__adddf3>
 8005100:	4604      	mov	r4, r0
 8005102:	4630      	mov	r0, r6
 8005104:	460d      	mov	r5, r1
 8005106:	f7fb f97d 	bl	8000404 <__aeabi_i2d>
 800510a:	a365      	add	r3, pc, #404	@ (adr r3, 80052a0 <_dtoa_r+0x2c0>)
 800510c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005110:	f7fb f9e2 	bl	80004d8 <__aeabi_dmul>
 8005114:	4602      	mov	r2, r0
 8005116:	460b      	mov	r3, r1
 8005118:	4620      	mov	r0, r4
 800511a:	4629      	mov	r1, r5
 800511c:	f7fb f826 	bl	800016c <__adddf3>
 8005120:	4604      	mov	r4, r0
 8005122:	460d      	mov	r5, r1
 8005124:	f7fb fc88 	bl	8000a38 <__aeabi_d2iz>
 8005128:	2200      	movs	r2, #0
 800512a:	4607      	mov	r7, r0
 800512c:	2300      	movs	r3, #0
 800512e:	4620      	mov	r0, r4
 8005130:	4629      	mov	r1, r5
 8005132:	f7fb fc43 	bl	80009bc <__aeabi_dcmplt>
 8005136:	b140      	cbz	r0, 800514a <_dtoa_r+0x16a>
 8005138:	4638      	mov	r0, r7
 800513a:	f7fb f963 	bl	8000404 <__aeabi_i2d>
 800513e:	4622      	mov	r2, r4
 8005140:	462b      	mov	r3, r5
 8005142:	f7fb fc31 	bl	80009a8 <__aeabi_dcmpeq>
 8005146:	b900      	cbnz	r0, 800514a <_dtoa_r+0x16a>
 8005148:	3f01      	subs	r7, #1
 800514a:	2f16      	cmp	r7, #22
 800514c:	d853      	bhi.n	80051f6 <_dtoa_r+0x216>
 800514e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005152:	4b5c      	ldr	r3, [pc, #368]	@ (80052c4 <_dtoa_r+0x2e4>)
 8005154:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800515c:	f7fb fc2e 	bl	80009bc <__aeabi_dcmplt>
 8005160:	2800      	cmp	r0, #0
 8005162:	d04a      	beq.n	80051fa <_dtoa_r+0x21a>
 8005164:	2300      	movs	r3, #0
 8005166:	3f01      	subs	r7, #1
 8005168:	930f      	str	r3, [sp, #60]	@ 0x3c
 800516a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800516c:	1b9b      	subs	r3, r3, r6
 800516e:	1e5a      	subs	r2, r3, #1
 8005170:	bf46      	itte	mi
 8005172:	f1c3 0801 	rsbmi	r8, r3, #1
 8005176:	2300      	movmi	r3, #0
 8005178:	f04f 0800 	movpl.w	r8, #0
 800517c:	9209      	str	r2, [sp, #36]	@ 0x24
 800517e:	bf48      	it	mi
 8005180:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005182:	2f00      	cmp	r7, #0
 8005184:	db3b      	blt.n	80051fe <_dtoa_r+0x21e>
 8005186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005188:	970e      	str	r7, [sp, #56]	@ 0x38
 800518a:	443b      	add	r3, r7
 800518c:	9309      	str	r3, [sp, #36]	@ 0x24
 800518e:	2300      	movs	r3, #0
 8005190:	930a      	str	r3, [sp, #40]	@ 0x28
 8005192:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005194:	2b09      	cmp	r3, #9
 8005196:	d866      	bhi.n	8005266 <_dtoa_r+0x286>
 8005198:	2b05      	cmp	r3, #5
 800519a:	bfc4      	itt	gt
 800519c:	3b04      	subgt	r3, #4
 800519e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80051a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80051a2:	bfc8      	it	gt
 80051a4:	2400      	movgt	r4, #0
 80051a6:	f1a3 0302 	sub.w	r3, r3, #2
 80051aa:	bfd8      	it	le
 80051ac:	2401      	movle	r4, #1
 80051ae:	2b03      	cmp	r3, #3
 80051b0:	d864      	bhi.n	800527c <_dtoa_r+0x29c>
 80051b2:	e8df f003 	tbb	[pc, r3]
 80051b6:	382b      	.short	0x382b
 80051b8:	5636      	.short	0x5636
 80051ba:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80051be:	441e      	add	r6, r3
 80051c0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80051c4:	2b20      	cmp	r3, #32
 80051c6:	bfc1      	itttt	gt
 80051c8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80051cc:	fa08 f803 	lslgt.w	r8, r8, r3
 80051d0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80051d4:	fa24 f303 	lsrgt.w	r3, r4, r3
 80051d8:	bfd6      	itet	le
 80051da:	f1c3 0320 	rsble	r3, r3, #32
 80051de:	ea48 0003 	orrgt.w	r0, r8, r3
 80051e2:	fa04 f003 	lslle.w	r0, r4, r3
 80051e6:	f7fb f8fd 	bl	80003e4 <__aeabi_ui2d>
 80051ea:	2201      	movs	r2, #1
 80051ec:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80051f0:	3e01      	subs	r6, #1
 80051f2:	9212      	str	r2, [sp, #72]	@ 0x48
 80051f4:	e775      	b.n	80050e2 <_dtoa_r+0x102>
 80051f6:	2301      	movs	r3, #1
 80051f8:	e7b6      	b.n	8005168 <_dtoa_r+0x188>
 80051fa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80051fc:	e7b5      	b.n	800516a <_dtoa_r+0x18a>
 80051fe:	427b      	negs	r3, r7
 8005200:	930a      	str	r3, [sp, #40]	@ 0x28
 8005202:	2300      	movs	r3, #0
 8005204:	eba8 0807 	sub.w	r8, r8, r7
 8005208:	930e      	str	r3, [sp, #56]	@ 0x38
 800520a:	e7c2      	b.n	8005192 <_dtoa_r+0x1b2>
 800520c:	2300      	movs	r3, #0
 800520e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005210:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005212:	2b00      	cmp	r3, #0
 8005214:	dc35      	bgt.n	8005282 <_dtoa_r+0x2a2>
 8005216:	2301      	movs	r3, #1
 8005218:	461a      	mov	r2, r3
 800521a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800521e:	9221      	str	r2, [sp, #132]	@ 0x84
 8005220:	e00b      	b.n	800523a <_dtoa_r+0x25a>
 8005222:	2301      	movs	r3, #1
 8005224:	e7f3      	b.n	800520e <_dtoa_r+0x22e>
 8005226:	2300      	movs	r3, #0
 8005228:	930b      	str	r3, [sp, #44]	@ 0x2c
 800522a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800522c:	18fb      	adds	r3, r7, r3
 800522e:	9308      	str	r3, [sp, #32]
 8005230:	3301      	adds	r3, #1
 8005232:	2b01      	cmp	r3, #1
 8005234:	9307      	str	r3, [sp, #28]
 8005236:	bfb8      	it	lt
 8005238:	2301      	movlt	r3, #1
 800523a:	2100      	movs	r1, #0
 800523c:	2204      	movs	r2, #4
 800523e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005242:	f102 0514 	add.w	r5, r2, #20
 8005246:	429d      	cmp	r5, r3
 8005248:	d91f      	bls.n	800528a <_dtoa_r+0x2aa>
 800524a:	6041      	str	r1, [r0, #4]
 800524c:	4658      	mov	r0, fp
 800524e:	f000 fd8d 	bl	8005d6c <_Balloc>
 8005252:	4682      	mov	sl, r0
 8005254:	2800      	cmp	r0, #0
 8005256:	d139      	bne.n	80052cc <_dtoa_r+0x2ec>
 8005258:	4602      	mov	r2, r0
 800525a:	f240 11af 	movw	r1, #431	@ 0x1af
 800525e:	4b1a      	ldr	r3, [pc, #104]	@ (80052c8 <_dtoa_r+0x2e8>)
 8005260:	e6d2      	b.n	8005008 <_dtoa_r+0x28>
 8005262:	2301      	movs	r3, #1
 8005264:	e7e0      	b.n	8005228 <_dtoa_r+0x248>
 8005266:	2401      	movs	r4, #1
 8005268:	2300      	movs	r3, #0
 800526a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800526c:	9320      	str	r3, [sp, #128]	@ 0x80
 800526e:	f04f 33ff 	mov.w	r3, #4294967295
 8005272:	2200      	movs	r2, #0
 8005274:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005278:	2312      	movs	r3, #18
 800527a:	e7d0      	b.n	800521e <_dtoa_r+0x23e>
 800527c:	2301      	movs	r3, #1
 800527e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005280:	e7f5      	b.n	800526e <_dtoa_r+0x28e>
 8005282:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005284:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005288:	e7d7      	b.n	800523a <_dtoa_r+0x25a>
 800528a:	3101      	adds	r1, #1
 800528c:	0052      	lsls	r2, r2, #1
 800528e:	e7d8      	b.n	8005242 <_dtoa_r+0x262>
 8005290:	636f4361 	.word	0x636f4361
 8005294:	3fd287a7 	.word	0x3fd287a7
 8005298:	8b60c8b3 	.word	0x8b60c8b3
 800529c:	3fc68a28 	.word	0x3fc68a28
 80052a0:	509f79fb 	.word	0x509f79fb
 80052a4:	3fd34413 	.word	0x3fd34413
 80052a8:	0800706f 	.word	0x0800706f
 80052ac:	08007086 	.word	0x08007086
 80052b0:	7ff00000 	.word	0x7ff00000
 80052b4:	0800706b 	.word	0x0800706b
 80052b8:	0800703f 	.word	0x0800703f
 80052bc:	0800703e 	.word	0x0800703e
 80052c0:	3ff80000 	.word	0x3ff80000
 80052c4:	08007180 	.word	0x08007180
 80052c8:	080070de 	.word	0x080070de
 80052cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80052d0:	6018      	str	r0, [r3, #0]
 80052d2:	9b07      	ldr	r3, [sp, #28]
 80052d4:	2b0e      	cmp	r3, #14
 80052d6:	f200 80a4 	bhi.w	8005422 <_dtoa_r+0x442>
 80052da:	2c00      	cmp	r4, #0
 80052dc:	f000 80a1 	beq.w	8005422 <_dtoa_r+0x442>
 80052e0:	2f00      	cmp	r7, #0
 80052e2:	dd33      	ble.n	800534c <_dtoa_r+0x36c>
 80052e4:	4b86      	ldr	r3, [pc, #536]	@ (8005500 <_dtoa_r+0x520>)
 80052e6:	f007 020f 	and.w	r2, r7, #15
 80052ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052ee:	05f8      	lsls	r0, r7, #23
 80052f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80052f4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80052f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80052fc:	d516      	bpl.n	800532c <_dtoa_r+0x34c>
 80052fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005302:	4b80      	ldr	r3, [pc, #512]	@ (8005504 <_dtoa_r+0x524>)
 8005304:	2603      	movs	r6, #3
 8005306:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800530a:	f7fb fa0f 	bl	800072c <__aeabi_ddiv>
 800530e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005312:	f004 040f 	and.w	r4, r4, #15
 8005316:	4d7b      	ldr	r5, [pc, #492]	@ (8005504 <_dtoa_r+0x524>)
 8005318:	b954      	cbnz	r4, 8005330 <_dtoa_r+0x350>
 800531a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800531e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005322:	f7fb fa03 	bl	800072c <__aeabi_ddiv>
 8005326:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800532a:	e028      	b.n	800537e <_dtoa_r+0x39e>
 800532c:	2602      	movs	r6, #2
 800532e:	e7f2      	b.n	8005316 <_dtoa_r+0x336>
 8005330:	07e1      	lsls	r1, r4, #31
 8005332:	d508      	bpl.n	8005346 <_dtoa_r+0x366>
 8005334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005338:	e9d5 2300 	ldrd	r2, r3, [r5]
 800533c:	f7fb f8cc 	bl	80004d8 <__aeabi_dmul>
 8005340:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005344:	3601      	adds	r6, #1
 8005346:	1064      	asrs	r4, r4, #1
 8005348:	3508      	adds	r5, #8
 800534a:	e7e5      	b.n	8005318 <_dtoa_r+0x338>
 800534c:	f000 80d2 	beq.w	80054f4 <_dtoa_r+0x514>
 8005350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005354:	427c      	negs	r4, r7
 8005356:	4b6a      	ldr	r3, [pc, #424]	@ (8005500 <_dtoa_r+0x520>)
 8005358:	f004 020f 	and.w	r2, r4, #15
 800535c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005364:	f7fb f8b8 	bl	80004d8 <__aeabi_dmul>
 8005368:	2602      	movs	r6, #2
 800536a:	2300      	movs	r3, #0
 800536c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005370:	4d64      	ldr	r5, [pc, #400]	@ (8005504 <_dtoa_r+0x524>)
 8005372:	1124      	asrs	r4, r4, #4
 8005374:	2c00      	cmp	r4, #0
 8005376:	f040 80b2 	bne.w	80054de <_dtoa_r+0x4fe>
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1d3      	bne.n	8005326 <_dtoa_r+0x346>
 800537e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005382:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 80b7 	beq.w	80054f8 <_dtoa_r+0x518>
 800538a:	2200      	movs	r2, #0
 800538c:	4620      	mov	r0, r4
 800538e:	4629      	mov	r1, r5
 8005390:	4b5d      	ldr	r3, [pc, #372]	@ (8005508 <_dtoa_r+0x528>)
 8005392:	f7fb fb13 	bl	80009bc <__aeabi_dcmplt>
 8005396:	2800      	cmp	r0, #0
 8005398:	f000 80ae 	beq.w	80054f8 <_dtoa_r+0x518>
 800539c:	9b07      	ldr	r3, [sp, #28]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f000 80aa 	beq.w	80054f8 <_dtoa_r+0x518>
 80053a4:	9b08      	ldr	r3, [sp, #32]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	dd37      	ble.n	800541a <_dtoa_r+0x43a>
 80053aa:	1e7b      	subs	r3, r7, #1
 80053ac:	4620      	mov	r0, r4
 80053ae:	9304      	str	r3, [sp, #16]
 80053b0:	2200      	movs	r2, #0
 80053b2:	4629      	mov	r1, r5
 80053b4:	4b55      	ldr	r3, [pc, #340]	@ (800550c <_dtoa_r+0x52c>)
 80053b6:	f7fb f88f 	bl	80004d8 <__aeabi_dmul>
 80053ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053be:	9c08      	ldr	r4, [sp, #32]
 80053c0:	3601      	adds	r6, #1
 80053c2:	4630      	mov	r0, r6
 80053c4:	f7fb f81e 	bl	8000404 <__aeabi_i2d>
 80053c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053cc:	f7fb f884 	bl	80004d8 <__aeabi_dmul>
 80053d0:	2200      	movs	r2, #0
 80053d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005510 <_dtoa_r+0x530>)
 80053d4:	f7fa feca 	bl	800016c <__adddf3>
 80053d8:	4605      	mov	r5, r0
 80053da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80053de:	2c00      	cmp	r4, #0
 80053e0:	f040 809a 	bne.w	8005518 <_dtoa_r+0x538>
 80053e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053e8:	2200      	movs	r2, #0
 80053ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005514 <_dtoa_r+0x534>)
 80053ec:	f7fa febc 	bl	8000168 <__aeabi_dsub>
 80053f0:	4602      	mov	r2, r0
 80053f2:	460b      	mov	r3, r1
 80053f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80053f8:	462a      	mov	r2, r5
 80053fa:	4633      	mov	r3, r6
 80053fc:	f7fb fafc 	bl	80009f8 <__aeabi_dcmpgt>
 8005400:	2800      	cmp	r0, #0
 8005402:	f040 828e 	bne.w	8005922 <_dtoa_r+0x942>
 8005406:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800540a:	462a      	mov	r2, r5
 800540c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005410:	f7fb fad4 	bl	80009bc <__aeabi_dcmplt>
 8005414:	2800      	cmp	r0, #0
 8005416:	f040 8127 	bne.w	8005668 <_dtoa_r+0x688>
 800541a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800541e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005422:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005424:	2b00      	cmp	r3, #0
 8005426:	f2c0 8163 	blt.w	80056f0 <_dtoa_r+0x710>
 800542a:	2f0e      	cmp	r7, #14
 800542c:	f300 8160 	bgt.w	80056f0 <_dtoa_r+0x710>
 8005430:	4b33      	ldr	r3, [pc, #204]	@ (8005500 <_dtoa_r+0x520>)
 8005432:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005436:	e9d3 3400 	ldrd	r3, r4, [r3]
 800543a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800543e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005440:	2b00      	cmp	r3, #0
 8005442:	da03      	bge.n	800544c <_dtoa_r+0x46c>
 8005444:	9b07      	ldr	r3, [sp, #28]
 8005446:	2b00      	cmp	r3, #0
 8005448:	f340 8100 	ble.w	800564c <_dtoa_r+0x66c>
 800544c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005450:	4656      	mov	r6, sl
 8005452:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005456:	4620      	mov	r0, r4
 8005458:	4629      	mov	r1, r5
 800545a:	f7fb f967 	bl	800072c <__aeabi_ddiv>
 800545e:	f7fb faeb 	bl	8000a38 <__aeabi_d2iz>
 8005462:	4680      	mov	r8, r0
 8005464:	f7fa ffce 	bl	8000404 <__aeabi_i2d>
 8005468:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800546c:	f7fb f834 	bl	80004d8 <__aeabi_dmul>
 8005470:	4602      	mov	r2, r0
 8005472:	460b      	mov	r3, r1
 8005474:	4620      	mov	r0, r4
 8005476:	4629      	mov	r1, r5
 8005478:	f7fa fe76 	bl	8000168 <__aeabi_dsub>
 800547c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005480:	9d07      	ldr	r5, [sp, #28]
 8005482:	f806 4b01 	strb.w	r4, [r6], #1
 8005486:	eba6 040a 	sub.w	r4, r6, sl
 800548a:	42a5      	cmp	r5, r4
 800548c:	4602      	mov	r2, r0
 800548e:	460b      	mov	r3, r1
 8005490:	f040 8116 	bne.w	80056c0 <_dtoa_r+0x6e0>
 8005494:	f7fa fe6a 	bl	800016c <__adddf3>
 8005498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800549c:	4604      	mov	r4, r0
 800549e:	460d      	mov	r5, r1
 80054a0:	f7fb faaa 	bl	80009f8 <__aeabi_dcmpgt>
 80054a4:	2800      	cmp	r0, #0
 80054a6:	f040 80f8 	bne.w	800569a <_dtoa_r+0x6ba>
 80054aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054ae:	4620      	mov	r0, r4
 80054b0:	4629      	mov	r1, r5
 80054b2:	f7fb fa79 	bl	80009a8 <__aeabi_dcmpeq>
 80054b6:	b118      	cbz	r0, 80054c0 <_dtoa_r+0x4e0>
 80054b8:	f018 0f01 	tst.w	r8, #1
 80054bc:	f040 80ed 	bne.w	800569a <_dtoa_r+0x6ba>
 80054c0:	4649      	mov	r1, r9
 80054c2:	4658      	mov	r0, fp
 80054c4:	f000 fc92 	bl	8005dec <_Bfree>
 80054c8:	2300      	movs	r3, #0
 80054ca:	7033      	strb	r3, [r6, #0]
 80054cc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80054ce:	3701      	adds	r7, #1
 80054d0:	601f      	str	r7, [r3, #0]
 80054d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	f000 8320 	beq.w	8005b1a <_dtoa_r+0xb3a>
 80054da:	601e      	str	r6, [r3, #0]
 80054dc:	e31d      	b.n	8005b1a <_dtoa_r+0xb3a>
 80054de:	07e2      	lsls	r2, r4, #31
 80054e0:	d505      	bpl.n	80054ee <_dtoa_r+0x50e>
 80054e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80054e6:	f7fa fff7 	bl	80004d8 <__aeabi_dmul>
 80054ea:	2301      	movs	r3, #1
 80054ec:	3601      	adds	r6, #1
 80054ee:	1064      	asrs	r4, r4, #1
 80054f0:	3508      	adds	r5, #8
 80054f2:	e73f      	b.n	8005374 <_dtoa_r+0x394>
 80054f4:	2602      	movs	r6, #2
 80054f6:	e742      	b.n	800537e <_dtoa_r+0x39e>
 80054f8:	9c07      	ldr	r4, [sp, #28]
 80054fa:	9704      	str	r7, [sp, #16]
 80054fc:	e761      	b.n	80053c2 <_dtoa_r+0x3e2>
 80054fe:	bf00      	nop
 8005500:	08007180 	.word	0x08007180
 8005504:	08007158 	.word	0x08007158
 8005508:	3ff00000 	.word	0x3ff00000
 800550c:	40240000 	.word	0x40240000
 8005510:	401c0000 	.word	0x401c0000
 8005514:	40140000 	.word	0x40140000
 8005518:	4b70      	ldr	r3, [pc, #448]	@ (80056dc <_dtoa_r+0x6fc>)
 800551a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800551c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005520:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005524:	4454      	add	r4, sl
 8005526:	2900      	cmp	r1, #0
 8005528:	d045      	beq.n	80055b6 <_dtoa_r+0x5d6>
 800552a:	2000      	movs	r0, #0
 800552c:	496c      	ldr	r1, [pc, #432]	@ (80056e0 <_dtoa_r+0x700>)
 800552e:	f7fb f8fd 	bl	800072c <__aeabi_ddiv>
 8005532:	4633      	mov	r3, r6
 8005534:	462a      	mov	r2, r5
 8005536:	f7fa fe17 	bl	8000168 <__aeabi_dsub>
 800553a:	4656      	mov	r6, sl
 800553c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005540:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005544:	f7fb fa78 	bl	8000a38 <__aeabi_d2iz>
 8005548:	4605      	mov	r5, r0
 800554a:	f7fa ff5b 	bl	8000404 <__aeabi_i2d>
 800554e:	4602      	mov	r2, r0
 8005550:	460b      	mov	r3, r1
 8005552:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005556:	f7fa fe07 	bl	8000168 <__aeabi_dsub>
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	3530      	adds	r5, #48	@ 0x30
 8005560:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005564:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005568:	f806 5b01 	strb.w	r5, [r6], #1
 800556c:	f7fb fa26 	bl	80009bc <__aeabi_dcmplt>
 8005570:	2800      	cmp	r0, #0
 8005572:	d163      	bne.n	800563c <_dtoa_r+0x65c>
 8005574:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005578:	2000      	movs	r0, #0
 800557a:	495a      	ldr	r1, [pc, #360]	@ (80056e4 <_dtoa_r+0x704>)
 800557c:	f7fa fdf4 	bl	8000168 <__aeabi_dsub>
 8005580:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005584:	f7fb fa1a 	bl	80009bc <__aeabi_dcmplt>
 8005588:	2800      	cmp	r0, #0
 800558a:	f040 8087 	bne.w	800569c <_dtoa_r+0x6bc>
 800558e:	42a6      	cmp	r6, r4
 8005590:	f43f af43 	beq.w	800541a <_dtoa_r+0x43a>
 8005594:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005598:	2200      	movs	r2, #0
 800559a:	4b53      	ldr	r3, [pc, #332]	@ (80056e8 <_dtoa_r+0x708>)
 800559c:	f7fa ff9c 	bl	80004d8 <__aeabi_dmul>
 80055a0:	2200      	movs	r2, #0
 80055a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80055a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055aa:	4b4f      	ldr	r3, [pc, #316]	@ (80056e8 <_dtoa_r+0x708>)
 80055ac:	f7fa ff94 	bl	80004d8 <__aeabi_dmul>
 80055b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055b4:	e7c4      	b.n	8005540 <_dtoa_r+0x560>
 80055b6:	4631      	mov	r1, r6
 80055b8:	4628      	mov	r0, r5
 80055ba:	f7fa ff8d 	bl	80004d8 <__aeabi_dmul>
 80055be:	4656      	mov	r6, sl
 80055c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80055c4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80055c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055ca:	f7fb fa35 	bl	8000a38 <__aeabi_d2iz>
 80055ce:	4605      	mov	r5, r0
 80055d0:	f7fa ff18 	bl	8000404 <__aeabi_i2d>
 80055d4:	4602      	mov	r2, r0
 80055d6:	460b      	mov	r3, r1
 80055d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80055dc:	f7fa fdc4 	bl	8000168 <__aeabi_dsub>
 80055e0:	4602      	mov	r2, r0
 80055e2:	460b      	mov	r3, r1
 80055e4:	3530      	adds	r5, #48	@ 0x30
 80055e6:	f806 5b01 	strb.w	r5, [r6], #1
 80055ea:	42a6      	cmp	r6, r4
 80055ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80055f0:	f04f 0200 	mov.w	r2, #0
 80055f4:	d124      	bne.n	8005640 <_dtoa_r+0x660>
 80055f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80055fa:	4b39      	ldr	r3, [pc, #228]	@ (80056e0 <_dtoa_r+0x700>)
 80055fc:	f7fa fdb6 	bl	800016c <__adddf3>
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005608:	f7fb f9f6 	bl	80009f8 <__aeabi_dcmpgt>
 800560c:	2800      	cmp	r0, #0
 800560e:	d145      	bne.n	800569c <_dtoa_r+0x6bc>
 8005610:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005614:	2000      	movs	r0, #0
 8005616:	4932      	ldr	r1, [pc, #200]	@ (80056e0 <_dtoa_r+0x700>)
 8005618:	f7fa fda6 	bl	8000168 <__aeabi_dsub>
 800561c:	4602      	mov	r2, r0
 800561e:	460b      	mov	r3, r1
 8005620:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005624:	f7fb f9ca 	bl	80009bc <__aeabi_dcmplt>
 8005628:	2800      	cmp	r0, #0
 800562a:	f43f aef6 	beq.w	800541a <_dtoa_r+0x43a>
 800562e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005630:	1e73      	subs	r3, r6, #1
 8005632:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005634:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005638:	2b30      	cmp	r3, #48	@ 0x30
 800563a:	d0f8      	beq.n	800562e <_dtoa_r+0x64e>
 800563c:	9f04      	ldr	r7, [sp, #16]
 800563e:	e73f      	b.n	80054c0 <_dtoa_r+0x4e0>
 8005640:	4b29      	ldr	r3, [pc, #164]	@ (80056e8 <_dtoa_r+0x708>)
 8005642:	f7fa ff49 	bl	80004d8 <__aeabi_dmul>
 8005646:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800564a:	e7bc      	b.n	80055c6 <_dtoa_r+0x5e6>
 800564c:	d10c      	bne.n	8005668 <_dtoa_r+0x688>
 800564e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005652:	2200      	movs	r2, #0
 8005654:	4b25      	ldr	r3, [pc, #148]	@ (80056ec <_dtoa_r+0x70c>)
 8005656:	f7fa ff3f 	bl	80004d8 <__aeabi_dmul>
 800565a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800565e:	f7fb f9c1 	bl	80009e4 <__aeabi_dcmpge>
 8005662:	2800      	cmp	r0, #0
 8005664:	f000 815b 	beq.w	800591e <_dtoa_r+0x93e>
 8005668:	2400      	movs	r4, #0
 800566a:	4625      	mov	r5, r4
 800566c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800566e:	4656      	mov	r6, sl
 8005670:	43db      	mvns	r3, r3
 8005672:	9304      	str	r3, [sp, #16]
 8005674:	2700      	movs	r7, #0
 8005676:	4621      	mov	r1, r4
 8005678:	4658      	mov	r0, fp
 800567a:	f000 fbb7 	bl	8005dec <_Bfree>
 800567e:	2d00      	cmp	r5, #0
 8005680:	d0dc      	beq.n	800563c <_dtoa_r+0x65c>
 8005682:	b12f      	cbz	r7, 8005690 <_dtoa_r+0x6b0>
 8005684:	42af      	cmp	r7, r5
 8005686:	d003      	beq.n	8005690 <_dtoa_r+0x6b0>
 8005688:	4639      	mov	r1, r7
 800568a:	4658      	mov	r0, fp
 800568c:	f000 fbae 	bl	8005dec <_Bfree>
 8005690:	4629      	mov	r1, r5
 8005692:	4658      	mov	r0, fp
 8005694:	f000 fbaa 	bl	8005dec <_Bfree>
 8005698:	e7d0      	b.n	800563c <_dtoa_r+0x65c>
 800569a:	9704      	str	r7, [sp, #16]
 800569c:	4633      	mov	r3, r6
 800569e:	461e      	mov	r6, r3
 80056a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056a4:	2a39      	cmp	r2, #57	@ 0x39
 80056a6:	d107      	bne.n	80056b8 <_dtoa_r+0x6d8>
 80056a8:	459a      	cmp	sl, r3
 80056aa:	d1f8      	bne.n	800569e <_dtoa_r+0x6be>
 80056ac:	9a04      	ldr	r2, [sp, #16]
 80056ae:	3201      	adds	r2, #1
 80056b0:	9204      	str	r2, [sp, #16]
 80056b2:	2230      	movs	r2, #48	@ 0x30
 80056b4:	f88a 2000 	strb.w	r2, [sl]
 80056b8:	781a      	ldrb	r2, [r3, #0]
 80056ba:	3201      	adds	r2, #1
 80056bc:	701a      	strb	r2, [r3, #0]
 80056be:	e7bd      	b.n	800563c <_dtoa_r+0x65c>
 80056c0:	2200      	movs	r2, #0
 80056c2:	4b09      	ldr	r3, [pc, #36]	@ (80056e8 <_dtoa_r+0x708>)
 80056c4:	f7fa ff08 	bl	80004d8 <__aeabi_dmul>
 80056c8:	2200      	movs	r2, #0
 80056ca:	2300      	movs	r3, #0
 80056cc:	4604      	mov	r4, r0
 80056ce:	460d      	mov	r5, r1
 80056d0:	f7fb f96a 	bl	80009a8 <__aeabi_dcmpeq>
 80056d4:	2800      	cmp	r0, #0
 80056d6:	f43f aebc 	beq.w	8005452 <_dtoa_r+0x472>
 80056da:	e6f1      	b.n	80054c0 <_dtoa_r+0x4e0>
 80056dc:	08007180 	.word	0x08007180
 80056e0:	3fe00000 	.word	0x3fe00000
 80056e4:	3ff00000 	.word	0x3ff00000
 80056e8:	40240000 	.word	0x40240000
 80056ec:	40140000 	.word	0x40140000
 80056f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80056f2:	2a00      	cmp	r2, #0
 80056f4:	f000 80db 	beq.w	80058ae <_dtoa_r+0x8ce>
 80056f8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80056fa:	2a01      	cmp	r2, #1
 80056fc:	f300 80bf 	bgt.w	800587e <_dtoa_r+0x89e>
 8005700:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005702:	2a00      	cmp	r2, #0
 8005704:	f000 80b7 	beq.w	8005876 <_dtoa_r+0x896>
 8005708:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800570c:	4646      	mov	r6, r8
 800570e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005712:	2101      	movs	r1, #1
 8005714:	441a      	add	r2, r3
 8005716:	4658      	mov	r0, fp
 8005718:	4498      	add	r8, r3
 800571a:	9209      	str	r2, [sp, #36]	@ 0x24
 800571c:	f000 fc1a 	bl	8005f54 <__i2b>
 8005720:	4605      	mov	r5, r0
 8005722:	b15e      	cbz	r6, 800573c <_dtoa_r+0x75c>
 8005724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005726:	2b00      	cmp	r3, #0
 8005728:	dd08      	ble.n	800573c <_dtoa_r+0x75c>
 800572a:	42b3      	cmp	r3, r6
 800572c:	bfa8      	it	ge
 800572e:	4633      	movge	r3, r6
 8005730:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005732:	eba8 0803 	sub.w	r8, r8, r3
 8005736:	1af6      	subs	r6, r6, r3
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	9309      	str	r3, [sp, #36]	@ 0x24
 800573c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800573e:	b1f3      	cbz	r3, 800577e <_dtoa_r+0x79e>
 8005740:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 80b7 	beq.w	80058b6 <_dtoa_r+0x8d6>
 8005748:	b18c      	cbz	r4, 800576e <_dtoa_r+0x78e>
 800574a:	4629      	mov	r1, r5
 800574c:	4622      	mov	r2, r4
 800574e:	4658      	mov	r0, fp
 8005750:	f000 fcbe 	bl	80060d0 <__pow5mult>
 8005754:	464a      	mov	r2, r9
 8005756:	4601      	mov	r1, r0
 8005758:	4605      	mov	r5, r0
 800575a:	4658      	mov	r0, fp
 800575c:	f000 fc10 	bl	8005f80 <__multiply>
 8005760:	4649      	mov	r1, r9
 8005762:	9004      	str	r0, [sp, #16]
 8005764:	4658      	mov	r0, fp
 8005766:	f000 fb41 	bl	8005dec <_Bfree>
 800576a:	9b04      	ldr	r3, [sp, #16]
 800576c:	4699      	mov	r9, r3
 800576e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005770:	1b1a      	subs	r2, r3, r4
 8005772:	d004      	beq.n	800577e <_dtoa_r+0x79e>
 8005774:	4649      	mov	r1, r9
 8005776:	4658      	mov	r0, fp
 8005778:	f000 fcaa 	bl	80060d0 <__pow5mult>
 800577c:	4681      	mov	r9, r0
 800577e:	2101      	movs	r1, #1
 8005780:	4658      	mov	r0, fp
 8005782:	f000 fbe7 	bl	8005f54 <__i2b>
 8005786:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005788:	4604      	mov	r4, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	f000 81c9 	beq.w	8005b22 <_dtoa_r+0xb42>
 8005790:	461a      	mov	r2, r3
 8005792:	4601      	mov	r1, r0
 8005794:	4658      	mov	r0, fp
 8005796:	f000 fc9b 	bl	80060d0 <__pow5mult>
 800579a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800579c:	4604      	mov	r4, r0
 800579e:	2b01      	cmp	r3, #1
 80057a0:	f300 808f 	bgt.w	80058c2 <_dtoa_r+0x8e2>
 80057a4:	9b02      	ldr	r3, [sp, #8]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f040 8087 	bne.w	80058ba <_dtoa_r+0x8da>
 80057ac:	9b03      	ldr	r3, [sp, #12]
 80057ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	f040 8083 	bne.w	80058be <_dtoa_r+0x8de>
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80057be:	0d1b      	lsrs	r3, r3, #20
 80057c0:	051b      	lsls	r3, r3, #20
 80057c2:	b12b      	cbz	r3, 80057d0 <_dtoa_r+0x7f0>
 80057c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c6:	f108 0801 	add.w	r8, r8, #1
 80057ca:	3301      	adds	r3, #1
 80057cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80057ce:	2301      	movs	r3, #1
 80057d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80057d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 81aa 	beq.w	8005b2e <_dtoa_r+0xb4e>
 80057da:	6923      	ldr	r3, [r4, #16]
 80057dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80057e0:	6918      	ldr	r0, [r3, #16]
 80057e2:	f000 fb6b 	bl	8005ebc <__hi0bits>
 80057e6:	f1c0 0020 	rsb	r0, r0, #32
 80057ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ec:	4418      	add	r0, r3
 80057ee:	f010 001f 	ands.w	r0, r0, #31
 80057f2:	d071      	beq.n	80058d8 <_dtoa_r+0x8f8>
 80057f4:	f1c0 0320 	rsb	r3, r0, #32
 80057f8:	2b04      	cmp	r3, #4
 80057fa:	dd65      	ble.n	80058c8 <_dtoa_r+0x8e8>
 80057fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057fe:	f1c0 001c 	rsb	r0, r0, #28
 8005802:	4403      	add	r3, r0
 8005804:	4480      	add	r8, r0
 8005806:	4406      	add	r6, r0
 8005808:	9309      	str	r3, [sp, #36]	@ 0x24
 800580a:	f1b8 0f00 	cmp.w	r8, #0
 800580e:	dd05      	ble.n	800581c <_dtoa_r+0x83c>
 8005810:	4649      	mov	r1, r9
 8005812:	4642      	mov	r2, r8
 8005814:	4658      	mov	r0, fp
 8005816:	f000 fcb5 	bl	8006184 <__lshift>
 800581a:	4681      	mov	r9, r0
 800581c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800581e:	2b00      	cmp	r3, #0
 8005820:	dd05      	ble.n	800582e <_dtoa_r+0x84e>
 8005822:	4621      	mov	r1, r4
 8005824:	461a      	mov	r2, r3
 8005826:	4658      	mov	r0, fp
 8005828:	f000 fcac 	bl	8006184 <__lshift>
 800582c:	4604      	mov	r4, r0
 800582e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005830:	2b00      	cmp	r3, #0
 8005832:	d053      	beq.n	80058dc <_dtoa_r+0x8fc>
 8005834:	4621      	mov	r1, r4
 8005836:	4648      	mov	r0, r9
 8005838:	f000 fd10 	bl	800625c <__mcmp>
 800583c:	2800      	cmp	r0, #0
 800583e:	da4d      	bge.n	80058dc <_dtoa_r+0x8fc>
 8005840:	1e7b      	subs	r3, r7, #1
 8005842:	4649      	mov	r1, r9
 8005844:	9304      	str	r3, [sp, #16]
 8005846:	220a      	movs	r2, #10
 8005848:	2300      	movs	r3, #0
 800584a:	4658      	mov	r0, fp
 800584c:	f000 faf0 	bl	8005e30 <__multadd>
 8005850:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005852:	4681      	mov	r9, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 816c 	beq.w	8005b32 <_dtoa_r+0xb52>
 800585a:	2300      	movs	r3, #0
 800585c:	4629      	mov	r1, r5
 800585e:	220a      	movs	r2, #10
 8005860:	4658      	mov	r0, fp
 8005862:	f000 fae5 	bl	8005e30 <__multadd>
 8005866:	9b08      	ldr	r3, [sp, #32]
 8005868:	4605      	mov	r5, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	dc61      	bgt.n	8005932 <_dtoa_r+0x952>
 800586e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005870:	2b02      	cmp	r3, #2
 8005872:	dc3b      	bgt.n	80058ec <_dtoa_r+0x90c>
 8005874:	e05d      	b.n	8005932 <_dtoa_r+0x952>
 8005876:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005878:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800587c:	e746      	b.n	800570c <_dtoa_r+0x72c>
 800587e:	9b07      	ldr	r3, [sp, #28]
 8005880:	1e5c      	subs	r4, r3, #1
 8005882:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005884:	42a3      	cmp	r3, r4
 8005886:	bfbf      	itttt	lt
 8005888:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800588a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800588c:	1ae3      	sublt	r3, r4, r3
 800588e:	18d2      	addlt	r2, r2, r3
 8005890:	bfa8      	it	ge
 8005892:	1b1c      	subge	r4, r3, r4
 8005894:	9b07      	ldr	r3, [sp, #28]
 8005896:	bfbe      	ittt	lt
 8005898:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800589a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800589c:	2400      	movlt	r4, #0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	bfb5      	itete	lt
 80058a2:	eba8 0603 	sublt.w	r6, r8, r3
 80058a6:	4646      	movge	r6, r8
 80058a8:	2300      	movlt	r3, #0
 80058aa:	9b07      	ldrge	r3, [sp, #28]
 80058ac:	e730      	b.n	8005710 <_dtoa_r+0x730>
 80058ae:	4646      	mov	r6, r8
 80058b0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80058b2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80058b4:	e735      	b.n	8005722 <_dtoa_r+0x742>
 80058b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80058b8:	e75c      	b.n	8005774 <_dtoa_r+0x794>
 80058ba:	2300      	movs	r3, #0
 80058bc:	e788      	b.n	80057d0 <_dtoa_r+0x7f0>
 80058be:	9b02      	ldr	r3, [sp, #8]
 80058c0:	e786      	b.n	80057d0 <_dtoa_r+0x7f0>
 80058c2:	2300      	movs	r3, #0
 80058c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80058c6:	e788      	b.n	80057da <_dtoa_r+0x7fa>
 80058c8:	d09f      	beq.n	800580a <_dtoa_r+0x82a>
 80058ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058cc:	331c      	adds	r3, #28
 80058ce:	441a      	add	r2, r3
 80058d0:	4498      	add	r8, r3
 80058d2:	441e      	add	r6, r3
 80058d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80058d6:	e798      	b.n	800580a <_dtoa_r+0x82a>
 80058d8:	4603      	mov	r3, r0
 80058da:	e7f6      	b.n	80058ca <_dtoa_r+0x8ea>
 80058dc:	9b07      	ldr	r3, [sp, #28]
 80058de:	9704      	str	r7, [sp, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	dc20      	bgt.n	8005926 <_dtoa_r+0x946>
 80058e4:	9308      	str	r3, [sp, #32]
 80058e6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	dd1e      	ble.n	800592a <_dtoa_r+0x94a>
 80058ec:	9b08      	ldr	r3, [sp, #32]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f47f aebc 	bne.w	800566c <_dtoa_r+0x68c>
 80058f4:	4621      	mov	r1, r4
 80058f6:	2205      	movs	r2, #5
 80058f8:	4658      	mov	r0, fp
 80058fa:	f000 fa99 	bl	8005e30 <__multadd>
 80058fe:	4601      	mov	r1, r0
 8005900:	4604      	mov	r4, r0
 8005902:	4648      	mov	r0, r9
 8005904:	f000 fcaa 	bl	800625c <__mcmp>
 8005908:	2800      	cmp	r0, #0
 800590a:	f77f aeaf 	ble.w	800566c <_dtoa_r+0x68c>
 800590e:	2331      	movs	r3, #49	@ 0x31
 8005910:	4656      	mov	r6, sl
 8005912:	f806 3b01 	strb.w	r3, [r6], #1
 8005916:	9b04      	ldr	r3, [sp, #16]
 8005918:	3301      	adds	r3, #1
 800591a:	9304      	str	r3, [sp, #16]
 800591c:	e6aa      	b.n	8005674 <_dtoa_r+0x694>
 800591e:	9c07      	ldr	r4, [sp, #28]
 8005920:	9704      	str	r7, [sp, #16]
 8005922:	4625      	mov	r5, r4
 8005924:	e7f3      	b.n	800590e <_dtoa_r+0x92e>
 8005926:	9b07      	ldr	r3, [sp, #28]
 8005928:	9308      	str	r3, [sp, #32]
 800592a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 8104 	beq.w	8005b3a <_dtoa_r+0xb5a>
 8005932:	2e00      	cmp	r6, #0
 8005934:	dd05      	ble.n	8005942 <_dtoa_r+0x962>
 8005936:	4629      	mov	r1, r5
 8005938:	4632      	mov	r2, r6
 800593a:	4658      	mov	r0, fp
 800593c:	f000 fc22 	bl	8006184 <__lshift>
 8005940:	4605      	mov	r5, r0
 8005942:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005944:	2b00      	cmp	r3, #0
 8005946:	d05a      	beq.n	80059fe <_dtoa_r+0xa1e>
 8005948:	4658      	mov	r0, fp
 800594a:	6869      	ldr	r1, [r5, #4]
 800594c:	f000 fa0e 	bl	8005d6c <_Balloc>
 8005950:	4606      	mov	r6, r0
 8005952:	b928      	cbnz	r0, 8005960 <_dtoa_r+0x980>
 8005954:	4602      	mov	r2, r0
 8005956:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800595a:	4b83      	ldr	r3, [pc, #524]	@ (8005b68 <_dtoa_r+0xb88>)
 800595c:	f7ff bb54 	b.w	8005008 <_dtoa_r+0x28>
 8005960:	692a      	ldr	r2, [r5, #16]
 8005962:	f105 010c 	add.w	r1, r5, #12
 8005966:	3202      	adds	r2, #2
 8005968:	0092      	lsls	r2, r2, #2
 800596a:	300c      	adds	r0, #12
 800596c:	f000 ffa8 	bl	80068c0 <memcpy>
 8005970:	2201      	movs	r2, #1
 8005972:	4631      	mov	r1, r6
 8005974:	4658      	mov	r0, fp
 8005976:	f000 fc05 	bl	8006184 <__lshift>
 800597a:	462f      	mov	r7, r5
 800597c:	4605      	mov	r5, r0
 800597e:	f10a 0301 	add.w	r3, sl, #1
 8005982:	9307      	str	r3, [sp, #28]
 8005984:	9b08      	ldr	r3, [sp, #32]
 8005986:	4453      	add	r3, sl
 8005988:	930b      	str	r3, [sp, #44]	@ 0x2c
 800598a:	9b02      	ldr	r3, [sp, #8]
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	930a      	str	r3, [sp, #40]	@ 0x28
 8005992:	9b07      	ldr	r3, [sp, #28]
 8005994:	4621      	mov	r1, r4
 8005996:	3b01      	subs	r3, #1
 8005998:	4648      	mov	r0, r9
 800599a:	9302      	str	r3, [sp, #8]
 800599c:	f7ff fa97 	bl	8004ece <quorem>
 80059a0:	4639      	mov	r1, r7
 80059a2:	9008      	str	r0, [sp, #32]
 80059a4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80059a8:	4648      	mov	r0, r9
 80059aa:	f000 fc57 	bl	800625c <__mcmp>
 80059ae:	462a      	mov	r2, r5
 80059b0:	9009      	str	r0, [sp, #36]	@ 0x24
 80059b2:	4621      	mov	r1, r4
 80059b4:	4658      	mov	r0, fp
 80059b6:	f000 fc6d 	bl	8006294 <__mdiff>
 80059ba:	68c2      	ldr	r2, [r0, #12]
 80059bc:	4606      	mov	r6, r0
 80059be:	bb02      	cbnz	r2, 8005a02 <_dtoa_r+0xa22>
 80059c0:	4601      	mov	r1, r0
 80059c2:	4648      	mov	r0, r9
 80059c4:	f000 fc4a 	bl	800625c <__mcmp>
 80059c8:	4602      	mov	r2, r0
 80059ca:	4631      	mov	r1, r6
 80059cc:	4658      	mov	r0, fp
 80059ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80059d0:	f000 fa0c 	bl	8005dec <_Bfree>
 80059d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80059d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80059d8:	9e07      	ldr	r6, [sp, #28]
 80059da:	ea43 0102 	orr.w	r1, r3, r2
 80059de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80059e0:	4319      	orrs	r1, r3
 80059e2:	d110      	bne.n	8005a06 <_dtoa_r+0xa26>
 80059e4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80059e8:	d029      	beq.n	8005a3e <_dtoa_r+0xa5e>
 80059ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	dd02      	ble.n	80059f6 <_dtoa_r+0xa16>
 80059f0:	9b08      	ldr	r3, [sp, #32]
 80059f2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80059f6:	9b02      	ldr	r3, [sp, #8]
 80059f8:	f883 8000 	strb.w	r8, [r3]
 80059fc:	e63b      	b.n	8005676 <_dtoa_r+0x696>
 80059fe:	4628      	mov	r0, r5
 8005a00:	e7bb      	b.n	800597a <_dtoa_r+0x99a>
 8005a02:	2201      	movs	r2, #1
 8005a04:	e7e1      	b.n	80059ca <_dtoa_r+0x9ea>
 8005a06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	db04      	blt.n	8005a16 <_dtoa_r+0xa36>
 8005a0c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005a0e:	430b      	orrs	r3, r1
 8005a10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005a12:	430b      	orrs	r3, r1
 8005a14:	d120      	bne.n	8005a58 <_dtoa_r+0xa78>
 8005a16:	2a00      	cmp	r2, #0
 8005a18:	dded      	ble.n	80059f6 <_dtoa_r+0xa16>
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	4658      	mov	r0, fp
 8005a20:	f000 fbb0 	bl	8006184 <__lshift>
 8005a24:	4621      	mov	r1, r4
 8005a26:	4681      	mov	r9, r0
 8005a28:	f000 fc18 	bl	800625c <__mcmp>
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	dc03      	bgt.n	8005a38 <_dtoa_r+0xa58>
 8005a30:	d1e1      	bne.n	80059f6 <_dtoa_r+0xa16>
 8005a32:	f018 0f01 	tst.w	r8, #1
 8005a36:	d0de      	beq.n	80059f6 <_dtoa_r+0xa16>
 8005a38:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005a3c:	d1d8      	bne.n	80059f0 <_dtoa_r+0xa10>
 8005a3e:	2339      	movs	r3, #57	@ 0x39
 8005a40:	9a02      	ldr	r2, [sp, #8]
 8005a42:	7013      	strb	r3, [r2, #0]
 8005a44:	4633      	mov	r3, r6
 8005a46:	461e      	mov	r6, r3
 8005a48:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	2a39      	cmp	r2, #57	@ 0x39
 8005a50:	d052      	beq.n	8005af8 <_dtoa_r+0xb18>
 8005a52:	3201      	adds	r2, #1
 8005a54:	701a      	strb	r2, [r3, #0]
 8005a56:	e60e      	b.n	8005676 <_dtoa_r+0x696>
 8005a58:	2a00      	cmp	r2, #0
 8005a5a:	dd07      	ble.n	8005a6c <_dtoa_r+0xa8c>
 8005a5c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005a60:	d0ed      	beq.n	8005a3e <_dtoa_r+0xa5e>
 8005a62:	9a02      	ldr	r2, [sp, #8]
 8005a64:	f108 0301 	add.w	r3, r8, #1
 8005a68:	7013      	strb	r3, [r2, #0]
 8005a6a:	e604      	b.n	8005676 <_dtoa_r+0x696>
 8005a6c:	9b07      	ldr	r3, [sp, #28]
 8005a6e:	9a07      	ldr	r2, [sp, #28]
 8005a70:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005a74:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d028      	beq.n	8005acc <_dtoa_r+0xaec>
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	220a      	movs	r2, #10
 8005a80:	4658      	mov	r0, fp
 8005a82:	f000 f9d5 	bl	8005e30 <__multadd>
 8005a86:	42af      	cmp	r7, r5
 8005a88:	4681      	mov	r9, r0
 8005a8a:	f04f 0300 	mov.w	r3, #0
 8005a8e:	f04f 020a 	mov.w	r2, #10
 8005a92:	4639      	mov	r1, r7
 8005a94:	4658      	mov	r0, fp
 8005a96:	d107      	bne.n	8005aa8 <_dtoa_r+0xac8>
 8005a98:	f000 f9ca 	bl	8005e30 <__multadd>
 8005a9c:	4607      	mov	r7, r0
 8005a9e:	4605      	mov	r5, r0
 8005aa0:	9b07      	ldr	r3, [sp, #28]
 8005aa2:	3301      	adds	r3, #1
 8005aa4:	9307      	str	r3, [sp, #28]
 8005aa6:	e774      	b.n	8005992 <_dtoa_r+0x9b2>
 8005aa8:	f000 f9c2 	bl	8005e30 <__multadd>
 8005aac:	4629      	mov	r1, r5
 8005aae:	4607      	mov	r7, r0
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	220a      	movs	r2, #10
 8005ab4:	4658      	mov	r0, fp
 8005ab6:	f000 f9bb 	bl	8005e30 <__multadd>
 8005aba:	4605      	mov	r5, r0
 8005abc:	e7f0      	b.n	8005aa0 <_dtoa_r+0xac0>
 8005abe:	9b08      	ldr	r3, [sp, #32]
 8005ac0:	2700      	movs	r7, #0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	bfcc      	ite	gt
 8005ac6:	461e      	movgt	r6, r3
 8005ac8:	2601      	movle	r6, #1
 8005aca:	4456      	add	r6, sl
 8005acc:	4649      	mov	r1, r9
 8005ace:	2201      	movs	r2, #1
 8005ad0:	4658      	mov	r0, fp
 8005ad2:	f000 fb57 	bl	8006184 <__lshift>
 8005ad6:	4621      	mov	r1, r4
 8005ad8:	4681      	mov	r9, r0
 8005ada:	f000 fbbf 	bl	800625c <__mcmp>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	dcb0      	bgt.n	8005a44 <_dtoa_r+0xa64>
 8005ae2:	d102      	bne.n	8005aea <_dtoa_r+0xb0a>
 8005ae4:	f018 0f01 	tst.w	r8, #1
 8005ae8:	d1ac      	bne.n	8005a44 <_dtoa_r+0xa64>
 8005aea:	4633      	mov	r3, r6
 8005aec:	461e      	mov	r6, r3
 8005aee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005af2:	2a30      	cmp	r2, #48	@ 0x30
 8005af4:	d0fa      	beq.n	8005aec <_dtoa_r+0xb0c>
 8005af6:	e5be      	b.n	8005676 <_dtoa_r+0x696>
 8005af8:	459a      	cmp	sl, r3
 8005afa:	d1a4      	bne.n	8005a46 <_dtoa_r+0xa66>
 8005afc:	9b04      	ldr	r3, [sp, #16]
 8005afe:	3301      	adds	r3, #1
 8005b00:	9304      	str	r3, [sp, #16]
 8005b02:	2331      	movs	r3, #49	@ 0x31
 8005b04:	f88a 3000 	strb.w	r3, [sl]
 8005b08:	e5b5      	b.n	8005676 <_dtoa_r+0x696>
 8005b0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005b0c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005b6c <_dtoa_r+0xb8c>
 8005b10:	b11b      	cbz	r3, 8005b1a <_dtoa_r+0xb3a>
 8005b12:	f10a 0308 	add.w	r3, sl, #8
 8005b16:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	4650      	mov	r0, sl
 8005b1c:	b017      	add	sp, #92	@ 0x5c
 8005b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b22:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	f77f ae3d 	ble.w	80057a4 <_dtoa_r+0x7c4>
 8005b2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b2e:	2001      	movs	r0, #1
 8005b30:	e65b      	b.n	80057ea <_dtoa_r+0x80a>
 8005b32:	9b08      	ldr	r3, [sp, #32]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f77f aed6 	ble.w	80058e6 <_dtoa_r+0x906>
 8005b3a:	4656      	mov	r6, sl
 8005b3c:	4621      	mov	r1, r4
 8005b3e:	4648      	mov	r0, r9
 8005b40:	f7ff f9c5 	bl	8004ece <quorem>
 8005b44:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005b48:	9b08      	ldr	r3, [sp, #32]
 8005b4a:	f806 8b01 	strb.w	r8, [r6], #1
 8005b4e:	eba6 020a 	sub.w	r2, r6, sl
 8005b52:	4293      	cmp	r3, r2
 8005b54:	ddb3      	ble.n	8005abe <_dtoa_r+0xade>
 8005b56:	4649      	mov	r1, r9
 8005b58:	2300      	movs	r3, #0
 8005b5a:	220a      	movs	r2, #10
 8005b5c:	4658      	mov	r0, fp
 8005b5e:	f000 f967 	bl	8005e30 <__multadd>
 8005b62:	4681      	mov	r9, r0
 8005b64:	e7ea      	b.n	8005b3c <_dtoa_r+0xb5c>
 8005b66:	bf00      	nop
 8005b68:	080070de 	.word	0x080070de
 8005b6c:	08007062 	.word	0x08007062

08005b70 <_free_r>:
 8005b70:	b538      	push	{r3, r4, r5, lr}
 8005b72:	4605      	mov	r5, r0
 8005b74:	2900      	cmp	r1, #0
 8005b76:	d040      	beq.n	8005bfa <_free_r+0x8a>
 8005b78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b7c:	1f0c      	subs	r4, r1, #4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	bfb8      	it	lt
 8005b82:	18e4      	addlt	r4, r4, r3
 8005b84:	f000 f8e6 	bl	8005d54 <__malloc_lock>
 8005b88:	4a1c      	ldr	r2, [pc, #112]	@ (8005bfc <_free_r+0x8c>)
 8005b8a:	6813      	ldr	r3, [r2, #0]
 8005b8c:	b933      	cbnz	r3, 8005b9c <_free_r+0x2c>
 8005b8e:	6063      	str	r3, [r4, #4]
 8005b90:	6014      	str	r4, [r2, #0]
 8005b92:	4628      	mov	r0, r5
 8005b94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005b98:	f000 b8e2 	b.w	8005d60 <__malloc_unlock>
 8005b9c:	42a3      	cmp	r3, r4
 8005b9e:	d908      	bls.n	8005bb2 <_free_r+0x42>
 8005ba0:	6820      	ldr	r0, [r4, #0]
 8005ba2:	1821      	adds	r1, r4, r0
 8005ba4:	428b      	cmp	r3, r1
 8005ba6:	bf01      	itttt	eq
 8005ba8:	6819      	ldreq	r1, [r3, #0]
 8005baa:	685b      	ldreq	r3, [r3, #4]
 8005bac:	1809      	addeq	r1, r1, r0
 8005bae:	6021      	streq	r1, [r4, #0]
 8005bb0:	e7ed      	b.n	8005b8e <_free_r+0x1e>
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	b10b      	cbz	r3, 8005bbc <_free_r+0x4c>
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	d9fa      	bls.n	8005bb2 <_free_r+0x42>
 8005bbc:	6811      	ldr	r1, [r2, #0]
 8005bbe:	1850      	adds	r0, r2, r1
 8005bc0:	42a0      	cmp	r0, r4
 8005bc2:	d10b      	bne.n	8005bdc <_free_r+0x6c>
 8005bc4:	6820      	ldr	r0, [r4, #0]
 8005bc6:	4401      	add	r1, r0
 8005bc8:	1850      	adds	r0, r2, r1
 8005bca:	4283      	cmp	r3, r0
 8005bcc:	6011      	str	r1, [r2, #0]
 8005bce:	d1e0      	bne.n	8005b92 <_free_r+0x22>
 8005bd0:	6818      	ldr	r0, [r3, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	4408      	add	r0, r1
 8005bd6:	6010      	str	r0, [r2, #0]
 8005bd8:	6053      	str	r3, [r2, #4]
 8005bda:	e7da      	b.n	8005b92 <_free_r+0x22>
 8005bdc:	d902      	bls.n	8005be4 <_free_r+0x74>
 8005bde:	230c      	movs	r3, #12
 8005be0:	602b      	str	r3, [r5, #0]
 8005be2:	e7d6      	b.n	8005b92 <_free_r+0x22>
 8005be4:	6820      	ldr	r0, [r4, #0]
 8005be6:	1821      	adds	r1, r4, r0
 8005be8:	428b      	cmp	r3, r1
 8005bea:	bf01      	itttt	eq
 8005bec:	6819      	ldreq	r1, [r3, #0]
 8005bee:	685b      	ldreq	r3, [r3, #4]
 8005bf0:	1809      	addeq	r1, r1, r0
 8005bf2:	6021      	streq	r1, [r4, #0]
 8005bf4:	6063      	str	r3, [r4, #4]
 8005bf6:	6054      	str	r4, [r2, #4]
 8005bf8:	e7cb      	b.n	8005b92 <_free_r+0x22>
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
 8005bfc:	20000460 	.word	0x20000460

08005c00 <malloc>:
 8005c00:	4b02      	ldr	r3, [pc, #8]	@ (8005c0c <malloc+0xc>)
 8005c02:	4601      	mov	r1, r0
 8005c04:	6818      	ldr	r0, [r3, #0]
 8005c06:	f000 b825 	b.w	8005c54 <_malloc_r>
 8005c0a:	bf00      	nop
 8005c0c:	20000034 	.word	0x20000034

08005c10 <sbrk_aligned>:
 8005c10:	b570      	push	{r4, r5, r6, lr}
 8005c12:	4e0f      	ldr	r6, [pc, #60]	@ (8005c50 <sbrk_aligned+0x40>)
 8005c14:	460c      	mov	r4, r1
 8005c16:	6831      	ldr	r1, [r6, #0]
 8005c18:	4605      	mov	r5, r0
 8005c1a:	b911      	cbnz	r1, 8005c22 <sbrk_aligned+0x12>
 8005c1c:	f000 fe40 	bl	80068a0 <_sbrk_r>
 8005c20:	6030      	str	r0, [r6, #0]
 8005c22:	4621      	mov	r1, r4
 8005c24:	4628      	mov	r0, r5
 8005c26:	f000 fe3b 	bl	80068a0 <_sbrk_r>
 8005c2a:	1c43      	adds	r3, r0, #1
 8005c2c:	d103      	bne.n	8005c36 <sbrk_aligned+0x26>
 8005c2e:	f04f 34ff 	mov.w	r4, #4294967295
 8005c32:	4620      	mov	r0, r4
 8005c34:	bd70      	pop	{r4, r5, r6, pc}
 8005c36:	1cc4      	adds	r4, r0, #3
 8005c38:	f024 0403 	bic.w	r4, r4, #3
 8005c3c:	42a0      	cmp	r0, r4
 8005c3e:	d0f8      	beq.n	8005c32 <sbrk_aligned+0x22>
 8005c40:	1a21      	subs	r1, r4, r0
 8005c42:	4628      	mov	r0, r5
 8005c44:	f000 fe2c 	bl	80068a0 <_sbrk_r>
 8005c48:	3001      	adds	r0, #1
 8005c4a:	d1f2      	bne.n	8005c32 <sbrk_aligned+0x22>
 8005c4c:	e7ef      	b.n	8005c2e <sbrk_aligned+0x1e>
 8005c4e:	bf00      	nop
 8005c50:	2000045c 	.word	0x2000045c

08005c54 <_malloc_r>:
 8005c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c58:	1ccd      	adds	r5, r1, #3
 8005c5a:	f025 0503 	bic.w	r5, r5, #3
 8005c5e:	3508      	adds	r5, #8
 8005c60:	2d0c      	cmp	r5, #12
 8005c62:	bf38      	it	cc
 8005c64:	250c      	movcc	r5, #12
 8005c66:	2d00      	cmp	r5, #0
 8005c68:	4606      	mov	r6, r0
 8005c6a:	db01      	blt.n	8005c70 <_malloc_r+0x1c>
 8005c6c:	42a9      	cmp	r1, r5
 8005c6e:	d904      	bls.n	8005c7a <_malloc_r+0x26>
 8005c70:	230c      	movs	r3, #12
 8005c72:	6033      	str	r3, [r6, #0]
 8005c74:	2000      	movs	r0, #0
 8005c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005d50 <_malloc_r+0xfc>
 8005c7e:	f000 f869 	bl	8005d54 <__malloc_lock>
 8005c82:	f8d8 3000 	ldr.w	r3, [r8]
 8005c86:	461c      	mov	r4, r3
 8005c88:	bb44      	cbnz	r4, 8005cdc <_malloc_r+0x88>
 8005c8a:	4629      	mov	r1, r5
 8005c8c:	4630      	mov	r0, r6
 8005c8e:	f7ff ffbf 	bl	8005c10 <sbrk_aligned>
 8005c92:	1c43      	adds	r3, r0, #1
 8005c94:	4604      	mov	r4, r0
 8005c96:	d158      	bne.n	8005d4a <_malloc_r+0xf6>
 8005c98:	f8d8 4000 	ldr.w	r4, [r8]
 8005c9c:	4627      	mov	r7, r4
 8005c9e:	2f00      	cmp	r7, #0
 8005ca0:	d143      	bne.n	8005d2a <_malloc_r+0xd6>
 8005ca2:	2c00      	cmp	r4, #0
 8005ca4:	d04b      	beq.n	8005d3e <_malloc_r+0xea>
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	4639      	mov	r1, r7
 8005caa:	4630      	mov	r0, r6
 8005cac:	eb04 0903 	add.w	r9, r4, r3
 8005cb0:	f000 fdf6 	bl	80068a0 <_sbrk_r>
 8005cb4:	4581      	cmp	r9, r0
 8005cb6:	d142      	bne.n	8005d3e <_malloc_r+0xea>
 8005cb8:	6821      	ldr	r1, [r4, #0]
 8005cba:	4630      	mov	r0, r6
 8005cbc:	1a6d      	subs	r5, r5, r1
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	f7ff ffa6 	bl	8005c10 <sbrk_aligned>
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	d03a      	beq.n	8005d3e <_malloc_r+0xea>
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	442b      	add	r3, r5
 8005ccc:	6023      	str	r3, [r4, #0]
 8005cce:	f8d8 3000 	ldr.w	r3, [r8]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	bb62      	cbnz	r2, 8005d30 <_malloc_r+0xdc>
 8005cd6:	f8c8 7000 	str.w	r7, [r8]
 8005cda:	e00f      	b.n	8005cfc <_malloc_r+0xa8>
 8005cdc:	6822      	ldr	r2, [r4, #0]
 8005cde:	1b52      	subs	r2, r2, r5
 8005ce0:	d420      	bmi.n	8005d24 <_malloc_r+0xd0>
 8005ce2:	2a0b      	cmp	r2, #11
 8005ce4:	d917      	bls.n	8005d16 <_malloc_r+0xc2>
 8005ce6:	1961      	adds	r1, r4, r5
 8005ce8:	42a3      	cmp	r3, r4
 8005cea:	6025      	str	r5, [r4, #0]
 8005cec:	bf18      	it	ne
 8005cee:	6059      	strne	r1, [r3, #4]
 8005cf0:	6863      	ldr	r3, [r4, #4]
 8005cf2:	bf08      	it	eq
 8005cf4:	f8c8 1000 	streq.w	r1, [r8]
 8005cf8:	5162      	str	r2, [r4, r5]
 8005cfa:	604b      	str	r3, [r1, #4]
 8005cfc:	4630      	mov	r0, r6
 8005cfe:	f000 f82f 	bl	8005d60 <__malloc_unlock>
 8005d02:	f104 000b 	add.w	r0, r4, #11
 8005d06:	1d23      	adds	r3, r4, #4
 8005d08:	f020 0007 	bic.w	r0, r0, #7
 8005d0c:	1ac2      	subs	r2, r0, r3
 8005d0e:	bf1c      	itt	ne
 8005d10:	1a1b      	subne	r3, r3, r0
 8005d12:	50a3      	strne	r3, [r4, r2]
 8005d14:	e7af      	b.n	8005c76 <_malloc_r+0x22>
 8005d16:	6862      	ldr	r2, [r4, #4]
 8005d18:	42a3      	cmp	r3, r4
 8005d1a:	bf0c      	ite	eq
 8005d1c:	f8c8 2000 	streq.w	r2, [r8]
 8005d20:	605a      	strne	r2, [r3, #4]
 8005d22:	e7eb      	b.n	8005cfc <_malloc_r+0xa8>
 8005d24:	4623      	mov	r3, r4
 8005d26:	6864      	ldr	r4, [r4, #4]
 8005d28:	e7ae      	b.n	8005c88 <_malloc_r+0x34>
 8005d2a:	463c      	mov	r4, r7
 8005d2c:	687f      	ldr	r7, [r7, #4]
 8005d2e:	e7b6      	b.n	8005c9e <_malloc_r+0x4a>
 8005d30:	461a      	mov	r2, r3
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	42a3      	cmp	r3, r4
 8005d36:	d1fb      	bne.n	8005d30 <_malloc_r+0xdc>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	6053      	str	r3, [r2, #4]
 8005d3c:	e7de      	b.n	8005cfc <_malloc_r+0xa8>
 8005d3e:	230c      	movs	r3, #12
 8005d40:	4630      	mov	r0, r6
 8005d42:	6033      	str	r3, [r6, #0]
 8005d44:	f000 f80c 	bl	8005d60 <__malloc_unlock>
 8005d48:	e794      	b.n	8005c74 <_malloc_r+0x20>
 8005d4a:	6005      	str	r5, [r0, #0]
 8005d4c:	e7d6      	b.n	8005cfc <_malloc_r+0xa8>
 8005d4e:	bf00      	nop
 8005d50:	20000460 	.word	0x20000460

08005d54 <__malloc_lock>:
 8005d54:	4801      	ldr	r0, [pc, #4]	@ (8005d5c <__malloc_lock+0x8>)
 8005d56:	f7ff b8aa 	b.w	8004eae <__retarget_lock_acquire_recursive>
 8005d5a:	bf00      	nop
 8005d5c:	20000458 	.word	0x20000458

08005d60 <__malloc_unlock>:
 8005d60:	4801      	ldr	r0, [pc, #4]	@ (8005d68 <__malloc_unlock+0x8>)
 8005d62:	f7ff b8a5 	b.w	8004eb0 <__retarget_lock_release_recursive>
 8005d66:	bf00      	nop
 8005d68:	20000458 	.word	0x20000458

08005d6c <_Balloc>:
 8005d6c:	b570      	push	{r4, r5, r6, lr}
 8005d6e:	69c6      	ldr	r6, [r0, #28]
 8005d70:	4604      	mov	r4, r0
 8005d72:	460d      	mov	r5, r1
 8005d74:	b976      	cbnz	r6, 8005d94 <_Balloc+0x28>
 8005d76:	2010      	movs	r0, #16
 8005d78:	f7ff ff42 	bl	8005c00 <malloc>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	61e0      	str	r0, [r4, #28]
 8005d80:	b920      	cbnz	r0, 8005d8c <_Balloc+0x20>
 8005d82:	216b      	movs	r1, #107	@ 0x6b
 8005d84:	4b17      	ldr	r3, [pc, #92]	@ (8005de4 <_Balloc+0x78>)
 8005d86:	4818      	ldr	r0, [pc, #96]	@ (8005de8 <_Balloc+0x7c>)
 8005d88:	f000 fda8 	bl	80068dc <__assert_func>
 8005d8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d90:	6006      	str	r6, [r0, #0]
 8005d92:	60c6      	str	r6, [r0, #12]
 8005d94:	69e6      	ldr	r6, [r4, #28]
 8005d96:	68f3      	ldr	r3, [r6, #12]
 8005d98:	b183      	cbz	r3, 8005dbc <_Balloc+0x50>
 8005d9a:	69e3      	ldr	r3, [r4, #28]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005da2:	b9b8      	cbnz	r0, 8005dd4 <_Balloc+0x68>
 8005da4:	2101      	movs	r1, #1
 8005da6:	fa01 f605 	lsl.w	r6, r1, r5
 8005daa:	1d72      	adds	r2, r6, #5
 8005dac:	4620      	mov	r0, r4
 8005dae:	0092      	lsls	r2, r2, #2
 8005db0:	f000 fdb2 	bl	8006918 <_calloc_r>
 8005db4:	b160      	cbz	r0, 8005dd0 <_Balloc+0x64>
 8005db6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005dba:	e00e      	b.n	8005dda <_Balloc+0x6e>
 8005dbc:	2221      	movs	r2, #33	@ 0x21
 8005dbe:	2104      	movs	r1, #4
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	f000 fda9 	bl	8006918 <_calloc_r>
 8005dc6:	69e3      	ldr	r3, [r4, #28]
 8005dc8:	60f0      	str	r0, [r6, #12]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d1e4      	bne.n	8005d9a <_Balloc+0x2e>
 8005dd0:	2000      	movs	r0, #0
 8005dd2:	bd70      	pop	{r4, r5, r6, pc}
 8005dd4:	6802      	ldr	r2, [r0, #0]
 8005dd6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005de0:	e7f7      	b.n	8005dd2 <_Balloc+0x66>
 8005de2:	bf00      	nop
 8005de4:	0800706f 	.word	0x0800706f
 8005de8:	080070ef 	.word	0x080070ef

08005dec <_Bfree>:
 8005dec:	b570      	push	{r4, r5, r6, lr}
 8005dee:	69c6      	ldr	r6, [r0, #28]
 8005df0:	4605      	mov	r5, r0
 8005df2:	460c      	mov	r4, r1
 8005df4:	b976      	cbnz	r6, 8005e14 <_Bfree+0x28>
 8005df6:	2010      	movs	r0, #16
 8005df8:	f7ff ff02 	bl	8005c00 <malloc>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	61e8      	str	r0, [r5, #28]
 8005e00:	b920      	cbnz	r0, 8005e0c <_Bfree+0x20>
 8005e02:	218f      	movs	r1, #143	@ 0x8f
 8005e04:	4b08      	ldr	r3, [pc, #32]	@ (8005e28 <_Bfree+0x3c>)
 8005e06:	4809      	ldr	r0, [pc, #36]	@ (8005e2c <_Bfree+0x40>)
 8005e08:	f000 fd68 	bl	80068dc <__assert_func>
 8005e0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e10:	6006      	str	r6, [r0, #0]
 8005e12:	60c6      	str	r6, [r0, #12]
 8005e14:	b13c      	cbz	r4, 8005e26 <_Bfree+0x3a>
 8005e16:	69eb      	ldr	r3, [r5, #28]
 8005e18:	6862      	ldr	r2, [r4, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e20:	6021      	str	r1, [r4, #0]
 8005e22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005e26:	bd70      	pop	{r4, r5, r6, pc}
 8005e28:	0800706f 	.word	0x0800706f
 8005e2c:	080070ef 	.word	0x080070ef

08005e30 <__multadd>:
 8005e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e34:	4607      	mov	r7, r0
 8005e36:	460c      	mov	r4, r1
 8005e38:	461e      	mov	r6, r3
 8005e3a:	2000      	movs	r0, #0
 8005e3c:	690d      	ldr	r5, [r1, #16]
 8005e3e:	f101 0c14 	add.w	ip, r1, #20
 8005e42:	f8dc 3000 	ldr.w	r3, [ip]
 8005e46:	3001      	adds	r0, #1
 8005e48:	b299      	uxth	r1, r3
 8005e4a:	fb02 6101 	mla	r1, r2, r1, r6
 8005e4e:	0c1e      	lsrs	r6, r3, #16
 8005e50:	0c0b      	lsrs	r3, r1, #16
 8005e52:	fb02 3306 	mla	r3, r2, r6, r3
 8005e56:	b289      	uxth	r1, r1
 8005e58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e5c:	4285      	cmp	r5, r0
 8005e5e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e62:	f84c 1b04 	str.w	r1, [ip], #4
 8005e66:	dcec      	bgt.n	8005e42 <__multadd+0x12>
 8005e68:	b30e      	cbz	r6, 8005eae <__multadd+0x7e>
 8005e6a:	68a3      	ldr	r3, [r4, #8]
 8005e6c:	42ab      	cmp	r3, r5
 8005e6e:	dc19      	bgt.n	8005ea4 <__multadd+0x74>
 8005e70:	6861      	ldr	r1, [r4, #4]
 8005e72:	4638      	mov	r0, r7
 8005e74:	3101      	adds	r1, #1
 8005e76:	f7ff ff79 	bl	8005d6c <_Balloc>
 8005e7a:	4680      	mov	r8, r0
 8005e7c:	b928      	cbnz	r0, 8005e8a <__multadd+0x5a>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	21ba      	movs	r1, #186	@ 0xba
 8005e82:	4b0c      	ldr	r3, [pc, #48]	@ (8005eb4 <__multadd+0x84>)
 8005e84:	480c      	ldr	r0, [pc, #48]	@ (8005eb8 <__multadd+0x88>)
 8005e86:	f000 fd29 	bl	80068dc <__assert_func>
 8005e8a:	6922      	ldr	r2, [r4, #16]
 8005e8c:	f104 010c 	add.w	r1, r4, #12
 8005e90:	3202      	adds	r2, #2
 8005e92:	0092      	lsls	r2, r2, #2
 8005e94:	300c      	adds	r0, #12
 8005e96:	f000 fd13 	bl	80068c0 <memcpy>
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4638      	mov	r0, r7
 8005e9e:	f7ff ffa5 	bl	8005dec <_Bfree>
 8005ea2:	4644      	mov	r4, r8
 8005ea4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ea8:	3501      	adds	r5, #1
 8005eaa:	615e      	str	r6, [r3, #20]
 8005eac:	6125      	str	r5, [r4, #16]
 8005eae:	4620      	mov	r0, r4
 8005eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eb4:	080070de 	.word	0x080070de
 8005eb8:	080070ef 	.word	0x080070ef

08005ebc <__hi0bits>:
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005ec2:	bf3a      	itte	cc
 8005ec4:	0403      	lslcc	r3, r0, #16
 8005ec6:	2010      	movcc	r0, #16
 8005ec8:	2000      	movcs	r0, #0
 8005eca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ece:	bf3c      	itt	cc
 8005ed0:	021b      	lslcc	r3, r3, #8
 8005ed2:	3008      	addcc	r0, #8
 8005ed4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ed8:	bf3c      	itt	cc
 8005eda:	011b      	lslcc	r3, r3, #4
 8005edc:	3004      	addcc	r0, #4
 8005ede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee2:	bf3c      	itt	cc
 8005ee4:	009b      	lslcc	r3, r3, #2
 8005ee6:	3002      	addcc	r0, #2
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	db05      	blt.n	8005ef8 <__hi0bits+0x3c>
 8005eec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005ef0:	f100 0001 	add.w	r0, r0, #1
 8005ef4:	bf08      	it	eq
 8005ef6:	2020      	moveq	r0, #32
 8005ef8:	4770      	bx	lr

08005efa <__lo0bits>:
 8005efa:	6803      	ldr	r3, [r0, #0]
 8005efc:	4602      	mov	r2, r0
 8005efe:	f013 0007 	ands.w	r0, r3, #7
 8005f02:	d00b      	beq.n	8005f1c <__lo0bits+0x22>
 8005f04:	07d9      	lsls	r1, r3, #31
 8005f06:	d421      	bmi.n	8005f4c <__lo0bits+0x52>
 8005f08:	0798      	lsls	r0, r3, #30
 8005f0a:	bf49      	itett	mi
 8005f0c:	085b      	lsrmi	r3, r3, #1
 8005f0e:	089b      	lsrpl	r3, r3, #2
 8005f10:	2001      	movmi	r0, #1
 8005f12:	6013      	strmi	r3, [r2, #0]
 8005f14:	bf5c      	itt	pl
 8005f16:	2002      	movpl	r0, #2
 8005f18:	6013      	strpl	r3, [r2, #0]
 8005f1a:	4770      	bx	lr
 8005f1c:	b299      	uxth	r1, r3
 8005f1e:	b909      	cbnz	r1, 8005f24 <__lo0bits+0x2a>
 8005f20:	2010      	movs	r0, #16
 8005f22:	0c1b      	lsrs	r3, r3, #16
 8005f24:	b2d9      	uxtb	r1, r3
 8005f26:	b909      	cbnz	r1, 8005f2c <__lo0bits+0x32>
 8005f28:	3008      	adds	r0, #8
 8005f2a:	0a1b      	lsrs	r3, r3, #8
 8005f2c:	0719      	lsls	r1, r3, #28
 8005f2e:	bf04      	itt	eq
 8005f30:	091b      	lsreq	r3, r3, #4
 8005f32:	3004      	addeq	r0, #4
 8005f34:	0799      	lsls	r1, r3, #30
 8005f36:	bf04      	itt	eq
 8005f38:	089b      	lsreq	r3, r3, #2
 8005f3a:	3002      	addeq	r0, #2
 8005f3c:	07d9      	lsls	r1, r3, #31
 8005f3e:	d403      	bmi.n	8005f48 <__lo0bits+0x4e>
 8005f40:	085b      	lsrs	r3, r3, #1
 8005f42:	f100 0001 	add.w	r0, r0, #1
 8005f46:	d003      	beq.n	8005f50 <__lo0bits+0x56>
 8005f48:	6013      	str	r3, [r2, #0]
 8005f4a:	4770      	bx	lr
 8005f4c:	2000      	movs	r0, #0
 8005f4e:	4770      	bx	lr
 8005f50:	2020      	movs	r0, #32
 8005f52:	4770      	bx	lr

08005f54 <__i2b>:
 8005f54:	b510      	push	{r4, lr}
 8005f56:	460c      	mov	r4, r1
 8005f58:	2101      	movs	r1, #1
 8005f5a:	f7ff ff07 	bl	8005d6c <_Balloc>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	b928      	cbnz	r0, 8005f6e <__i2b+0x1a>
 8005f62:	f240 1145 	movw	r1, #325	@ 0x145
 8005f66:	4b04      	ldr	r3, [pc, #16]	@ (8005f78 <__i2b+0x24>)
 8005f68:	4804      	ldr	r0, [pc, #16]	@ (8005f7c <__i2b+0x28>)
 8005f6a:	f000 fcb7 	bl	80068dc <__assert_func>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	6144      	str	r4, [r0, #20]
 8005f72:	6103      	str	r3, [r0, #16]
 8005f74:	bd10      	pop	{r4, pc}
 8005f76:	bf00      	nop
 8005f78:	080070de 	.word	0x080070de
 8005f7c:	080070ef 	.word	0x080070ef

08005f80 <__multiply>:
 8005f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f84:	4614      	mov	r4, r2
 8005f86:	690a      	ldr	r2, [r1, #16]
 8005f88:	6923      	ldr	r3, [r4, #16]
 8005f8a:	460f      	mov	r7, r1
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	bfa2      	ittt	ge
 8005f90:	4623      	movge	r3, r4
 8005f92:	460c      	movge	r4, r1
 8005f94:	461f      	movge	r7, r3
 8005f96:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005f9a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005f9e:	68a3      	ldr	r3, [r4, #8]
 8005fa0:	6861      	ldr	r1, [r4, #4]
 8005fa2:	eb0a 0609 	add.w	r6, sl, r9
 8005fa6:	42b3      	cmp	r3, r6
 8005fa8:	b085      	sub	sp, #20
 8005faa:	bfb8      	it	lt
 8005fac:	3101      	addlt	r1, #1
 8005fae:	f7ff fedd 	bl	8005d6c <_Balloc>
 8005fb2:	b930      	cbnz	r0, 8005fc2 <__multiply+0x42>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005fba:	4b43      	ldr	r3, [pc, #268]	@ (80060c8 <__multiply+0x148>)
 8005fbc:	4843      	ldr	r0, [pc, #268]	@ (80060cc <__multiply+0x14c>)
 8005fbe:	f000 fc8d 	bl	80068dc <__assert_func>
 8005fc2:	f100 0514 	add.w	r5, r0, #20
 8005fc6:	462b      	mov	r3, r5
 8005fc8:	2200      	movs	r2, #0
 8005fca:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005fce:	4543      	cmp	r3, r8
 8005fd0:	d321      	bcc.n	8006016 <__multiply+0x96>
 8005fd2:	f107 0114 	add.w	r1, r7, #20
 8005fd6:	f104 0214 	add.w	r2, r4, #20
 8005fda:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005fde:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005fe2:	9302      	str	r3, [sp, #8]
 8005fe4:	1b13      	subs	r3, r2, r4
 8005fe6:	3b15      	subs	r3, #21
 8005fe8:	f023 0303 	bic.w	r3, r3, #3
 8005fec:	3304      	adds	r3, #4
 8005fee:	f104 0715 	add.w	r7, r4, #21
 8005ff2:	42ba      	cmp	r2, r7
 8005ff4:	bf38      	it	cc
 8005ff6:	2304      	movcc	r3, #4
 8005ff8:	9301      	str	r3, [sp, #4]
 8005ffa:	9b02      	ldr	r3, [sp, #8]
 8005ffc:	9103      	str	r1, [sp, #12]
 8005ffe:	428b      	cmp	r3, r1
 8006000:	d80c      	bhi.n	800601c <__multiply+0x9c>
 8006002:	2e00      	cmp	r6, #0
 8006004:	dd03      	ble.n	800600e <__multiply+0x8e>
 8006006:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800600a:	2b00      	cmp	r3, #0
 800600c:	d05a      	beq.n	80060c4 <__multiply+0x144>
 800600e:	6106      	str	r6, [r0, #16]
 8006010:	b005      	add	sp, #20
 8006012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006016:	f843 2b04 	str.w	r2, [r3], #4
 800601a:	e7d8      	b.n	8005fce <__multiply+0x4e>
 800601c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006020:	f1ba 0f00 	cmp.w	sl, #0
 8006024:	d023      	beq.n	800606e <__multiply+0xee>
 8006026:	46a9      	mov	r9, r5
 8006028:	f04f 0c00 	mov.w	ip, #0
 800602c:	f104 0e14 	add.w	lr, r4, #20
 8006030:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006034:	f8d9 3000 	ldr.w	r3, [r9]
 8006038:	fa1f fb87 	uxth.w	fp, r7
 800603c:	b29b      	uxth	r3, r3
 800603e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006042:	4463      	add	r3, ip
 8006044:	f8d9 c000 	ldr.w	ip, [r9]
 8006048:	0c3f      	lsrs	r7, r7, #16
 800604a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800604e:	fb0a c707 	mla	r7, sl, r7, ip
 8006052:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006056:	b29b      	uxth	r3, r3
 8006058:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800605c:	4572      	cmp	r2, lr
 800605e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006062:	f849 3b04 	str.w	r3, [r9], #4
 8006066:	d8e3      	bhi.n	8006030 <__multiply+0xb0>
 8006068:	9b01      	ldr	r3, [sp, #4]
 800606a:	f845 c003 	str.w	ip, [r5, r3]
 800606e:	9b03      	ldr	r3, [sp, #12]
 8006070:	3104      	adds	r1, #4
 8006072:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006076:	f1b9 0f00 	cmp.w	r9, #0
 800607a:	d021      	beq.n	80060c0 <__multiply+0x140>
 800607c:	46ae      	mov	lr, r5
 800607e:	f04f 0a00 	mov.w	sl, #0
 8006082:	682b      	ldr	r3, [r5, #0]
 8006084:	f104 0c14 	add.w	ip, r4, #20
 8006088:	f8bc b000 	ldrh.w	fp, [ip]
 800608c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006090:	b29b      	uxth	r3, r3
 8006092:	fb09 770b 	mla	r7, r9, fp, r7
 8006096:	4457      	add	r7, sl
 8006098:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800609c:	f84e 3b04 	str.w	r3, [lr], #4
 80060a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80060a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060a8:	f8be 3000 	ldrh.w	r3, [lr]
 80060ac:	4562      	cmp	r2, ip
 80060ae:	fb09 330a 	mla	r3, r9, sl, r3
 80060b2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80060b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060ba:	d8e5      	bhi.n	8006088 <__multiply+0x108>
 80060bc:	9f01      	ldr	r7, [sp, #4]
 80060be:	51eb      	str	r3, [r5, r7]
 80060c0:	3504      	adds	r5, #4
 80060c2:	e79a      	b.n	8005ffa <__multiply+0x7a>
 80060c4:	3e01      	subs	r6, #1
 80060c6:	e79c      	b.n	8006002 <__multiply+0x82>
 80060c8:	080070de 	.word	0x080070de
 80060cc:	080070ef 	.word	0x080070ef

080060d0 <__pow5mult>:
 80060d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060d4:	4615      	mov	r5, r2
 80060d6:	f012 0203 	ands.w	r2, r2, #3
 80060da:	4607      	mov	r7, r0
 80060dc:	460e      	mov	r6, r1
 80060de:	d007      	beq.n	80060f0 <__pow5mult+0x20>
 80060e0:	4c25      	ldr	r4, [pc, #148]	@ (8006178 <__pow5mult+0xa8>)
 80060e2:	3a01      	subs	r2, #1
 80060e4:	2300      	movs	r3, #0
 80060e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060ea:	f7ff fea1 	bl	8005e30 <__multadd>
 80060ee:	4606      	mov	r6, r0
 80060f0:	10ad      	asrs	r5, r5, #2
 80060f2:	d03d      	beq.n	8006170 <__pow5mult+0xa0>
 80060f4:	69fc      	ldr	r4, [r7, #28]
 80060f6:	b97c      	cbnz	r4, 8006118 <__pow5mult+0x48>
 80060f8:	2010      	movs	r0, #16
 80060fa:	f7ff fd81 	bl	8005c00 <malloc>
 80060fe:	4602      	mov	r2, r0
 8006100:	61f8      	str	r0, [r7, #28]
 8006102:	b928      	cbnz	r0, 8006110 <__pow5mult+0x40>
 8006104:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006108:	4b1c      	ldr	r3, [pc, #112]	@ (800617c <__pow5mult+0xac>)
 800610a:	481d      	ldr	r0, [pc, #116]	@ (8006180 <__pow5mult+0xb0>)
 800610c:	f000 fbe6 	bl	80068dc <__assert_func>
 8006110:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006114:	6004      	str	r4, [r0, #0]
 8006116:	60c4      	str	r4, [r0, #12]
 8006118:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800611c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006120:	b94c      	cbnz	r4, 8006136 <__pow5mult+0x66>
 8006122:	f240 2171 	movw	r1, #625	@ 0x271
 8006126:	4638      	mov	r0, r7
 8006128:	f7ff ff14 	bl	8005f54 <__i2b>
 800612c:	2300      	movs	r3, #0
 800612e:	4604      	mov	r4, r0
 8006130:	f8c8 0008 	str.w	r0, [r8, #8]
 8006134:	6003      	str	r3, [r0, #0]
 8006136:	f04f 0900 	mov.w	r9, #0
 800613a:	07eb      	lsls	r3, r5, #31
 800613c:	d50a      	bpl.n	8006154 <__pow5mult+0x84>
 800613e:	4631      	mov	r1, r6
 8006140:	4622      	mov	r2, r4
 8006142:	4638      	mov	r0, r7
 8006144:	f7ff ff1c 	bl	8005f80 <__multiply>
 8006148:	4680      	mov	r8, r0
 800614a:	4631      	mov	r1, r6
 800614c:	4638      	mov	r0, r7
 800614e:	f7ff fe4d 	bl	8005dec <_Bfree>
 8006152:	4646      	mov	r6, r8
 8006154:	106d      	asrs	r5, r5, #1
 8006156:	d00b      	beq.n	8006170 <__pow5mult+0xa0>
 8006158:	6820      	ldr	r0, [r4, #0]
 800615a:	b938      	cbnz	r0, 800616c <__pow5mult+0x9c>
 800615c:	4622      	mov	r2, r4
 800615e:	4621      	mov	r1, r4
 8006160:	4638      	mov	r0, r7
 8006162:	f7ff ff0d 	bl	8005f80 <__multiply>
 8006166:	6020      	str	r0, [r4, #0]
 8006168:	f8c0 9000 	str.w	r9, [r0]
 800616c:	4604      	mov	r4, r0
 800616e:	e7e4      	b.n	800613a <__pow5mult+0x6a>
 8006170:	4630      	mov	r0, r6
 8006172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006176:	bf00      	nop
 8006178:	08007148 	.word	0x08007148
 800617c:	0800706f 	.word	0x0800706f
 8006180:	080070ef 	.word	0x080070ef

08006184 <__lshift>:
 8006184:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006188:	460c      	mov	r4, r1
 800618a:	4607      	mov	r7, r0
 800618c:	4691      	mov	r9, r2
 800618e:	6923      	ldr	r3, [r4, #16]
 8006190:	6849      	ldr	r1, [r1, #4]
 8006192:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006196:	68a3      	ldr	r3, [r4, #8]
 8006198:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800619c:	f108 0601 	add.w	r6, r8, #1
 80061a0:	42b3      	cmp	r3, r6
 80061a2:	db0b      	blt.n	80061bc <__lshift+0x38>
 80061a4:	4638      	mov	r0, r7
 80061a6:	f7ff fde1 	bl	8005d6c <_Balloc>
 80061aa:	4605      	mov	r5, r0
 80061ac:	b948      	cbnz	r0, 80061c2 <__lshift+0x3e>
 80061ae:	4602      	mov	r2, r0
 80061b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80061b4:	4b27      	ldr	r3, [pc, #156]	@ (8006254 <__lshift+0xd0>)
 80061b6:	4828      	ldr	r0, [pc, #160]	@ (8006258 <__lshift+0xd4>)
 80061b8:	f000 fb90 	bl	80068dc <__assert_func>
 80061bc:	3101      	adds	r1, #1
 80061be:	005b      	lsls	r3, r3, #1
 80061c0:	e7ee      	b.n	80061a0 <__lshift+0x1c>
 80061c2:	2300      	movs	r3, #0
 80061c4:	f100 0114 	add.w	r1, r0, #20
 80061c8:	f100 0210 	add.w	r2, r0, #16
 80061cc:	4618      	mov	r0, r3
 80061ce:	4553      	cmp	r3, sl
 80061d0:	db33      	blt.n	800623a <__lshift+0xb6>
 80061d2:	6920      	ldr	r0, [r4, #16]
 80061d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061d8:	f104 0314 	add.w	r3, r4, #20
 80061dc:	f019 091f 	ands.w	r9, r9, #31
 80061e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80061e8:	d02b      	beq.n	8006242 <__lshift+0xbe>
 80061ea:	468a      	mov	sl, r1
 80061ec:	2200      	movs	r2, #0
 80061ee:	f1c9 0e20 	rsb	lr, r9, #32
 80061f2:	6818      	ldr	r0, [r3, #0]
 80061f4:	fa00 f009 	lsl.w	r0, r0, r9
 80061f8:	4310      	orrs	r0, r2
 80061fa:	f84a 0b04 	str.w	r0, [sl], #4
 80061fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006202:	459c      	cmp	ip, r3
 8006204:	fa22 f20e 	lsr.w	r2, r2, lr
 8006208:	d8f3      	bhi.n	80061f2 <__lshift+0x6e>
 800620a:	ebac 0304 	sub.w	r3, ip, r4
 800620e:	3b15      	subs	r3, #21
 8006210:	f023 0303 	bic.w	r3, r3, #3
 8006214:	3304      	adds	r3, #4
 8006216:	f104 0015 	add.w	r0, r4, #21
 800621a:	4584      	cmp	ip, r0
 800621c:	bf38      	it	cc
 800621e:	2304      	movcc	r3, #4
 8006220:	50ca      	str	r2, [r1, r3]
 8006222:	b10a      	cbz	r2, 8006228 <__lshift+0xa4>
 8006224:	f108 0602 	add.w	r6, r8, #2
 8006228:	3e01      	subs	r6, #1
 800622a:	4638      	mov	r0, r7
 800622c:	4621      	mov	r1, r4
 800622e:	612e      	str	r6, [r5, #16]
 8006230:	f7ff fddc 	bl	8005dec <_Bfree>
 8006234:	4628      	mov	r0, r5
 8006236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800623a:	f842 0f04 	str.w	r0, [r2, #4]!
 800623e:	3301      	adds	r3, #1
 8006240:	e7c5      	b.n	80061ce <__lshift+0x4a>
 8006242:	3904      	subs	r1, #4
 8006244:	f853 2b04 	ldr.w	r2, [r3], #4
 8006248:	459c      	cmp	ip, r3
 800624a:	f841 2f04 	str.w	r2, [r1, #4]!
 800624e:	d8f9      	bhi.n	8006244 <__lshift+0xc0>
 8006250:	e7ea      	b.n	8006228 <__lshift+0xa4>
 8006252:	bf00      	nop
 8006254:	080070de 	.word	0x080070de
 8006258:	080070ef 	.word	0x080070ef

0800625c <__mcmp>:
 800625c:	4603      	mov	r3, r0
 800625e:	690a      	ldr	r2, [r1, #16]
 8006260:	6900      	ldr	r0, [r0, #16]
 8006262:	b530      	push	{r4, r5, lr}
 8006264:	1a80      	subs	r0, r0, r2
 8006266:	d10e      	bne.n	8006286 <__mcmp+0x2a>
 8006268:	3314      	adds	r3, #20
 800626a:	3114      	adds	r1, #20
 800626c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006270:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006274:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006278:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800627c:	4295      	cmp	r5, r2
 800627e:	d003      	beq.n	8006288 <__mcmp+0x2c>
 8006280:	d205      	bcs.n	800628e <__mcmp+0x32>
 8006282:	f04f 30ff 	mov.w	r0, #4294967295
 8006286:	bd30      	pop	{r4, r5, pc}
 8006288:	42a3      	cmp	r3, r4
 800628a:	d3f3      	bcc.n	8006274 <__mcmp+0x18>
 800628c:	e7fb      	b.n	8006286 <__mcmp+0x2a>
 800628e:	2001      	movs	r0, #1
 8006290:	e7f9      	b.n	8006286 <__mcmp+0x2a>
	...

08006294 <__mdiff>:
 8006294:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006298:	4689      	mov	r9, r1
 800629a:	4606      	mov	r6, r0
 800629c:	4611      	mov	r1, r2
 800629e:	4648      	mov	r0, r9
 80062a0:	4614      	mov	r4, r2
 80062a2:	f7ff ffdb 	bl	800625c <__mcmp>
 80062a6:	1e05      	subs	r5, r0, #0
 80062a8:	d112      	bne.n	80062d0 <__mdiff+0x3c>
 80062aa:	4629      	mov	r1, r5
 80062ac:	4630      	mov	r0, r6
 80062ae:	f7ff fd5d 	bl	8005d6c <_Balloc>
 80062b2:	4602      	mov	r2, r0
 80062b4:	b928      	cbnz	r0, 80062c2 <__mdiff+0x2e>
 80062b6:	f240 2137 	movw	r1, #567	@ 0x237
 80062ba:	4b3e      	ldr	r3, [pc, #248]	@ (80063b4 <__mdiff+0x120>)
 80062bc:	483e      	ldr	r0, [pc, #248]	@ (80063b8 <__mdiff+0x124>)
 80062be:	f000 fb0d 	bl	80068dc <__assert_func>
 80062c2:	2301      	movs	r3, #1
 80062c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80062c8:	4610      	mov	r0, r2
 80062ca:	b003      	add	sp, #12
 80062cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062d0:	bfbc      	itt	lt
 80062d2:	464b      	movlt	r3, r9
 80062d4:	46a1      	movlt	r9, r4
 80062d6:	4630      	mov	r0, r6
 80062d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80062dc:	bfba      	itte	lt
 80062de:	461c      	movlt	r4, r3
 80062e0:	2501      	movlt	r5, #1
 80062e2:	2500      	movge	r5, #0
 80062e4:	f7ff fd42 	bl	8005d6c <_Balloc>
 80062e8:	4602      	mov	r2, r0
 80062ea:	b918      	cbnz	r0, 80062f4 <__mdiff+0x60>
 80062ec:	f240 2145 	movw	r1, #581	@ 0x245
 80062f0:	4b30      	ldr	r3, [pc, #192]	@ (80063b4 <__mdiff+0x120>)
 80062f2:	e7e3      	b.n	80062bc <__mdiff+0x28>
 80062f4:	f100 0b14 	add.w	fp, r0, #20
 80062f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80062fc:	f109 0310 	add.w	r3, r9, #16
 8006300:	60c5      	str	r5, [r0, #12]
 8006302:	f04f 0c00 	mov.w	ip, #0
 8006306:	f109 0514 	add.w	r5, r9, #20
 800630a:	46d9      	mov	r9, fp
 800630c:	6926      	ldr	r6, [r4, #16]
 800630e:	f104 0e14 	add.w	lr, r4, #20
 8006312:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006316:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800631a:	9301      	str	r3, [sp, #4]
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006322:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006326:	b281      	uxth	r1, r0
 8006328:	9301      	str	r3, [sp, #4]
 800632a:	fa1f f38a 	uxth.w	r3, sl
 800632e:	1a5b      	subs	r3, r3, r1
 8006330:	0c00      	lsrs	r0, r0, #16
 8006332:	4463      	add	r3, ip
 8006334:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006338:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800633c:	b29b      	uxth	r3, r3
 800633e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006342:	4576      	cmp	r6, lr
 8006344:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006348:	f849 3b04 	str.w	r3, [r9], #4
 800634c:	d8e6      	bhi.n	800631c <__mdiff+0x88>
 800634e:	1b33      	subs	r3, r6, r4
 8006350:	3b15      	subs	r3, #21
 8006352:	f023 0303 	bic.w	r3, r3, #3
 8006356:	3415      	adds	r4, #21
 8006358:	3304      	adds	r3, #4
 800635a:	42a6      	cmp	r6, r4
 800635c:	bf38      	it	cc
 800635e:	2304      	movcc	r3, #4
 8006360:	441d      	add	r5, r3
 8006362:	445b      	add	r3, fp
 8006364:	461e      	mov	r6, r3
 8006366:	462c      	mov	r4, r5
 8006368:	4544      	cmp	r4, r8
 800636a:	d30e      	bcc.n	800638a <__mdiff+0xf6>
 800636c:	f108 0103 	add.w	r1, r8, #3
 8006370:	1b49      	subs	r1, r1, r5
 8006372:	f021 0103 	bic.w	r1, r1, #3
 8006376:	3d03      	subs	r5, #3
 8006378:	45a8      	cmp	r8, r5
 800637a:	bf38      	it	cc
 800637c:	2100      	movcc	r1, #0
 800637e:	440b      	add	r3, r1
 8006380:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006384:	b199      	cbz	r1, 80063ae <__mdiff+0x11a>
 8006386:	6117      	str	r7, [r2, #16]
 8006388:	e79e      	b.n	80062c8 <__mdiff+0x34>
 800638a:	46e6      	mov	lr, ip
 800638c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006390:	fa1f fc81 	uxth.w	ip, r1
 8006394:	44f4      	add	ip, lr
 8006396:	0c08      	lsrs	r0, r1, #16
 8006398:	4471      	add	r1, lr
 800639a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800639e:	b289      	uxth	r1, r1
 80063a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80063a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80063a8:	f846 1b04 	str.w	r1, [r6], #4
 80063ac:	e7dc      	b.n	8006368 <__mdiff+0xd4>
 80063ae:	3f01      	subs	r7, #1
 80063b0:	e7e6      	b.n	8006380 <__mdiff+0xec>
 80063b2:	bf00      	nop
 80063b4:	080070de 	.word	0x080070de
 80063b8:	080070ef 	.word	0x080070ef

080063bc <__d2b>:
 80063bc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80063c0:	2101      	movs	r1, #1
 80063c2:	4690      	mov	r8, r2
 80063c4:	4699      	mov	r9, r3
 80063c6:	9e08      	ldr	r6, [sp, #32]
 80063c8:	f7ff fcd0 	bl	8005d6c <_Balloc>
 80063cc:	4604      	mov	r4, r0
 80063ce:	b930      	cbnz	r0, 80063de <__d2b+0x22>
 80063d0:	4602      	mov	r2, r0
 80063d2:	f240 310f 	movw	r1, #783	@ 0x30f
 80063d6:	4b23      	ldr	r3, [pc, #140]	@ (8006464 <__d2b+0xa8>)
 80063d8:	4823      	ldr	r0, [pc, #140]	@ (8006468 <__d2b+0xac>)
 80063da:	f000 fa7f 	bl	80068dc <__assert_func>
 80063de:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80063e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80063e6:	b10d      	cbz	r5, 80063ec <__d2b+0x30>
 80063e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063ec:	9301      	str	r3, [sp, #4]
 80063ee:	f1b8 0300 	subs.w	r3, r8, #0
 80063f2:	d024      	beq.n	800643e <__d2b+0x82>
 80063f4:	4668      	mov	r0, sp
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	f7ff fd7f 	bl	8005efa <__lo0bits>
 80063fc:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006400:	b1d8      	cbz	r0, 800643a <__d2b+0x7e>
 8006402:	f1c0 0320 	rsb	r3, r0, #32
 8006406:	fa02 f303 	lsl.w	r3, r2, r3
 800640a:	430b      	orrs	r3, r1
 800640c:	40c2      	lsrs	r2, r0
 800640e:	6163      	str	r3, [r4, #20]
 8006410:	9201      	str	r2, [sp, #4]
 8006412:	9b01      	ldr	r3, [sp, #4]
 8006414:	2b00      	cmp	r3, #0
 8006416:	bf0c      	ite	eq
 8006418:	2201      	moveq	r2, #1
 800641a:	2202      	movne	r2, #2
 800641c:	61a3      	str	r3, [r4, #24]
 800641e:	6122      	str	r2, [r4, #16]
 8006420:	b1ad      	cbz	r5, 800644e <__d2b+0x92>
 8006422:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006426:	4405      	add	r5, r0
 8006428:	6035      	str	r5, [r6, #0]
 800642a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800642e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006430:	6018      	str	r0, [r3, #0]
 8006432:	4620      	mov	r0, r4
 8006434:	b002      	add	sp, #8
 8006436:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800643a:	6161      	str	r1, [r4, #20]
 800643c:	e7e9      	b.n	8006412 <__d2b+0x56>
 800643e:	a801      	add	r0, sp, #4
 8006440:	f7ff fd5b 	bl	8005efa <__lo0bits>
 8006444:	9b01      	ldr	r3, [sp, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	6163      	str	r3, [r4, #20]
 800644a:	3020      	adds	r0, #32
 800644c:	e7e7      	b.n	800641e <__d2b+0x62>
 800644e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006452:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006456:	6030      	str	r0, [r6, #0]
 8006458:	6918      	ldr	r0, [r3, #16]
 800645a:	f7ff fd2f 	bl	8005ebc <__hi0bits>
 800645e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006462:	e7e4      	b.n	800642e <__d2b+0x72>
 8006464:	080070de 	.word	0x080070de
 8006468:	080070ef 	.word	0x080070ef

0800646c <__ssputs_r>:
 800646c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006470:	461f      	mov	r7, r3
 8006472:	688e      	ldr	r6, [r1, #8]
 8006474:	4682      	mov	sl, r0
 8006476:	42be      	cmp	r6, r7
 8006478:	460c      	mov	r4, r1
 800647a:	4690      	mov	r8, r2
 800647c:	680b      	ldr	r3, [r1, #0]
 800647e:	d82d      	bhi.n	80064dc <__ssputs_r+0x70>
 8006480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006484:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006488:	d026      	beq.n	80064d8 <__ssputs_r+0x6c>
 800648a:	6965      	ldr	r5, [r4, #20]
 800648c:	6909      	ldr	r1, [r1, #16]
 800648e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006492:	eba3 0901 	sub.w	r9, r3, r1
 8006496:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800649a:	1c7b      	adds	r3, r7, #1
 800649c:	444b      	add	r3, r9
 800649e:	106d      	asrs	r5, r5, #1
 80064a0:	429d      	cmp	r5, r3
 80064a2:	bf38      	it	cc
 80064a4:	461d      	movcc	r5, r3
 80064a6:	0553      	lsls	r3, r2, #21
 80064a8:	d527      	bpl.n	80064fa <__ssputs_r+0x8e>
 80064aa:	4629      	mov	r1, r5
 80064ac:	f7ff fbd2 	bl	8005c54 <_malloc_r>
 80064b0:	4606      	mov	r6, r0
 80064b2:	b360      	cbz	r0, 800650e <__ssputs_r+0xa2>
 80064b4:	464a      	mov	r2, r9
 80064b6:	6921      	ldr	r1, [r4, #16]
 80064b8:	f000 fa02 	bl	80068c0 <memcpy>
 80064bc:	89a3      	ldrh	r3, [r4, #12]
 80064be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80064c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064c6:	81a3      	strh	r3, [r4, #12]
 80064c8:	6126      	str	r6, [r4, #16]
 80064ca:	444e      	add	r6, r9
 80064cc:	6026      	str	r6, [r4, #0]
 80064ce:	463e      	mov	r6, r7
 80064d0:	6165      	str	r5, [r4, #20]
 80064d2:	eba5 0509 	sub.w	r5, r5, r9
 80064d6:	60a5      	str	r5, [r4, #8]
 80064d8:	42be      	cmp	r6, r7
 80064da:	d900      	bls.n	80064de <__ssputs_r+0x72>
 80064dc:	463e      	mov	r6, r7
 80064de:	4632      	mov	r2, r6
 80064e0:	4641      	mov	r1, r8
 80064e2:	6820      	ldr	r0, [r4, #0]
 80064e4:	f000 f9c2 	bl	800686c <memmove>
 80064e8:	2000      	movs	r0, #0
 80064ea:	68a3      	ldr	r3, [r4, #8]
 80064ec:	1b9b      	subs	r3, r3, r6
 80064ee:	60a3      	str	r3, [r4, #8]
 80064f0:	6823      	ldr	r3, [r4, #0]
 80064f2:	4433      	add	r3, r6
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064fa:	462a      	mov	r2, r5
 80064fc:	f000 fa32 	bl	8006964 <_realloc_r>
 8006500:	4606      	mov	r6, r0
 8006502:	2800      	cmp	r0, #0
 8006504:	d1e0      	bne.n	80064c8 <__ssputs_r+0x5c>
 8006506:	4650      	mov	r0, sl
 8006508:	6921      	ldr	r1, [r4, #16]
 800650a:	f7ff fb31 	bl	8005b70 <_free_r>
 800650e:	230c      	movs	r3, #12
 8006510:	f8ca 3000 	str.w	r3, [sl]
 8006514:	89a3      	ldrh	r3, [r4, #12]
 8006516:	f04f 30ff 	mov.w	r0, #4294967295
 800651a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800651e:	81a3      	strh	r3, [r4, #12]
 8006520:	e7e9      	b.n	80064f6 <__ssputs_r+0x8a>
	...

08006524 <_svfiprintf_r>:
 8006524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006528:	4698      	mov	r8, r3
 800652a:	898b      	ldrh	r3, [r1, #12]
 800652c:	4607      	mov	r7, r0
 800652e:	061b      	lsls	r3, r3, #24
 8006530:	460d      	mov	r5, r1
 8006532:	4614      	mov	r4, r2
 8006534:	b09d      	sub	sp, #116	@ 0x74
 8006536:	d510      	bpl.n	800655a <_svfiprintf_r+0x36>
 8006538:	690b      	ldr	r3, [r1, #16]
 800653a:	b973      	cbnz	r3, 800655a <_svfiprintf_r+0x36>
 800653c:	2140      	movs	r1, #64	@ 0x40
 800653e:	f7ff fb89 	bl	8005c54 <_malloc_r>
 8006542:	6028      	str	r0, [r5, #0]
 8006544:	6128      	str	r0, [r5, #16]
 8006546:	b930      	cbnz	r0, 8006556 <_svfiprintf_r+0x32>
 8006548:	230c      	movs	r3, #12
 800654a:	603b      	str	r3, [r7, #0]
 800654c:	f04f 30ff 	mov.w	r0, #4294967295
 8006550:	b01d      	add	sp, #116	@ 0x74
 8006552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006556:	2340      	movs	r3, #64	@ 0x40
 8006558:	616b      	str	r3, [r5, #20]
 800655a:	2300      	movs	r3, #0
 800655c:	9309      	str	r3, [sp, #36]	@ 0x24
 800655e:	2320      	movs	r3, #32
 8006560:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006564:	2330      	movs	r3, #48	@ 0x30
 8006566:	f04f 0901 	mov.w	r9, #1
 800656a:	f8cd 800c 	str.w	r8, [sp, #12]
 800656e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006708 <_svfiprintf_r+0x1e4>
 8006572:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006576:	4623      	mov	r3, r4
 8006578:	469a      	mov	sl, r3
 800657a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800657e:	b10a      	cbz	r2, 8006584 <_svfiprintf_r+0x60>
 8006580:	2a25      	cmp	r2, #37	@ 0x25
 8006582:	d1f9      	bne.n	8006578 <_svfiprintf_r+0x54>
 8006584:	ebba 0b04 	subs.w	fp, sl, r4
 8006588:	d00b      	beq.n	80065a2 <_svfiprintf_r+0x7e>
 800658a:	465b      	mov	r3, fp
 800658c:	4622      	mov	r2, r4
 800658e:	4629      	mov	r1, r5
 8006590:	4638      	mov	r0, r7
 8006592:	f7ff ff6b 	bl	800646c <__ssputs_r>
 8006596:	3001      	adds	r0, #1
 8006598:	f000 80a7 	beq.w	80066ea <_svfiprintf_r+0x1c6>
 800659c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800659e:	445a      	add	r2, fp
 80065a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80065a2:	f89a 3000 	ldrb.w	r3, [sl]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	f000 809f 	beq.w	80066ea <_svfiprintf_r+0x1c6>
 80065ac:	2300      	movs	r3, #0
 80065ae:	f04f 32ff 	mov.w	r2, #4294967295
 80065b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065b6:	f10a 0a01 	add.w	sl, sl, #1
 80065ba:	9304      	str	r3, [sp, #16]
 80065bc:	9307      	str	r3, [sp, #28]
 80065be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80065c4:	4654      	mov	r4, sl
 80065c6:	2205      	movs	r2, #5
 80065c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065cc:	484e      	ldr	r0, [pc, #312]	@ (8006708 <_svfiprintf_r+0x1e4>)
 80065ce:	f7fe fc70 	bl	8004eb2 <memchr>
 80065d2:	9a04      	ldr	r2, [sp, #16]
 80065d4:	b9d8      	cbnz	r0, 800660e <_svfiprintf_r+0xea>
 80065d6:	06d0      	lsls	r0, r2, #27
 80065d8:	bf44      	itt	mi
 80065da:	2320      	movmi	r3, #32
 80065dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065e0:	0711      	lsls	r1, r2, #28
 80065e2:	bf44      	itt	mi
 80065e4:	232b      	movmi	r3, #43	@ 0x2b
 80065e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065ea:	f89a 3000 	ldrb.w	r3, [sl]
 80065ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80065f0:	d015      	beq.n	800661e <_svfiprintf_r+0xfa>
 80065f2:	4654      	mov	r4, sl
 80065f4:	2000      	movs	r0, #0
 80065f6:	f04f 0c0a 	mov.w	ip, #10
 80065fa:	9a07      	ldr	r2, [sp, #28]
 80065fc:	4621      	mov	r1, r4
 80065fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006602:	3b30      	subs	r3, #48	@ 0x30
 8006604:	2b09      	cmp	r3, #9
 8006606:	d94b      	bls.n	80066a0 <_svfiprintf_r+0x17c>
 8006608:	b1b0      	cbz	r0, 8006638 <_svfiprintf_r+0x114>
 800660a:	9207      	str	r2, [sp, #28]
 800660c:	e014      	b.n	8006638 <_svfiprintf_r+0x114>
 800660e:	eba0 0308 	sub.w	r3, r0, r8
 8006612:	fa09 f303 	lsl.w	r3, r9, r3
 8006616:	4313      	orrs	r3, r2
 8006618:	46a2      	mov	sl, r4
 800661a:	9304      	str	r3, [sp, #16]
 800661c:	e7d2      	b.n	80065c4 <_svfiprintf_r+0xa0>
 800661e:	9b03      	ldr	r3, [sp, #12]
 8006620:	1d19      	adds	r1, r3, #4
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	9103      	str	r1, [sp, #12]
 8006626:	2b00      	cmp	r3, #0
 8006628:	bfbb      	ittet	lt
 800662a:	425b      	neglt	r3, r3
 800662c:	f042 0202 	orrlt.w	r2, r2, #2
 8006630:	9307      	strge	r3, [sp, #28]
 8006632:	9307      	strlt	r3, [sp, #28]
 8006634:	bfb8      	it	lt
 8006636:	9204      	strlt	r2, [sp, #16]
 8006638:	7823      	ldrb	r3, [r4, #0]
 800663a:	2b2e      	cmp	r3, #46	@ 0x2e
 800663c:	d10a      	bne.n	8006654 <_svfiprintf_r+0x130>
 800663e:	7863      	ldrb	r3, [r4, #1]
 8006640:	2b2a      	cmp	r3, #42	@ 0x2a
 8006642:	d132      	bne.n	80066aa <_svfiprintf_r+0x186>
 8006644:	9b03      	ldr	r3, [sp, #12]
 8006646:	3402      	adds	r4, #2
 8006648:	1d1a      	adds	r2, r3, #4
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	9203      	str	r2, [sp, #12]
 800664e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006652:	9305      	str	r3, [sp, #20]
 8006654:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800670c <_svfiprintf_r+0x1e8>
 8006658:	2203      	movs	r2, #3
 800665a:	4650      	mov	r0, sl
 800665c:	7821      	ldrb	r1, [r4, #0]
 800665e:	f7fe fc28 	bl	8004eb2 <memchr>
 8006662:	b138      	cbz	r0, 8006674 <_svfiprintf_r+0x150>
 8006664:	2240      	movs	r2, #64	@ 0x40
 8006666:	9b04      	ldr	r3, [sp, #16]
 8006668:	eba0 000a 	sub.w	r0, r0, sl
 800666c:	4082      	lsls	r2, r0
 800666e:	4313      	orrs	r3, r2
 8006670:	3401      	adds	r4, #1
 8006672:	9304      	str	r3, [sp, #16]
 8006674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006678:	2206      	movs	r2, #6
 800667a:	4825      	ldr	r0, [pc, #148]	@ (8006710 <_svfiprintf_r+0x1ec>)
 800667c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006680:	f7fe fc17 	bl	8004eb2 <memchr>
 8006684:	2800      	cmp	r0, #0
 8006686:	d036      	beq.n	80066f6 <_svfiprintf_r+0x1d2>
 8006688:	4b22      	ldr	r3, [pc, #136]	@ (8006714 <_svfiprintf_r+0x1f0>)
 800668a:	bb1b      	cbnz	r3, 80066d4 <_svfiprintf_r+0x1b0>
 800668c:	9b03      	ldr	r3, [sp, #12]
 800668e:	3307      	adds	r3, #7
 8006690:	f023 0307 	bic.w	r3, r3, #7
 8006694:	3308      	adds	r3, #8
 8006696:	9303      	str	r3, [sp, #12]
 8006698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800669a:	4433      	add	r3, r6
 800669c:	9309      	str	r3, [sp, #36]	@ 0x24
 800669e:	e76a      	b.n	8006576 <_svfiprintf_r+0x52>
 80066a0:	460c      	mov	r4, r1
 80066a2:	2001      	movs	r0, #1
 80066a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80066a8:	e7a8      	b.n	80065fc <_svfiprintf_r+0xd8>
 80066aa:	2300      	movs	r3, #0
 80066ac:	f04f 0c0a 	mov.w	ip, #10
 80066b0:	4619      	mov	r1, r3
 80066b2:	3401      	adds	r4, #1
 80066b4:	9305      	str	r3, [sp, #20]
 80066b6:	4620      	mov	r0, r4
 80066b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066bc:	3a30      	subs	r2, #48	@ 0x30
 80066be:	2a09      	cmp	r2, #9
 80066c0:	d903      	bls.n	80066ca <_svfiprintf_r+0x1a6>
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d0c6      	beq.n	8006654 <_svfiprintf_r+0x130>
 80066c6:	9105      	str	r1, [sp, #20]
 80066c8:	e7c4      	b.n	8006654 <_svfiprintf_r+0x130>
 80066ca:	4604      	mov	r4, r0
 80066cc:	2301      	movs	r3, #1
 80066ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80066d2:	e7f0      	b.n	80066b6 <_svfiprintf_r+0x192>
 80066d4:	ab03      	add	r3, sp, #12
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	462a      	mov	r2, r5
 80066da:	4638      	mov	r0, r7
 80066dc:	4b0e      	ldr	r3, [pc, #56]	@ (8006718 <_svfiprintf_r+0x1f4>)
 80066de:	a904      	add	r1, sp, #16
 80066e0:	f7fd fe70 	bl	80043c4 <_printf_float>
 80066e4:	1c42      	adds	r2, r0, #1
 80066e6:	4606      	mov	r6, r0
 80066e8:	d1d6      	bne.n	8006698 <_svfiprintf_r+0x174>
 80066ea:	89ab      	ldrh	r3, [r5, #12]
 80066ec:	065b      	lsls	r3, r3, #25
 80066ee:	f53f af2d 	bmi.w	800654c <_svfiprintf_r+0x28>
 80066f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066f4:	e72c      	b.n	8006550 <_svfiprintf_r+0x2c>
 80066f6:	ab03      	add	r3, sp, #12
 80066f8:	9300      	str	r3, [sp, #0]
 80066fa:	462a      	mov	r2, r5
 80066fc:	4638      	mov	r0, r7
 80066fe:	4b06      	ldr	r3, [pc, #24]	@ (8006718 <_svfiprintf_r+0x1f4>)
 8006700:	a904      	add	r1, sp, #16
 8006702:	f7fe f8fd 	bl	8004900 <_printf_i>
 8006706:	e7ed      	b.n	80066e4 <_svfiprintf_r+0x1c0>
 8006708:	08007248 	.word	0x08007248
 800670c:	0800724e 	.word	0x0800724e
 8006710:	08007252 	.word	0x08007252
 8006714:	080043c5 	.word	0x080043c5
 8006718:	0800646d 	.word	0x0800646d

0800671c <__sflush_r>:
 800671c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006722:	0716      	lsls	r6, r2, #28
 8006724:	4605      	mov	r5, r0
 8006726:	460c      	mov	r4, r1
 8006728:	d454      	bmi.n	80067d4 <__sflush_r+0xb8>
 800672a:	684b      	ldr	r3, [r1, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	dc02      	bgt.n	8006736 <__sflush_r+0x1a>
 8006730:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006732:	2b00      	cmp	r3, #0
 8006734:	dd48      	ble.n	80067c8 <__sflush_r+0xac>
 8006736:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006738:	2e00      	cmp	r6, #0
 800673a:	d045      	beq.n	80067c8 <__sflush_r+0xac>
 800673c:	2300      	movs	r3, #0
 800673e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006742:	682f      	ldr	r7, [r5, #0]
 8006744:	6a21      	ldr	r1, [r4, #32]
 8006746:	602b      	str	r3, [r5, #0]
 8006748:	d030      	beq.n	80067ac <__sflush_r+0x90>
 800674a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800674c:	89a3      	ldrh	r3, [r4, #12]
 800674e:	0759      	lsls	r1, r3, #29
 8006750:	d505      	bpl.n	800675e <__sflush_r+0x42>
 8006752:	6863      	ldr	r3, [r4, #4]
 8006754:	1ad2      	subs	r2, r2, r3
 8006756:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006758:	b10b      	cbz	r3, 800675e <__sflush_r+0x42>
 800675a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800675c:	1ad2      	subs	r2, r2, r3
 800675e:	2300      	movs	r3, #0
 8006760:	4628      	mov	r0, r5
 8006762:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006764:	6a21      	ldr	r1, [r4, #32]
 8006766:	47b0      	blx	r6
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	89a3      	ldrh	r3, [r4, #12]
 800676c:	d106      	bne.n	800677c <__sflush_r+0x60>
 800676e:	6829      	ldr	r1, [r5, #0]
 8006770:	291d      	cmp	r1, #29
 8006772:	d82b      	bhi.n	80067cc <__sflush_r+0xb0>
 8006774:	4a28      	ldr	r2, [pc, #160]	@ (8006818 <__sflush_r+0xfc>)
 8006776:	410a      	asrs	r2, r1
 8006778:	07d6      	lsls	r6, r2, #31
 800677a:	d427      	bmi.n	80067cc <__sflush_r+0xb0>
 800677c:	2200      	movs	r2, #0
 800677e:	6062      	str	r2, [r4, #4]
 8006780:	6922      	ldr	r2, [r4, #16]
 8006782:	04d9      	lsls	r1, r3, #19
 8006784:	6022      	str	r2, [r4, #0]
 8006786:	d504      	bpl.n	8006792 <__sflush_r+0x76>
 8006788:	1c42      	adds	r2, r0, #1
 800678a:	d101      	bne.n	8006790 <__sflush_r+0x74>
 800678c:	682b      	ldr	r3, [r5, #0]
 800678e:	b903      	cbnz	r3, 8006792 <__sflush_r+0x76>
 8006790:	6560      	str	r0, [r4, #84]	@ 0x54
 8006792:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006794:	602f      	str	r7, [r5, #0]
 8006796:	b1b9      	cbz	r1, 80067c8 <__sflush_r+0xac>
 8006798:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800679c:	4299      	cmp	r1, r3
 800679e:	d002      	beq.n	80067a6 <__sflush_r+0x8a>
 80067a0:	4628      	mov	r0, r5
 80067a2:	f7ff f9e5 	bl	8005b70 <_free_r>
 80067a6:	2300      	movs	r3, #0
 80067a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80067aa:	e00d      	b.n	80067c8 <__sflush_r+0xac>
 80067ac:	2301      	movs	r3, #1
 80067ae:	4628      	mov	r0, r5
 80067b0:	47b0      	blx	r6
 80067b2:	4602      	mov	r2, r0
 80067b4:	1c50      	adds	r0, r2, #1
 80067b6:	d1c9      	bne.n	800674c <__sflush_r+0x30>
 80067b8:	682b      	ldr	r3, [r5, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0c6      	beq.n	800674c <__sflush_r+0x30>
 80067be:	2b1d      	cmp	r3, #29
 80067c0:	d001      	beq.n	80067c6 <__sflush_r+0xaa>
 80067c2:	2b16      	cmp	r3, #22
 80067c4:	d11d      	bne.n	8006802 <__sflush_r+0xe6>
 80067c6:	602f      	str	r7, [r5, #0]
 80067c8:	2000      	movs	r0, #0
 80067ca:	e021      	b.n	8006810 <__sflush_r+0xf4>
 80067cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067d0:	b21b      	sxth	r3, r3
 80067d2:	e01a      	b.n	800680a <__sflush_r+0xee>
 80067d4:	690f      	ldr	r7, [r1, #16]
 80067d6:	2f00      	cmp	r7, #0
 80067d8:	d0f6      	beq.n	80067c8 <__sflush_r+0xac>
 80067da:	0793      	lsls	r3, r2, #30
 80067dc:	bf18      	it	ne
 80067de:	2300      	movne	r3, #0
 80067e0:	680e      	ldr	r6, [r1, #0]
 80067e2:	bf08      	it	eq
 80067e4:	694b      	ldreq	r3, [r1, #20]
 80067e6:	1bf6      	subs	r6, r6, r7
 80067e8:	600f      	str	r7, [r1, #0]
 80067ea:	608b      	str	r3, [r1, #8]
 80067ec:	2e00      	cmp	r6, #0
 80067ee:	ddeb      	ble.n	80067c8 <__sflush_r+0xac>
 80067f0:	4633      	mov	r3, r6
 80067f2:	463a      	mov	r2, r7
 80067f4:	4628      	mov	r0, r5
 80067f6:	6a21      	ldr	r1, [r4, #32]
 80067f8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80067fc:	47e0      	blx	ip
 80067fe:	2800      	cmp	r0, #0
 8006800:	dc07      	bgt.n	8006812 <__sflush_r+0xf6>
 8006802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800680a:	f04f 30ff 	mov.w	r0, #4294967295
 800680e:	81a3      	strh	r3, [r4, #12]
 8006810:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006812:	4407      	add	r7, r0
 8006814:	1a36      	subs	r6, r6, r0
 8006816:	e7e9      	b.n	80067ec <__sflush_r+0xd0>
 8006818:	dfbffffe 	.word	0xdfbffffe

0800681c <_fflush_r>:
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	690b      	ldr	r3, [r1, #16]
 8006820:	4605      	mov	r5, r0
 8006822:	460c      	mov	r4, r1
 8006824:	b913      	cbnz	r3, 800682c <_fflush_r+0x10>
 8006826:	2500      	movs	r5, #0
 8006828:	4628      	mov	r0, r5
 800682a:	bd38      	pop	{r3, r4, r5, pc}
 800682c:	b118      	cbz	r0, 8006836 <_fflush_r+0x1a>
 800682e:	6a03      	ldr	r3, [r0, #32]
 8006830:	b90b      	cbnz	r3, 8006836 <_fflush_r+0x1a>
 8006832:	f7fe fa11 	bl	8004c58 <__sinit>
 8006836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d0f3      	beq.n	8006826 <_fflush_r+0xa>
 800683e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006840:	07d0      	lsls	r0, r2, #31
 8006842:	d404      	bmi.n	800684e <_fflush_r+0x32>
 8006844:	0599      	lsls	r1, r3, #22
 8006846:	d402      	bmi.n	800684e <_fflush_r+0x32>
 8006848:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800684a:	f7fe fb30 	bl	8004eae <__retarget_lock_acquire_recursive>
 800684e:	4628      	mov	r0, r5
 8006850:	4621      	mov	r1, r4
 8006852:	f7ff ff63 	bl	800671c <__sflush_r>
 8006856:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006858:	4605      	mov	r5, r0
 800685a:	07da      	lsls	r2, r3, #31
 800685c:	d4e4      	bmi.n	8006828 <_fflush_r+0xc>
 800685e:	89a3      	ldrh	r3, [r4, #12]
 8006860:	059b      	lsls	r3, r3, #22
 8006862:	d4e1      	bmi.n	8006828 <_fflush_r+0xc>
 8006864:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006866:	f7fe fb23 	bl	8004eb0 <__retarget_lock_release_recursive>
 800686a:	e7dd      	b.n	8006828 <_fflush_r+0xc>

0800686c <memmove>:
 800686c:	4288      	cmp	r0, r1
 800686e:	b510      	push	{r4, lr}
 8006870:	eb01 0402 	add.w	r4, r1, r2
 8006874:	d902      	bls.n	800687c <memmove+0x10>
 8006876:	4284      	cmp	r4, r0
 8006878:	4623      	mov	r3, r4
 800687a:	d807      	bhi.n	800688c <memmove+0x20>
 800687c:	1e43      	subs	r3, r0, #1
 800687e:	42a1      	cmp	r1, r4
 8006880:	d008      	beq.n	8006894 <memmove+0x28>
 8006882:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006886:	f803 2f01 	strb.w	r2, [r3, #1]!
 800688a:	e7f8      	b.n	800687e <memmove+0x12>
 800688c:	4601      	mov	r1, r0
 800688e:	4402      	add	r2, r0
 8006890:	428a      	cmp	r2, r1
 8006892:	d100      	bne.n	8006896 <memmove+0x2a>
 8006894:	bd10      	pop	{r4, pc}
 8006896:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800689a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800689e:	e7f7      	b.n	8006890 <memmove+0x24>

080068a0 <_sbrk_r>:
 80068a0:	b538      	push	{r3, r4, r5, lr}
 80068a2:	2300      	movs	r3, #0
 80068a4:	4d05      	ldr	r5, [pc, #20]	@ (80068bc <_sbrk_r+0x1c>)
 80068a6:	4604      	mov	r4, r0
 80068a8:	4608      	mov	r0, r1
 80068aa:	602b      	str	r3, [r5, #0]
 80068ac:	f7fb f8d2 	bl	8001a54 <_sbrk>
 80068b0:	1c43      	adds	r3, r0, #1
 80068b2:	d102      	bne.n	80068ba <_sbrk_r+0x1a>
 80068b4:	682b      	ldr	r3, [r5, #0]
 80068b6:	b103      	cbz	r3, 80068ba <_sbrk_r+0x1a>
 80068b8:	6023      	str	r3, [r4, #0]
 80068ba:	bd38      	pop	{r3, r4, r5, pc}
 80068bc:	20000454 	.word	0x20000454

080068c0 <memcpy>:
 80068c0:	440a      	add	r2, r1
 80068c2:	4291      	cmp	r1, r2
 80068c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80068c8:	d100      	bne.n	80068cc <memcpy+0xc>
 80068ca:	4770      	bx	lr
 80068cc:	b510      	push	{r4, lr}
 80068ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068d2:	4291      	cmp	r1, r2
 80068d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068d8:	d1f9      	bne.n	80068ce <memcpy+0xe>
 80068da:	bd10      	pop	{r4, pc}

080068dc <__assert_func>:
 80068dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80068de:	4614      	mov	r4, r2
 80068e0:	461a      	mov	r2, r3
 80068e2:	4b09      	ldr	r3, [pc, #36]	@ (8006908 <__assert_func+0x2c>)
 80068e4:	4605      	mov	r5, r0
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68d8      	ldr	r0, [r3, #12]
 80068ea:	b954      	cbnz	r4, 8006902 <__assert_func+0x26>
 80068ec:	4b07      	ldr	r3, [pc, #28]	@ (800690c <__assert_func+0x30>)
 80068ee:	461c      	mov	r4, r3
 80068f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80068f4:	9100      	str	r1, [sp, #0]
 80068f6:	462b      	mov	r3, r5
 80068f8:	4905      	ldr	r1, [pc, #20]	@ (8006910 <__assert_func+0x34>)
 80068fa:	f000 f86f 	bl	80069dc <fiprintf>
 80068fe:	f000 f87f 	bl	8006a00 <abort>
 8006902:	4b04      	ldr	r3, [pc, #16]	@ (8006914 <__assert_func+0x38>)
 8006904:	e7f4      	b.n	80068f0 <__assert_func+0x14>
 8006906:	bf00      	nop
 8006908:	20000034 	.word	0x20000034
 800690c:	0800729e 	.word	0x0800729e
 8006910:	08007270 	.word	0x08007270
 8006914:	08007263 	.word	0x08007263

08006918 <_calloc_r>:
 8006918:	b570      	push	{r4, r5, r6, lr}
 800691a:	fba1 5402 	umull	r5, r4, r1, r2
 800691e:	b93c      	cbnz	r4, 8006930 <_calloc_r+0x18>
 8006920:	4629      	mov	r1, r5
 8006922:	f7ff f997 	bl	8005c54 <_malloc_r>
 8006926:	4606      	mov	r6, r0
 8006928:	b928      	cbnz	r0, 8006936 <_calloc_r+0x1e>
 800692a:	2600      	movs	r6, #0
 800692c:	4630      	mov	r0, r6
 800692e:	bd70      	pop	{r4, r5, r6, pc}
 8006930:	220c      	movs	r2, #12
 8006932:	6002      	str	r2, [r0, #0]
 8006934:	e7f9      	b.n	800692a <_calloc_r+0x12>
 8006936:	462a      	mov	r2, r5
 8006938:	4621      	mov	r1, r4
 800693a:	f7fe fa3a 	bl	8004db2 <memset>
 800693e:	e7f5      	b.n	800692c <_calloc_r+0x14>

08006940 <__ascii_mbtowc>:
 8006940:	b082      	sub	sp, #8
 8006942:	b901      	cbnz	r1, 8006946 <__ascii_mbtowc+0x6>
 8006944:	a901      	add	r1, sp, #4
 8006946:	b142      	cbz	r2, 800695a <__ascii_mbtowc+0x1a>
 8006948:	b14b      	cbz	r3, 800695e <__ascii_mbtowc+0x1e>
 800694a:	7813      	ldrb	r3, [r2, #0]
 800694c:	600b      	str	r3, [r1, #0]
 800694e:	7812      	ldrb	r2, [r2, #0]
 8006950:	1e10      	subs	r0, r2, #0
 8006952:	bf18      	it	ne
 8006954:	2001      	movne	r0, #1
 8006956:	b002      	add	sp, #8
 8006958:	4770      	bx	lr
 800695a:	4610      	mov	r0, r2
 800695c:	e7fb      	b.n	8006956 <__ascii_mbtowc+0x16>
 800695e:	f06f 0001 	mvn.w	r0, #1
 8006962:	e7f8      	b.n	8006956 <__ascii_mbtowc+0x16>

08006964 <_realloc_r>:
 8006964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006968:	4680      	mov	r8, r0
 800696a:	4615      	mov	r5, r2
 800696c:	460c      	mov	r4, r1
 800696e:	b921      	cbnz	r1, 800697a <_realloc_r+0x16>
 8006970:	4611      	mov	r1, r2
 8006972:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006976:	f7ff b96d 	b.w	8005c54 <_malloc_r>
 800697a:	b92a      	cbnz	r2, 8006988 <_realloc_r+0x24>
 800697c:	f7ff f8f8 	bl	8005b70 <_free_r>
 8006980:	2400      	movs	r4, #0
 8006982:	4620      	mov	r0, r4
 8006984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006988:	f000 f841 	bl	8006a0e <_malloc_usable_size_r>
 800698c:	4285      	cmp	r5, r0
 800698e:	4606      	mov	r6, r0
 8006990:	d802      	bhi.n	8006998 <_realloc_r+0x34>
 8006992:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006996:	d8f4      	bhi.n	8006982 <_realloc_r+0x1e>
 8006998:	4629      	mov	r1, r5
 800699a:	4640      	mov	r0, r8
 800699c:	f7ff f95a 	bl	8005c54 <_malloc_r>
 80069a0:	4607      	mov	r7, r0
 80069a2:	2800      	cmp	r0, #0
 80069a4:	d0ec      	beq.n	8006980 <_realloc_r+0x1c>
 80069a6:	42b5      	cmp	r5, r6
 80069a8:	462a      	mov	r2, r5
 80069aa:	4621      	mov	r1, r4
 80069ac:	bf28      	it	cs
 80069ae:	4632      	movcs	r2, r6
 80069b0:	f7ff ff86 	bl	80068c0 <memcpy>
 80069b4:	4621      	mov	r1, r4
 80069b6:	4640      	mov	r0, r8
 80069b8:	f7ff f8da 	bl	8005b70 <_free_r>
 80069bc:	463c      	mov	r4, r7
 80069be:	e7e0      	b.n	8006982 <_realloc_r+0x1e>

080069c0 <__ascii_wctomb>:
 80069c0:	4603      	mov	r3, r0
 80069c2:	4608      	mov	r0, r1
 80069c4:	b141      	cbz	r1, 80069d8 <__ascii_wctomb+0x18>
 80069c6:	2aff      	cmp	r2, #255	@ 0xff
 80069c8:	d904      	bls.n	80069d4 <__ascii_wctomb+0x14>
 80069ca:	228a      	movs	r2, #138	@ 0x8a
 80069cc:	f04f 30ff 	mov.w	r0, #4294967295
 80069d0:	601a      	str	r2, [r3, #0]
 80069d2:	4770      	bx	lr
 80069d4:	2001      	movs	r0, #1
 80069d6:	700a      	strb	r2, [r1, #0]
 80069d8:	4770      	bx	lr
	...

080069dc <fiprintf>:
 80069dc:	b40e      	push	{r1, r2, r3}
 80069de:	b503      	push	{r0, r1, lr}
 80069e0:	4601      	mov	r1, r0
 80069e2:	ab03      	add	r3, sp, #12
 80069e4:	4805      	ldr	r0, [pc, #20]	@ (80069fc <fiprintf+0x20>)
 80069e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80069ea:	6800      	ldr	r0, [r0, #0]
 80069ec:	9301      	str	r3, [sp, #4]
 80069ee:	f000 f83d 	bl	8006a6c <_vfiprintf_r>
 80069f2:	b002      	add	sp, #8
 80069f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069f8:	b003      	add	sp, #12
 80069fa:	4770      	bx	lr
 80069fc:	20000034 	.word	0x20000034

08006a00 <abort>:
 8006a00:	2006      	movs	r0, #6
 8006a02:	b508      	push	{r3, lr}
 8006a04:	f000 fa06 	bl	8006e14 <raise>
 8006a08:	2001      	movs	r0, #1
 8006a0a:	f7fa ffae 	bl	800196a <_exit>

08006a0e <_malloc_usable_size_r>:
 8006a0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a12:	1f18      	subs	r0, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	bfbc      	itt	lt
 8006a18:	580b      	ldrlt	r3, [r1, r0]
 8006a1a:	18c0      	addlt	r0, r0, r3
 8006a1c:	4770      	bx	lr

08006a1e <__sfputc_r>:
 8006a1e:	6893      	ldr	r3, [r2, #8]
 8006a20:	b410      	push	{r4}
 8006a22:	3b01      	subs	r3, #1
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	6093      	str	r3, [r2, #8]
 8006a28:	da07      	bge.n	8006a3a <__sfputc_r+0x1c>
 8006a2a:	6994      	ldr	r4, [r2, #24]
 8006a2c:	42a3      	cmp	r3, r4
 8006a2e:	db01      	blt.n	8006a34 <__sfputc_r+0x16>
 8006a30:	290a      	cmp	r1, #10
 8006a32:	d102      	bne.n	8006a3a <__sfputc_r+0x1c>
 8006a34:	bc10      	pop	{r4}
 8006a36:	f000 b931 	b.w	8006c9c <__swbuf_r>
 8006a3a:	6813      	ldr	r3, [r2, #0]
 8006a3c:	1c58      	adds	r0, r3, #1
 8006a3e:	6010      	str	r0, [r2, #0]
 8006a40:	7019      	strb	r1, [r3, #0]
 8006a42:	4608      	mov	r0, r1
 8006a44:	bc10      	pop	{r4}
 8006a46:	4770      	bx	lr

08006a48 <__sfputs_r>:
 8006a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a4a:	4606      	mov	r6, r0
 8006a4c:	460f      	mov	r7, r1
 8006a4e:	4614      	mov	r4, r2
 8006a50:	18d5      	adds	r5, r2, r3
 8006a52:	42ac      	cmp	r4, r5
 8006a54:	d101      	bne.n	8006a5a <__sfputs_r+0x12>
 8006a56:	2000      	movs	r0, #0
 8006a58:	e007      	b.n	8006a6a <__sfputs_r+0x22>
 8006a5a:	463a      	mov	r2, r7
 8006a5c:	4630      	mov	r0, r6
 8006a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a62:	f7ff ffdc 	bl	8006a1e <__sfputc_r>
 8006a66:	1c43      	adds	r3, r0, #1
 8006a68:	d1f3      	bne.n	8006a52 <__sfputs_r+0xa>
 8006a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a6c <_vfiprintf_r>:
 8006a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a70:	460d      	mov	r5, r1
 8006a72:	4614      	mov	r4, r2
 8006a74:	4698      	mov	r8, r3
 8006a76:	4606      	mov	r6, r0
 8006a78:	b09d      	sub	sp, #116	@ 0x74
 8006a7a:	b118      	cbz	r0, 8006a84 <_vfiprintf_r+0x18>
 8006a7c:	6a03      	ldr	r3, [r0, #32]
 8006a7e:	b90b      	cbnz	r3, 8006a84 <_vfiprintf_r+0x18>
 8006a80:	f7fe f8ea 	bl	8004c58 <__sinit>
 8006a84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a86:	07d9      	lsls	r1, r3, #31
 8006a88:	d405      	bmi.n	8006a96 <_vfiprintf_r+0x2a>
 8006a8a:	89ab      	ldrh	r3, [r5, #12]
 8006a8c:	059a      	lsls	r2, r3, #22
 8006a8e:	d402      	bmi.n	8006a96 <_vfiprintf_r+0x2a>
 8006a90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a92:	f7fe fa0c 	bl	8004eae <__retarget_lock_acquire_recursive>
 8006a96:	89ab      	ldrh	r3, [r5, #12]
 8006a98:	071b      	lsls	r3, r3, #28
 8006a9a:	d501      	bpl.n	8006aa0 <_vfiprintf_r+0x34>
 8006a9c:	692b      	ldr	r3, [r5, #16]
 8006a9e:	b99b      	cbnz	r3, 8006ac8 <_vfiprintf_r+0x5c>
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	f000 f938 	bl	8006d18 <__swsetup_r>
 8006aa8:	b170      	cbz	r0, 8006ac8 <_vfiprintf_r+0x5c>
 8006aaa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006aac:	07dc      	lsls	r4, r3, #31
 8006aae:	d504      	bpl.n	8006aba <_vfiprintf_r+0x4e>
 8006ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab4:	b01d      	add	sp, #116	@ 0x74
 8006ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aba:	89ab      	ldrh	r3, [r5, #12]
 8006abc:	0598      	lsls	r0, r3, #22
 8006abe:	d4f7      	bmi.n	8006ab0 <_vfiprintf_r+0x44>
 8006ac0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ac2:	f7fe f9f5 	bl	8004eb0 <__retarget_lock_release_recursive>
 8006ac6:	e7f3      	b.n	8006ab0 <_vfiprintf_r+0x44>
 8006ac8:	2300      	movs	r3, #0
 8006aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006acc:	2320      	movs	r3, #32
 8006ace:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ad2:	2330      	movs	r3, #48	@ 0x30
 8006ad4:	f04f 0901 	mov.w	r9, #1
 8006ad8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006adc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006c88 <_vfiprintf_r+0x21c>
 8006ae0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ae4:	4623      	mov	r3, r4
 8006ae6:	469a      	mov	sl, r3
 8006ae8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006aec:	b10a      	cbz	r2, 8006af2 <_vfiprintf_r+0x86>
 8006aee:	2a25      	cmp	r2, #37	@ 0x25
 8006af0:	d1f9      	bne.n	8006ae6 <_vfiprintf_r+0x7a>
 8006af2:	ebba 0b04 	subs.w	fp, sl, r4
 8006af6:	d00b      	beq.n	8006b10 <_vfiprintf_r+0xa4>
 8006af8:	465b      	mov	r3, fp
 8006afa:	4622      	mov	r2, r4
 8006afc:	4629      	mov	r1, r5
 8006afe:	4630      	mov	r0, r6
 8006b00:	f7ff ffa2 	bl	8006a48 <__sfputs_r>
 8006b04:	3001      	adds	r0, #1
 8006b06:	f000 80a7 	beq.w	8006c58 <_vfiprintf_r+0x1ec>
 8006b0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b0c:	445a      	add	r2, fp
 8006b0e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b10:	f89a 3000 	ldrb.w	r3, [sl]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f000 809f 	beq.w	8006c58 <_vfiprintf_r+0x1ec>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8006b20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b24:	f10a 0a01 	add.w	sl, sl, #1
 8006b28:	9304      	str	r3, [sp, #16]
 8006b2a:	9307      	str	r3, [sp, #28]
 8006b2c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b30:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b32:	4654      	mov	r4, sl
 8006b34:	2205      	movs	r2, #5
 8006b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b3a:	4853      	ldr	r0, [pc, #332]	@ (8006c88 <_vfiprintf_r+0x21c>)
 8006b3c:	f7fe f9b9 	bl	8004eb2 <memchr>
 8006b40:	9a04      	ldr	r2, [sp, #16]
 8006b42:	b9d8      	cbnz	r0, 8006b7c <_vfiprintf_r+0x110>
 8006b44:	06d1      	lsls	r1, r2, #27
 8006b46:	bf44      	itt	mi
 8006b48:	2320      	movmi	r3, #32
 8006b4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b4e:	0713      	lsls	r3, r2, #28
 8006b50:	bf44      	itt	mi
 8006b52:	232b      	movmi	r3, #43	@ 0x2b
 8006b54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b58:	f89a 3000 	ldrb.w	r3, [sl]
 8006b5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b5e:	d015      	beq.n	8006b8c <_vfiprintf_r+0x120>
 8006b60:	4654      	mov	r4, sl
 8006b62:	2000      	movs	r0, #0
 8006b64:	f04f 0c0a 	mov.w	ip, #10
 8006b68:	9a07      	ldr	r2, [sp, #28]
 8006b6a:	4621      	mov	r1, r4
 8006b6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b70:	3b30      	subs	r3, #48	@ 0x30
 8006b72:	2b09      	cmp	r3, #9
 8006b74:	d94b      	bls.n	8006c0e <_vfiprintf_r+0x1a2>
 8006b76:	b1b0      	cbz	r0, 8006ba6 <_vfiprintf_r+0x13a>
 8006b78:	9207      	str	r2, [sp, #28]
 8006b7a:	e014      	b.n	8006ba6 <_vfiprintf_r+0x13a>
 8006b7c:	eba0 0308 	sub.w	r3, r0, r8
 8006b80:	fa09 f303 	lsl.w	r3, r9, r3
 8006b84:	4313      	orrs	r3, r2
 8006b86:	46a2      	mov	sl, r4
 8006b88:	9304      	str	r3, [sp, #16]
 8006b8a:	e7d2      	b.n	8006b32 <_vfiprintf_r+0xc6>
 8006b8c:	9b03      	ldr	r3, [sp, #12]
 8006b8e:	1d19      	adds	r1, r3, #4
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	9103      	str	r1, [sp, #12]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	bfbb      	ittet	lt
 8006b98:	425b      	neglt	r3, r3
 8006b9a:	f042 0202 	orrlt.w	r2, r2, #2
 8006b9e:	9307      	strge	r3, [sp, #28]
 8006ba0:	9307      	strlt	r3, [sp, #28]
 8006ba2:	bfb8      	it	lt
 8006ba4:	9204      	strlt	r2, [sp, #16]
 8006ba6:	7823      	ldrb	r3, [r4, #0]
 8006ba8:	2b2e      	cmp	r3, #46	@ 0x2e
 8006baa:	d10a      	bne.n	8006bc2 <_vfiprintf_r+0x156>
 8006bac:	7863      	ldrb	r3, [r4, #1]
 8006bae:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bb0:	d132      	bne.n	8006c18 <_vfiprintf_r+0x1ac>
 8006bb2:	9b03      	ldr	r3, [sp, #12]
 8006bb4:	3402      	adds	r4, #2
 8006bb6:	1d1a      	adds	r2, r3, #4
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	9203      	str	r2, [sp, #12]
 8006bbc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006bc0:	9305      	str	r3, [sp, #20]
 8006bc2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006c8c <_vfiprintf_r+0x220>
 8006bc6:	2203      	movs	r2, #3
 8006bc8:	4650      	mov	r0, sl
 8006bca:	7821      	ldrb	r1, [r4, #0]
 8006bcc:	f7fe f971 	bl	8004eb2 <memchr>
 8006bd0:	b138      	cbz	r0, 8006be2 <_vfiprintf_r+0x176>
 8006bd2:	2240      	movs	r2, #64	@ 0x40
 8006bd4:	9b04      	ldr	r3, [sp, #16]
 8006bd6:	eba0 000a 	sub.w	r0, r0, sl
 8006bda:	4082      	lsls	r2, r0
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	3401      	adds	r4, #1
 8006be0:	9304      	str	r3, [sp, #16]
 8006be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006be6:	2206      	movs	r2, #6
 8006be8:	4829      	ldr	r0, [pc, #164]	@ (8006c90 <_vfiprintf_r+0x224>)
 8006bea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006bee:	f7fe f960 	bl	8004eb2 <memchr>
 8006bf2:	2800      	cmp	r0, #0
 8006bf4:	d03f      	beq.n	8006c76 <_vfiprintf_r+0x20a>
 8006bf6:	4b27      	ldr	r3, [pc, #156]	@ (8006c94 <_vfiprintf_r+0x228>)
 8006bf8:	bb1b      	cbnz	r3, 8006c42 <_vfiprintf_r+0x1d6>
 8006bfa:	9b03      	ldr	r3, [sp, #12]
 8006bfc:	3307      	adds	r3, #7
 8006bfe:	f023 0307 	bic.w	r3, r3, #7
 8006c02:	3308      	adds	r3, #8
 8006c04:	9303      	str	r3, [sp, #12]
 8006c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c08:	443b      	add	r3, r7
 8006c0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c0c:	e76a      	b.n	8006ae4 <_vfiprintf_r+0x78>
 8006c0e:	460c      	mov	r4, r1
 8006c10:	2001      	movs	r0, #1
 8006c12:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c16:	e7a8      	b.n	8006b6a <_vfiprintf_r+0xfe>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	f04f 0c0a 	mov.w	ip, #10
 8006c1e:	4619      	mov	r1, r3
 8006c20:	3401      	adds	r4, #1
 8006c22:	9305      	str	r3, [sp, #20]
 8006c24:	4620      	mov	r0, r4
 8006c26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c2a:	3a30      	subs	r2, #48	@ 0x30
 8006c2c:	2a09      	cmp	r2, #9
 8006c2e:	d903      	bls.n	8006c38 <_vfiprintf_r+0x1cc>
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d0c6      	beq.n	8006bc2 <_vfiprintf_r+0x156>
 8006c34:	9105      	str	r1, [sp, #20]
 8006c36:	e7c4      	b.n	8006bc2 <_vfiprintf_r+0x156>
 8006c38:	4604      	mov	r4, r0
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c40:	e7f0      	b.n	8006c24 <_vfiprintf_r+0x1b8>
 8006c42:	ab03      	add	r3, sp, #12
 8006c44:	9300      	str	r3, [sp, #0]
 8006c46:	462a      	mov	r2, r5
 8006c48:	4630      	mov	r0, r6
 8006c4a:	4b13      	ldr	r3, [pc, #76]	@ (8006c98 <_vfiprintf_r+0x22c>)
 8006c4c:	a904      	add	r1, sp, #16
 8006c4e:	f7fd fbb9 	bl	80043c4 <_printf_float>
 8006c52:	4607      	mov	r7, r0
 8006c54:	1c78      	adds	r0, r7, #1
 8006c56:	d1d6      	bne.n	8006c06 <_vfiprintf_r+0x19a>
 8006c58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c5a:	07d9      	lsls	r1, r3, #31
 8006c5c:	d405      	bmi.n	8006c6a <_vfiprintf_r+0x1fe>
 8006c5e:	89ab      	ldrh	r3, [r5, #12]
 8006c60:	059a      	lsls	r2, r3, #22
 8006c62:	d402      	bmi.n	8006c6a <_vfiprintf_r+0x1fe>
 8006c64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c66:	f7fe f923 	bl	8004eb0 <__retarget_lock_release_recursive>
 8006c6a:	89ab      	ldrh	r3, [r5, #12]
 8006c6c:	065b      	lsls	r3, r3, #25
 8006c6e:	f53f af1f 	bmi.w	8006ab0 <_vfiprintf_r+0x44>
 8006c72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c74:	e71e      	b.n	8006ab4 <_vfiprintf_r+0x48>
 8006c76:	ab03      	add	r3, sp, #12
 8006c78:	9300      	str	r3, [sp, #0]
 8006c7a:	462a      	mov	r2, r5
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	4b06      	ldr	r3, [pc, #24]	@ (8006c98 <_vfiprintf_r+0x22c>)
 8006c80:	a904      	add	r1, sp, #16
 8006c82:	f7fd fe3d 	bl	8004900 <_printf_i>
 8006c86:	e7e4      	b.n	8006c52 <_vfiprintf_r+0x1e6>
 8006c88:	08007248 	.word	0x08007248
 8006c8c:	0800724e 	.word	0x0800724e
 8006c90:	08007252 	.word	0x08007252
 8006c94:	080043c5 	.word	0x080043c5
 8006c98:	08006a49 	.word	0x08006a49

08006c9c <__swbuf_r>:
 8006c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c9e:	460e      	mov	r6, r1
 8006ca0:	4614      	mov	r4, r2
 8006ca2:	4605      	mov	r5, r0
 8006ca4:	b118      	cbz	r0, 8006cae <__swbuf_r+0x12>
 8006ca6:	6a03      	ldr	r3, [r0, #32]
 8006ca8:	b90b      	cbnz	r3, 8006cae <__swbuf_r+0x12>
 8006caa:	f7fd ffd5 	bl	8004c58 <__sinit>
 8006cae:	69a3      	ldr	r3, [r4, #24]
 8006cb0:	60a3      	str	r3, [r4, #8]
 8006cb2:	89a3      	ldrh	r3, [r4, #12]
 8006cb4:	071a      	lsls	r2, r3, #28
 8006cb6:	d501      	bpl.n	8006cbc <__swbuf_r+0x20>
 8006cb8:	6923      	ldr	r3, [r4, #16]
 8006cba:	b943      	cbnz	r3, 8006cce <__swbuf_r+0x32>
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	f000 f82a 	bl	8006d18 <__swsetup_r>
 8006cc4:	b118      	cbz	r0, 8006cce <__swbuf_r+0x32>
 8006cc6:	f04f 37ff 	mov.w	r7, #4294967295
 8006cca:	4638      	mov	r0, r7
 8006ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cce:	6823      	ldr	r3, [r4, #0]
 8006cd0:	6922      	ldr	r2, [r4, #16]
 8006cd2:	b2f6      	uxtb	r6, r6
 8006cd4:	1a98      	subs	r0, r3, r2
 8006cd6:	6963      	ldr	r3, [r4, #20]
 8006cd8:	4637      	mov	r7, r6
 8006cda:	4283      	cmp	r3, r0
 8006cdc:	dc05      	bgt.n	8006cea <__swbuf_r+0x4e>
 8006cde:	4621      	mov	r1, r4
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	f7ff fd9b 	bl	800681c <_fflush_r>
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d1ed      	bne.n	8006cc6 <__swbuf_r+0x2a>
 8006cea:	68a3      	ldr	r3, [r4, #8]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	60a3      	str	r3, [r4, #8]
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	1c5a      	adds	r2, r3, #1
 8006cf4:	6022      	str	r2, [r4, #0]
 8006cf6:	701e      	strb	r6, [r3, #0]
 8006cf8:	6962      	ldr	r2, [r4, #20]
 8006cfa:	1c43      	adds	r3, r0, #1
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d004      	beq.n	8006d0a <__swbuf_r+0x6e>
 8006d00:	89a3      	ldrh	r3, [r4, #12]
 8006d02:	07db      	lsls	r3, r3, #31
 8006d04:	d5e1      	bpl.n	8006cca <__swbuf_r+0x2e>
 8006d06:	2e0a      	cmp	r6, #10
 8006d08:	d1df      	bne.n	8006cca <__swbuf_r+0x2e>
 8006d0a:	4621      	mov	r1, r4
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	f7ff fd85 	bl	800681c <_fflush_r>
 8006d12:	2800      	cmp	r0, #0
 8006d14:	d0d9      	beq.n	8006cca <__swbuf_r+0x2e>
 8006d16:	e7d6      	b.n	8006cc6 <__swbuf_r+0x2a>

08006d18 <__swsetup_r>:
 8006d18:	b538      	push	{r3, r4, r5, lr}
 8006d1a:	4b29      	ldr	r3, [pc, #164]	@ (8006dc0 <__swsetup_r+0xa8>)
 8006d1c:	4605      	mov	r5, r0
 8006d1e:	6818      	ldr	r0, [r3, #0]
 8006d20:	460c      	mov	r4, r1
 8006d22:	b118      	cbz	r0, 8006d2c <__swsetup_r+0x14>
 8006d24:	6a03      	ldr	r3, [r0, #32]
 8006d26:	b90b      	cbnz	r3, 8006d2c <__swsetup_r+0x14>
 8006d28:	f7fd ff96 	bl	8004c58 <__sinit>
 8006d2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d30:	0719      	lsls	r1, r3, #28
 8006d32:	d422      	bmi.n	8006d7a <__swsetup_r+0x62>
 8006d34:	06da      	lsls	r2, r3, #27
 8006d36:	d407      	bmi.n	8006d48 <__swsetup_r+0x30>
 8006d38:	2209      	movs	r2, #9
 8006d3a:	602a      	str	r2, [r5, #0]
 8006d3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d40:	f04f 30ff 	mov.w	r0, #4294967295
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	e033      	b.n	8006db0 <__swsetup_r+0x98>
 8006d48:	0758      	lsls	r0, r3, #29
 8006d4a:	d512      	bpl.n	8006d72 <__swsetup_r+0x5a>
 8006d4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d4e:	b141      	cbz	r1, 8006d62 <__swsetup_r+0x4a>
 8006d50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d54:	4299      	cmp	r1, r3
 8006d56:	d002      	beq.n	8006d5e <__swsetup_r+0x46>
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f7fe ff09 	bl	8005b70 <_free_r>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d62:	89a3      	ldrh	r3, [r4, #12]
 8006d64:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006d68:	81a3      	strh	r3, [r4, #12]
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	6063      	str	r3, [r4, #4]
 8006d6e:	6923      	ldr	r3, [r4, #16]
 8006d70:	6023      	str	r3, [r4, #0]
 8006d72:	89a3      	ldrh	r3, [r4, #12]
 8006d74:	f043 0308 	orr.w	r3, r3, #8
 8006d78:	81a3      	strh	r3, [r4, #12]
 8006d7a:	6923      	ldr	r3, [r4, #16]
 8006d7c:	b94b      	cbnz	r3, 8006d92 <__swsetup_r+0x7a>
 8006d7e:	89a3      	ldrh	r3, [r4, #12]
 8006d80:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d88:	d003      	beq.n	8006d92 <__swsetup_r+0x7a>
 8006d8a:	4621      	mov	r1, r4
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	f000 f882 	bl	8006e96 <__smakebuf_r>
 8006d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d96:	f013 0201 	ands.w	r2, r3, #1
 8006d9a:	d00a      	beq.n	8006db2 <__swsetup_r+0x9a>
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	60a2      	str	r2, [r4, #8]
 8006da0:	6962      	ldr	r2, [r4, #20]
 8006da2:	4252      	negs	r2, r2
 8006da4:	61a2      	str	r2, [r4, #24]
 8006da6:	6922      	ldr	r2, [r4, #16]
 8006da8:	b942      	cbnz	r2, 8006dbc <__swsetup_r+0xa4>
 8006daa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006dae:	d1c5      	bne.n	8006d3c <__swsetup_r+0x24>
 8006db0:	bd38      	pop	{r3, r4, r5, pc}
 8006db2:	0799      	lsls	r1, r3, #30
 8006db4:	bf58      	it	pl
 8006db6:	6962      	ldrpl	r2, [r4, #20]
 8006db8:	60a2      	str	r2, [r4, #8]
 8006dba:	e7f4      	b.n	8006da6 <__swsetup_r+0x8e>
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	e7f7      	b.n	8006db0 <__swsetup_r+0x98>
 8006dc0:	20000034 	.word	0x20000034

08006dc4 <_raise_r>:
 8006dc4:	291f      	cmp	r1, #31
 8006dc6:	b538      	push	{r3, r4, r5, lr}
 8006dc8:	4605      	mov	r5, r0
 8006dca:	460c      	mov	r4, r1
 8006dcc:	d904      	bls.n	8006dd8 <_raise_r+0x14>
 8006dce:	2316      	movs	r3, #22
 8006dd0:	6003      	str	r3, [r0, #0]
 8006dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd6:	bd38      	pop	{r3, r4, r5, pc}
 8006dd8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006dda:	b112      	cbz	r2, 8006de2 <_raise_r+0x1e>
 8006ddc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006de0:	b94b      	cbnz	r3, 8006df6 <_raise_r+0x32>
 8006de2:	4628      	mov	r0, r5
 8006de4:	f000 f830 	bl	8006e48 <_getpid_r>
 8006de8:	4622      	mov	r2, r4
 8006dea:	4601      	mov	r1, r0
 8006dec:	4628      	mov	r0, r5
 8006dee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006df2:	f000 b817 	b.w	8006e24 <_kill_r>
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d00a      	beq.n	8006e10 <_raise_r+0x4c>
 8006dfa:	1c59      	adds	r1, r3, #1
 8006dfc:	d103      	bne.n	8006e06 <_raise_r+0x42>
 8006dfe:	2316      	movs	r3, #22
 8006e00:	6003      	str	r3, [r0, #0]
 8006e02:	2001      	movs	r0, #1
 8006e04:	e7e7      	b.n	8006dd6 <_raise_r+0x12>
 8006e06:	2100      	movs	r1, #0
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006e0e:	4798      	blx	r3
 8006e10:	2000      	movs	r0, #0
 8006e12:	e7e0      	b.n	8006dd6 <_raise_r+0x12>

08006e14 <raise>:
 8006e14:	4b02      	ldr	r3, [pc, #8]	@ (8006e20 <raise+0xc>)
 8006e16:	4601      	mov	r1, r0
 8006e18:	6818      	ldr	r0, [r3, #0]
 8006e1a:	f7ff bfd3 	b.w	8006dc4 <_raise_r>
 8006e1e:	bf00      	nop
 8006e20:	20000034 	.word	0x20000034

08006e24 <_kill_r>:
 8006e24:	b538      	push	{r3, r4, r5, lr}
 8006e26:	2300      	movs	r3, #0
 8006e28:	4d06      	ldr	r5, [pc, #24]	@ (8006e44 <_kill_r+0x20>)
 8006e2a:	4604      	mov	r4, r0
 8006e2c:	4608      	mov	r0, r1
 8006e2e:	4611      	mov	r1, r2
 8006e30:	602b      	str	r3, [r5, #0]
 8006e32:	f7fa fd8a 	bl	800194a <_kill>
 8006e36:	1c43      	adds	r3, r0, #1
 8006e38:	d102      	bne.n	8006e40 <_kill_r+0x1c>
 8006e3a:	682b      	ldr	r3, [r5, #0]
 8006e3c:	b103      	cbz	r3, 8006e40 <_kill_r+0x1c>
 8006e3e:	6023      	str	r3, [r4, #0]
 8006e40:	bd38      	pop	{r3, r4, r5, pc}
 8006e42:	bf00      	nop
 8006e44:	20000454 	.word	0x20000454

08006e48 <_getpid_r>:
 8006e48:	f7fa bd78 	b.w	800193c <_getpid>

08006e4c <__swhatbuf_r>:
 8006e4c:	b570      	push	{r4, r5, r6, lr}
 8006e4e:	460c      	mov	r4, r1
 8006e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e54:	4615      	mov	r5, r2
 8006e56:	2900      	cmp	r1, #0
 8006e58:	461e      	mov	r6, r3
 8006e5a:	b096      	sub	sp, #88	@ 0x58
 8006e5c:	da0c      	bge.n	8006e78 <__swhatbuf_r+0x2c>
 8006e5e:	89a3      	ldrh	r3, [r4, #12]
 8006e60:	2100      	movs	r1, #0
 8006e62:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e66:	bf14      	ite	ne
 8006e68:	2340      	movne	r3, #64	@ 0x40
 8006e6a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e6e:	2000      	movs	r0, #0
 8006e70:	6031      	str	r1, [r6, #0]
 8006e72:	602b      	str	r3, [r5, #0]
 8006e74:	b016      	add	sp, #88	@ 0x58
 8006e76:	bd70      	pop	{r4, r5, r6, pc}
 8006e78:	466a      	mov	r2, sp
 8006e7a:	f000 f849 	bl	8006f10 <_fstat_r>
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	dbed      	blt.n	8006e5e <__swhatbuf_r+0x12>
 8006e82:	9901      	ldr	r1, [sp, #4]
 8006e84:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e88:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e8c:	4259      	negs	r1, r3
 8006e8e:	4159      	adcs	r1, r3
 8006e90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e94:	e7eb      	b.n	8006e6e <__swhatbuf_r+0x22>

08006e96 <__smakebuf_r>:
 8006e96:	898b      	ldrh	r3, [r1, #12]
 8006e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e9a:	079d      	lsls	r5, r3, #30
 8006e9c:	4606      	mov	r6, r0
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	d507      	bpl.n	8006eb2 <__smakebuf_r+0x1c>
 8006ea2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ea6:	6023      	str	r3, [r4, #0]
 8006ea8:	6123      	str	r3, [r4, #16]
 8006eaa:	2301      	movs	r3, #1
 8006eac:	6163      	str	r3, [r4, #20]
 8006eae:	b003      	add	sp, #12
 8006eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006eb2:	466a      	mov	r2, sp
 8006eb4:	ab01      	add	r3, sp, #4
 8006eb6:	f7ff ffc9 	bl	8006e4c <__swhatbuf_r>
 8006eba:	9f00      	ldr	r7, [sp, #0]
 8006ebc:	4605      	mov	r5, r0
 8006ebe:	4639      	mov	r1, r7
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	f7fe fec7 	bl	8005c54 <_malloc_r>
 8006ec6:	b948      	cbnz	r0, 8006edc <__smakebuf_r+0x46>
 8006ec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ecc:	059a      	lsls	r2, r3, #22
 8006ece:	d4ee      	bmi.n	8006eae <__smakebuf_r+0x18>
 8006ed0:	f023 0303 	bic.w	r3, r3, #3
 8006ed4:	f043 0302 	orr.w	r3, r3, #2
 8006ed8:	81a3      	strh	r3, [r4, #12]
 8006eda:	e7e2      	b.n	8006ea2 <__smakebuf_r+0xc>
 8006edc:	89a3      	ldrh	r3, [r4, #12]
 8006ede:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ee6:	81a3      	strh	r3, [r4, #12]
 8006ee8:	9b01      	ldr	r3, [sp, #4]
 8006eea:	6020      	str	r0, [r4, #0]
 8006eec:	b15b      	cbz	r3, 8006f06 <__smakebuf_r+0x70>
 8006eee:	4630      	mov	r0, r6
 8006ef0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ef4:	f000 f81e 	bl	8006f34 <_isatty_r>
 8006ef8:	b128      	cbz	r0, 8006f06 <__smakebuf_r+0x70>
 8006efa:	89a3      	ldrh	r3, [r4, #12]
 8006efc:	f023 0303 	bic.w	r3, r3, #3
 8006f00:	f043 0301 	orr.w	r3, r3, #1
 8006f04:	81a3      	strh	r3, [r4, #12]
 8006f06:	89a3      	ldrh	r3, [r4, #12]
 8006f08:	431d      	orrs	r5, r3
 8006f0a:	81a5      	strh	r5, [r4, #12]
 8006f0c:	e7cf      	b.n	8006eae <__smakebuf_r+0x18>
	...

08006f10 <_fstat_r>:
 8006f10:	b538      	push	{r3, r4, r5, lr}
 8006f12:	2300      	movs	r3, #0
 8006f14:	4d06      	ldr	r5, [pc, #24]	@ (8006f30 <_fstat_r+0x20>)
 8006f16:	4604      	mov	r4, r0
 8006f18:	4608      	mov	r0, r1
 8006f1a:	4611      	mov	r1, r2
 8006f1c:	602b      	str	r3, [r5, #0]
 8006f1e:	f7fa fd73 	bl	8001a08 <_fstat>
 8006f22:	1c43      	adds	r3, r0, #1
 8006f24:	d102      	bne.n	8006f2c <_fstat_r+0x1c>
 8006f26:	682b      	ldr	r3, [r5, #0]
 8006f28:	b103      	cbz	r3, 8006f2c <_fstat_r+0x1c>
 8006f2a:	6023      	str	r3, [r4, #0]
 8006f2c:	bd38      	pop	{r3, r4, r5, pc}
 8006f2e:	bf00      	nop
 8006f30:	20000454 	.word	0x20000454

08006f34 <_isatty_r>:
 8006f34:	b538      	push	{r3, r4, r5, lr}
 8006f36:	2300      	movs	r3, #0
 8006f38:	4d05      	ldr	r5, [pc, #20]	@ (8006f50 <_isatty_r+0x1c>)
 8006f3a:	4604      	mov	r4, r0
 8006f3c:	4608      	mov	r0, r1
 8006f3e:	602b      	str	r3, [r5, #0]
 8006f40:	f7fa fd71 	bl	8001a26 <_isatty>
 8006f44:	1c43      	adds	r3, r0, #1
 8006f46:	d102      	bne.n	8006f4e <_isatty_r+0x1a>
 8006f48:	682b      	ldr	r3, [r5, #0]
 8006f4a:	b103      	cbz	r3, 8006f4e <_isatty_r+0x1a>
 8006f4c:	6023      	str	r3, [r4, #0]
 8006f4e:	bd38      	pop	{r3, r4, r5, pc}
 8006f50:	20000454 	.word	0x20000454

08006f54 <_init>:
 8006f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f56:	bf00      	nop
 8006f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f5a:	bc08      	pop	{r3}
 8006f5c:	469e      	mov	lr, r3
 8006f5e:	4770      	bx	lr

08006f60 <_fini>:
 8006f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f62:	bf00      	nop
 8006f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f66:	bc08      	pop	{r3}
 8006f68:	469e      	mov	lr, r3
 8006f6a:	4770      	bx	lr
