// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_55 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_302_p2;
reg   [0:0] icmp_ln86_reg_1201;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_1294_fu_308_p2;
reg   [0:0] icmp_ln86_1294_reg_1209;
wire   [0:0] icmp_ln86_1295_fu_314_p2;
reg   [0:0] icmp_ln86_1295_reg_1214;
wire   [0:0] icmp_ln86_1296_fu_320_p2;
reg   [0:0] icmp_ln86_1296_reg_1220;
wire   [0:0] icmp_ln86_1297_fu_326_p2;
reg   [0:0] icmp_ln86_1297_reg_1226;
reg   [0:0] icmp_ln86_1297_reg_1226_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1298_fu_332_p2;
reg   [0:0] icmp_ln86_1298_reg_1232;
wire   [0:0] icmp_ln86_1299_fu_338_p2;
reg   [0:0] icmp_ln86_1299_reg_1239;
reg   [0:0] icmp_ln86_1299_reg_1239_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1299_reg_1239_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1299_reg_1239_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1300_fu_344_p2;
reg   [0:0] icmp_ln86_1300_reg_1245;
reg   [0:0] icmp_ln86_1300_reg_1245_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1301_fu_350_p2;
reg   [0:0] icmp_ln86_1301_reg_1251;
reg   [0:0] icmp_ln86_1301_reg_1251_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1302_fu_356_p2;
reg   [0:0] icmp_ln86_1302_reg_1257;
reg   [0:0] icmp_ln86_1302_reg_1257_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1302_reg_1257_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1303_fu_362_p2;
reg   [0:0] icmp_ln86_1303_reg_1263;
reg   [0:0] icmp_ln86_1303_reg_1263_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1303_reg_1263_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1303_reg_1263_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1304_fu_368_p2;
reg   [0:0] icmp_ln86_1304_reg_1269;
reg   [0:0] icmp_ln86_1304_reg_1269_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1304_reg_1269_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1304_reg_1269_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1305_fu_374_p2;
reg   [0:0] icmp_ln86_1305_reg_1275;
reg   [0:0] icmp_ln86_1305_reg_1275_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1305_reg_1275_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1305_reg_1275_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1305_reg_1275_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1306_fu_380_p2;
reg   [0:0] icmp_ln86_1306_reg_1281;
reg   [0:0] icmp_ln86_1306_reg_1281_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1306_reg_1281_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1306_reg_1281_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1306_reg_1281_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1306_reg_1281_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1307_fu_386_p2;
reg   [0:0] icmp_ln86_1307_reg_1287;
wire   [0:0] icmp_ln86_1308_fu_392_p2;
reg   [0:0] icmp_ln86_1308_reg_1292;
reg   [0:0] icmp_ln86_1308_reg_1292_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1309_fu_398_p2;
reg   [0:0] icmp_ln86_1309_reg_1297;
reg   [0:0] icmp_ln86_1309_reg_1297_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1310_fu_404_p2;
reg   [0:0] icmp_ln86_1310_reg_1302;
reg   [0:0] icmp_ln86_1310_reg_1302_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1311_fu_410_p2;
reg   [0:0] icmp_ln86_1311_reg_1307;
reg   [0:0] icmp_ln86_1311_reg_1307_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1311_reg_1307_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1312_fu_416_p2;
reg   [0:0] icmp_ln86_1312_reg_1312;
reg   [0:0] icmp_ln86_1312_reg_1312_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1312_reg_1312_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1313_fu_422_p2;
reg   [0:0] icmp_ln86_1313_reg_1317;
reg   [0:0] icmp_ln86_1313_reg_1317_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1313_reg_1317_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1314_fu_428_p2;
reg   [0:0] icmp_ln86_1314_reg_1322;
reg   [0:0] icmp_ln86_1314_reg_1322_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1314_reg_1322_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1314_reg_1322_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1315_fu_434_p2;
reg   [0:0] icmp_ln86_1315_reg_1327;
reg   [0:0] icmp_ln86_1315_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1315_reg_1327_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1315_reg_1327_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1316_fu_440_p2;
reg   [0:0] icmp_ln86_1316_reg_1332;
reg   [0:0] icmp_ln86_1316_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1316_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1316_reg_1332_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1317_fu_446_p2;
reg   [0:0] icmp_ln86_1317_reg_1337;
reg   [0:0] icmp_ln86_1317_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1317_reg_1337_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1317_reg_1337_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1317_reg_1337_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1318_fu_452_p2;
reg   [0:0] icmp_ln86_1318_reg_1342;
reg   [0:0] icmp_ln86_1318_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1318_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1318_reg_1342_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1318_reg_1342_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1319_fu_458_p2;
reg   [0:0] icmp_ln86_1319_reg_1347;
reg   [0:0] icmp_ln86_1319_reg_1347_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1319_reg_1347_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1319_reg_1347_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1319_reg_1347_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1319_reg_1347_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_464_p2;
reg   [0:0] xor_ln104_reg_1352;
wire   [0:0] and_ln102_fu_470_p2;
reg   [0:0] and_ln102_reg_1358;
wire   [0:0] and_ln104_fu_481_p2;
reg   [0:0] and_ln104_reg_1365;
wire   [0:0] and_ln104_230_fu_495_p2;
reg   [0:0] and_ln104_230_reg_1371;
reg   [0:0] and_ln104_230_reg_1371_pp0_iter2_reg;
reg   [0:0] and_ln104_230_reg_1371_pp0_iter3_reg;
wire   [0:0] and_ln102_1525_fu_500_p2;
reg   [0:0] and_ln102_1525_reg_1377;
wire   [0:0] and_ln104_231_fu_509_p2;
reg   [0:0] and_ln104_231_reg_1382;
wire   [0:0] and_ln102_1527_fu_514_p2;
reg   [0:0] and_ln102_1527_reg_1387;
reg   [0:0] and_ln102_1527_reg_1387_pp0_iter2_reg;
reg   [0:0] and_ln102_1527_reg_1387_pp0_iter3_reg;
wire   [0:0] and_ln102_1530_fu_535_p2;
reg   [0:0] and_ln102_1530_reg_1393;
wire   [0:0] or_ln117_1130_fu_565_p2;
reg   [0:0] or_ln117_1130_reg_1399;
wire   [1:0] select_ln117_fu_571_p3;
reg   [1:0] select_ln117_reg_1405;
wire   [0:0] or_ln117_1132_fu_579_p2;
reg   [0:0] or_ln117_1132_reg_1410;
wire   [0:0] or_ln117_1136_fu_585_p2;
reg   [0:0] or_ln117_1136_reg_1417;
reg   [0:0] or_ln117_1136_reg_1417_pp0_iter2_reg;
wire   [0:0] or_ln117_1144_fu_590_p2;
reg   [0:0] or_ln117_1144_reg_1425;
reg   [0:0] or_ln117_1144_reg_1425_pp0_iter2_reg;
reg   [0:0] or_ln117_1144_reg_1425_pp0_iter3_reg;
wire   [0:0] or_ln117_1148_fu_595_p2;
reg   [0:0] or_ln117_1148_reg_1432;
reg   [0:0] or_ln117_1148_reg_1432_pp0_iter2_reg;
reg   [0:0] or_ln117_1148_reg_1432_pp0_iter3_reg;
reg   [0:0] or_ln117_1148_reg_1432_pp0_iter4_reg;
wire   [0:0] and_ln102_1526_fu_600_p2;
reg   [0:0] and_ln102_1526_reg_1440;
wire   [0:0] and_ln104_232_fu_609_p2;
reg   [0:0] and_ln104_232_reg_1446;
reg   [0:0] and_ln104_232_reg_1446_pp0_iter3_reg;
wire   [0:0] and_ln102_1531_fu_624_p2;
reg   [0:0] and_ln102_1531_reg_1452;
wire   [3:0] select_ln117_1274_fu_726_p3;
reg   [3:0] select_ln117_1274_reg_1457;
wire   [0:0] or_ln117_1138_fu_733_p2;
reg   [0:0] or_ln117_1138_reg_1462;
wire   [0:0] and_ln102_1533_fu_747_p2;
reg   [0:0] and_ln102_1533_reg_1468;
wire   [0:0] or_ln117_1142_fu_820_p2;
reg   [0:0] or_ln117_1142_reg_1474;
wire   [3:0] select_ln117_1280_fu_834_p3;
reg   [3:0] select_ln117_1280_reg_1479;
wire   [0:0] and_ln102_1528_fu_842_p2;
reg   [0:0] and_ln102_1528_reg_1484;
wire   [0:0] and_ln104_234_fu_851_p2;
reg   [0:0] and_ln104_234_reg_1490;
reg   [0:0] and_ln104_234_reg_1490_pp0_iter5_reg;
wire   [0:0] and_ln102_1534_fu_866_p2;
reg   [0:0] and_ln102_1534_reg_1496;
wire   [4:0] select_ln117_1286_fu_957_p3;
reg   [4:0] select_ln117_1286_reg_1502;
wire   [0:0] or_ln117_1153_fu_1029_p2;
reg   [0:0] or_ln117_1153_reg_1507;
wire   [4:0] select_ln117_1290_fu_1035_p3;
reg   [4:0] select_ln117_1290_reg_1513;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_610_fu_476_p2;
wire   [0:0] xor_ln104_611_fu_490_p2;
wire   [0:0] xor_ln104_612_fu_504_p2;
wire   [0:0] and_ln102_1524_fu_486_p2;
wire   [0:0] xor_ln104_614_fu_519_p2;
wire   [0:0] and_ln102_1529_fu_530_p2;
wire   [0:0] and_ln104_233_fu_524_p2;
wire   [0:0] and_ln102_1535_fu_540_p2;
wire   [0:0] or_ln117_1128_fu_551_p2;
wire   [0:0] or_ln117_1129_fu_556_p2;
wire   [0:0] or_ln117_fu_545_p2;
wire   [1:0] zext_ln117_fu_561_p1;
wire   [0:0] xor_ln104_613_fu_604_p2;
wire   [0:0] xor_ln104_616_fu_614_p2;
wire   [0:0] and_ln102_1549_fu_629_p2;
wire   [0:0] xor_ln104_617_fu_619_p2;
wire   [0:0] and_ln102_1550_fu_643_p2;
wire   [0:0] and_ln102_1536_fu_634_p2;
wire   [1:0] select_ln117_1268_fu_658_p3;
wire   [0:0] or_ln117_1131_fu_653_p2;
wire   [2:0] zext_ln117_133_fu_664_p1;
wire   [0:0] and_ln102_1537_fu_639_p2;
wire   [2:0] select_ln117_1269_fu_668_p3;
wire   [0:0] or_ln117_1133_fu_676_p2;
wire   [2:0] select_ln117_1270_fu_681_p3;
wire   [0:0] or_ln117_1134_fu_688_p2;
wire   [0:0] and_ln102_1538_fu_648_p2;
wire   [2:0] select_ln117_1271_fu_692_p3;
wire   [2:0] select_ln117_1272_fu_706_p3;
wire   [0:0] or_ln117_1135_fu_700_p2;
wire   [3:0] zext_ln117_134_fu_714_p1;
wire   [3:0] select_ln117_1273_fu_718_p3;
wire   [0:0] xor_ln104_618_fu_738_p2;
wire   [0:0] and_ln102_1551_fu_755_p2;
wire   [0:0] and_ln102_1532_fu_743_p2;
wire   [0:0] and_ln102_1539_fu_751_p2;
wire   [0:0] or_ln117_1137_fu_770_p2;
wire   [0:0] and_ln102_1540_fu_760_p2;
wire   [3:0] select_ln117_1275_fu_775_p3;
wire   [0:0] or_ln117_1139_fu_782_p2;
wire   [3:0] select_ln117_1276_fu_787_p3;
wire   [0:0] or_ln117_1140_fu_794_p2;
wire   [0:0] and_ln102_1541_fu_765_p2;
wire   [3:0] select_ln117_1277_fu_798_p3;
wire   [0:0] or_ln117_1141_fu_806_p2;
wire   [3:0] select_ln117_1278_fu_812_p3;
wire   [3:0] select_ln117_1279_fu_826_p3;
wire   [0:0] xor_ln104_615_fu_846_p2;
wire   [0:0] xor_ln104_619_fu_856_p2;
wire   [0:0] and_ln102_1552_fu_871_p2;
wire   [0:0] xor_ln104_620_fu_861_p2;
wire   [0:0] and_ln102_1553_fu_885_p2;
wire   [0:0] and_ln102_1542_fu_876_p2;
wire   [0:0] or_ln117_1143_fu_895_p2;
wire   [4:0] zext_ln117_135_fu_900_p1;
wire   [0:0] and_ln102_1543_fu_881_p2;
wire   [4:0] select_ln117_1281_fu_903_p3;
wire   [0:0] or_ln117_1145_fu_911_p2;
wire   [4:0] select_ln117_1282_fu_916_p3;
wire   [0:0] or_ln117_1146_fu_923_p2;
wire   [0:0] and_ln102_1544_fu_890_p2;
wire   [4:0] select_ln117_1283_fu_927_p3;
wire   [0:0] or_ln117_1147_fu_935_p2;
wire   [4:0] select_ln117_1284_fu_941_p3;
wire   [4:0] select_ln117_1285_fu_949_p3;
wire   [0:0] xor_ln104_621_fu_964_p2;
wire   [0:0] and_ln102_1554_fu_973_p2;
wire   [0:0] and_ln102_1545_fu_969_p2;
wire   [0:0] or_ln117_1149_fu_987_p2;
wire   [0:0] or_ln117_1150_fu_992_p2;
wire   [0:0] and_ln102_1546_fu_978_p2;
wire   [4:0] select_ln117_1287_fu_996_p3;
wire   [0:0] or_ln117_1151_fu_1003_p2;
wire   [4:0] select_ln117_1288_fu_1009_p3;
wire   [0:0] or_ln117_1152_fu_1017_p2;
wire   [0:0] and_ln102_1547_fu_983_p2;
wire   [4:0] select_ln117_1289_fu_1021_p3;
wire   [0:0] xor_ln104_622_fu_1043_p2;
wire   [0:0] and_ln102_1555_fu_1048_p2;
wire   [0:0] and_ln102_1548_fu_1053_p2;
wire   [0:0] or_ln117_1154_fu_1058_p2;
wire   [4:0] select_ln117_1291_fu_1063_p3;
wire   [11:0] agg_result_fu_1077_p59;
wire   [4:0] agg_result_fu_1077_p60;
wire   [11:0] agg_result_fu_1077_p61;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
wire   [4:0] agg_result_fu_1077_p1;
wire   [4:0] agg_result_fu_1077_p3;
wire   [4:0] agg_result_fu_1077_p5;
wire   [4:0] agg_result_fu_1077_p7;
wire   [4:0] agg_result_fu_1077_p9;
wire   [4:0] agg_result_fu_1077_p11;
wire   [4:0] agg_result_fu_1077_p13;
wire   [4:0] agg_result_fu_1077_p15;
wire   [4:0] agg_result_fu_1077_p17;
wire   [4:0] agg_result_fu_1077_p19;
wire   [4:0] agg_result_fu_1077_p21;
wire   [4:0] agg_result_fu_1077_p23;
wire   [4:0] agg_result_fu_1077_p25;
wire   [4:0] agg_result_fu_1077_p27;
wire   [4:0] agg_result_fu_1077_p29;
wire   [4:0] agg_result_fu_1077_p31;
wire  signed [4:0] agg_result_fu_1077_p33;
wire  signed [4:0] agg_result_fu_1077_p35;
wire  signed [4:0] agg_result_fu_1077_p37;
wire  signed [4:0] agg_result_fu_1077_p39;
wire  signed [4:0] agg_result_fu_1077_p41;
wire  signed [4:0] agg_result_fu_1077_p43;
wire  signed [4:0] agg_result_fu_1077_p45;
wire  signed [4:0] agg_result_fu_1077_p47;
wire  signed [4:0] agg_result_fu_1077_p49;
wire  signed [4:0] agg_result_fu_1077_p51;
wire  signed [4:0] agg_result_fu_1077_p53;
wire  signed [4:0] agg_result_fu_1077_p55;
wire  signed [4:0] agg_result_fu_1077_p57;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_59_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_59_5_12_1_1_U628(
    .din0(12'd3561),
    .din1(12'd1324),
    .din2(12'd252),
    .din3(12'd3677),
    .din4(12'd274),
    .din5(12'd34),
    .din6(12'd307),
    .din7(12'd8),
    .din8(12'd4045),
    .din9(12'd64),
    .din10(12'd3911),
    .din11(12'd3903),
    .din12(12'd3697),
    .din13(12'd3709),
    .din14(12'd1494),
    .din15(12'd3765),
    .din16(12'd4073),
    .din17(12'd4094),
    .din18(12'd3901),
    .din19(12'd3991),
    .din20(12'd336),
    .din21(12'd3898),
    .din22(12'd483),
    .din23(12'd3748),
    .din24(12'd3952),
    .din25(12'd149),
    .din26(12'd1094),
    .din27(12'd4000),
    .din28(12'd188),
    .def(agg_result_fu_1077_p59),
    .sel(agg_result_fu_1077_p60),
    .dout(agg_result_fu_1077_p61)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1525_reg_1377 <= and_ln102_1525_fu_500_p2;
        and_ln102_1526_reg_1440 <= and_ln102_1526_fu_600_p2;
        and_ln102_1527_reg_1387 <= and_ln102_1527_fu_514_p2;
        and_ln102_1527_reg_1387_pp0_iter2_reg <= and_ln102_1527_reg_1387;
        and_ln102_1527_reg_1387_pp0_iter3_reg <= and_ln102_1527_reg_1387_pp0_iter2_reg;
        and_ln102_1528_reg_1484 <= and_ln102_1528_fu_842_p2;
        and_ln102_1530_reg_1393 <= and_ln102_1530_fu_535_p2;
        and_ln102_1531_reg_1452 <= and_ln102_1531_fu_624_p2;
        and_ln102_1533_reg_1468 <= and_ln102_1533_fu_747_p2;
        and_ln102_1534_reg_1496 <= and_ln102_1534_fu_866_p2;
        and_ln102_reg_1358 <= and_ln102_fu_470_p2;
        and_ln104_230_reg_1371 <= and_ln104_230_fu_495_p2;
        and_ln104_230_reg_1371_pp0_iter2_reg <= and_ln104_230_reg_1371;
        and_ln104_230_reg_1371_pp0_iter3_reg <= and_ln104_230_reg_1371_pp0_iter2_reg;
        and_ln104_231_reg_1382 <= and_ln104_231_fu_509_p2;
        and_ln104_232_reg_1446 <= and_ln104_232_fu_609_p2;
        and_ln104_232_reg_1446_pp0_iter3_reg <= and_ln104_232_reg_1446;
        and_ln104_234_reg_1490 <= and_ln104_234_fu_851_p2;
        and_ln104_234_reg_1490_pp0_iter5_reg <= and_ln104_234_reg_1490;
        and_ln104_reg_1365 <= and_ln104_fu_481_p2;
        icmp_ln86_1294_reg_1209 <= icmp_ln86_1294_fu_308_p2;
        icmp_ln86_1295_reg_1214 <= icmp_ln86_1295_fu_314_p2;
        icmp_ln86_1296_reg_1220 <= icmp_ln86_1296_fu_320_p2;
        icmp_ln86_1297_reg_1226 <= icmp_ln86_1297_fu_326_p2;
        icmp_ln86_1297_reg_1226_pp0_iter1_reg <= icmp_ln86_1297_reg_1226;
        icmp_ln86_1298_reg_1232 <= icmp_ln86_1298_fu_332_p2;
        icmp_ln86_1299_reg_1239 <= icmp_ln86_1299_fu_338_p2;
        icmp_ln86_1299_reg_1239_pp0_iter1_reg <= icmp_ln86_1299_reg_1239;
        icmp_ln86_1299_reg_1239_pp0_iter2_reg <= icmp_ln86_1299_reg_1239_pp0_iter1_reg;
        icmp_ln86_1299_reg_1239_pp0_iter3_reg <= icmp_ln86_1299_reg_1239_pp0_iter2_reg;
        icmp_ln86_1300_reg_1245 <= icmp_ln86_1300_fu_344_p2;
        icmp_ln86_1300_reg_1245_pp0_iter1_reg <= icmp_ln86_1300_reg_1245;
        icmp_ln86_1301_reg_1251 <= icmp_ln86_1301_fu_350_p2;
        icmp_ln86_1301_reg_1251_pp0_iter1_reg <= icmp_ln86_1301_reg_1251;
        icmp_ln86_1302_reg_1257 <= icmp_ln86_1302_fu_356_p2;
        icmp_ln86_1302_reg_1257_pp0_iter1_reg <= icmp_ln86_1302_reg_1257;
        icmp_ln86_1302_reg_1257_pp0_iter2_reg <= icmp_ln86_1302_reg_1257_pp0_iter1_reg;
        icmp_ln86_1303_reg_1263 <= icmp_ln86_1303_fu_362_p2;
        icmp_ln86_1303_reg_1263_pp0_iter1_reg <= icmp_ln86_1303_reg_1263;
        icmp_ln86_1303_reg_1263_pp0_iter2_reg <= icmp_ln86_1303_reg_1263_pp0_iter1_reg;
        icmp_ln86_1303_reg_1263_pp0_iter3_reg <= icmp_ln86_1303_reg_1263_pp0_iter2_reg;
        icmp_ln86_1304_reg_1269 <= icmp_ln86_1304_fu_368_p2;
        icmp_ln86_1304_reg_1269_pp0_iter1_reg <= icmp_ln86_1304_reg_1269;
        icmp_ln86_1304_reg_1269_pp0_iter2_reg <= icmp_ln86_1304_reg_1269_pp0_iter1_reg;
        icmp_ln86_1304_reg_1269_pp0_iter3_reg <= icmp_ln86_1304_reg_1269_pp0_iter2_reg;
        icmp_ln86_1305_reg_1275 <= icmp_ln86_1305_fu_374_p2;
        icmp_ln86_1305_reg_1275_pp0_iter1_reg <= icmp_ln86_1305_reg_1275;
        icmp_ln86_1305_reg_1275_pp0_iter2_reg <= icmp_ln86_1305_reg_1275_pp0_iter1_reg;
        icmp_ln86_1305_reg_1275_pp0_iter3_reg <= icmp_ln86_1305_reg_1275_pp0_iter2_reg;
        icmp_ln86_1305_reg_1275_pp0_iter4_reg <= icmp_ln86_1305_reg_1275_pp0_iter3_reg;
        icmp_ln86_1306_reg_1281 <= icmp_ln86_1306_fu_380_p2;
        icmp_ln86_1306_reg_1281_pp0_iter1_reg <= icmp_ln86_1306_reg_1281;
        icmp_ln86_1306_reg_1281_pp0_iter2_reg <= icmp_ln86_1306_reg_1281_pp0_iter1_reg;
        icmp_ln86_1306_reg_1281_pp0_iter3_reg <= icmp_ln86_1306_reg_1281_pp0_iter2_reg;
        icmp_ln86_1306_reg_1281_pp0_iter4_reg <= icmp_ln86_1306_reg_1281_pp0_iter3_reg;
        icmp_ln86_1306_reg_1281_pp0_iter5_reg <= icmp_ln86_1306_reg_1281_pp0_iter4_reg;
        icmp_ln86_1307_reg_1287 <= icmp_ln86_1307_fu_386_p2;
        icmp_ln86_1308_reg_1292 <= icmp_ln86_1308_fu_392_p2;
        icmp_ln86_1308_reg_1292_pp0_iter1_reg <= icmp_ln86_1308_reg_1292;
        icmp_ln86_1309_reg_1297 <= icmp_ln86_1309_fu_398_p2;
        icmp_ln86_1309_reg_1297_pp0_iter1_reg <= icmp_ln86_1309_reg_1297;
        icmp_ln86_1310_reg_1302 <= icmp_ln86_1310_fu_404_p2;
        icmp_ln86_1310_reg_1302_pp0_iter1_reg <= icmp_ln86_1310_reg_1302;
        icmp_ln86_1311_reg_1307 <= icmp_ln86_1311_fu_410_p2;
        icmp_ln86_1311_reg_1307_pp0_iter1_reg <= icmp_ln86_1311_reg_1307;
        icmp_ln86_1311_reg_1307_pp0_iter2_reg <= icmp_ln86_1311_reg_1307_pp0_iter1_reg;
        icmp_ln86_1312_reg_1312 <= icmp_ln86_1312_fu_416_p2;
        icmp_ln86_1312_reg_1312_pp0_iter1_reg <= icmp_ln86_1312_reg_1312;
        icmp_ln86_1312_reg_1312_pp0_iter2_reg <= icmp_ln86_1312_reg_1312_pp0_iter1_reg;
        icmp_ln86_1313_reg_1317 <= icmp_ln86_1313_fu_422_p2;
        icmp_ln86_1313_reg_1317_pp0_iter1_reg <= icmp_ln86_1313_reg_1317;
        icmp_ln86_1313_reg_1317_pp0_iter2_reg <= icmp_ln86_1313_reg_1317_pp0_iter1_reg;
        icmp_ln86_1314_reg_1322 <= icmp_ln86_1314_fu_428_p2;
        icmp_ln86_1314_reg_1322_pp0_iter1_reg <= icmp_ln86_1314_reg_1322;
        icmp_ln86_1314_reg_1322_pp0_iter2_reg <= icmp_ln86_1314_reg_1322_pp0_iter1_reg;
        icmp_ln86_1314_reg_1322_pp0_iter3_reg <= icmp_ln86_1314_reg_1322_pp0_iter2_reg;
        icmp_ln86_1315_reg_1327 <= icmp_ln86_1315_fu_434_p2;
        icmp_ln86_1315_reg_1327_pp0_iter1_reg <= icmp_ln86_1315_reg_1327;
        icmp_ln86_1315_reg_1327_pp0_iter2_reg <= icmp_ln86_1315_reg_1327_pp0_iter1_reg;
        icmp_ln86_1315_reg_1327_pp0_iter3_reg <= icmp_ln86_1315_reg_1327_pp0_iter2_reg;
        icmp_ln86_1316_reg_1332 <= icmp_ln86_1316_fu_440_p2;
        icmp_ln86_1316_reg_1332_pp0_iter1_reg <= icmp_ln86_1316_reg_1332;
        icmp_ln86_1316_reg_1332_pp0_iter2_reg <= icmp_ln86_1316_reg_1332_pp0_iter1_reg;
        icmp_ln86_1316_reg_1332_pp0_iter3_reg <= icmp_ln86_1316_reg_1332_pp0_iter2_reg;
        icmp_ln86_1317_reg_1337 <= icmp_ln86_1317_fu_446_p2;
        icmp_ln86_1317_reg_1337_pp0_iter1_reg <= icmp_ln86_1317_reg_1337;
        icmp_ln86_1317_reg_1337_pp0_iter2_reg <= icmp_ln86_1317_reg_1337_pp0_iter1_reg;
        icmp_ln86_1317_reg_1337_pp0_iter3_reg <= icmp_ln86_1317_reg_1337_pp0_iter2_reg;
        icmp_ln86_1317_reg_1337_pp0_iter4_reg <= icmp_ln86_1317_reg_1337_pp0_iter3_reg;
        icmp_ln86_1318_reg_1342 <= icmp_ln86_1318_fu_452_p2;
        icmp_ln86_1318_reg_1342_pp0_iter1_reg <= icmp_ln86_1318_reg_1342;
        icmp_ln86_1318_reg_1342_pp0_iter2_reg <= icmp_ln86_1318_reg_1342_pp0_iter1_reg;
        icmp_ln86_1318_reg_1342_pp0_iter3_reg <= icmp_ln86_1318_reg_1342_pp0_iter2_reg;
        icmp_ln86_1318_reg_1342_pp0_iter4_reg <= icmp_ln86_1318_reg_1342_pp0_iter3_reg;
        icmp_ln86_1319_reg_1347 <= icmp_ln86_1319_fu_458_p2;
        icmp_ln86_1319_reg_1347_pp0_iter1_reg <= icmp_ln86_1319_reg_1347;
        icmp_ln86_1319_reg_1347_pp0_iter2_reg <= icmp_ln86_1319_reg_1347_pp0_iter1_reg;
        icmp_ln86_1319_reg_1347_pp0_iter3_reg <= icmp_ln86_1319_reg_1347_pp0_iter2_reg;
        icmp_ln86_1319_reg_1347_pp0_iter4_reg <= icmp_ln86_1319_reg_1347_pp0_iter3_reg;
        icmp_ln86_1319_reg_1347_pp0_iter5_reg <= icmp_ln86_1319_reg_1347_pp0_iter4_reg;
        icmp_ln86_reg_1201 <= icmp_ln86_fu_302_p2;
        or_ln117_1130_reg_1399 <= or_ln117_1130_fu_565_p2;
        or_ln117_1132_reg_1410 <= or_ln117_1132_fu_579_p2;
        or_ln117_1136_reg_1417 <= or_ln117_1136_fu_585_p2;
        or_ln117_1136_reg_1417_pp0_iter2_reg <= or_ln117_1136_reg_1417;
        or_ln117_1138_reg_1462 <= or_ln117_1138_fu_733_p2;
        or_ln117_1142_reg_1474 <= or_ln117_1142_fu_820_p2;
        or_ln117_1144_reg_1425 <= or_ln117_1144_fu_590_p2;
        or_ln117_1144_reg_1425_pp0_iter2_reg <= or_ln117_1144_reg_1425;
        or_ln117_1144_reg_1425_pp0_iter3_reg <= or_ln117_1144_reg_1425_pp0_iter2_reg;
        or_ln117_1148_reg_1432 <= or_ln117_1148_fu_595_p2;
        or_ln117_1148_reg_1432_pp0_iter2_reg <= or_ln117_1148_reg_1432;
        or_ln117_1148_reg_1432_pp0_iter3_reg <= or_ln117_1148_reg_1432_pp0_iter2_reg;
        or_ln117_1148_reg_1432_pp0_iter4_reg <= or_ln117_1148_reg_1432_pp0_iter3_reg;
        or_ln117_1153_reg_1507 <= or_ln117_1153_fu_1029_p2;
        select_ln117_1274_reg_1457 <= select_ln117_1274_fu_726_p3;
        select_ln117_1280_reg_1479 <= select_ln117_1280_fu_834_p3;
        select_ln117_1286_reg_1502 <= select_ln117_1286_fu_957_p3;
        select_ln117_1290_reg_1513 <= select_ln117_1290_fu_1035_p3;
        select_ln117_reg_1405 <= select_ln117_fu_571_p3;
        xor_ln104_reg_1352 <= xor_ln104_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1077_p59 = 'bx;

assign agg_result_fu_1077_p60 = ((or_ln117_1154_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1291_fu_1063_p3 : 5'd28);

assign and_ln102_1524_fu_486_p2 = (xor_ln104_reg_1352 & icmp_ln86_1295_reg_1214);

assign and_ln102_1525_fu_500_p2 = (icmp_ln86_1296_reg_1220 & and_ln102_reg_1358);

assign and_ln102_1526_fu_600_p2 = (icmp_ln86_1297_reg_1226_pp0_iter1_reg & and_ln104_reg_1365);

assign and_ln102_1527_fu_514_p2 = (icmp_ln86_1298_reg_1232 & and_ln102_1524_fu_486_p2);

assign and_ln102_1528_fu_842_p2 = (icmp_ln86_1299_reg_1239_pp0_iter3_reg & and_ln104_230_reg_1371_pp0_iter3_reg);

assign and_ln102_1529_fu_530_p2 = (icmp_ln86_1300_reg_1245 & and_ln102_1525_fu_500_p2);

assign and_ln102_1530_fu_535_p2 = (icmp_ln86_1301_reg_1251 & and_ln104_231_fu_509_p2);

assign and_ln102_1531_fu_624_p2 = (icmp_ln86_1302_reg_1257_pp0_iter1_reg & and_ln102_1526_fu_600_p2);

assign and_ln102_1532_fu_743_p2 = (icmp_ln86_1303_reg_1263_pp0_iter2_reg & and_ln104_232_reg_1446);

assign and_ln102_1533_fu_747_p2 = (icmp_ln86_1304_reg_1269_pp0_iter2_reg & and_ln102_1527_reg_1387_pp0_iter2_reg);

assign and_ln102_1534_fu_866_p2 = (icmp_ln86_1305_reg_1275_pp0_iter3_reg & and_ln102_1528_fu_842_p2);

assign and_ln102_1535_fu_540_p2 = (icmp_ln86_1307_reg_1287 & and_ln102_1529_fu_530_p2);

assign and_ln102_1536_fu_634_p2 = (and_ln102_1549_fu_629_p2 & and_ln102_1525_reg_1377);

assign and_ln102_1537_fu_639_p2 = (icmp_ln86_1309_reg_1297_pp0_iter1_reg & and_ln102_1530_reg_1393);

assign and_ln102_1538_fu_648_p2 = (and_ln104_231_reg_1382 & and_ln102_1550_fu_643_p2);

assign and_ln102_1539_fu_751_p2 = (icmp_ln86_1311_reg_1307_pp0_iter2_reg & and_ln102_1531_reg_1452);

assign and_ln102_1540_fu_760_p2 = (and_ln102_1551_fu_755_p2 & and_ln102_1526_reg_1440);

assign and_ln102_1541_fu_765_p2 = (icmp_ln86_1313_reg_1317_pp0_iter2_reg & and_ln102_1532_fu_743_p2);

assign and_ln102_1542_fu_876_p2 = (and_ln104_232_reg_1446_pp0_iter3_reg & and_ln102_1552_fu_871_p2);

assign and_ln102_1543_fu_881_p2 = (icmp_ln86_1315_reg_1327_pp0_iter3_reg & and_ln102_1533_reg_1468);

assign and_ln102_1544_fu_890_p2 = (and_ln102_1553_fu_885_p2 & and_ln102_1527_reg_1387_pp0_iter3_reg);

assign and_ln102_1545_fu_969_p2 = (icmp_ln86_1317_reg_1337_pp0_iter4_reg & and_ln102_1534_reg_1496);

assign and_ln102_1546_fu_978_p2 = (and_ln102_1554_fu_973_p2 & and_ln102_1528_reg_1484);

assign and_ln102_1547_fu_983_p2 = (icmp_ln86_1306_reg_1281_pp0_iter4_reg & and_ln104_234_reg_1490);

assign and_ln102_1548_fu_1053_p2 = (and_ln104_234_reg_1490_pp0_iter5_reg & and_ln102_1555_fu_1048_p2);

assign and_ln102_1549_fu_629_p2 = (xor_ln104_616_fu_614_p2 & icmp_ln86_1308_reg_1292_pp0_iter1_reg);

assign and_ln102_1550_fu_643_p2 = (xor_ln104_617_fu_619_p2 & icmp_ln86_1310_reg_1302_pp0_iter1_reg);

assign and_ln102_1551_fu_755_p2 = (xor_ln104_618_fu_738_p2 & icmp_ln86_1312_reg_1312_pp0_iter2_reg);

assign and_ln102_1552_fu_871_p2 = (xor_ln104_619_fu_856_p2 & icmp_ln86_1314_reg_1322_pp0_iter3_reg);

assign and_ln102_1553_fu_885_p2 = (xor_ln104_620_fu_861_p2 & icmp_ln86_1316_reg_1332_pp0_iter3_reg);

assign and_ln102_1554_fu_973_p2 = (xor_ln104_621_fu_964_p2 & icmp_ln86_1318_reg_1342_pp0_iter4_reg);

assign and_ln102_1555_fu_1048_p2 = (xor_ln104_622_fu_1043_p2 & icmp_ln86_1319_reg_1347_pp0_iter5_reg);

assign and_ln102_fu_470_p2 = (icmp_ln86_fu_302_p2 & icmp_ln86_1294_fu_308_p2);

assign and_ln104_230_fu_495_p2 = (xor_ln104_reg_1352 & xor_ln104_611_fu_490_p2);

assign and_ln104_231_fu_509_p2 = (xor_ln104_612_fu_504_p2 & and_ln102_reg_1358);

assign and_ln104_232_fu_609_p2 = (xor_ln104_613_fu_604_p2 & and_ln104_reg_1365);

assign and_ln104_233_fu_524_p2 = (xor_ln104_614_fu_519_p2 & and_ln102_1524_fu_486_p2);

assign and_ln104_234_fu_851_p2 = (xor_ln104_615_fu_846_p2 & and_ln104_230_reg_1371_pp0_iter3_reg);

assign and_ln104_fu_481_p2 = (xor_ln104_610_fu_476_p2 & icmp_ln86_reg_1201);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1077_p61;

assign icmp_ln86_1294_fu_308_p2 = (($signed(p_read11_int_reg) < $signed(18'd1540)) ? 1'b1 : 1'b0);

assign icmp_ln86_1295_fu_314_p2 = (($signed(p_read10_int_reg) < $signed(18'd260886)) ? 1'b1 : 1'b0);

assign icmp_ln86_1296_fu_320_p2 = (($signed(p_read1_int_reg) < $signed(18'd260654)) ? 1'b1 : 1'b0);

assign icmp_ln86_1297_fu_326_p2 = (($signed(p_read8_int_reg) < $signed(18'd903)) ? 1'b1 : 1'b0);

assign icmp_ln86_1298_fu_332_p2 = (($signed(p_read4_int_reg) < $signed(18'd261281)) ? 1'b1 : 1'b0);

assign icmp_ln86_1299_fu_338_p2 = (($signed(p_read5_int_reg) < $signed(18'd261113)) ? 1'b1 : 1'b0);

assign icmp_ln86_1300_fu_344_p2 = (($signed(p_read3_int_reg) < $signed(18'd577)) ? 1'b1 : 1'b0);

assign icmp_ln86_1301_fu_350_p2 = (($signed(p_read11_int_reg) < $signed(18'd260992)) ? 1'b1 : 1'b0);

assign icmp_ln86_1302_fu_356_p2 = (($signed(p_read11_int_reg) < $signed(18'd1823)) ? 1'b1 : 1'b0);

assign icmp_ln86_1303_fu_362_p2 = (($signed(p_read8_int_reg) < $signed(18'd916)) ? 1'b1 : 1'b0);

assign icmp_ln86_1304_fu_368_p2 = (($signed(p_read10_int_reg) < $signed(18'd260881)) ? 1'b1 : 1'b0);

assign icmp_ln86_1305_fu_374_p2 = (($signed(p_read2_int_reg) < $signed(18'd261830)) ? 1'b1 : 1'b0);

assign icmp_ln86_1306_fu_380_p2 = (($signed(p_read6_int_reg) < $signed(18'd261512)) ? 1'b1 : 1'b0);

assign icmp_ln86_1307_fu_386_p2 = (($signed(p_read2_int_reg) < $signed(18'd832)) ? 1'b1 : 1'b0);

assign icmp_ln86_1308_fu_392_p2 = (($signed(p_read9_int_reg) < $signed(18'd1306)) ? 1'b1 : 1'b0);

assign icmp_ln86_1309_fu_398_p2 = (($signed(p_read4_int_reg) < $signed(18'd262063)) ? 1'b1 : 1'b0);

assign icmp_ln86_1310_fu_404_p2 = (($signed(p_read1_int_reg) < $signed(18'd1225)) ? 1'b1 : 1'b0);

assign icmp_ln86_1311_fu_410_p2 = (($signed(p_read4_int_reg) < $signed(18'd261817)) ? 1'b1 : 1'b0);

assign icmp_ln86_1312_fu_416_p2 = (($signed(p_read9_int_reg) < $signed(18'd782)) ? 1'b1 : 1'b0);

assign icmp_ln86_1313_fu_422_p2 = (($signed(p_read4_int_reg) < $signed(18'd262073)) ? 1'b1 : 1'b0);

assign icmp_ln86_1314_fu_428_p2 = (($signed(p_read6_int_reg) < $signed(18'd261797)) ? 1'b1 : 1'b0);

assign icmp_ln86_1315_fu_434_p2 = (($signed(p_read11_int_reg) < $signed(18'd218)) ? 1'b1 : 1'b0);

assign icmp_ln86_1316_fu_440_p2 = (($signed(p_read2_int_reg) < $signed(18'd262074)) ? 1'b1 : 1'b0);

assign icmp_ln86_1317_fu_446_p2 = (($signed(p_read7_int_reg) < $signed(18'd1766)) ? 1'b1 : 1'b0);

assign icmp_ln86_1318_fu_452_p2 = (($signed(p_read9_int_reg) < $signed(18'd1614)) ? 1'b1 : 1'b0);

assign icmp_ln86_1319_fu_458_p2 = (($signed(p_read3_int_reg) < $signed(18'd393)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_302_p2 = (($signed(p_read7_int_reg) < $signed(18'd1609)) ? 1'b1 : 1'b0);

assign or_ln117_1128_fu_551_p2 = (xor_ln104_611_fu_490_p2 | icmp_ln86_reg_1201);

assign or_ln117_1129_fu_556_p2 = (or_ln117_1128_fu_551_p2 | icmp_ln86_1298_reg_1232);

assign or_ln117_1130_fu_565_p2 = (and_ln104_233_fu_524_p2 | and_ln102_1529_fu_530_p2);

assign or_ln117_1131_fu_653_p2 = (or_ln117_1130_reg_1399 | and_ln102_1536_fu_634_p2);

assign or_ln117_1132_fu_579_p2 = (and_ln104_233_fu_524_p2 | and_ln102_1525_fu_500_p2);

assign or_ln117_1133_fu_676_p2 = (or_ln117_1132_reg_1410 | and_ln102_1537_fu_639_p2);

assign or_ln117_1134_fu_688_p2 = (or_ln117_1132_reg_1410 | and_ln102_1530_reg_1393);

assign or_ln117_1135_fu_700_p2 = (or_ln117_1134_fu_688_p2 | and_ln102_1538_fu_648_p2);

assign or_ln117_1136_fu_585_p2 = (and_ln104_233_fu_524_p2 | and_ln102_reg_1358);

assign or_ln117_1137_fu_770_p2 = (or_ln117_1136_reg_1417_pp0_iter2_reg | and_ln102_1539_fu_751_p2);

assign or_ln117_1138_fu_733_p2 = (or_ln117_1136_reg_1417 | and_ln102_1531_fu_624_p2);

assign or_ln117_1139_fu_782_p2 = (or_ln117_1138_reg_1462 | and_ln102_1540_fu_760_p2);

assign or_ln117_1140_fu_794_p2 = (or_ln117_1136_reg_1417_pp0_iter2_reg | and_ln102_1526_reg_1440);

assign or_ln117_1141_fu_806_p2 = (or_ln117_1140_fu_794_p2 | and_ln102_1541_fu_765_p2);

assign or_ln117_1142_fu_820_p2 = (or_ln117_1140_fu_794_p2 | and_ln102_1532_fu_743_p2);

assign or_ln117_1143_fu_895_p2 = (or_ln117_1142_reg_1474 | and_ln102_1542_fu_876_p2);

assign or_ln117_1144_fu_590_p2 = (icmp_ln86_reg_1201 | and_ln104_233_fu_524_p2);

assign or_ln117_1145_fu_911_p2 = (or_ln117_1144_reg_1425_pp0_iter3_reg | and_ln102_1543_fu_881_p2);

assign or_ln117_1146_fu_923_p2 = (or_ln117_1144_reg_1425_pp0_iter3_reg | and_ln102_1533_reg_1468);

assign or_ln117_1147_fu_935_p2 = (or_ln117_1146_fu_923_p2 | and_ln102_1544_fu_890_p2);

assign or_ln117_1148_fu_595_p2 = (icmp_ln86_reg_1201 | and_ln102_1524_fu_486_p2);

assign or_ln117_1149_fu_987_p2 = (or_ln117_1148_reg_1432_pp0_iter4_reg | and_ln102_1545_fu_969_p2);

assign or_ln117_1150_fu_992_p2 = (or_ln117_1148_reg_1432_pp0_iter4_reg | and_ln102_1534_reg_1496);

assign or_ln117_1151_fu_1003_p2 = (or_ln117_1150_fu_992_p2 | and_ln102_1546_fu_978_p2);

assign or_ln117_1152_fu_1017_p2 = (or_ln117_1148_reg_1432_pp0_iter4_reg | and_ln102_1528_reg_1484);

assign or_ln117_1153_fu_1029_p2 = (or_ln117_1152_fu_1017_p2 | and_ln102_1547_fu_983_p2);

assign or_ln117_1154_fu_1058_p2 = (or_ln117_1153_reg_1507 | and_ln102_1548_fu_1053_p2);

assign or_ln117_fu_545_p2 = (and_ln104_233_fu_524_p2 | and_ln102_1535_fu_540_p2);

assign select_ln117_1268_fu_658_p3 = ((or_ln117_1130_reg_1399[0:0] == 1'b1) ? select_ln117_reg_1405 : 2'd3);

assign select_ln117_1269_fu_668_p3 = ((or_ln117_1131_fu_653_p2[0:0] == 1'b1) ? zext_ln117_133_fu_664_p1 : 3'd4);

assign select_ln117_1270_fu_681_p3 = ((or_ln117_1132_reg_1410[0:0] == 1'b1) ? select_ln117_1269_fu_668_p3 : 3'd5);

assign select_ln117_1271_fu_692_p3 = ((or_ln117_1133_fu_676_p2[0:0] == 1'b1) ? select_ln117_1270_fu_681_p3 : 3'd6);

assign select_ln117_1272_fu_706_p3 = ((or_ln117_1134_fu_688_p2[0:0] == 1'b1) ? select_ln117_1271_fu_692_p3 : 3'd7);

assign select_ln117_1273_fu_718_p3 = ((or_ln117_1135_fu_700_p2[0:0] == 1'b1) ? zext_ln117_134_fu_714_p1 : 4'd8);

assign select_ln117_1274_fu_726_p3 = ((or_ln117_1136_reg_1417[0:0] == 1'b1) ? select_ln117_1273_fu_718_p3 : 4'd9);

assign select_ln117_1275_fu_775_p3 = ((or_ln117_1137_fu_770_p2[0:0] == 1'b1) ? select_ln117_1274_reg_1457 : 4'd10);

assign select_ln117_1276_fu_787_p3 = ((or_ln117_1138_reg_1462[0:0] == 1'b1) ? select_ln117_1275_fu_775_p3 : 4'd11);

assign select_ln117_1277_fu_798_p3 = ((or_ln117_1139_fu_782_p2[0:0] == 1'b1) ? select_ln117_1276_fu_787_p3 : 4'd12);

assign select_ln117_1278_fu_812_p3 = ((or_ln117_1140_fu_794_p2[0:0] == 1'b1) ? select_ln117_1277_fu_798_p3 : 4'd13);

assign select_ln117_1279_fu_826_p3 = ((or_ln117_1141_fu_806_p2[0:0] == 1'b1) ? select_ln117_1278_fu_812_p3 : 4'd14);

assign select_ln117_1280_fu_834_p3 = ((or_ln117_1142_fu_820_p2[0:0] == 1'b1) ? select_ln117_1279_fu_826_p3 : 4'd15);

assign select_ln117_1281_fu_903_p3 = ((or_ln117_1143_fu_895_p2[0:0] == 1'b1) ? zext_ln117_135_fu_900_p1 : 5'd16);

assign select_ln117_1282_fu_916_p3 = ((or_ln117_1144_reg_1425_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1281_fu_903_p3 : 5'd17);

assign select_ln117_1283_fu_927_p3 = ((or_ln117_1145_fu_911_p2[0:0] == 1'b1) ? select_ln117_1282_fu_916_p3 : 5'd18);

assign select_ln117_1284_fu_941_p3 = ((or_ln117_1146_fu_923_p2[0:0] == 1'b1) ? select_ln117_1283_fu_927_p3 : 5'd19);

assign select_ln117_1285_fu_949_p3 = ((or_ln117_1147_fu_935_p2[0:0] == 1'b1) ? select_ln117_1284_fu_941_p3 : 5'd20);

assign select_ln117_1286_fu_957_p3 = ((or_ln117_1148_reg_1432_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1285_fu_949_p3 : 5'd21);

assign select_ln117_1287_fu_996_p3 = ((or_ln117_1149_fu_987_p2[0:0] == 1'b1) ? select_ln117_1286_reg_1502 : 5'd22);

assign select_ln117_1288_fu_1009_p3 = ((or_ln117_1150_fu_992_p2[0:0] == 1'b1) ? select_ln117_1287_fu_996_p3 : 5'd23);

assign select_ln117_1289_fu_1021_p3 = ((or_ln117_1151_fu_1003_p2[0:0] == 1'b1) ? select_ln117_1288_fu_1009_p3 : 5'd24);

assign select_ln117_1290_fu_1035_p3 = ((or_ln117_1152_fu_1017_p2[0:0] == 1'b1) ? select_ln117_1289_fu_1021_p3 : 5'd25);

assign select_ln117_1291_fu_1063_p3 = ((or_ln117_1153_reg_1507[0:0] == 1'b1) ? select_ln117_1290_reg_1513 : 5'd27);

assign select_ln117_fu_571_p3 = ((or_ln117_fu_545_p2[0:0] == 1'b1) ? zext_ln117_fu_561_p1 : 2'd2);

assign xor_ln104_610_fu_476_p2 = (icmp_ln86_1294_reg_1209 ^ 1'd1);

assign xor_ln104_611_fu_490_p2 = (icmp_ln86_1295_reg_1214 ^ 1'd1);

assign xor_ln104_612_fu_504_p2 = (icmp_ln86_1296_reg_1220 ^ 1'd1);

assign xor_ln104_613_fu_604_p2 = (icmp_ln86_1297_reg_1226_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_614_fu_519_p2 = (icmp_ln86_1298_reg_1232 ^ 1'd1);

assign xor_ln104_615_fu_846_p2 = (icmp_ln86_1299_reg_1239_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_616_fu_614_p2 = (icmp_ln86_1300_reg_1245_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_617_fu_619_p2 = (icmp_ln86_1301_reg_1251_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_618_fu_738_p2 = (icmp_ln86_1302_reg_1257_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_619_fu_856_p2 = (icmp_ln86_1303_reg_1263_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_620_fu_861_p2 = (icmp_ln86_1304_reg_1269_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_621_fu_964_p2 = (icmp_ln86_1305_reg_1275_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_622_fu_1043_p2 = (icmp_ln86_1306_reg_1281_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_464_p2 = (icmp_ln86_fu_302_p2 ^ 1'd1);

assign zext_ln117_133_fu_664_p1 = select_ln117_1268_fu_658_p3;

assign zext_ln117_134_fu_714_p1 = select_ln117_1272_fu_706_p3;

assign zext_ln117_135_fu_900_p1 = select_ln117_1280_reg_1479;

assign zext_ln117_fu_561_p1 = or_ln117_1129_fu_556_p2;

endmodule //conifer_jettag_accelerator_decision_function_55
