[INF:CM0023] Creating log file ../../../../build/tests/YosysBigSimLm32/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[ERR:PP0107] rtl/lm32_instruction_unit.v:196: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_dcache.v:118: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_dcache.v:119: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_dcache.v:129: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_icache.v:128: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_icache.v:129: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_icache.v:139: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_load_store_unit.v:159: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_itlb.v:88: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_itlb.v:89: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_dtlb.v:89: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[ERR:PP0107] rtl/lm32_dtlb.v:90: Too many arguments (1) for macro "CLOG2",
             ./rtl/lm32_config.v:57: macro definition takes 0.

[WRN:PA0205] sim/tb_lm32_system.v:34: No timescale set for "testbench".

[WRN:PA0205] rtl/lm32_dp_ram.v:37: No timescale set for "lm32_dp_ram".

[WRN:PA0205] rtl/lm32_addsub.v:55: No timescale set for "lm32_addsub".

[WRN:PA0205] rtl/lm32_ram.v:61: No timescale set for "lm32_ram".

[WRN:PA0205] rtl/lm32_debug.v:69: No timescale set for "lm32_debug".

[WRN:PA0205] rtl/lm32_instruction_unit.v:77: No timescale set for "lm32_instruction_unit".

[WRN:PA0205] rtl/lm32_decoder.v:113: No timescale set for "lm32_decoder".

[WRN:PA0205] rtl/lm32_interrupt.v:56: No timescale set for "lm32_interrupt".

[WRN:PA0205] rtl/lm32_logic_op.v:56: No timescale set for "lm32_logic_op".

[WRN:PA0205] rtl/lm32_top.v:56: No timescale set for "lm32_top".

[WRN:PA0205] rtl/lm32_mc_arithmetic.v:64: No timescale set for "lm32_mc_arithmetic".

[WRN:PA0205] rtl/lm32_adder.v:56: No timescale set for "lm32_adder".

[WRN:PA0205] rtl/lm32_dcache.v:80: No timescale set for "lm32_dcache".

[WRN:PA0205] rtl/lm32_icache.v:86: No timescale set for "lm32_icache".

[WRN:PA0205] rtl/lm32_cpu.v:99: No timescale set for "lm32_cpu".

[WRN:PA0205] rtl/lm32_load_store_unit.v:69: No timescale set for "lm32_load_store_unit".

[WRN:PA0205] rtl/lm32_itlb.v:55: No timescale set for "lm32_itlb".

[WRN:PA0205] rtl/lm32_multiplier.v:56: No timescale set for "lm32_multiplier".

[WRN:PA0205] rtl/lm32_dtlb.v:53: No timescale set for "lm32_dtlb".

[WRN:PA0205] rtl/lm32_shifter.v:56: No timescale set for "lm32_shifter".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/lm32_adder.v:56: Compile module "work@lm32_adder".

[INF:CP0303] rtl/lm32_addsub.v:55: Compile module "work@lm32_addsub".

[INF:CP0303] rtl/lm32_cpu.v:99: Compile module "work@lm32_cpu".

[INF:CP0303] rtl/lm32_dcache.v:80: Compile module "work@lm32_dcache".

[INF:CP0303] rtl/lm32_debug.v:69: Compile module "work@lm32_debug".

[INF:CP0303] rtl/lm32_decoder.v:113: Compile module "work@lm32_decoder".

[INF:CP0303] rtl/lm32_dp_ram.v:37: Compile module "work@lm32_dp_ram".

[INF:CP0303] rtl/lm32_dtlb.v:53: Compile module "work@lm32_dtlb".

[INF:CP0303] rtl/lm32_icache.v:86: Compile module "work@lm32_icache".

[INF:CP0303] rtl/lm32_instruction_unit.v:77: Compile module "work@lm32_instruction_unit".

[INF:CP0303] rtl/lm32_interrupt.v:56: Compile module "work@lm32_interrupt".

[INF:CP0303] rtl/lm32_itlb.v:55: Compile module "work@lm32_itlb".

[INF:CP0303] rtl/lm32_load_store_unit.v:69: Compile module "work@lm32_load_store_unit".

[INF:CP0303] rtl/lm32_logic_op.v:56: Compile module "work@lm32_logic_op".

[INF:CP0303] rtl/lm32_mc_arithmetic.v:64: Compile module "work@lm32_mc_arithmetic".

[INF:CP0303] rtl/lm32_multiplier.v:56: Compile module "work@lm32_multiplier".

[INF:CP0303] rtl/lm32_ram.v:61: Compile module "work@lm32_ram".

[INF:CP0303] rtl/lm32_shifter.v:56: Compile module "work@lm32_shifter".

[INF:CP0303] rtl/lm32_top.v:56: Compile module "work@lm32_top".

[INF:CP0303] sim/tb_lm32_system.v:34: Compile module "work@testbench".

[ERR:UH0700] rtl/lm32_dcache.v:119: Unsupported expression "<n<> u<220> t<Bit_select> p<221> l<119>> localparam addr_set_width = `CLOG2(sets);
".

[ERR:UH0700] rtl/lm32_dcache.v:120: Unsupported expression "<n<> u<246> t<Bit_select> p<247> l<120>> localparam addr_offset_lsb = 2;
".

[ERR:UH0700] rtl/lm32_dcache.v:130: Unsupported expression "<n<> u<399> t<Bit_select> p<400> l<130>> localparam addr_tag_width = (addr_tag_msb-addr_tag_lsb+1);
".

[ERR:UH0700] rtl/lm32_dtlb.v:90: Unsupported expression "<n<> u<187> t<Bit_select> p<188> l<90>> localparam index_width = `CLOG2(entries);
".

[ERR:UH0700] rtl/lm32_dtlb.v:91: Unsupported expression "<n<> u<207> t<Bit_select> p<208> l<91>> localparam offset_lsb = 0;
".

[ERR:UH0700] rtl/lm32_icache.v:129: Unsupported expression "<n<> u<214> t<Bit_select> p<215> l<129>> localparam addr_set_width = `CLOG2(sets);
".

[ERR:UH0700] rtl/lm32_icache.v:130: Unsupported expression "<n<> u<240> t<Bit_select> p<241> l<130>> localparam addr_offset_lsb = 2;
".

[ERR:UH0700] rtl/lm32_icache.v:140: Unsupported expression "<n<> u<393> t<Bit_select> p<394> l<140>> localparam addr_tag_width = (addr_tag_msb-addr_tag_lsb+1);
".

[ERR:UH0700] rtl/lm32_instruction_unit.v:197: Unsupported expression "<n<> u<444> t<Bit_select> p<445> l<197>> localparam addr_offset_lsb = 2;
".

[ERR:UH0700] rtl/lm32_itlb.v:89: Unsupported expression "<n<> u<169> t<Bit_select> p<170> l<89>> localparam index_width = `CLOG2(entries);
".

[ERR:UH0700] rtl/lm32_itlb.v:90: Unsupported expression "<n<> u<198> t<Bit_select> p<199> l<90>> localparam offset_lsb = 2;
".

[ERR:UH0700] rtl/lm32_load_store_unit.v:160: Unsupported expression "<n<> u<415> t<Bit_select> p<416> l<160>> localparam addr_offset_lsb = 2;
".

[INF:EL0526] Design Elaboration...

[INF:CP0335] rtl/lm32_icache.v:230: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.memories[0]".

[INF:CP0335] rtl/lm32_icache.v:288: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.match[0]".

[INF:CP0335] rtl/lm32_icache.v:301: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.inst_1".

[INF:CP0335] rtl/lm32_icache.v:313: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk1".

[INF:CP0335] rtl/lm32_icache.v:329: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk2".

[INF:CP0335] rtl/lm32_icache.v:340: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.we_1".

[INF:CP0335] rtl/lm32_icache.v:483: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk3".

[INF:CP0335] rtl/lm32_dcache.v:220: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0]".

[INF:CP0335] rtl/lm32_dcache.v:223: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories".

[INF:CP0335] rtl/lm32_dcache.v:307: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.match[0]".

[INF:CP0335] rtl/lm32_dcache.v:315: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.data_1".

[INF:CP0335] rtl/lm32_dcache.v:326: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk1".

[INF:CP0335] rtl/lm32_dcache.v:357: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk2".

[INF:CP0335] rtl/lm32_dcache.v:375: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk3".

[INF:CP0335] rtl/lm32_dcache.v:390: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.we_1".

[INF:CP0335] rtl/lm32_dcache.v:507: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk4".

[INF:CP0335] rtl/lm32_interrupt.v:176: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk1".

[INF:CP0335] rtl/lm32_interrupt.v:227: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk2".

[INF:CP0335] rtl/lm32_debug.v:189: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[0]".

[INF:CP0335] rtl/lm32_debug.v:189: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[1]".

[INF:CP0335] rtl/lm32_debug.v:189: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[2]".

[INF:CP0335] rtl/lm32_debug.v:189: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[3]".

[INF:CP0335] rtl/lm32_debug.v:196: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk1".

[INF:CP0335] rtl/lm32_debug.v:210: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[0]".

[INF:CP0335] rtl/lm32_debug.v:210: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[1]".

[INF:CP0335] rtl/lm32_debug.v:210: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[2]".

[INF:CP0335] rtl/lm32_debug.v:210: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[3]".

[INF:CP0335] rtl/lm32_debug.v:216: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk2".

[INF:CP0335] rtl/lm32_debug.v:238: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[0]".

[INF:CP0335] rtl/lm32_debug.v:238: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[1]".

[INF:CP0335] rtl/lm32_debug.v:238: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[2]".

[INF:CP0335] rtl/lm32_debug.v:238: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[3]".

[INF:CP0335] rtl/lm32_debug.v:261: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[0]".

[INF:CP0335] rtl/lm32_debug.v:261: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[1]".

[INF:CP0335] rtl/lm32_debug.v:261: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[2]".

[INF:CP0335] rtl/lm32_debug.v:261: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[3]".

[NTE:EL0503] sim/tb_lm32_system.v:34: Top level module "work@testbench".

[NTE:EL0503] rtl/lm32_dp_ram.v:37: Top level module "work@lm32_dp_ram".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 8.

[NTE:EL0510] Nb instances: 27.

[NTE:EL0511] Nb leaf instances: 10.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 24
[WARNING] : 20
[   NOTE] : 7

