Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 10 11:04:22 2021
| Host         : PA26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sequence_detection_control_sets_placed.rpt
| Design       : sequence_detection
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------+------------------+------------------+----------------+
|        Clock Signal        |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+----------------+------------------+------------------+----------------+
| ~cnt_reg__0[3]             |                |                  |                1 |              1 |
|  clk_IBUF_BUFG             | led_i_1_n_0    | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG             | cnt[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  next_state_reg[5]_i_2_n_0 |                |                  |                3 |              6 |
|  clk_IBUF_BUFG             |                | rst_IBUF         |                3 |              7 |
|  clk_IBUF_BUFG             |                |                  |                2 |              8 |
+----------------------------+----------------+------------------+------------------+----------------+


