Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 28 15:43:09 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 76 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.034        0.000                      0                16054       -0.173       -7.781                     45                16050        0.264        0.000                       0                  5878  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  builder_pll_fb                  {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout0  {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout1  {0.000 1.250}        2.500           400.000         
  main_soclinux_soclinux_clkout2  {0.625 1.875}        2.500           400.000         
  main_soclinux_soclinux_clkout3  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout4  {0.000 20.000}       40.000          25.000          
eth_rx_clk                        {0.000 40.000}       80.000          12.500          
eth_tx_clk                        {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     1  
  builder_pll_fb                                                                                                                                                                    8.751        0.000                       0                     2  
  main_soclinux_soclinux_clkout0        1.034        0.000                      0                15371       -0.173       -7.781                     45                15371        3.750        0.000                       0                  5525  
  main_soclinux_soclinux_clkout1                                                                                                                                                    0.345        0.000                       0                    77  
  main_soclinux_soclinux_clkout2                                                                                                                                                    0.345        0.000                       0                     4  
  main_soclinux_soclinux_clkout3        2.579        0.000                      0                   13        0.144        0.000                      0                   13        0.264        0.000                       0                    10  
  main_soclinux_soclinux_clkout4                                                                                                                                                   37.845        0.000                       0                     2  
eth_rx_clk                             74.219        0.000                      0                  443        0.007        0.000                      0                  443       38.750        0.000                       0                   154  
eth_tx_clk                             72.554        0.000                      0                  223        0.007        0.000                      0                  223       39.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                main_soclinux_soclinux_clkout0        2.765        0.000                      0                    1                                                                        
                                main_soclinux_soclinux_clkout3        2.674        0.000                      0                    1                                                                        
                                eth_rx_clk                            1.990        0.000                      0                    1                                                                        
                                eth_tx_clk                            1.990        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633               PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000                PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_pll_fb
  To Clock:  builder_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633               PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout0
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.173ns,  Total Violation       -7.781ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 VexRiscv/MmuPlugin_ports_0_cache_2_virtualAddress_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 3.149ns (35.813%)  route 5.644ns (64.187%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 13.446 - 10.000 ) 
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.073    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.161 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.961    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     3.057 r  BUFG/O
                         net (fo=5523, unplaced)      0.800     3.856    VexRiscv/stageA_request_size_reg[1]
                         FDRE                                         r  VexRiscv/MmuPlugin_ports_0_cache_2_virtualAddress_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     4.312 r  VexRiscv/MmuPlugin_ports_0_cache_2_virtualAddress_0_reg[4]/Q
                         net (fo=1, unplaced)         0.965     5.277    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_reg_i_5_0[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     5.572 r  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_12/O
                         net (fo=1, unplaced)         0.000     5.572    VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.122 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowWrite_reg_i_5/CO[3]
                         net (fo=3, unplaced)         0.936     7.058    VexRiscv/dataCache_1_/MmuPlugin_ports_0_cacheHits_21
                         LUT4 (Prop_lut4_I3_O)        0.124     7.182 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_18/O
                         net (fo=1, unplaced)         0.449     7.631    VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_18_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.755 r  VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_9/O
                         net (fo=2, unplaced)         0.460     8.215    VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_9_n_0
                         LUT5 (Prop_lut5_I4_O)        0.118     8.333 f  VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_4/O
                         net (fo=26, unplaced)        0.515     8.848    VexRiscv/dataCache_1_/stageB_mmuRsp_allowRead_i_4_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     8.972 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_3/O
                         net (fo=10, unplaced)        0.945     9.917    VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[21]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    10.041 r  VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[15]_i_1/O
                         net (fo=2, unplaced)         0.913    10.954    VexRiscv/dataCache_1_/DBusCachedPlugin_mmuBus_rsp_physicalAddress[15]
                         LUT6 (Prop_lut6_I0_O)        0.124    11.078 r  VexRiscv/dataCache_1_/stageB_waysHits[0]_i_9/O
                         net (fo=1, unplaced)         0.000    11.078    VexRiscv/dataCache_1_/stageB_waysHits[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.628 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.009    11.637    VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    11.887 r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]_i_2/CO[2]
                         net (fo=1, unplaced)         0.452    12.339    VexRiscv/dataCache_1_/stageA_wayHits_00
                         LUT2 (Prop_lut2_I0_O)        0.310    12.649 r  VexRiscv/dataCache_1_/stageB_waysHits[0]_i_1/O
                         net (fo=1, unplaced)         0.000    12.649    VexRiscv/dataCache_1_/_zz_8_
                         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    11.857    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.940 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.760    12.700    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    12.791 r  BUFG/O
                         net (fo=5523, unplaced)      0.655    13.446    VexRiscv/dataCache_1_/stageA_request_size_reg[1]_0
                         FDRE                                         r  VexRiscv/dataCache_1_/stageB_waysHits_reg[0]/C
                         clock pessimism              0.266    13.711    
                         clock uncertainty           -0.057    13.655    
                         FDRE (Setup_fdre_C_D)        0.029    13.684    VexRiscv/dataCache_1_/stageB_waysHits_reg[0]
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.173ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.492%)  route 0.337ns (70.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.371    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.421 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.758    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.784 r  BUFG/O
                         net (fo=5523, unplaced)      0.210     0.994    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     1.135 r  FDPE_1/Q
                         net (fo=2603, unplaced)      0.337     1.472    sys_rst
    OLOGIC_X1Y8          OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.704    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.757 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.111    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.140 r  BUFG/O
                         net (fo=5523, unplaced)      0.355     1.495    sys_clk
    OLOGIC_X1Y8          OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.357     1.139    
    OLOGIC_X1Y8          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.645    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                 -0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         10.000      6.000                XADC/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000              PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         5.000       3.750                storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750                storage_13_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout1
  To Clock:  main_soclinux_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout2
  To Clock:  main_soclinux_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345                BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500              PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout3
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.751ns (37.160%)  route 1.270ns (62.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.230ns = ( 8.230 - 5.000 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.073    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.161 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.800     2.961    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.096     3.057 r  BUFG_3/O
                         net (fo=8, unplaced)         0.584     3.641    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456     4.097 r  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, unplaced)         0.773     4.870    main_soclinux_soclinux_reset_counter[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.165 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.662    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     6.857    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.940 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.760     7.700    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.091     7.791 r  BUFG_3/O
                         net (fo=8, unplaced)         0.439     8.230    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.266     8.496    
                         clock uncertainty           -0.053     8.443    
                         FDSE (Setup_fdse_C_CE)      -0.202     8.241    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  2.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.239ns (62.860%)  route 0.141ns (37.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.399ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.371    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.421 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.337     0.758    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     0.784 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     0.898    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     1.039 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, unplaced)         0.141     1.180    main_soclinux_soclinux_reset_counter[2]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.278 r  main_soclinux_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.278    main_soclinux_soclinux_reset_counter[2]_i_1_n_0
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.704    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.757 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.355     1.111    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.140 r  BUFG_3/O
                         net (fo=8, unplaced)         0.259     1.399    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.357     1.043    
                         FDSE (Hold_fdse_C_D)         0.091     1.134    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout4
  To Clock:  main_soclinux_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845               BUFG_4/I
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       40.000      120.000              PLLE2_ADV/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       74.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.219ns  (required time - arrival time)
  Source:                 main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.613ns (28.650%)  route 4.017ns (71.350%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 80.439 - 80.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, unplaced)       0.584     0.584    eth_rx_clk
                         FDRE                                         r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.040 r  main_soclinux_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/Q
                         net (fo=12, unplaced)        0.789     1.829    main_soclinux_ethphy_liteethphymiirx_converter_source_payload_data_reg[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.124 r  main_soclinux_crc32_checker_crc_reg[14]_i_2/O
                         net (fo=5, unplaced)         0.477     2.601    main_soclinux_crc32_checker_crc_reg[14]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.118     2.719 r  main_soclinux_crc32_checker_crc_reg[13]_i_2/O
                         net (fo=3, unplaced)         0.467     3.186    main_soclinux_crc32_checker_crc_reg[13]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     3.310 f  main_soclinux_crc32_checker_crc_reg[5]_i_1/O
                         net (fo=2, unplaced)         0.460     3.770    main_soclinux_crc32_checker_crc_next_reg[5]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.894 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, unplaced)         0.449     4.343    main_soclinux_rx_converter_converter_source_payload_data[39]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  main_soclinux_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, unplaced)         0.449     4.916    main_soclinux_rx_converter_converter_source_payload_data[39]_i_6_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     5.040 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, unplaced)         0.449     5.489    main_soclinux_rx_converter_converter_source_payload_data[39]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.613 r  main_soclinux_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, unplaced)         0.477     6.090    main_soclinux_crc32_checker_source_source_payload_error
                         LUT6 (Prop_lut6_I4_O)        0.124     6.214 r  main_soclinux_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, unplaced)         0.000     6.214    main_soclinux_ps_crc_error_toggle_i_i_1_n_0
                         FDRE                                         r  main_soclinux_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
                         BUFG                         0.000    80.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, unplaced)       0.439    80.439    eth_rx_clk
                         FDRE                                         r  main_soclinux_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.000    80.439    
                         clock uncertainty           -0.035    80.404    
                         FDRE (Setup_fdre_C_D)        0.029    80.433    main_soclinux_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         80.433    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 74.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl7_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, unplaced)       0.114     0.114    eth_rx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.255 r  builder_xilinxmultiregimpl7_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.336    builder_xilinxmultiregimpl7_regs0[0]
                         FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, unplaced)       0.259     0.259    eth_rx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl7_regs1_reg[0]/C
                         clock pessimism              0.000     0.259    
                         FDRE (Hold_fdre_C_D)         0.070     0.329    builder_xilinxmultiregimpl7_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424               storage_12_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750               storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750               storage_10_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       72.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.554ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.613ns (24.076%)  route 5.087ns (75.924%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 80.439 - 80.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.584     0.584    eth_tx_clk
                         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.040 r  main_soclinux_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, unplaced)         0.976     2.016    main_soclinux_tx_cdc_graycounter1_q[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.311 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, unplaced)         0.449     2.760    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     2.884 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, unplaced)         0.460     3.344    main_soclinux_tx_cdc_asyncfifo_readable
                         LUT3 (Prop_lut3_I0_O)        0.124     3.468 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, unplaced)         0.477     3.945    main_soclinux_padding_inserter_source_valid
                         LUT3 (Prop_lut3_I1_O)        0.124     4.069 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, unplaced)         0.481     4.550    main_soclinux_crc32_inserter_source_valid
                         LUT5 (Prop_lut5_I4_O)        0.124     4.674 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, unplaced)         0.477     5.151    main_soclinux_preamble_inserter_sink_ready
                         LUT6 (Prop_lut6_I1_O)        0.124     5.275 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, unplaced)         0.477     5.752    main_soclinux_tx_converter_converter_mux0
                         LUT3 (Prop_lut3_I0_O)        0.118     5.870 r  storage_11_reg_i_47/O
                         net (fo=9, unplaced)         0.490     6.360    main_soclinux_tx_converter_converter_mux
                         LUT6 (Prop_lut6_I1_O)        0.124     6.484 r  storage_11_reg_i_3/O
                         net (fo=2, unplaced)         0.800     7.284    main_soclinux_tx_cdc_graycounter1_q_next_binary[4]
                         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
                         BUFG                         0.000    80.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.439    80.439    eth_tx_clk
                         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.000    80.439    
                         clock uncertainty           -0.035    80.404    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    79.838    storage_11_reg
  -------------------------------------------------------------------
                         required time                         79.838    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                 72.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.533%)  route 0.081ns (36.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     0.114    eth_tx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.255 r  builder_xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.336    builder_xilinxmultiregimpl4_regs0[0]
                         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.259     0.259    eth_tx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism              0.000     0.259    
                         FDRE (Hold_fdre_C_D)         0.070     0.329    builder_xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424               storage_11_reg/CLKARDCLK
Low Pulse Width   Fast    FDPE/C              n/a            0.500         40.000      39.500               FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.000      39.500               FDPE_10/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.765ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.371    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.421 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     2.758    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     2.784 r  BUFG/O
                         net (fo=5523, unplaced)      0.210     2.994    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty           -0.129     2.864    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.850    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.850    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  2.765    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.674ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.674ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.371    clk100_IBUF
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.421 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.337     2.758    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     2.784 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     2.898    clk200_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.898    
                         clock uncertainty           -0.125     2.773    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.759    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.759    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  2.674    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.990ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
                         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, unplaced)       0.114     2.114    eth_rx_clk
                         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.114    
                         clock uncertainty           -0.025     2.089    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.075    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.075    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.990    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.990ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
                         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, unplaced)       0.114     2.114    eth_tx_clk
                         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.114    
                         clock uncertainty           -0.025     2.089    
                         FDPE (Setup_fdpe_C_D)       -0.014     2.075    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.075    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.990    





