Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_010.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3194094 heartbeat IPC: 3.13078 cumulative IPC: 3.13078 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6386195 heartbeat IPC: 3.13273 cumulative IPC: 3.13176 (Simulation time: 0 hr 5 min 5 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9581446 heartbeat IPC: 3.12964 cumulative IPC: 3.13105 (Simulation time: 0 hr 7 min 44 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12772874 heartbeat IPC: 3.13339 cumulative IPC: 3.13164 (Simulation time: 0 hr 10 min 21 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15969678 heartbeat IPC: 3.12813 cumulative IPC: 3.13093 (Simulation time: 0 hr 12 min 56 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15969678 (Simulation time: 0 hr 12 min 56 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23147304 heartbeat IPC: 1.39322 cumulative IPC: 1.39322 (Simulation time: 0 hr 15 min 20 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30346949 heartbeat IPC: 1.38896 cumulative IPC: 1.39108 (Simulation time: 0 hr 17 min 28 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37609491 heartbeat IPC: 1.37693 cumulative IPC: 1.38633 (Simulation time: 0 hr 19 min 36 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 44666182 heartbeat IPC: 1.41709 cumulative IPC: 1.3939 (Simulation time: 0 hr 21 min 45 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 65279729 heartbeat IPC: 0.485118 cumulative IPC: 1.01399 (Simulation time: 0 hr 25 min 3 sec) 
Finished CPU 0 instructions: 50000000 cycles: 49310051 cumulative IPC: 1.01399 (Simulation time: 0 hr 25 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.01399 instructions: 50000000 cycles: 49310051
L1D TOTAL     ACCESS:   19874057  HIT:   16648886  MISS:    3225171
L1D LOAD      ACCESS:    7692922  HIT:    6099758  MISS:    1593164
L1D RFO       ACCESS:    4712348  HIT:    4618039  MISS:      94309
L1D PREFETCH  ACCESS:    7468787  HIT:    5931089  MISS:    1537698
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7725697  ISSUED:    7629633  USEFUL:     117163  USELESS:    1420506
L1D AVERAGE MISS LATENCY: 22.7851 cycles
L1I TOTAL     ACCESS:   17131999  HIT:   15372955  MISS:    1759044
L1I LOAD      ACCESS:    9978676  HIT:    9909584  MISS:      69092
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7153323  HIT:    5463371  MISS:    1689952
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7754645  ISSUED:    7473256  USEFUL:    1233118  USELESS:     456779
L1I AVERAGE MISS LATENCY: 30.2902 cycles
L2C TOTAL     ACCESS:    6453671  HIT:    5300908  MISS:    1152763
L2C LOAD      ACCESS:    1609673  HIT:    1371707  MISS:     237966
L2C RFO       ACCESS:      93296  HIT:      48224  MISS:      45072
L2C PREFETCH  ACCESS:    4485351  HIT:    3616825  MISS:     868526
L2C WRITEBACK ACCESS:     265351  HIT:     264152  MISS:       1199
L2C PREFETCH  REQUESTED:    5614693  ISSUED:    5611326  USEFUL:      22671  USELESS:     847181
L2C AVERAGE MISS LATENCY: 45.3265 cycles
LLC TOTAL     ACCESS:    2403610  HIT:    2279481  MISS:     124129
LLC LOAD      ACCESS:     237867  HIT:     221079  MISS:      16788
LLC RFO       ACCESS:      45063  HIT:      36105  MISS:       8958
LLC PREFETCH  ACCESS:    1969531  HIT:    1871319  MISS:      98212
LLC WRITEBACK ACCESS:     151149  HIT:     150978  MISS:        171
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       9843  USELESS:      89047
LLC AVERAGE MISS LATENCY: 175.405 cycles
Major fault: 0 Minor fault: 5608
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18064  ROW_BUFFER_MISS:     105880
 DBUS_CONGESTED:      56856
 WQ ROW_BUFFER_HIT:       9801  ROW_BUFFER_MISS:      44093  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.5528% MPKI: 0.89798 Average ROB Occupancy at Mispredict: 130.559

Branch types
NOT_BRANCH: 39958788 79.9176%
BRANCH_DIRECT_JUMP: 449946 0.899892%
BRANCH_INDIRECT: 140210 0.28042%
BRANCH_CONDITIONAL: 7679677 15.3594%
BRANCH_DIRECT_CALL: 701578 1.40316%
BRANCH_INDIRECT_CALL: 168971 0.337942%
BRANCH_RETURN: 900560 1.80112%
BRANCH_OTHER: 0 0%

