/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [3:0] _05_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_25z;
  wire [16:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [4:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[82] ? celloutsig_0_2z : in_data[2];
  assign celloutsig_0_71z = celloutsig_0_28z ? celloutsig_0_53z : celloutsig_0_47z[1];
  assign celloutsig_0_72z = _00_ ? celloutsig_0_6z : celloutsig_0_51z;
  assign celloutsig_1_5z = celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_1z[1];
  assign celloutsig_1_8z = celloutsig_1_5z ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_9z[1] ? celloutsig_1_8z : celloutsig_1_3z[0];
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_10z : celloutsig_1_9z[1];
  assign celloutsig_1_19z = celloutsig_1_10z ? celloutsig_1_6z : celloutsig_1_11z;
  assign celloutsig_0_18z = celloutsig_0_4z[11] ? celloutsig_0_11z : _01_;
  assign celloutsig_0_28z = celloutsig_0_16z[5] ? celloutsig_0_6z : _02_;
  assign celloutsig_0_36z = ~(celloutsig_0_18z & celloutsig_0_15z[12]);
  assign celloutsig_0_51z = ~(celloutsig_0_47z[2] & celloutsig_0_43z);
  assign celloutsig_1_0z = ~(in_data[101] & in_data[183]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_4z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z[0] & celloutsig_0_7z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_11z & celloutsig_0_11z);
  assign celloutsig_0_20z = ~(celloutsig_0_12z[3] & _03_);
  assign celloutsig_0_23z = ~(celloutsig_0_0z[3] & celloutsig_0_21z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[4] & celloutsig_0_1z[4]);
  reg [3:0] _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _25_ <= 4'h0;
    else _25_ <= { celloutsig_0_27z[4:3], celloutsig_0_6z, celloutsig_0_45z };
  assign { _04_[3], _00_, _04_[1:0] } = _25_;
  reg [3:0] _26_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _26_ <= 4'h0;
    else _26_ <= { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_5z };
  assign { _03_, _01_, _02_, _05_[0] } = _26_;
  reg [4:0] _27_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _27_ <= 5'h00;
    else _27_ <= { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_9z };
  assign out_data[132:128] = _27_;
  assign celloutsig_1_4z = celloutsig_1_3z[1] & ~(celloutsig_1_0z);
  assign celloutsig_0_2z = celloutsig_0_1z[3] & ~(celloutsig_0_1z[0]);
  assign celloutsig_0_0z = in_data[57:51] % { 1'h1, in_data[32:27] };
  assign celloutsig_0_47z = { celloutsig_0_30z[3:1], celloutsig_0_20z } % { 1'h1, celloutsig_0_17z[2:0] };
  assign celloutsig_1_3z = celloutsig_1_1z % { 1'h1, celloutsig_1_1z[0], celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_14z[4:1] % { 1'h1, _01_, _02_, _05_[0] };
  assign celloutsig_0_27z = { celloutsig_0_4z, celloutsig_0_14z } % { 1'h1, celloutsig_0_4z[10:8], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_8z = - celloutsig_0_1z;
  assign celloutsig_0_1z = - in_data[43:39];
  assign celloutsig_0_16z = - { celloutsig_0_8z[4:1], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_43z = | { celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_8z[2] };
  assign celloutsig_0_45z = | celloutsig_0_0z[5:1];
  assign celloutsig_0_53z = | { celloutsig_0_36z, celloutsig_0_33z, _03_, celloutsig_0_18z, celloutsig_0_5z, in_data[37:18] };
  assign celloutsig_0_6z = | { celloutsig_0_1z, in_data[62:60] };
  assign celloutsig_1_2z = | in_data[116:100];
  assign celloutsig_1_7z = | { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, in_data[178:172], in_data[116:100] };
  assign celloutsig_1_12z = | celloutsig_1_1z;
  assign celloutsig_0_10z = | { celloutsig_0_5z, in_data[37:18] };
  assign celloutsig_0_21z = | { celloutsig_0_7z[3:2], celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_14z[2:1], celloutsig_0_28z, celloutsig_0_2z, celloutsig_0_6z } <<< celloutsig_0_16z[7:3];
  assign celloutsig_0_4z = { in_data[28:25], celloutsig_0_0z, celloutsig_0_2z } <<< { celloutsig_0_1z[4:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_1z <<< { celloutsig_0_4z[8:7], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< in_data[106:104];
  assign celloutsig_1_9z = celloutsig_1_3z <<< { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[82], celloutsig_0_1z, celloutsig_0_5z } <<< celloutsig_0_4z[7:1];
  assign celloutsig_0_14z = { celloutsig_0_7z[3:0], celloutsig_0_13z } <<< celloutsig_0_8z;
  assign celloutsig_0_15z = { celloutsig_0_14z[4], celloutsig_0_4z } <<< { in_data[41:35], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_25z = { celloutsig_0_1z[0], _03_, _01_, _02_, _05_[0], celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_5z } <<< { celloutsig_0_16z[17:12], celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_30z = { celloutsig_0_25z[5:3], celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_20z } <<< { celloutsig_0_27z[12:5], celloutsig_0_21z };
  assign _04_[2] = _00_;
  assign _05_[3:1] = { _03_, _01_, _02_ };
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
