Line 387: ul_srs : srs_bandwidth = %d, freq_domin_position = %d, hopping_bw = %d, duration = %d, trans_comb = %d, cyclic_shift = %d, srs_Configuration_Index = %d
Line 395: srs config : Release
Line 491: cqi : reporting_mode_aperiodic = %x
Line 526: cqi : pdsch_offset = %d, cqi_reporting_periodic_enable = %d, cqi_PUCCH_Resource_Index = %d, cqi_Format_Indicator_type = %d, pmi_Config_Index = %d
Line 533: cqi : cqi_Format_Indicator_Periodic.wide_band_cqi = %d
Line 539: cqi : cqi_Format_Indicator_Periodic.subband_cqi = %d
Line 546: cqi : ri_Config_Index = %d
Line 551: cqi : simultaneous_AckNack_And_CQI = %d
Line 589: cqi config : Release
Line 824: PCELL cqi_report_config_v1310_setup:%d, cqi_report_aperiodic_v1310_setup:%d
Line 882: scheduling_req_config : sr_PUCCH_ResourceIndex = %d, sr_Configuration_Index = %d, dsr_trans_max = %d
Line 895: scheduling_req_config : Release
Line 903: scheduling_req_r10_config : sr_PUCCH_ResourceIndexP1 = %d
Line 949: HALTX_SetULBandWidth(CC%d): gDrx_ActiveRat(%d)
Line 994: Change UL BW : %d -> %d, Cell_info(%d, %d)
Line 1003: Change UL CP Type : %d -> %d, Cell_info(%d, %d)
Line 1060: assert condition : ph_ind is NULL
Line 1120: more than 2 UL grant, but at most 2 UL grants can be processed.
Line 1200: Pending GRANT [ID:%d, %d],[0x%X]%d/%d/%d/%d
Line 1204: Interrupt New UCI, before Complete Prev UCI, LMAC Busy(%d)
Line 1215: UL Grnat Error : num[%d], num_cell[%d], type1_ph_num[%d]
Line 1220: GRANT [ID:%d, %d],[0x%X]%d/%d/%d/%d
Line 1256: Pending UCI Trigger, After Prev UCI Complete
Line 1356: ul_rs_sib : group_hopping_enable = %d, group_assign_pusch = %d, seq_hopping_enable = %d, cyclic_shift = %d
Line 1383: ul_pwr_ctrl : p0_nominal_pusch = %d, alpha = %d, p0_nominal_pucch = %d
Line 1388: ul_pwr_ctrl : delta_tp_pucch = {%d, %d, %d, %d, %d}, delta_Preamble_Msg3 = %d
Line 1416: pucch_sib : delta_shift = %d, n_cqi_rb = %d, n_an_cs = %d, n1_pucch_an = %d
Line 1430: pusch_sib : n_SB = %d, hopping_mode = %d, pusch_Hopping_Offset = %d, enable_64_Qam = %d, enable_64_Qam_r12 = %d
Line 1451: ul_srs_sib : srs_bandwidth_config = %d, srs_subframe_config = %d, simultaneous_ack_srs = %d, srs_maxUpPts = %d
Line 1460: ul_srs_sib : NULL
Line 1509: ul_rs_sib : group_hopping_enable = %d, group_assign_pusch = %d, seq_hopping_enable = %d, cyclic_shift = %d
Line 1523: pusch_sib : n_SB = %d, hopping_mode = %d, pusch_Hopping_Offset = %d, enable_64_Qam = %d, enable_64_Qam_r12 = %d
Line 1544: sounding_rs_ul : srs_bandwidth_config = %d, srs_subframe_config = %d
Line 1549: sounding_rs_ul : simultaneous_ack_srs = %d, srs_maxUpPts = %d
Line 1556: ul_srs_sib : NULL
Line 1564: antenna_config : antenna_ports_count = %d
Line 1603: ul_pwr_ctrl : p0_nominal_pusch = %d, alpha = %d, p0_nominal_pucch = %d
Line 1608: ul_pwr_ctrl : delta_tp_pucch = {%d, %d, %d, %d, %d}, delta_Preamble_Msg3 = %d
Line 1619: ul_pwr_ctrl_sib : NULL
Line 1645: pucch_config : delta_shift = %d, n_cqi_rb = %d, n_an_cs = %d, n1_pucch_an = %d
Line 1655: pucch_config : NULL
Line 1669: uplink_pwr_ctrl_common_v1310 : NULL
Line 1742: msg_ul_pwr_ctrl : p0_ue_pusch = %d
Line 1743: ul_pwr_ctrl : delta_mcs_enable = %d, accumulation_enable = %d
Line 1745: ul_pwr_ctrl : p0_ue_pucch = %d, p_srs_offset = %d, filter_coefficient = %d
Line 1751: ul_pwr_ctrl : NULL
Line 1764: pusch_config : deltaOffset_Ack_Index = %d, deltaOffset_RI_Index = %d, deltaOffset_CQI_Index = %d
Line 1771: pusch_config : NULL
Line 1804: antenna_config : codebook_subset_restriction_type = %d, codebook_subset_restriction = 0x%X
Line 2036: antenna_config : transmission_mode = %d
Line 2041: antenna_config : NULL
Line 2102: pucch_config : tdd_AckNack_Feedback_Mode_present = %d, tddAckNackFeedbackMode = %d
Line 2104: pucch_config : enable_ack_Nack_repetition = %d, repetiton_factor = %d, n1PUCCH_AN_Rep = %d
Line 2111: pucch_config : NULL
Line 2184: hal_tx :pucch_formatR10.format3_enable = %d , dsp_pucch_r10.pucch_format3_setup = %d
Line 2215: hal_tx :pucch_formatR10.format4_r13_enable = %d , dsp_pucch_r10.pucch_format4_setup = %d
Line 2244: hal_tx :pucch_formatR10.format5_r13_enable = %d , dsp_pucch_r10.pucch_format5_setup = %d
Line 2511: hal_tx : pucch_config_r13_setup = %d , dsp_pucch_r13.valid = %d
Line 2516: hal_tx : pucch_config_r13_setup = %d , dsp_pucch_r13.valid = %d
Line 2600: dsp_pusch_r14.valid:%d, enable_256qam_r14_setup:%d , enable_256qam_r14.choice:%d 
Line 3350: SCELL Scell_TxDedi.pusch_r14.valid:%d, enable_256qam_r14.choice:%d
