<profile>

<section name = "Vitis HLS Report for 'two_complement_adder'" level="0">
<item name = "Date">Mon Apr  1 07:18:04 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">two_complement_adder</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.552 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25, 25, 0.250 us, 0.250 us, 26, 26, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103">two_complement_adder_Pipeline_VITIS_LOOP_8_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114">two_complement_adder_Pipeline_VITIS_LOOP_16_2, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 25, 221, -</column>
<column name="Memory">0, -, 1, 1, 0</column>
<column name="Multiplexer">-, -, -, 105, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114">two_complement_adder_Pipeline_VITIS_LOOP_16_2, 0, 0, 18, 129, 0</column>
<column name="grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103">two_complement_adder_Pipeline_VITIS_LOOP_8_1, 0, 0, 7, 92, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_sum_U">temp_sum_RAM_AUTO_1R1W, 0, 1, 1, 0, 9, 1, 1, 9</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="overflow">and, 0, 0, 2, 1, 1</column>
<column name="xor_ln21_1_fu_150_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln21_2_fu_164_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln21_fu_145_p2">xor, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="temp_sum_address0">20, 4, 4, 16</column>
<column name="temp_sum_ce0">20, 4, 1, 4</column>
<column name="temp_sum_d0">14, 3, 1, 3</column>
<column name="temp_sum_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="carry_loc_fu_50">1, 0, 1, 0</column>
<column name="grp_two_complement_adder_Pipeline_VITIS_LOOP_16_2_fu_114_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_two_complement_adder_Pipeline_VITIS_LOOP_8_1_fu_103_ap_start_reg">1, 0, 1, 0</column>
<column name="tmp_reg_199">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, two_complement_adder, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, two_complement_adder, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, two_complement_adder, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, two_complement_adder, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, two_complement_adder, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, two_complement_adder, return value</column>
<column name="a">in, 8, ap_none, a, pointer</column>
<column name="b">in, 8, ap_none, b, pointer</column>
<column name="s_i">in, 8, ap_ovld, s, pointer</column>
<column name="s_o">out, 8, ap_ovld, s, pointer</column>
<column name="s_o_ap_vld">out, 1, ap_ovld, s, pointer</column>
<column name="overflow">out, 1, ap_vld, overflow, pointer</column>
<column name="overflow_ap_vld">out, 1, ap_vld, overflow, pointer</column>
</table>
</item>
</section>
</profile>
