timestamp 1751047180
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4 1 0 -565 0 1 1068
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3 1 0 -565 0 1 819
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2 1 0 -565 0 1 570
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1 1 0 -565 0 1 321
use sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0 1 0 -565 0 1 72
node "m1_n500_138#" 0 0 -500 138 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n658_138#" 0 0 -658 138 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n756_n1#" 0 0 -756 -1 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_n882_n121#" 0 0 -882 -121 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_n894_n133#" 0 0 -894 -133 mvppd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/a_29_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_29_n99#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_29_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_29_n99#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_29_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_29_n99#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_29_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/a_29_n99#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/a_29_n99#" "m1_n500_138#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/a_n129_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_n129_n99#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_n129_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_n129_n99#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_n129_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_n129_n99#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_n129_n99#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/a_n129_n99#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/a_n129_n99#" "m1_n658_138#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/a_n187_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_n187_n73#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/a_n187_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_n187_n73#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/a_n187_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_n187_n73#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/a_n187_n73#" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/a_n187_n73#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/a_n187_n73#" "m1_n756_n1#"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_0/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_1/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/VSUBS"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_2/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/VSUBS"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_3/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/VSUBS"
merge "sky130_fd_pr__nfet_g5v0d10v5_CSEDJZ_4/VSUBS" "a_n894_n133#"
