{
  "module_name": "clk-mt8365-apmixedsys.c",
  "hash_id": "e41b00180ff305ec4212f3371a0df6a1176c61721aff8509fa9de52408ca16ea",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8365-apmixedsys.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/clock/mediatek,mt8365-clk.h>\n#include <linux/clk.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"clk-pll.h\"\n#include \"clk-mtk.h\"\n\n#define MT8365_PLL_FMAX\t\t(3800UL * MHZ)\n#define MT8365_PLL_FMIN\t\t(1500UL * MHZ)\n#define CON0_MT8365_RST_BAR\tBIT(23)\n\n#define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t\t_pd_reg, _pd_shift, _tuner_reg, _tuner_en_reg,\t\t\\\n\t\t_tuner_en_bit,\t_pcw_reg, _pcw_shift, _div_table,\t\\\n\t\t_rst_bar_mask, _pcw_chg_reg) {\t\t\t\t\\\n\t\t.id = _id,\t\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\t\\\n\t\t.reg = _reg,\t\t\t\t\t\t\\\n\t\t.pwr_reg = _pwr_reg,\t\t\t\t\t\\\n\t\t.en_mask = _en_mask,\t\t\t\t\t\\\n\t\t.flags = _flags,\t\t\t\t\t\\\n\t\t.rst_bar_mask = _rst_bar_mask,\t\t\t\t\\\n\t\t.fmax = MT8365_PLL_FMAX,\t\t\t\t\\\n\t\t.fmin = MT8365_PLL_FMIN,\t\t\t\t\\\n\t\t.pcwbits = _pcwbits,\t\t\t\t\t\\\n\t\t.pcwibits = 8,\t\t\t\t\t\t\\\n\t\t.pd_reg = _pd_reg,\t\t\t\t\t\\\n\t\t.pd_shift = _pd_shift,\t\t\t\t\t\\\n\t\t.tuner_reg = _tuner_reg,\t\t\t\t\\\n\t\t.tuner_en_reg = _tuner_en_reg,\t\t\t\t\\\n\t\t.tuner_en_bit = _tuner_en_bit,\t\t\t\t\\\n\t\t.pcw_reg = _pcw_reg,\t\t\t\t\t\\\n\t\t.pcw_shift = _pcw_shift,\t\t\t\t\\\n\t\t.pcw_chg_reg = _pcw_chg_reg,\t\t\t\t\\\n\t\t.div_table = _div_table,\t\t\t\t\\\n\t}\n\n#define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\t\\\n\t\t\t_pd_reg, _pd_shift, _tuner_reg,\t\t\t\\\n\t\t\t_tuner_en_reg, _tuner_en_bit, _pcw_reg,\t\t\\\n\t\t\t_pcw_shift, _rst_bar_mask, _pcw_chg_reg)\t\\\n\t\tPLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags,\t\\\n\t\t\t_pcwbits, _pd_reg, _pd_shift,\t\t\t\\\n\t\t\t_tuner_reg, _tuner_en_reg, _tuner_en_bit,\t\\\n\t\t\t_pcw_reg, _pcw_shift, NULL, _rst_bar_mask,\t\\\n\t\t\t_pcw_chg_reg)\t\t\t\t\t\\\n\nstatic const struct mtk_pll_div_table armpll_div_table[] = {\n\t{ .div = 0, .freq = MT8365_PLL_FMAX },\n\t{ .div = 1, .freq = 1500 * MHZ },\n\t{ .div = 2, .freq = 750 * MHZ },\n\t{ .div = 3, .freq = 375 * MHZ },\n\t{ .div = 4, .freq = 182500000 },\n\t{ }  \n};\n\nstatic const struct mtk_pll_div_table mfgpll_div_table[] = {\n\t{ .div = 0, .freq = MT8365_PLL_FMAX },\n\t{ .div = 1, .freq = 1600 * MHZ },\n\t{ .div = 2, .freq = 800 * MHZ },\n\t{ .div = 3, .freq = 400 * MHZ },\n\t{ .div = 4, .freq = 200 * MHZ },\n\t{ }  \n};\n\nstatic const struct mtk_pll_div_table dsppll_div_table[] = {\n\t{ .div = 0, .freq = MT8365_PLL_FMAX },\n\t{ .div = 1, .freq = 1600 * MHZ },\n\t{ .div = 2, .freq = 600 * MHZ },\n\t{ .div = 3, .freq = 400 * MHZ },\n\t{ .div = 4, .freq = 200 * MHZ },\n\t{ }  \n};\n\nstatic const struct mtk_pll_data plls[] = {\n\tPLL_B(CLK_APMIXED_ARMPLL, \"armpll\", 0x030C, 0x0318, 0x00000001, PLL_AO,\n\t      22, 0x0310, 24, 0, 0, 0, 0x0310, 0, armpll_div_table, 0, 0),\n\tPLL(CLK_APMIXED_MAINPLL, \"mainpll\", 0x0228, 0x0234, 0xFF000001,\n\t    HAVE_RST_BAR, 22, 0x022C, 24, 0, 0, 0, 0x022C, 0, CON0_MT8365_RST_BAR, 0),\n\tPLL(CLK_APMIXED_UNIVPLL, \"univpll2\", 0x0208, 0x0214, 0xFF000001,\n\t    HAVE_RST_BAR, 22, 0x020C, 24, 0, 0, 0, 0x020C, 0, CON0_MT8365_RST_BAR, 0),\n\tPLL_B(CLK_APMIXED_MFGPLL, \"mfgpll\", 0x0218, 0x0224, 0x00000001, 0, 22,\n\t      0x021C, 24, 0, 0, 0, 0x021C, 0, mfgpll_div_table, 0, 0),\n\tPLL(CLK_APMIXED_MSDCPLL, \"msdcpll\", 0x0350, 0x035C, 0x00000001, 0, 22,\n\t    0x0354, 24, 0, 0, 0, 0x0354, 0, 0, 0),\n\tPLL(CLK_APMIXED_MMPLL, \"mmpll\", 0x0330, 0x033C, 0x00000001, 0, 22,\n\t    0x0334, 24, 0, 0, 0, 0x0334, 0, 0, 0),\n\tPLL(CLK_APMIXED_APLL1, \"apll1\", 0x031C, 0x032C, 0x00000001, 0, 32,\n\t    0x0320, 24, 0x0040, 0x000C, 0, 0x0324, 0, 0, 0x0320),\n\tPLL(CLK_APMIXED_APLL2, \"apll2\", 0x0360, 0x0370, 0x00000001, 0, 32,\n\t    0x0364, 24, 0x004C, 0x000C, 5, 0x0368, 0, 0, 0x0364),\n\tPLL(CLK_APMIXED_LVDSPLL, \"lvdspll\", 0x0374, 0x0380, 0x00000001, 0, 22,\n\t    0x0378, 24, 0, 0, 0, 0x0378, 0, 0, 0),\n\tPLL_B(CLK_APMIXED_DSPPLL, \"dsppll\", 0x0390, 0x039C, 0x00000001, 0, 22,\n\t      0x0394, 24, 0, 0, 0, 0x0394, 0, dsppll_div_table, 0, 0),\n\tPLL(CLK_APMIXED_APUPLL, \"apupll\", 0x03A0, 0x03AC, 0x00000001, 0, 22,\n\t    0x03A4, 24, 0, 0, 0, 0x03A4, 0, 0, 0),\n};\n\nstatic int clk_mt8365_apmixed_probe(struct platform_device *pdev)\n{\n\tvoid __iomem *base;\n\tstruct clk_hw_onecell_data *clk_data;\n\tstruct device_node *node = pdev->dev.of_node;\n\tstruct device *dev = &pdev->dev;\n\tstruct clk_hw *hw;\n\tint ret;\n\n\tbase = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\tclk_data = mtk_devm_alloc_clk_data(dev, CLK_APMIXED_NR_CLK);\n\tif (!clk_data)\n\t\treturn -ENOMEM;\n\n\thw = devm_clk_hw_register_gate(dev, \"univ_en\", \"univpll2\", 0,\n\t\t\t\t       base + 0x204, 0, 0, NULL);\n\tif (IS_ERR(hw))\n\t\treturn PTR_ERR(hw);\n\tclk_data->hws[CLK_APMIXED_UNIV_EN] = hw;\n\n\thw = devm_clk_hw_register_gate(dev, \"usb20_en\", \"univ_en\", 0,\n\t\t\t\t       base + 0x204, 1, 0, NULL);\n\tif (IS_ERR(hw))\n\t\treturn PTR_ERR(hw);\n\tclk_data->hws[CLK_APMIXED_USB20_EN] = hw;\n\n\tret = mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);\n\tif (ret)\n\t\treturn ret;\n\n\tret = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);\n\tif (ret)\n\t\tgoto unregister_plls;\n\n\treturn 0;\n\nunregister_plls:\n\tmtk_clk_unregister_plls(plls, ARRAY_SIZE(plls), clk_data);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id of_match_clk_mt8365_apmixed[] = {\n\t{ .compatible = \"mediatek,mt8365-apmixedsys\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8365_apmixed);\n\nstatic struct platform_driver clk_mt8365_apmixed_drv = {\n\t.probe = clk_mt8365_apmixed_probe,\n\t.driver = {\n\t\t.name = \"clk-mt8365-apmixed\",\n\t\t.of_match_table = of_match_clk_mt8365_apmixed,\n\t},\n};\nbuiltin_platform_driver(clk_mt8365_apmixed_drv)\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}