INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/vga_fifo/vga_fifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_fifo
INFO: [VRFC 10-311] analyzing module vga_fifo_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module vga_fifo_xpm_cdc_async_rst__1
INFO: [VRFC 10-311] analyzing module vga_fifo_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module vga_fifo_xpm_cdc_gray__2
INFO: [VRFC 10-311] analyzing module vga_fifo_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module vga_fifo_xpm_cdc_single__2
INFO: [VRFC 10-311] analyzing module vga_fifo_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module vga_fifo_compare
INFO: [VRFC 10-311] analyzing module vga_fifo_compare_0
INFO: [VRFC 10-311] analyzing module vga_fifo_compare_1
INFO: [VRFC 10-311] analyzing module vga_fifo_compare_2
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_v13_2_6
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_v13_2_6_synth
INFO: [VRFC 10-311] analyzing module vga_fifo_memory
INFO: [VRFC 10-311] analyzing module vga_fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module vga_fifo_rd_logic
INFO: [VRFC 10-311] analyzing module vga_fifo_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module vga_fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_logic
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_pf_as
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/fifo_32x512/fifo_32x512_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_32x512
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare_0
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare_1
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare_2
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v13_2_6
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v13_2_6_synth
INFO: [VRFC 10-311] analyzing module fifo_32x512_memory
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_32x512_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.gen/sources_1/ip/fifo_GS_FPGA_Host/fifo_GS_FPGA_Host_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_compare
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_compare_0
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_compare_1
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_compare_2
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_fifo_generator_v13_2_6
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_fifo_generator_v13_2_6_synth
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_memory
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module fifo_GS_FPGA_Host_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.gen/sources_1/ip/fifo_GS_Host_FPGA/fifo_GS_Host_FPGA_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_fifo_generator_v13_2_6
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_fifo_generator_v13_2_6_synth
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_memory
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module fifo_GS_Host_FPGA_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/fifo_8x2048/fifo_8x2048_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_8x2048
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare_0
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare_1
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare_2
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_v13_2_6
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_v13_2_6_synth
INFO: [VRFC 10-311] analyzing module fifo_8x2048_memory
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_8x2048_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.gen/sources_1/ip/fifo_RN_Host_FPGA/sim/fifo_RN_Host_FPGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_RN_Host_FPGA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.gen/sources_1/ip/fifo_RN_FPGA_Host/sim/fifo_RN_FPGA_Host.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_RN_FPGA_Host
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillydemo
INFO: [VRFC 10-2458] undeclared symbol PS_CLK, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:118]
INFO: [VRFC 10-2458] undeclared symbol PS_PORB, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:119]
INFO: [VRFC 10-2458] undeclared symbol PS_SRSTB, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:120]
INFO: [VRFC 10-2458] undeclared symbol DDR_Addr, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:123]
INFO: [VRFC 10-2458] undeclared symbol DDR_BankAddr, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:124]
INFO: [VRFC 10-2458] undeclared symbol DDR_CAS_n, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:125]
INFO: [VRFC 10-2458] undeclared symbol DDR_CKE, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:126]
INFO: [VRFC 10-2458] undeclared symbol DDR_CS_n, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:127]
INFO: [VRFC 10-2458] undeclared symbol DDR_Clk, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:128]
INFO: [VRFC 10-2458] undeclared symbol DDR_Clk_n, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:129]
INFO: [VRFC 10-2458] undeclared symbol DDR_DM, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:130]
INFO: [VRFC 10-2458] undeclared symbol DDR_DQ, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:131]
INFO: [VRFC 10-2458] undeclared symbol DDR_DQS, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:132]
INFO: [VRFC 10-2458] undeclared symbol DDR_DQS_n, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:133]
INFO: [VRFC 10-2458] undeclared symbol DDR_DRSTB, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:134]
INFO: [VRFC 10-2458] undeclared symbol DDR_ODT, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:135]
INFO: [VRFC 10-2458] undeclared symbol DDR_RAS_n, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:136]
INFO: [VRFC 10-2458] undeclared symbol DDR_VRN, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:137]
INFO: [VRFC 10-2458] undeclared symbol DDR_VRP, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:138]
INFO: [VRFC 10-2458] undeclared symbol MIO, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:139]
INFO: [VRFC 10-2458] undeclared symbol DDR_WEB, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillydemo.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/smbus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smbus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/i2s_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillybus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillybus
INFO: [VRFC 10-2458] undeclared symbol vga_clk, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillybus.v:161]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/src/xillybus_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillybus_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol processing_system7_0_DDR_Clk_p, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/vivado-essentials/system.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ipshared/650c/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillybus_ip
INFO: [VRFC 10-2458] undeclared symbol xillybus_M_AXI_ACLK, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ipshared/650c/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:144]
INFO: [VRFC 10-2458] undeclared symbol xillybus_M_AXI_ARESETN, assumed default net type wire [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ipshared/650c/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:145]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xillybus_ip_0_0/sim/vivado_system_xillybus_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xillybus_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ipshared/33bf/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillyvga_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ipshared/33bf/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillyvga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xillyvga_0_0/sim/vivado_system_xillyvga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xillyvga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_processing_system7_0_0/sim/vivado_system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xbar_0/sim/vivado_system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_auto_pc_0/sim/vivado_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/ip/vivado_system_xlconcat_0_0/sim/vivado_system_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.ip_user_files/bd/vivado_system/sim/vivado_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_CZNIMO
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1EEAX1G
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_1I6LG55
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_DMBXPR
INFO: [VRFC 10-311] analyzing module vivado_system
INFO: [VRFC 10-311] analyzing module vivado_system_ps7_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/new/Gs_StateMachin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gs_StateMachin
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/new/GS_RawSignal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GS_RawSignal
WARNING: [VRFC 10-3676] redeclaration of ansi port 'o16Reg' is not allowed [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/new/GS_RawSignal.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/new/GS_SimSignal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GS_SimSignal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/new/Rn_StateMachin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rn_StateMachin
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sources_1/new/RN_SimResult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RN_SimResult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sim_1/new/GS_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GS_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.srcs/sim_1/new/RN_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RN_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/ARCHIVOS_Y_DOCUMENTOS/01_Tesis_Local/PEATC_Xillinux/PEATC_Xillinux/verilog/vivado/xillydemo.sim/sim_1/behav/xsim/glbl.v:6]
