# 6. Address Mapping

```
Last Version: 2025/11/18
```

## 6.1 Introduction

K1 includes

- One SpacemiT® X60™ RISC-V Main CPU Domain
- One RISC-V Real-Time CPU Domain

The different SoC address mappings from each CPU perspective are provided in the following sections.

## 6.2 Main CPU Domain Address Mapping

<table>
<tbody>
<tr>
<td><strong>Module</strong></td>
<td><strong>Address</strong></td>
<td><strong>Size</strong></td>
<td><strong>Note</strong></td>
</tr>
<tr>
<td>DRAM_0</td>
<td>0x0000_0000</td>
<td>0x8000_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortA Data</td>
<td>0x8000_0000</td>
<td>0x1000_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortB Data</td>
<td>0x9000_0000</td>
<td>0x1000_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortC Data</td>
<td>0xA000_0000</td>
<td>0x1800_0000</td>
<td></td>
</tr>
<tr>
<td>QSPI</td>
<td>0xB800_0000</td>
<td>0x0800_0000</td>
<td></td>
</tr>
<tr>
<td>DDRPHY Config</td>
<td>0xC000_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>V2D</td>
<td>0xC010_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>ASR ISP</td>
<td>0xC020_0000</td>
<td>0x000f_0000</td>
<td></td>
</tr>
<tr>
<td>ASR CPP</td>
<td>0xC02f_0000</td>
<td>0x0001_0000</td>
<td></td>
</tr>
<tr>
<td>ASR LCD DSI</td>
<td>0xC030_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>FBC-DEC0</td>
<td>0xC040_0000</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>FBC-DEC1</td>
<td>0xC040_0100</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>ASTC-DEC</td>
<td>0xC040_0200</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>LCD_TOP</td>
<td>0xC040_0300</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>LCD_MMU</td>
<td>0xC040_0400</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC040_0500</strong></td>
<td><strong>0x0003_FB00</strong></td>
<td></td>
</tr>
<tr>
<td>Saturn</td>
<td>0xC044_0000</td>
<td>0x0004_0000</td>
<td></td>
</tr>
<tr>
<td>VPU</td>
<td>0xC050_0000</td>
<td>0x0008_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC058_0000</strong></td>
<td><strong>0x0028_0000</strong></td>
<td></td>
</tr>
<tr>
<td>AUDIO SRAM</td>
<td>0xC080_0000</td>
<td>0x0004_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC084_0000</strong></td>
<td><strong>0x0004_0000</strong></td>
<td></td>
</tr>
<tr>
<td>AUDIO Peripherals</td>
<td>0xC088_0000</td>
<td>0x0008_0000</td>
<td></td>
</tr>
<tr>
<td>USB20 Controller</td>
<td>0xC090_0000</td>
<td>0x0004_0000</td>
<td></td>
</tr>
<tr>
<td>USB20 PHY</td>
<td>0xC094_0000</td>
<td>0x0004_0000</td>
<td></td>
</tr>
<tr>
<td>USB20 Host Controller</td>
<td>0xC098_0000</td>
<td>0x0004_0000</td>
<td></td>
</tr>
<tr>
<td>USB20 Host PHY</td>
<td>0xC09C_0000</td>
<td>0x0004_0000</td>
<td></td>
</tr>
<tr>
<td>USB30</td>
<td>0xC0A0_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortA PHY</td>
<td>0xC0B0_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortB PHY</td>
<td>0xC0C0_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortC PHY</td>
<td>0xC0D0_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC0E0_0000</strong></td>
<td><strong>0x0920_0000</strong></td>
<td></td>
</tr>
<tr>
<td>PCIe PortA Config</td>
<td>0xCA00_0000</td>
<td>0x0040_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortB Config</td>
<td>0xCA40_0000</td>
<td>0x0040_0000</td>
<td></td>
</tr>
<tr>
<td>PCIe PortC Config</td>
<td>0xCA80_0000</td>
<td>0x0040_0000</td>
<td></td>
</tr>
<tr>
<td>GPU</td>
<td>0xCAC0_0000</td>
<td>0x0008_0000</td>
<td></td>
</tr>
<tr>
<td>GMAC0</td>
<td>0xCAC8_0000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>GMAC1</td>
<td>0xCAC8_1000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xCAC8_2000</strong></td>
<td><strong>0x0937_E000</strong></td>
<td></td>
</tr>
<tr>
<td>PDMA Controller</td>
<td>0xD400_0000</td>
<td>0x0001_0000</td>
<td></td>
</tr>
<tr>
<td>RTC</td>
<td>0xD401_0000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>IIC0</td>
<td>0xD401_0800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>IIC1</td>
<td>0xD401_1000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>OneWire</td>
<td>0xD401_1800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>IIC2</td>
<td>0xD401_2000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>IIC4</td>
<td>0xD401_2800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>DRO</td>
<td>0xD401_3000</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>IPC (mailbox)</td>
<td>0xD401_3400</td>
<td>0x0000_0400</td>
<td>Real CPU to Main X60™ CPU</td>
</tr>
<tr>
<td>IIC5</td>
<td>0xD401_3800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>Timer1</td>
<td>0xD401_4000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>APB Bus Clock Unit</td>
<td>0xD401_5000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>Timer2</td>
<td>0xD401_6000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>UART0</td>
<td>0xD401_7000</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART2</td>
<td>0xD401_7100</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART3</td>
<td>0xD401_7200</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART4</td>
<td>0xD401_7300</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART5</td>
<td>0xD401_7400</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART6</td>
<td>0xD401_7500</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART7</td>
<td>0xD401_7600</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART8</td>
<td>0xD401_7700</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>UART9</td>
<td>0xD401_7800</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD401_7900</strong></td>
<td><strong>0x0000_0600</strong></td>
<td></td>
</tr>
<tr>
<td>IR</td>
<td>0xD401_7F00</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>Tsensor</td>
<td>0xD401_8000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>IIC6</td>
<td>0xD401_8800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>GPIO</td>
<td>0xD401_9000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>GPIO Edge</td>
<td>0xD401_9800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>PWM0</td>
<td>0xD401_A000</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM1</td>
<td>0xD401_A400</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM2</td>
<td>0xD401_A800</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM3</td>
<td>0xD401_AC00</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM4</td>
<td>0xD401_B000</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM5</td>
<td>0xD401_B400</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM6</td>
<td>0xD401_B800</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM7</td>
<td>0xD401_BC00</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>SSP3(SPI)</td>
<td>0xD401_C000</td>
<td>0x0000_2000</td>
<td></td>
</tr>
<tr>
<td>IIC7</td>
<td>0xD401_D000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>IIC8</td>
<td>0xD401_D800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>Pad Configuration（Pinmux)</td>
<td>0xD401_E000</td>
<td>0x0000_0C00</td>
<td></td>
</tr>
<tr>
<td>PWM8</td>
<td>0xD402_0000</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM9</td>
<td>0xD402_0400</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM10</td>
<td>0xD402_0800</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM11</td>
<td>0xD402_0C00</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM12</td>
<td>0xD402_1000</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM13</td>
<td>0xD402_1400</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM14</td>
<td>0xD402_1800</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM15</td>
<td>0xD402_1C00</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM16</td>
<td>0xD402_2000</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM17</td>
<td>0xD402_2400</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM18</td>
<td>0xD402_2800</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td>PWM19</td>
<td>0xD402_2C00</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD402_3000</strong></td>
<td><strong>0x0000_2000</strong></td>
<td></td>
</tr>
<tr>
<td>SSPA0 (I2S0)</td>
<td>0xD402_6000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>SSPA1 (I2S1)</td>
<td>0xD402_6800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD402_7000</strong></td>
<td><strong>0x0000_1000</strong></td>
<td></td>
</tr>
<tr>
<td>CAN0</td>
<td>0xD402_8000</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD402_8400</strong></td>
<td><strong>0x0002_7C00</strong></td>
<td></td>
</tr>
<tr>
<td>Main PMU (NDR)</td>
<td>0xD405_0000</td>
<td>0x0001_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD406_0000</strong></td>
<td><strong>0x0002_0000</strong></td>
<td></td>
</tr>
<tr>
<td>PMU Timer & WDT (NDR)</td>
<td>0xD408_0000</td>
<td>0x0001_0000</td>
<td></td>
</tr>
<tr>
<td>Extra Logic (NDR)</td>
<td>0xD409_0000</td>
<td>0x0001_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD40A_0000</strong></td>
<td><strong>0x0001_0000</strong></td>
<td></td>
</tr>
<tr>
<td>Resource IPC (NDR)</td>
<td>0xD40B_0000</td>
<td>0x0001_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD40C_0000</strong></td>
<td><strong>0x0014_6000</strong></td>
<td></td>
</tr>
<tr>
<td>IPE3(mipi-csi)</td>
<td>0xD420_6000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD420_6800</strong></td>
<td><strong>0x0000_2800</strong></td>
<td></td>
</tr>
<tr>
<td>SPI_LCD</td>
<td>0xD420_9000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>IPE1 (mipi-csi)</td>
<td>0xD420_A000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>IPE2 (mipi-csi)</td>
<td>0xD420_A800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD420_B000</strong></td>
<td><strong>0x0000_1000</strong></td>
<td></td>
</tr>
<tr>
<td>QSPI reg</td>
<td>0xD420_C000</td>
<td>0x0000_3000</td>
<td></td>
</tr>
<tr>
<td>ISP MMU</td>
<td>0xD420_F000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD421_0000</strong></td>
<td><strong>0x0000_A800</strong></td>
<td></td>
</tr>
<tr>
<td>LCD_DSI</td>
<td>0xD421_A800</td>
<td>0x0000_5800</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD427_F000</strong></td>
<td><strong>0x0000_1000</strong></td>
<td></td>
</tr>
<tr>
<td>SDH1</td>
<td>0xD428_0000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>SDH2</td>
<td>0xD428_0800</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td>SDH3</td>
<td>0xD428_1000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>AP PMU</td>
<td>0xD428_2800</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD428_2900</strong></td>
<td><strong>0x0000_0300</strong></td>
<td></td>
</tr>
<tr>
<td>CPU Config Unit</td>
<td>0xD428_2C00</td>
<td>0x0000_0400</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD428_3000</strong></td>
<td><strong>0x00D7_E000</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD500_3000</strong></td>
<td><strong>0x02FF_D000</strong></td>
<td></td>
</tr>
<tr>
<td>RSICV TCM(512KB)</td>
<td>0xD800_0000</td>
<td>0x0008_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD808_0000</strong></td>
<td><strong>0x003C_0000</strong></td>
<td></td>
</tr>
<tr>
<td>CIU Dragon</td>
<td>0xD844_0000</td>
<td>0x000C_0000</td>
<td>CIUDRAGON regsheet</td>
</tr>
<tr>
<td>CCI500</td>
<td>0xD850_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>REE（AES Engine）</td>
<td>0xD860_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xD870_0000</strong></td>
<td><strong>0x0790_0000</strong></td>
<td></td>
</tr>
<tr>
<td>RISCV_APB</td>
<td>0xE000_0000</td>
<td>0x1000_0000</td>
<td></td>
</tr>
<tr>
<td>Secure DDRC Config</td>
<td>0xF000_0000</td>
<td>0x0030_0000</td>
<td></td>
</tr>
<tr>
<td>Secure LCD_DSI</td>
<td>0xF030_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>Secure LCD_HDMI</td>
<td>0xF040_0000</td>
<td>0x0010_0000</td>
<td></td>
</tr>
<tr>
<td>Secure VPU</td>
<td>0xF050_0000</td>
<td>0x0008_0000</td>
<td></td>
</tr>
<tr>
<td>Secure Configuration Unit</td>
<td>0xF058_0000</td>
<td>0x0008_0000</td>
<td></td>
</tr>
<tr>
<td>Secure DMA Controller Config</td>
<td>0xF060_0000</td>
<td>0x0001_0000</td>
<td></td>
</tr>
<tr>
<td>SEC APB2 Bus Clock Unit</td>
<td>0xF061_0000</td>
<td>0x0000_2000</td>
<td></td>
</tr>
<tr>
<td>SEC UART1</td>
<td>0xF061_2000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SEC SSP2 (SPI)</td>
<td>0xF061_3000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SEC_IIC3</td>
<td>0xF061_4000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SEC_RTC</td>
<td>0xF061_5000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SEC_Timer 0</td>
<td>0xF061_6000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SEC_Keypad Controller</td>
<td>0xF061_7000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SEC_JTAG Software</td>
<td>0xF061_8000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SEC_GPIO</td>
<td>0xF061_9000</td>
<td>0x000E_7000</td>
<td></td>
</tr>
<tr>
<td>Secure BCM config（Crypto)</td>
<td>0xF070_0000</td>
<td>0x0000_3800</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xF800_0000</strong></td>
<td><strong>0x07E0_0000</strong></td>
<td></td>
</tr>
<tr>
<td>ROM</td>
<td>0xFFE0_0000</td>
<td>0x0020_0000</td>
<td></td>
</tr>
<tr>
<td>DRAM_1</td>
<td>0x1_0000_0000</td>
<td>0x3_8000_0000</td>
<td></td>
</tr>
</tbody>
</table>

## 6.3 Real-Time CPU Domain Address Mapping

<table>
<tbody>
<tr>
<td><strong>Module</strong></td>
<td><strong>Address</strong></td>
<td><strong>Size</strong></td>
<td><strong>Note</strong></td>
</tr>
<tr>
<td>SRAM</td>
<td>0x0000_0000</td>
<td>0x0004_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0x0004_0000</strong></td>
<td><strong>0x2FFC_0000</strong></td>
<td></td>
</tr>
<tr>
<td>DDR</td>
<td>0x3000_0000</td>
<td>0x1000_0000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0x4000_0000</strong></td>
<td><strong>0x8087_0000</strong></td>
<td></td>
</tr>
<tr>
<td>R CAN</td>
<td>0xC087_0000</td>
<td>0x0000_4000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC087_4000</strong></td>
<td><strong>0x0000_4000</strong></td>
<td></td>
</tr>
<tr>
<td>sys_ctrl_regs</td>
<td>0xC088_0000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SHUB_UART0</td>
<td>0xC088_1000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>Audio_ctrl_reg</td>
<td>0xC088_2000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>CODEC ADMA</td>
<td>0xC088_3000</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>CODEC SSPA</td>
<td>0xC088_3100</td>
<td>0x0000_0300</td>
<td></td>
</tr>
<tr>
<td>I2S1 ADMA</td>
<td>0xC088_3400</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>I2S1 SSPA</td>
<td>0xC088_3500</td>
<td>0x0000_0300</td>
<td></td>
</tr>
<tr>
<td>HDMI ADMA</td>
<td>0xC088_3800</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>HDMI SSPA</td>
<td>0xC088_3900</td>
<td>0x0000_0300</td>
<td></td>
</tr>
<tr>
<td>I2S0 ADMA</td>
<td>0xC088_3C00</td>
<td>0x0000_0100</td>
<td></td>
</tr>
<tr>
<td>I2S0 SSPA</td>
<td>0xC088_3D00</td>
<td>0x0000_0300</td>
<td></td>
</tr>
<tr>
<td>AHBDMA</td>
<td>0xC088_4000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SHUB_SSP0 (SPI)</td>
<td>0xC088_5000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SHUB_SSP1 (SPI)</td>
<td>0xC088_6000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SHUB_I2C0</td>
<td>0xC088_7000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>SHUB_PWM0-9</td>
<td>0xC088_8000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>AON _TIMER</td>
<td>0xC088_9000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>AON_IPC2AP</td>
<td>0xC088_A000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC088_B000</strong></td>
<td><strong>0x0000_0800</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC088_B800</strong></td>
<td><strong>0x0000_0800</strong></td>
<td></td>
</tr>
<tr>
<td>AON _PMU_REG</td>
<td>0xC088_C000</td>
<td>0x0000_0800</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC088_C800</strong></td>
<td><strong>0x0000_0800</strong></td>
<td></td>
</tr>
<tr>
<td>SHUB_UART1</td>
<td>0xC088_D000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td>R_IR_RX</td>
<td>0xC088_E000</td>
<td>0x0000_1000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC089_0000</strong></td>
<td><strong>0x0004_0000</strong></td>
<td></td>
</tr>
<tr>
<td>Audio Buffer</td>
<td>0xC08D_0000</td>
<td>0x0000_4000</td>
<td></td>
</tr>
<tr>
<td><strong>Reserved</strong></td>
<td><strong>0xC08D_4000</strong></td>
<td><strong>0x1372_C000</strong></td>
<td></td>
</tr>
<tr>
<td>To AP APB</td>
<td>0xD400_0000</td>
<td>0x0040_0000</td>
<td></td>
</tr>
</tbody>
</table>
