[FPGAConfig]
name = ULTRA96
bitstream_path = design_1.bit

[PEConfig]
precision = 8
data_width = 128
Ti = 16
To = 16
Tr = 32
Tc = 32

[DataConfig]
image_height = 32
image_width = 32
image_channel = 16