Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb  7 18:33:48 2021
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_drc -file tran_dut_fil_drc_opted.rpt -pb tran_dut_fil_drc_opted.pb -rpx tran_dut_fil_drc_opted.rpx
| Design       : tran_dut_fil
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 31
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 24         |
| DPOP-1 | Warning  | PREG Output pipelining | 2          |
| DPOP-2 | Warning  | MREG Output pipelining | 4          |
| ZPS7-1 | Warning  | PS7 block required     | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/product_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_1 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_2 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_3 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_4 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_5 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_6 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_7 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_8 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_9 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/product_10 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/product_10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/product_10 input u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/product_10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9 output u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_9 output u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9 multiplier stage u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation/add_temp_9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_9 multiplier stage u_mwfil_chiftop/u_dut/u_tran_dut/u_bb_shaping1/u_FIR_Interpolation1/add_temp_9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/Product1_out1_1_reg multiplier stage u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/Product1_out1_1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/Product_out1_1_reg multiplier stage u_mwfil_chiftop/u_dut/u_tran_dut/u_bit_mapping/Product_out1_1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


