<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
		<HAS_SIM_LIB VALUE="ON" />
		<TREAT_DEFAULT_PORT_VALUE_AS_UNUSED VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="BYTE_SIZE" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="INDATA_ACLR" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="INDATA_REG" TYPE="STRING" VALUE="INCLOCK|UNREGISTERED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_FILE" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="MAXIMUM_DEPTH" TYPE="INTEGER" DEFAULT_VALUE="0" CONTEXT="SYNTH_ONLY" />
		<PARAMETER NAME="NUMWORDS" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="OUTDATA_ACLR" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="OUTDATA_REG" TYPE="STRING" VALUE="UNREGISTERED|OUTCLOCK|INCLOCK" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RAM_BLOCK_TYPE" TYPE="STRING" VALUE="AUTO|M-RAM(MEGARAM)|M4K|M512|M9K|M144K|MLAB(LUTRAM)" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDADDRESS_ACLR" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDADDRESS_REG" TYPE="STRING" VALUE="INCLOCK|OUTCLOCK|UNREGISTERED" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="RDCONTROL_ACLR" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="RDCONTROL_REG" TYPE="STRING" VALUE="INCLOCK|OUTCLOCK|UNREGISTERED" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="READ_DURING_WRITE_MODE_MIXED_PORTS" TYPE="STRING" VALUE="DONT_CARE|OLD_DATA|NEW_DATA" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="USE_EAB" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="WIDTH_BYTEENA" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="WIDTHAD" TYPE="INTEGER" />
		<PARAMETER NAME="WRADDRESS_ACLR" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRADDRESS_REG" TYPE="STRING" VALUE="INCLOCK|UNREGISTERED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_ACLR" TYPE="STRING" VALUE="ON|OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="WRCONTROL_REG" TYPE="STRING" VALUE="INCLOCK|UNREGISTERED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altdpram" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="byteena" TYPE="INPUT" WIDTH="WIDTH_BYTEENA" DEFAULT_VALUE="1" />
		<PORT NAME="data" TYPE="INPUT" WIDTH="WIDTH" DEFAULT_VALUE="1" />
		<PORT NAME="inclock" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="inclocken" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="outclock" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="outclocken" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="q" TYPE="OUTPUT" WIDTH="WIDTH" />
		<PORT NAME="rdaddress" TYPE="INPUT" WIDTH="WIDTHAD" />
		<PORT NAME="rdaddressstall" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="rden" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="wraddress" TYPE="INPUT" WIDTH="WIDTHAD" />
		<PORT NAME="wraddressstall" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="wren" TYPE="INPUT" SIM_DEFAULT_VALUE="0" />
	</PORTS>
</ROOT>
