{"Kihwan Choi": [0.9950293302536011, ["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation", ["Kihwan Choi", "Wonbok Lee", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2004.1382538", "iccad", 2004]], "Wonbok Lee": [0.5, ["Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation", ["Kihwan Choi", "Wonbok Lee", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2004.1382538", "iccad", 2004]], "Chanhee Oh": [0.7742477208375931, ["Delay noise pessimism reduction by logic correlations", ["Alexey Glebov", "Sergey Gavrilov", "R. Soloviev", "Vladimir Zolotov", "Murat R. Becer", "Chanhee Oh", "Rajendran Panda"], "https://doi.org/10.1109/ICCAD.2004.1382564", "iccad", 2004]], "Young-Il Kim": [0.9972822517156601, ["Automatic translation of behavioral testbench for fully accelerated simulation", ["Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2004.1382574", "iccad", 2004]], "Chong-Min Kyung": [0.5, ["Automatic translation of behavioral testbench for fully accelerated simulation", ["Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1109/ICCAD.2004.1382574", "iccad", 2004]], "Kangmin Lee": [0.5, ["SILENT: serialized low energy transmission coding for on-chip interconnection networks", ["Kangmin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1109/ICCAD.2004.1382618", "iccad", 2004]], "Se-Joong Lee": [0.9990580976009369, ["SILENT: serialized low energy transmission coding for on-chip interconnection networks", ["Kangmin Lee", "Se-Joong Lee", "Hoi-Jun Yoo"], "https://doi.org/10.1109/ICCAD.2004.1382618", "iccad", 2004]], "Dong Hyun Baik": [0.9940284192562103, ["A yield improvement methodology using pre- and post-silicon statistical clock scheduling", ["Jeng-Liang Tsai", "Dong Hyun Baik", "Charlie Chung-Ping Chen", "Kewal K. Saluja"], "https://doi.org/10.1109/ICCAD.2004.1382649", "iccad", 2004]], "Jintae Kim": [0.8594925254583359, ["Techniques for improving the accuracy of geometric-programming based analog circuit design optimization", ["Jintae Kim", "Jaeseo Lee", "Lieven Vandenberghe"], "https://doi.org/10.1109/ICCAD.2004.1382695", "iccad", 2004]], "Jaeseo Lee": [0.9878623783588409, ["Techniques for improving the accuracy of geometric-programming based analog circuit design optimization", ["Jintae Kim", "Jaeseo Lee", "Lieven Vandenberghe"], "https://doi.org/10.1109/ICCAD.2004.1382695", "iccad", 2004]]}