# Project
To DO: All in Verilog HDL

Design FSM

Design: LCRC, LCRC Testbench, Replay Buffer , Replay Buffer Testbench

Simulations for Replay Buffer and LCRC

DEMO - 11/18 REPORT - 11/25
