#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002397d5b2510 .scope module, "Monocycle" "Monocycle" 2 8;
 .timescale 0 0;
v000002397d6022a0_0 .net "ALUOp", 1 0, v000002397d5b8db0_0;  1 drivers
v000002397d601a80_0 .net "ALUSrc", 0 0, v000002397d5b92b0_0;  1 drivers
v000002397d602480_0 .net "Branch", 0 0, v000002397d5b95d0_0;  1 drivers
v000002397d602de0_0 .net "Jump", 0 0, v000002397d5b89f0_0;  1 drivers
v000002397d602b60_0 .net "MemRead", 0 0, v000002397d5b8bd0_0;  1 drivers
v000002397d6036a0_0 .net "MemWrite", 0 0, v000002397d5b9530_0;  1 drivers
v000002397d603100_0 .net "MemtoReg", 0 0, v000002397d5b8a90_0;  1 drivers
v000002397d603380_0 .net "PC4_outpuIF", 15 0, v000002397d601230_0;  1 drivers
v000002397d6018a0_0 .var "PCScr_inputIF", 0 0;
v000002397d602340_0 .net "PCSrc", 0 0, v000002397d6005b0_0;  1 drivers
v000002397d602e80_0 .net "RegDst", 0 0, v000002397d5b8c70_0;  1 drivers
v000002397d602f20_0 .net "RegWrite", 0 0, v000002397d5b8b30_0;  1 drivers
v000002397d6031a0_0 .net "Zero", 0 0, v000002397d5fe5a0_0;  1 drivers
o000002397d5c0198 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002397d6025c0_0 .net "branch_outputEX", 15 0, o000002397d5c0198;  0 drivers
v000002397d602840_0 .var "clock", 0 0;
v000002397d6032e0_0 .net "dataRead_outputMEM", 15 0, v000002397d600510_0;  1 drivers
v000002397d603420_0 .var "dataToWriteFromWB", 15 0;
v000002397d601b20_0 .net "dataToWriteOnID", 15 0, v000002397d6020c0_0;  1 drivers
v000002397d601c60_0 .net "extdSignal_outputID", 15 0, v000002397d5ff5e0_0;  1 drivers
v000002397d602980_0 .net "instruction_outputIF", 15 0, v000002397d601190_0;  1 drivers
v000002397d602660_0 .net "readData1_outputID", 15 0, v000002397d5ff040_0;  1 drivers
v000002397d602160_0 .net "readData2_outputID", 15 0, v000002397d5fde20_0;  1 drivers
v000002397d6027a0_0 .net "resultALU_outputEX", 15 0, v000002397d5fd7e0_0;  1 drivers
v000002397d602c00_0 .var "shiftAddress_inputIF", 15 0;
v000002397d601940_0 .net "shiftAddress_outputEX", 15 0, v000002397d5fe500_0;  1 drivers
L_000002397d602ca0 .part v000002397d601190_0, 12, 4;
L_000002397d6034c0 .part v000002397d601190_0, 9, 3;
L_000002397d601800 .part v000002397d601190_0, 6, 3;
L_000002397d6019e0 .part v000002397d601190_0, 3, 3;
L_000002397d601bc0 .part v000002397d601190_0, 0, 3;
L_000002397d601d00 .part v000002397d601190_0, 0, 6;
L_000002397d601e40 .part v000002397d601190_0, 0, 3;
S_000002397d5bef70 .scope module, "control" "ControlUnity" 2 76, 3 1 0, S_000002397d5b2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 2 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "Jump";
v000002397d5b8db0_0 .var "ALUOp", 1 0;
v000002397d5b92b0_0 .var "ALUSrc", 0 0;
v000002397d5b95d0_0 .var "Branch", 0 0;
v000002397d5b89f0_0 .var "Jump", 0 0;
v000002397d5b8bd0_0 .var "MemRead", 0 0;
v000002397d5b9530_0 .var "MemWrite", 0 0;
v000002397d5b8a90_0 .var "MemtoReg", 0 0;
v000002397d5b8c70_0 .var "RegDst", 0 0;
v000002397d5b8b30_0 .var "RegWrite", 0 0;
v000002397d5b8e50_0 .net "clock", 0 0, v000002397d602840_0;  1 drivers
v000002397d5b8ef0_0 .net "opcode", 3 0, L_000002397d602ca0;  1 drivers
E_000002397d5acd10/0 .event negedge, v000002397d5b8e50_0;
E_000002397d5acd10/1 .event posedge, v000002397d5b8e50_0;
E_000002397d5acd10 .event/or E_000002397d5acd10/0, E_000002397d5acd10/1;
S_000002397d5bf100 .scope module, "exmain" "EX" 2 106, 4 8 0, S_000002397d5b2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "Zero";
    .port_info 3 /INPUT 16 "nextAddress";
    .port_info 4 /INPUT 16 "PC4";
    .port_info 5 /INPUT 3 "funct";
    .port_info 6 /INPUT 2 "ALUOp";
    .port_info 7 /INPUT 16 "dataID1";
    .port_info 8 /INPUT 16 "dataID2";
    .port_info 9 /OUTPUT 16 "jumpResult";
    .port_info 10 /OUTPUT 16 "outputBranch";
    .port_info 11 /OUTPUT 16 "outputALU";
v000002397d5fdf60_0 .net "ALUOp", 1 0, v000002397d5b8db0_0;  alias, 1 drivers
o000002397d5bff88 .functor BUFZ 1, C4<z>; HiZ drive
v000002397d5fdec0_0 .net "ALUSrc", 0 0, o000002397d5bff88;  0 drivers
v000002397d5fd920_0 .net "Branch", 0 0, v000002397d5b95d0_0;  alias, 1 drivers
v000002397d5feaa0_0 .net "PC4", 15 0, v000002397d601230_0;  alias, 1 drivers
v000002397d5fea00_0 .net "Zero", 0 0, v000002397d5fe5a0_0;  alias, 1 drivers
v000002397d5ff540_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5fe640_0 .net "dataID1", 15 0, v000002397d5ff040_0;  alias, 1 drivers
v000002397d5ff180_0 .net "dataID2", 15 0, v000002397d5fde20_0;  alias, 1 drivers
v000002397d5fefa0_0 .net "funct", 2 0, L_000002397d601e40;  1 drivers
v000002397d5fed20_0 .net "jumpResult", 15 0, v000002397d5fe500_0;  alias, 1 drivers
v000002397d5fe780_0 .net "nextAddress", 15 0, v000002397d5ff5e0_0;  alias, 1 drivers
v000002397d5ff0e0_0 .net "outputALU", 15 0, v000002397d5fd7e0_0;  alias, 1 drivers
v000002397d5fef00_0 .net "outputALUControl", 2 0, v000002397d5b9210_0;  1 drivers
v000002397d5ff2c0_0 .net "outputALUSrc", 15 0, v000002397d5fd9c0_0;  1 drivers
v000002397d5feb40_0 .net "outputBranch", 15 0, o000002397d5c0198;  alias, 0 drivers
v000002397d5fe1e0_0 .net "shiftedAddress", 15 0, v000002397d5fdba0_0;  1 drivers
S_000002397d572f00 .scope module, "ALUCtrl" "ALUControl" 4 52, 5 1 0, S_000002397d5bf100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "funct";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 3 "outputALUControl";
v000002397d5b8f90_0 .net "ALUOp", 1 0, v000002397d5b8db0_0;  alias, 1 drivers
v000002397d5b90d0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5b9170_0 .net "funct", 2 0, L_000002397d601e40;  alias, 1 drivers
v000002397d5b9210_0 .var "outputALUControl", 2 0;
E_000002397d5ac510 .event anyedge, v000002397d5b8db0_0, v000002397d5b9170_0;
S_000002397d573090 .scope module, "adder" "Adder" 4 37, 6 1 0, S_000002397d5bf100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "input1";
    .port_info 2 /INPUT 16 "input2";
    .port_info 3 /OUTPUT 16 "result";
v000002397d5b9490_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5b9350_0 .net "input1", 15 0, v000002397d601230_0;  alias, 1 drivers
v000002397d5b93f0_0 .net "input2", 15 0, v000002397d5fdba0_0;  alias, 1 drivers
v000002397d5fe500_0 .var "result", 15 0;
S_000002397d5823f0 .scope module, "alu" "ALU" 4 59, 7 1 0, S_000002397d5bf100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "input1";
    .port_info 2 /INPUT 16 "input2";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 16 "result";
v000002397d5fdc40_0 .net "ALUControl", 2 0, v000002397d5b9210_0;  alias, 1 drivers
v000002397d5fe5a0_0 .var "Zero", 0 0;
v000002397d5ff360_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5fe6e0_0 .net "input1", 15 0, v000002397d5ff040_0;  alias, 1 drivers
v000002397d5fda60_0 .net "input2", 15 0, v000002397d5fd9c0_0;  alias, 1 drivers
v000002397d5fd7e0_0 .var "result", 15 0;
E_000002397d5ac7d0 .event anyedge, v000002397d5fd7e0_0;
E_000002397d5acd90 .event posedge, v000002397d5b8e50_0;
S_000002397d582580 .scope module, "muxALU" "MUX" 4 44, 8 1 0, S_000002397d5bf100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "data1";
    .port_info 2 /INPUT 16 "data2";
    .port_info 3 /INPUT 1 "ctrl";
    .port_info 4 /OUTPUT 16 "outputMux";
v000002397d5fec80_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5fe140_0 .net "ctrl", 0 0, o000002397d5bff88;  alias, 0 drivers
v000002397d5ff400_0 .net "data1", 15 0, v000002397d5fde20_0;  alias, 1 drivers
v000002397d5fd880_0 .net "data2", 15 0, v000002397d5ff5e0_0;  alias, 1 drivers
v000002397d5fd9c0_0 .var "outputMux", 15 0;
S_000002397d56a510 .scope module, "shift" "ShiftLeft" 4 31, 9 1 0, S_000002397d5bf100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "signal";
    .port_info 2 /OUTPUT 16 "shiftedSignal";
v000002397d5fe820_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5fdba0_0 .var "shiftedSignal", 15 0;
v000002397d5fe3c0_0 .net "signal", 15 0, v000002397d5ff5e0_0;  alias, 1 drivers
S_000002397d56a6a0 .scope module, "idmain" "ID" 2 90, 10 5 0, S_000002397d5b2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "rs";
    .port_info 2 /INPUT 3 "rt";
    .port_info 3 /INPUT 3 "rd";
    .port_info 4 /INPUT 3 "funct";
    .port_info 5 /INPUT 6 "signalToExtend";
    .port_info 6 /INPUT 16 "dataToWrite";
    .port_info 7 /INPUT 1 "RegWrite";
    .port_info 8 /INPUT 1 "RegDst";
    .port_info 9 /OUTPUT 16 "readData1";
    .port_info 10 /OUTPUT 16 "readData2";
    .port_info 11 /OUTPUT 16 "extendedSignal";
v000002397d5fe280_0 .net "RegDst", 0 0, v000002397d5b8c70_0;  alias, 1 drivers
v000002397d600f10_0 .net "RegWrite", 0 0, v000002397d5b8b30_0;  alias, 1 drivers
v000002397d600830_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d600d30_0 .net "dataToWrite", 15 0, v000002397d603420_0;  1 drivers
v000002397d600290_0 .net "extendedSignal", 15 0, v000002397d5ff5e0_0;  alias, 1 drivers
v000002397d601690_0 .net "funct", 2 0, L_000002397d601bc0;  1 drivers
v000002397d600010_0 .net "outputMux", 2 0, v000002397d5fdd80_0;  1 drivers
v000002397d601550_0 .net "rd", 2 0, L_000002397d6019e0;  1 drivers
v000002397d600e70_0 .net "readData1", 15 0, v000002397d5ff040_0;  alias, 1 drivers
v000002397d600fb0_0 .net "readData2", 15 0, v000002397d5fde20_0;  alias, 1 drivers
v000002397d5ffcf0_0 .net "rs", 2 0, L_000002397d6034c0;  1 drivers
v000002397d6012d0_0 .net "rt", 2 0, L_000002397d601800;  1 drivers
v000002397d5ff7f0_0 .net "signalToExtend", 5 0, L_000002397d601d00;  1 drivers
S_000002397d4c6900 .scope module, "bank" "RegisterBank" 10 36, 11 1 0, S_000002397d56a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 3 "rs";
    .port_info 3 /INPUT 3 "rt";
    .port_info 4 /INPUT 3 "rd";
    .port_info 5 /INPUT 16 "dataToWrite";
    .port_info 6 /OUTPUT 16 "data1";
    .port_info 7 /OUTPUT 16 "data2";
v000002397d5fe8c0_0 .net "RegWrite", 0 0, v000002397d5b8b30_0;  alias, 1 drivers
v000002397d5febe0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5ff040_0 .var "data1", 15 0;
v000002397d5fde20_0 .var "data2", 15 0;
v000002397d5fe0a0_0 .net "dataToWrite", 15 0, v000002397d603420_0;  alias, 1 drivers
v000002397d5fe320_0 .net "rd", 2 0, v000002397d5fdd80_0;  alias, 1 drivers
v000002397d5fe000_0 .var/i "reg3", 31 0;
v000002397d5fe960 .array "registers", 0 15, 2 0;
v000002397d5ff220_0 .net "rs", 2 0, L_000002397d6034c0;  alias, 1 drivers
v000002397d5fdce0_0 .net "rt", 2 0, L_000002397d601800;  alias, 1 drivers
E_000002397d5adbd0 .event negedge, v000002397d5b8e50_0;
S_000002397d4c6a90 .scope module, "extensor" "SignalExtensor" 10 46, 12 1 0, S_000002397d56a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 6 "signal6";
    .port_info 2 /OUTPUT 16 "signal16";
v000002397d5ff4a0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5ff5e0_0 .var "signal16", 15 0;
v000002397d5ff680_0 .net "signal6", 5 0, L_000002397d601d00;  alias, 1 drivers
S_000002397d558960 .scope module, "mux" "MUXRegisters" 10 28, 13 1 0, S_000002397d56a6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "data1";
    .port_info 2 /INPUT 3 "data2";
    .port_info 3 /INPUT 1 "ctrl";
    .port_info 4 /OUTPUT 3 "outputMux";
v000002397d5fe460_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5fedc0_0 .net "ctrl", 0 0, v000002397d5b8c70_0;  alias, 1 drivers
v000002397d5fdb00_0 .net "data1", 2 0, L_000002397d601800;  alias, 1 drivers
v000002397d5fee60_0 .net "data2", 2 0, L_000002397d6019e0;  alias, 1 drivers
v000002397d5fdd80_0 .var "outputMux", 2 0;
E_000002397d5ad550 .event anyedge, v000002397d5b8e50_0;
S_000002397d558af0 .scope module, "ifmain" "IF" 2 68, 14 6 0, S_000002397d5b2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "shiftAddress";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /OUTPUT 16 "outputIstruction";
    .port_info 4 /OUTPUT 16 "outputMux";
v000002397d5ffa70_0 .net "PCSrc", 0 0, v000002397d6018a0_0;  1 drivers
v000002397d600bf0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5ffe30_0 .net "outputIstruction", 15 0, v000002397d601190_0;  alias, 1 drivers
v000002397d600470_0 .net "outputMux", 15 0, v000002397d601230_0;  alias, 1 drivers
v000002397d601410_0 .var "outputMux_inpPC", 15 0;
v000002397d5ffd90_0 .net "outputPC", 15 0, v000002397d6003d0_0;  1 drivers
v000002397d6014b0_0 .net "outputPC4", 15 0, v000002397d600ab0_0;  1 drivers
v000002397d5ffbb0_0 .net "shiftAddress", 15 0, v000002397d602c00_0;  1 drivers
S_000002397d573400 .scope module, "memIn" "InstructionMemory" 14 46, 15 1 0, S_000002397d558af0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 16 "instructionOutput";
    .port_info 2 /INPUT 1 "clock";
L_000002397d663838 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002397d600dd0_0 .net "address", 3 0, L_000002397d663838;  1 drivers
v000002397d5ff890_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d601190_0 .var "instructionOutput", 15 0;
v000002397d601050 .array "instructions", 0 15, 15 0;
S_000002397d573590 .scope module, "mux" "MuxIF" 14 28, 16 1 0, S_000002397d558af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "PCSrc";
    .port_info 2 /INPUT 16 "inputPC4Mux";
    .port_info 3 /INPUT 16 "signalShifted";
    .port_info 4 /OUTPUT 16 "response";
v000002397d6010f0_0 .net "PCSrc", 0 0, v000002397d6018a0_0;  alias, 1 drivers
v000002397d6015f0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5ff930_0 .net "inputPC4Mux", 15 0, v000002397d600ab0_0;  alias, 1 drivers
v000002397d601230_0 .var "response", 15 0;
v000002397d600330_0 .net "signalShifted", 15 0, v000002397d602c00_0;  alias, 1 drivers
E_000002397d5add50 .event anyedge, v000002397d6010f0_0, v000002397d600330_0, v000002397d5ff930_0;
S_000002397d579590 .scope module, "pc" "PC" 14 36, 17 1 0, S_000002397d558af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "inp";
    .port_info 2 /OUTPUT 16 "outp";
v000002397d601370_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d5ffc50_0 .net "inp", 15 0, v000002397d601230_0;  alias, 1 drivers
v000002397d6003d0_0 .var "outp", 15 0;
E_000002397d5ad690 .event anyedge, v000002397d5b9350_0;
S_000002397d579720 .scope module, "pc4" "AddPC4" 14 41, 18 1 0, S_000002397d558af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "PC";
    .port_info 2 /OUTPUT 16 "PC4";
v000002397d600a10_0 .net "PC", 15 0, v000002397d6003d0_0;  alias, 1 drivers
v000002397d600ab0_0 .var "PC4", 15 0;
v000002397d5ff9d0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
S_000002397d663040 .scope module, "memmain" "MEM" 2 122, 19 4 0, S_000002397d5b2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "Branch";
    .port_info 5 /INPUT 16 "address";
    .port_info 6 /INPUT 16 "writeData";
    .port_info 7 /INPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 16 "outputDataRead";
v000002397d600790_0 .net "Branch", 0 0, v000002397d5b95d0_0;  alias, 1 drivers
v000002397d6008d0_0 .net "MemRead", 0 0, v000002397d5b8bd0_0;  alias, 1 drivers
v000002397d600970_0 .net "MemWrite", 0 0, v000002397d5b9530_0;  alias, 1 drivers
v000002397d600c90_0 .net "PCSrc", 0 0, v000002397d6005b0_0;  alias, 1 drivers
v000002397d602d40_0 .net "RegDst", 0 0, v000002397d5b8c70_0;  alias, 1 drivers
v000002397d602020_0 .net "Zero", 0 0, v000002397d5fe5a0_0;  alias, 1 drivers
v000002397d602fc0_0 .net "address", 15 0, v000002397d5fd7e0_0;  alias, 1 drivers
v000002397d6023e0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d602200_0 .net "outputDataRead", 15 0, v000002397d600510_0;  alias, 1 drivers
v000002397d603560_0 .net "writeData", 15 0, v000002397d5fde20_0;  alias, 1 drivers
S_000002397d662b90 .scope module, "branch" "Branch" 19 27, 20 1 0, S_000002397d663040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "s1";
    .port_info 2 /INPUT 1 "s2";
    .port_info 3 /OUTPUT 1 "outputBranch";
v000002397d5ffed0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d6005b0_0 .var "outputBranch", 0 0;
v000002397d5ffb10_0 .net "s1", 0 0, v000002397d5b95d0_0;  alias, 1 drivers
v000002397d5fff70_0 .net "s2", 0 0, v000002397d5fe5a0_0;  alias, 1 drivers
S_000002397d663360 .scope module, "dataMem" "DataMemory" 19 18, 21 1 0, S_000002397d663040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 16 "address";
    .port_info 4 /INPUT 16 "writeData";
    .port_info 5 /OUTPUT 16 "dataRead";
v000002397d600650_0 .net "MemRead", 0 0, v000002397d5b8bd0_0;  alias, 1 drivers
v000002397d6000b0_0 .net "MemWrite", 0 0, v000002397d5b9530_0;  alias, 1 drivers
v000002397d600150_0 .net "address", 15 0, v000002397d5fd7e0_0;  alias, 1 drivers
v000002397d6001f0_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d600b50 .array "data", 0 1599, 15 0;
v000002397d600510_0 .var "dataRead", 15 0;
v000002397d6006f0_0 .net "writeData", 15 0, v000002397d5fde20_0;  alias, 1 drivers
S_000002397d6634f0 .scope module, "wbmain" "WB" 2 135, 22 3 0, S_000002397d5b2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemtoReg";
    .port_info 2 /INPUT 16 "dataReadMEM";
    .port_info 3 /INPUT 16 "resultALU";
    .port_info 4 /OUTPUT 16 "outputWB";
v000002397d602520_0 .net "MemtoReg", 0 0, v000002397d5b8a90_0;  alias, 1 drivers
v000002397d602a20_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d602700_0 .net "dataReadMEM", 15 0, v000002397d600510_0;  alias, 1 drivers
v000002397d602ac0_0 .net "outputWB", 15 0, v000002397d6020c0_0;  alias, 1 drivers
v000002397d603240_0 .net "resultALU", 15 0, v000002397d5fd7e0_0;  alias, 1 drivers
S_000002397d662870 .scope module, "muxWB" "MUX" 22 12, 8 1 0, S_000002397d6634f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "data1";
    .port_info 2 /INPUT 16 "data2";
    .port_info 3 /INPUT 1 "ctrl";
    .port_info 4 /OUTPUT 16 "outputMux";
v000002397d603060_0 .net "clock", 0 0, v000002397d602840_0;  alias, 1 drivers
v000002397d601da0_0 .net "ctrl", 0 0, v000002397d5b8a90_0;  alias, 1 drivers
v000002397d603600_0 .net "data1", 15 0, v000002397d600510_0;  alias, 1 drivers
v000002397d6028e0_0 .net "data2", 15 0, v000002397d5fd7e0_0;  alias, 1 drivers
v000002397d6020c0_0 .var "outputMux", 15 0;
    .scope S_000002397d573590;
T_0 ;
    %wait E_000002397d5add50;
    %load/vec4 v000002397d6010f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002397d600330_0;
    %assign/vec4 v000002397d601230_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002397d5ff930_0;
    %assign/vec4 v000002397d601230_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002397d579590;
T_1 ;
    %wait E_000002397d5ad690;
    %load/vec4 v000002397d5ffc50_0;
    %store/vec4 v000002397d6003d0_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002397d579720;
T_2 ;
    %wait E_000002397d5acd10;
    %load/vec4 v000002397d600a10_0;
    %addi 4, 0, 16;
    %store/vec4 v000002397d600ab0_0, 0, 16;
    %jmp T_2;
    .thread T_2;
    .scope S_000002397d573400;
T_3 ;
    %pushi/vec4 4176, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 4177, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 4178, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 4183, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 4095, 4095, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 8314, 56, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 12410, 56, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 18942, 56, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %pushi/vec4 18942, 56, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d601050, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002397d573400;
T_4 ;
    %wait E_000002397d5acd90;
    %load/vec4 v000002397d600dd0_0;
    %cmpi/u 8, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.0, 5;
    %vpi_call 15 28 "$monitor", "Instrucao nao suportada. Executando a poxima instrucao..." {0 0 0};
T_4.0 ;
    %load/vec4 v000002397d600dd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002397d601050, 4;
    %store/vec4 v000002397d601190_0, 0, 16;
    %jmp T_4;
    .thread T_4;
    .scope S_000002397d558af0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002397d601410_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_000002397d558af0;
T_6 ;
    %wait E_000002397d5ad690;
    %load/vec4 v000002397d600470_0;
    %store/vec4 v000002397d601410_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002397d5bef70;
T_7 ;
    %wait E_000002397d5acd10;
    %load/vec4 v000002397d5b8ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b92b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b9530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b95d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002397d5b8db0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b89f0_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b8c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b92b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b8b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b9530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b95d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002397d5b8db0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b89f0_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b92b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b8a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b8b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b9530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b95d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002397d5b8db0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b89f0_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b92b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b9530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b95d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002397d5b8db0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b89f0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b92b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b9530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5b95d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002397d5b8db0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5b89f0_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002397d558960;
T_8 ;
    %wait E_000002397d5ad550;
    %load/vec4 v000002397d5fedc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000002397d5fdb00_0;
    %store/vec4 v000002397d5fdd80_0, 0, 3;
T_8.0 ;
    %load/vec4 v000002397d5fedc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002397d5fee60_0;
    %store/vec4 v000002397d5fdd80_0, 0, 3;
T_8.2 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002397d4c6900;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002397d5fe960, 4, 0;
    %end;
    .thread T_9;
    .scope S_000002397d4c6900;
T_10 ;
    %wait E_000002397d5acd90;
    %load/vec4 v000002397d5ff220_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002397d5fe960, 4;
    %pad/u 16;
    %store/vec4 v000002397d5ff040_0, 0, 16;
    %load/vec4 v000002397d5fdce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002397d5fe960, 4;
    %pad/u 16;
    %store/vec4 v000002397d5fde20_0, 0, 16;
    %jmp T_10;
    .thread T_10;
    .scope S_000002397d4c6900;
T_11 ;
    %wait E_000002397d5adbd0;
    %load/vec4 v000002397d5fe8c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000002397d5fe0a0_0;
    %pad/u 3;
    %ix/getv/s 3, v000002397d5fe000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002397d5fe960, 0, 4;
T_11.0 ;
    %vpi_call 11 38 "$monitor", "aaa %b", v000002397d5fe8c0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_000002397d4c6a90;
T_12 ;
    %wait E_000002397d5acd90;
    %load/vec4 v000002397d5ff680_0;
    %pad/u 16;
    %addi 0, 0, 16;
    %store/vec4 v000002397d5ff5e0_0, 0, 16;
    %jmp T_12;
    .thread T_12;
    .scope S_000002397d56a6a0;
T_13 ;
    %wait E_000002397d5acd90;
    %vpi_call 10 25 "$monitor", "%b", v000002397d600fb0_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_000002397d56a510;
T_14 ;
    %wait E_000002397d5acd90;
    %load/vec4 v000002397d5fe3c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002397d5fdba0_0, 0, 16;
    %jmp T_14;
    .thread T_14;
    .scope S_000002397d573090;
T_15 ;
    %wait E_000002397d5acd10;
    %load/vec4 v000002397d5b9350_0;
    %load/vec4 v000002397d5b93f0_0;
    %add;
    %store/vec4 v000002397d5fe500_0, 0, 16;
    %jmp T_15;
    .thread T_15;
    .scope S_000002397d582580;
T_16 ;
    %wait E_000002397d5acd10;
    %load/vec4 v000002397d5fe140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002397d5ff400_0;
    %store/vec4 v000002397d5fd9c0_0, 0, 16;
T_16.0 ;
    %load/vec4 v000002397d5fe140_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000002397d5fd880_0;
    %store/vec4 v000002397d5fd9c0_0, 0, 16;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002397d572f00;
T_17 ;
    %wait E_000002397d5ac510;
    %load/vec4 v000002397d5b8f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002397d5b9210_0, 0, 3;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002397d5b9210_0, 0, 3;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v000002397d5b9170_0;
    %store/vec4 v000002397d5b9210_0, 0, 3;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002397d5b9210_0, 0, 3;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002397d5823f0;
T_18 ;
    %wait E_000002397d5acd90;
    %load/vec4 v000002397d5fdc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.0 ;
    %load/vec4 v000002397d5fe6e0_0;
    %load/vec4 v000002397d5fda60_0;
    %and;
    %store/vec4 v000002397d5fd7e0_0, 0, 16;
    %jmp T_18.5;
T_18.1 ;
    %load/vec4 v000002397d5fe6e0_0;
    %load/vec4 v000002397d5fda60_0;
    %or;
    %store/vec4 v000002397d5fd7e0_0, 0, 16;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v000002397d5fe6e0_0;
    %load/vec4 v000002397d5fda60_0;
    %add;
    %store/vec4 v000002397d5fd7e0_0, 0, 16;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v000002397d5fe6e0_0;
    %load/vec4 v000002397d5fda60_0;
    %sub;
    %store/vec4 v000002397d5fd7e0_0, 0, 16;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v000002397d5fe6e0_0;
    %load/vec4 v000002397d5fda60_0;
    %cmp/u;
    %jmp/0xz  T_18.6, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002397d5fd7e0_0, 0, 16;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002397d5fd7e0_0, 0, 16;
T_18.7 ;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18;
    .scope S_000002397d5823f0;
T_19 ;
    %wait E_000002397d5ac7d0;
    %load/vec4 v000002397d5fd7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d5fe5a0_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d5fe5a0_0, 0, 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002397d663360;
T_20 ;
    %wait E_000002397d5acd90;
    %load/vec4 v000002397d600650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %ix/getv 4, v000002397d600150_0;
    %load/vec4a v000002397d600b50, 4;
    %store/vec4 v000002397d600510_0, 0, 16;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002397d663360;
T_21 ;
    %wait E_000002397d5adbd0;
    %load/vec4 v000002397d6000b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000002397d6006f0_0;
    %ix/getv 3, v000002397d600150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002397d600b50, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002397d662b90;
T_22 ;
    %wait E_000002397d5acd90;
    %load/vec4 v000002397d5ffb10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_22.0, 8;
    %load/vec4 v000002397d5fff70_0;
    %and;
T_22.0;
    %store/vec4 v000002397d6005b0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000002397d662870;
T_23 ;
    %wait E_000002397d5acd10;
    %load/vec4 v000002397d601da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000002397d603600_0;
    %store/vec4 v000002397d6020c0_0, 0, 16;
T_23.0 ;
    %load/vec4 v000002397d601da0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %load/vec4 v000002397d6028e0_0;
    %store/vec4 v000002397d6020c0_0, 0, 16;
T_23.2 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002397d5b2510;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002397d602840_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002397d602c00_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002397d6018a0_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000002397d5b2510;
T_25 ;
    %delay 5, 0;
    %load/vec4 v000002397d602840_0;
    %inv;
    %store/vec4 v000002397d602840_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_000002397d5b2510;
T_26 ;
    %wait E_000002397d5acd90;
    %vpi_call 2 61 "$monitor", "\303\251 pra ser resultado 011 -> %b", v000002397d602980_0 {0 0 0};
    %load/vec4 v000002397d602340_0;
    %store/vec4 v000002397d6018a0_0, 0, 1;
    %load/vec4 v000002397d601b20_0;
    %store/vec4 v000002397d603420_0, 0, 16;
    %load/vec4 v000002397d601940_0;
    %store/vec4 v000002397d602c00_0, 0, 16;
    %jmp T_26;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "Monocycle.v";
    "./ControlUnity.v";
    "./EX.v";
    "./ALUControl.v";
    "./adder.v";
    "./ALU.v";
    "./MUX.v";
    "./ShiftLeft.v";
    "./ID.v";
    "./RegisterBank.v";
    "./SignalExtensor.v";
    "./MUXRegisters.v";
    "./IF.v";
    "./InstructionMemory.v";
    "./MuxIF.v";
    "./PC.v";
    "./AddPC4.v";
    "./MEM.v";
    "./Branch.v";
    "./DataMemory.v";
    "./WB.v";
