// Seed: 2527936612
module module_0 #(
    parameter id_11 = 32'd5
) (
    output uwire id_0,
    input wire id_1,
    output tri1 id_2,
    input wand id_3,
    output supply1 id_4,
    input uwire id_5
    , id_8,
    output uwire id_6
);
  bit id_9, id_10;
  wire [1 : -1] _id_11;
  always @(posedge {
    -1,
    id_9
  } or posedge id_11)
    if (-1 == 1) assign id_4[-1 : id_11] = -1;
    else id_10 <= id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4,
    output wire id_5,
    output supply0 id_6,
    input tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output wand id_11,
    output supply1 id_12,
    input wire id_13,
    output wand id_14
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_11,
      id_4,
      id_9,
      id_4,
      id_2
  );
endmodule
