{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 10:32:34 2019 " "Info: Processing started: Thu Dec 19 10:32:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 show " "Info: Found entity 1: show" {  } { { "show.v" "" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selfadder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file selfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 selfadder " "Info: Found entity 1: selfadder" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "original_to_100hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file original_to_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 original_to_100HZ " "Info: Found entity 1: original_to_100HZ" {  } { { "original_to_100HZ.v" "" { Text "C:/Users/Administrator/Desktop/clock2/original_to_100HZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "original_to_2hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file original_to_2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 original_to_2HZ " "Info: Found entity 1: original_to_2HZ" {  } { { "original_to_2HZ.v" "" { Text "C:/Users/Administrator/Desktop/clock2/original_to_2HZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "original_to_1khz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file original_to_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 original_to_1kHZ " "Info: Found entity 1: original_to_1kHZ" {  } { { "original_to_1kHZ.v" "" { Text "C:/Users/Administrator/Desktop/clock2/original_to_1kHZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "original_to_1hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file original_to_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 original_to_1HZ " "Info: Found entity 1: original_to_1HZ" {  } { { "original_to_1HZ.v" "" { Text "C:/Users/Administrator/Desktop/clock2/original_to_1HZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_signal " "Info: Found entity 1: clock_signal" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_signal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alarm_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_signal " "Info: Found entity 1: alarm_signal" {  } { { "alarm_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/alarm_signal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "show.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at show.v(16): instance has no name" {  } { { "show.v" "" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "show.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at show.v(17): instance has no name" {  } { { "show.v" "" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "show.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at show.v(18): instance has no name" {  } { { "show.v" "" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "show.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at show.v(19): instance has no name" {  } { { "show.v" "" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "show.v(20) " "Critical Warning (10846): Verilog HDL Instantiation warning at show.v(20): instance has no name" {  } { { "show.v" "" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "show.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at show.v(21): instance has no name" {  } { { "show.v" "" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(77) " "Critical Warning (10846): Verilog HDL Instantiation warning at clock.v(77): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "clock.v(129) " "Warning (10270): Verilog HDL Case Statement warning at clock.v(129): incomplete case statement has no default case item" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 129 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clock.v(129) " "Info (10264): Verilog HDL Case Statement information at clock.v(129): all case item expressions in this case statement are onehot" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carryclk clock.v(116) " "Warning (10240): Verilog HDL Always Construct warning at clock.v(116): inferring latch(es) for variable \"carryclk\", which holds its previous value in one or more paths through the always construct" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 116 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryclk\[0\] clock.v(162) " "Info (10041): Inferred latch for \"carryclk\[0\]\" at clock.v(162)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryclk\[1\] clock.v(162) " "Info (10041): Inferred latch for \"carryclk\[1\]\" at clock.v(162)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryclk\[2\] clock.v(162) " "Info (10041): Inferred latch for \"carryclk\[2\]\" at clock.v(162)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryclk\[3\] clock.v(162) " "Info (10041): Inferred latch for \"carryclk\[3\]\" at clock.v(162)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryclk\[4\] clock.v(162) " "Info (10041): Inferred latch for \"carryclk\[4\]\" at clock.v(162)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryclk\[5\] clock.v(162) " "Info (10041): Inferred latch for \"carryclk\[5\]\" at clock.v(162)" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "original_to_1HZ original_to_1HZ:get1HZ " "Info: Elaborating entity \"original_to_1HZ\" for hierarchy \"original_to_1HZ:get1HZ\"" {  } { { "clock.v" "get1HZ" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "original_to_2HZ original_to_2HZ:get2HZ " "Info: Elaborating entity \"original_to_2HZ\" for hierarchy \"original_to_2HZ:get2HZ\"" {  } { { "clock.v" "get2HZ" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "original_to_100HZ original_to_100HZ:get100HZ " "Info: Elaborating entity \"original_to_100HZ\" for hierarchy \"original_to_100HZ:get100HZ\"" {  } { { "clock.v" "get100HZ" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "original_to_1kHZ original_to_1kHZ:get1kHZ " "Info: Elaborating entity \"original_to_1kHZ\" for hierarchy \"original_to_1kHZ:get1kHZ\"" {  } { { "clock.v" "get1kHZ" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selfadder selfadder:sec0 " "Info: Elaborating entity \"selfadder\" for hierarchy \"selfadder:sec0\"" {  } { { "clock.v" "sec0" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 selfadder.v(23) " "Warning (10230): Verilog HDL assignment warning at selfadder.v(23): truncated value with size 32 to match size of target (4)" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "show show:comb_11 " "Info: Elaborating entity \"show\" for hierarchy \"show:comb_11\"" {  } { { "clock.v" "comb_11" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display show:comb_11\|display:comb_6 " "Info: Elaborating entity \"display\" for hierarchy \"show:comb_11\|display:comb_6\"" {  } { { "show.v" "comb_6" { Text "C:/Users/Administrator/Desktop/clock2/show.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display.v(13) " "Warning (10270): Verilog HDL Case Statement warning at display.v(13): incomplete case statement has no default case item" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out display.v(9) " "Warning (10240): Verilog HDL Always Construct warning at display.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] display.v(9) " "Info (10041): Inferred latch for \"out\[0\]\" at display.v(9)" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] display.v(9) " "Info (10041): Inferred latch for \"out\[1\]\" at display.v(9)" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] display.v(9) " "Info (10041): Inferred latch for \"out\[2\]\" at display.v(9)" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] display.v(9) " "Info (10041): Inferred latch for \"out\[3\]\" at display.v(9)" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] display.v(9) " "Info (10041): Inferred latch for \"out\[4\]\" at display.v(9)" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] display.v(9) " "Info (10041): Inferred latch for \"out\[5\]\" at display.v(9)" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] display.v(9) " "Info (10041): Inferred latch for \"out\[6\]\" at display.v(9)" {  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_signal alarm_signal:alarmring " "Info: Elaborating entity \"alarm_signal\" for hierarchy \"alarm_signal:alarmring\"" {  } { { "clock.v" "alarmring" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "on alarm_signal.v(21) " "Warning (10235): Verilog HDL Always Construct warning at alarm_signal.v(21): variable \"on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alarm_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/alarm_signal.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_signal clock_signal:clockring " "Info: Elaborating entity \"clock_signal\" for hierarchy \"clock_signal:clockring\"" {  } { { "clock.v" "clockring" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "on clock_signal.v(20) " "Warning (10235): Verilog HDL Always Construct warning at clock_signal.v(20): variable \"on\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout clock_signal.v(18) " "Warning (10240): Verilog HDL Always Construct warning at clock_signal.v(18): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[0\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[0\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[1\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[1\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[2\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[2\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[3\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[3\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[4\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[4\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[5\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[5\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[6\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[6\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout\[7\] clock_signal.v(18) " "Info (10041): Inferred latch for \"cout\[7\]\" at clock_signal.v(18)" {  } { { "clock_signal.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock_signal.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "7 " "Info: Ignored 7 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "7 " "Info: Ignored 7 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning: 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_6\|out\[0\] " "Warning: Latch show:comb_11\|display:comb_6\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_6\|out\[1\] " "Warning: Latch show:comb_11\|display:comb_6\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_6\|out\[2\] " "Warning: Latch show:comb_11\|display:comb_6\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_6\|out\[3\] " "Warning: Latch show:comb_11\|display:comb_6\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_6\|out\[4\] " "Warning: Latch show:comb_11\|display:comb_6\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_6\|out\[5\] " "Warning: Latch show:comb_11\|display:comb_6\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_6\|out\[6\] " "Warning: Latch show:comb_11\|display:comb_6\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_7\|out\[0\] " "Warning: Latch show:comb_11\|display:comb_7\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_7\|out\[1\] " "Warning: Latch show:comb_11\|display:comb_7\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_7\|out\[2\] " "Warning: Latch show:comb_11\|display:comb_7\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_7\|out\[3\] " "Warning: Latch show:comb_11\|display:comb_7\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_7\|out\[4\] " "Warning: Latch show:comb_11\|display:comb_7\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_7\|out\[5\] " "Warning: Latch show:comb_11\|display:comb_7\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_7\|out\[6\] " "Warning: Latch show:comb_11\|display:comb_7\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:hour0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:hour0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_8\|out\[0\] " "Warning: Latch show:comb_11\|display:comb_8\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_8\|out\[1\] " "Warning: Latch show:comb_11\|display:comb_8\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_8\|out\[2\] " "Warning: Latch show:comb_11\|display:comb_8\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_8\|out\[3\] " "Warning: Latch show:comb_11\|display:comb_8\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_8\|out\[4\] " "Warning: Latch show:comb_11\|display:comb_8\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_8\|out\[5\] " "Warning: Latch show:comb_11\|display:comb_8\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_8\|out\[6\] " "Warning: Latch show:comb_11\|display:comb_8\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_9\|out\[0\] " "Warning: Latch show:comb_11\|display:comb_9\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_9\|out\[1\] " "Warning: Latch show:comb_11\|display:comb_9\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_9\|out\[2\] " "Warning: Latch show:comb_11\|display:comb_9\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_9\|out\[3\] " "Warning: Latch show:comb_11\|display:comb_9\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_9\|out\[4\] " "Warning: Latch show:comb_11\|display:comb_9\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_9\|out\[5\] " "Warning: Latch show:comb_11\|display:comb_9\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_9\|out\[6\] " "Warning: Latch show:comb_11\|display:comb_9\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:min0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:min0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_10\|out\[0\] " "Warning: Latch show:comb_11\|display:comb_10\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_10\|out\[1\] " "Warning: Latch show:comb_11\|display:comb_10\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_10\|out\[2\] " "Warning: Latch show:comb_11\|display:comb_10\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_10\|out\[3\] " "Warning: Latch show:comb_11\|display:comb_10\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_10\|out\[4\] " "Warning: Latch show:comb_11\|display:comb_10\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_10\|out\[5\] " "Warning: Latch show:comb_11\|display:comb_10\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_10\|out\[6\] " "Warning: Latch show:comb_11\|display:comb_10\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec1\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec1\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_11\|out\[0\] " "Warning: Latch show:comb_11\|display:comb_11\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_11\|out\[1\] " "Warning: Latch show:comb_11\|display:comb_11\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_11\|out\[2\] " "Warning: Latch show:comb_11\|display:comb_11\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_11\|out\[3\] " "Warning: Latch show:comb_11\|display:comb_11\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_11\|out\[4\] " "Warning: Latch show:comb_11\|display:comb_11\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_11\|out\[5\] " "Warning: Latch show:comb_11\|display:comb_11\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "show:comb_11\|display:comb_11\|out\[6\] " "Warning: Latch show:comb_11\|display:comb_11\|out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA selfadder:sec0\|clocktime\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal selfadder:sec0\|clocktime\[0\]" {  } { { "selfadder.v" "" { Text "C:/Users/Administrator/Desktop/clock2/selfadder.v" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE modeswitch\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "display.v" "" { Text "C:/Users/Administrator/Desktop/clock2/display.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "carryclk\[0\] " "Warning: Latch carryclk\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA setmode.secset " "Warning: Ports D and ENA on the latch are fed by the same signal setmode.secset" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "carryclk\[2\] " "Warning: Latch carryclk\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA modeswitch\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal modeswitch\[0\]" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "carryclk\[4\] " "Warning: Latch carryclk\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA setmode.secset " "Warning: Ports D and ENA on the latch are fed by the same signal setmode.secset" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock2/clock.v" 162 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "alarmmode.noneset " "Info: Register \"alarmmode.noneset\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "alarmmode~2 " "Info: Register \"alarmmode~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "628 " "Info: Implemented 628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Info: Implemented 58 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "563 " "Info: Implemented 563 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 10:32:38 2019 " "Info: Processing ended: Thu Dec 19 10:32:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
