Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Aug  2 20:34:48 2025
| Host         : DESKTOP-1FUVVL9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      65          
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.735        0.000                      0                 5936        0.026        0.000                      0                 5936        9.020        0.000                       0                  4082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.735        0.000                      0                 5936        0.026        0.000                      0                 5936        9.020        0.000                       0                  4082  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.798ns  (logic 11.879ns (66.745%)  route 5.919ns (33.255%))
  Logic Levels:           30  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.941 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[3]
                         net (fo=6, routed)           0.813     6.755    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[2]
    SLICE_X83Y50         LUT3 (Prop_lut3_I1_O)        0.336     7.091 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_1/O
                         net (fo=2, routed)           0.690     7.780    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/DI[2]
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.327     8.107 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/top_0/inst/inst_svpwm/driver_inst/S[3]
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.508 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.736 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.736    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.049 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__2/O[3]
                         net (fo=1, routed)           1.186    10.236    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    14.454 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.456    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.974 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__2/P[0]
                         net (fo=2, routed)           0.728    16.702    design_1_i/top_0/inst/inst_svpwm/driver_inst/p_1_in[17]
    SLICE_X94Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.826    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.359 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.359    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.476 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.476    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.593 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.593    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.710    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.827    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.061    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.178    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__6_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.295    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__7_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.412    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__8_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.529    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__9_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.852 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__10/O[1]
                         net (fo=3, routed)           1.111    19.963    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/data2[15]
    SLICE_X86Y61         LUT5 (Prop_lut5_I0_O)        0.306    20.269 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch[15]_i_4__0/O
                         net (fo=2, routed)           0.437    20.706    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/sig_delay_reg[1]
    SLICE_X85Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.830 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch[15]_i_2__1/O
                         net (fo=1, routed)           0.000    20.830    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/HB1_mult_reg[61]
    SLICE_X85Y60         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.544    22.723    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/clk
    SLICE_X85Y60         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[15]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X85Y60         FDRE (Setup_fdre_C_D)        0.029    22.565    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[15]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                         -20.830    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.778ns  (logic 11.078ns (62.312%)  route 6.700ns (37.688%))
  Logic Levels:           24  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.865 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[2]
                         net (fo=6, routed)           0.744     6.610    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[1]
    SLICE_X80Y50         LUT2 (Prop_lut2_I1_O)        0.301     6.911 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_0[1]
    SLICE_X80Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.461 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.002 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           1.606     9.608    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.828    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.346 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14/P[1]
                         net (fo=2, routed)           0.809    16.155    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14_n_104
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    16.279 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    16.279    design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.659 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.659    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.776 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.776    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.893 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.893    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.010 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.010    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.127 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.127    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.244 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.244    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.559 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5/O[3]
                         net (fo=2, routed)           2.180    19.740    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/data1[8]
    SLICE_X85Y58         LUT3 (Prop_lut3_I0_O)        0.337    20.077 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[8]_i_2__0/O
                         net (fo=1, routed)           0.407    20.483    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[8]_i_2__0_n_0
    SLICE_X85Y59         LUT6 (Prop_lut6_I3_O)        0.327    20.810 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[8]_i_1__0/O
                         net (fo=1, routed)           0.000    20.810    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/HB3_mult_reg[43]
    SLICE_X85Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.544    22.723    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X85Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[8]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X85Y59         FDRE (Setup_fdre_C_D)        0.029    22.565    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[8]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                         -20.810    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.776ns  (logic 11.879ns (66.828%)  route 5.897ns (33.172%))
  Logic Levels:           30  (CARRY4=22 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.941 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[3]
                         net (fo=6, routed)           0.813     6.755    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[2]
    SLICE_X83Y50         LUT3 (Prop_lut3_I1_O)        0.336     7.091 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_1/O
                         net (fo=2, routed)           0.690     7.780    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/DI[2]
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.327     8.107 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/top_0/inst/inst_svpwm/driver_inst/S[3]
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.508 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.736 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.736    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.049 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__2/O[3]
                         net (fo=1, routed)           1.186    10.236    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    14.454 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.456    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.974 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__2/P[0]
                         net (fo=2, routed)           0.728    16.702    design_1_i/top_0/inst/inst_svpwm/driver_inst/p_1_in[17]
    SLICE_X94Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.826    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.359 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.359    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.476 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.476    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.593 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.593    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.710    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.827    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.061    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.178 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    18.178    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__6_n_0
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.295 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    18.295    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__7_n_0
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.412 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    18.412    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__8_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.529 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    18.529    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__9_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.852 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__10/O[1]
                         net (fo=3, routed)           1.111    19.963    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/data2[15]
    SLICE_X86Y61         LUT5 (Prop_lut5_I0_O)        0.306    20.269 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch[15]_i_4__0/O
                         net (fo=2, routed)           0.415    20.684    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/duty_cycle_latch_reg[15]
    SLICE_X87Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.808 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/duty_cycle_latch[15]_i_2/O
                         net (fo=1, routed)           0.000    20.808    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/D[15]
    SLICE_X87Y60         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.544    22.723    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/clk
    SLICE_X87Y60         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[15]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X87Y60         FDRE (Setup_fdre_C_D)        0.029    22.565    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[15]
  -------------------------------------------------------------------
                         required time                         22.565    
                         arrival time                         -20.808    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.667ns  (logic 11.158ns (63.157%)  route 6.509ns (36.843%))
  Logic Levels:           25  (CARRY4=18 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.865 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[2]
                         net (fo=6, routed)           0.744     6.610    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[1]
    SLICE_X80Y50         LUT2 (Prop_lut2_I1_O)        0.301     6.911 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_0[1]
    SLICE_X80Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.461 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.002 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           1.606     9.608    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.828    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.346 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14/P[1]
                         net (fo=2, routed)           0.809    16.155    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14_n_104
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    16.279 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    16.279    design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.659 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.659    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.776 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.776    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.893 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.893    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.010 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.010    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.127 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.127    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.244 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.244    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.676 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__6/O[3]
                         net (fo=2, routed)           1.775    19.451    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/data1[12]
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.299    19.750 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[12]_i_2__0/O
                         net (fo=1, routed)           0.621    20.371    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[12]_i_2__0_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I3_O)        0.328    20.699 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[12]_i_1__0/O
                         net (fo=1, routed)           0.000    20.699    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/HB3_mult_reg[47]
    SLICE_X88Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.545    22.724    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X88Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[12]/C
                         clock pessimism              0.115    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X88Y58         FDRE (Setup_fdre_C_D)        0.031    22.568    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[12]
  -------------------------------------------------------------------
                         required time                         22.568    
                         arrival time                         -20.699    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.650ns  (logic 11.296ns (64.001%)  route 6.354ns (35.999%))
  Logic Levels:           26  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.941 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[3]
                         net (fo=6, routed)           0.813     6.755    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[2]
    SLICE_X83Y50         LUT3 (Prop_lut3_I1_O)        0.336     7.091 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_1/O
                         net (fo=2, routed)           0.690     7.780    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/DI[2]
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.327     8.107 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/top_0/inst/inst_svpwm/driver_inst/S[3]
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.508 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.736 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.736    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.049 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__2/O[3]
                         net (fo=1, routed)           1.186    10.236    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    14.454 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.456    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.974 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__2/P[0]
                         net (fo=2, routed)           0.728    16.702    design_1_i/top_0/inst/inst_svpwm/driver_inst/p_1_in[17]
    SLICE_X94Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.826    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.359 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.359    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.476 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.476    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.593 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.593    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.710    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.827    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.061 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.061    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__5_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.280 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__6/O[0]
                         net (fo=3, routed)           1.284    19.564    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/data2[9]
    SLICE_X84Y57         LUT5 (Prop_lut5_I0_O)        0.295    19.859 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch[9]_i_2/O
                         net (fo=2, routed)           0.699    20.558    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/sig_delay_reg[1]_5
    SLICE_X84Y58         LUT5 (Prop_lut5_I0_O)        0.124    20.682 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch[9]_i_1__1/O
                         net (fo=1, routed)           0.000    20.682    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/HB1_mult_reg[44]
    SLICE_X84Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.545    22.724    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/clk
    SLICE_X84Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[9]/C
                         clock pessimism              0.115    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X84Y58         FDRE (Setup_fdre_C_D)        0.031    22.568    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch_reg[9]
  -------------------------------------------------------------------
                         required time                         22.568    
                         arrival time                         -20.682    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.633ns  (logic 10.970ns (62.211%)  route 6.663ns (37.789%))
  Logic Levels:           24  (CARRY4=17 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.865 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[2]
                         net (fo=6, routed)           0.744     6.610    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[1]
    SLICE_X80Y50         LUT2 (Prop_lut2_I1_O)        0.301     6.911 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_0[1]
    SLICE_X80Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.461 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.002 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           1.606     9.608    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.828    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.346 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14/P[1]
                         net (fo=2, routed)           0.809    16.155    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14_n_104
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    16.279 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    16.279    design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.659 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.659    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.776 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.776    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.893 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.893    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.010 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.010    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.127 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.127    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.244 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.244    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.463 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5/O[0]
                         net (fo=2, routed)           2.055    19.518    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/data1[5]
    SLICE_X87Y57         LUT3 (Prop_lut3_I0_O)        0.325    19.843 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[5]_i_2__0/O
                         net (fo=1, routed)           0.495    20.338    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[5]_i_2__0_n_0
    SLICE_X88Y58         LUT6 (Prop_lut6_I3_O)        0.327    20.665 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[5]_i_1__0/O
                         net (fo=1, routed)           0.000    20.665    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/HB3_mult_reg[40]
    SLICE_X88Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.545    22.724    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X88Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[5]/C
                         clock pessimism              0.115    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X88Y58         FDRE (Setup_fdre_C_D)        0.031    22.568    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         22.568    
                         arrival time                         -20.665    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.606ns  (logic 11.637ns (66.097%)  route 5.969ns (33.903%))
  Logic Levels:           29  (CARRY4=22 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.865 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[2]
                         net (fo=6, routed)           0.744     6.610    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[1]
    SLICE_X80Y50         LUT2 (Prop_lut2_I1_O)        0.301     6.911 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_0[1]
    SLICE_X80Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.461 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.002 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           1.606     9.608    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.828    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.346 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14/P[1]
                         net (fo=2, routed)           0.809    16.155    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14_n_104
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    16.279 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    16.279    design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.659 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.659    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.776 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.776    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.893 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.893    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.010 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.010    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.127 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.127    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.244 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.244    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.478 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.478    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__6_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.595 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000    17.595    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__7_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.712 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000    17.712    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__8_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.829 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000    17.829    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__9_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.152 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__10/O[1]
                         net (fo=2, routed)           1.351    19.503    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/data1[15]
    SLICE_X86Y60         LUT3 (Prop_lut3_I0_O)        0.299    19.802 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[15]_i_4__1/O
                         net (fo=1, routed)           0.505    20.307    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[15]_i_4__1_n_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I3_O)        0.331    20.638 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[15]_i_2__0/O
                         net (fo=1, routed)           0.000    20.638    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/HB3_mult_reg[61]
    SLICE_X86Y60         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.544    22.723    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X86Y60         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[15]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X86Y60         FDRE (Setup_fdre_C_D)        0.079    22.615    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[15]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -20.638    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.429ns  (logic 11.294ns (64.801%)  route 6.135ns (35.199%))
  Logic Levels:           25  (CARRY4=17 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.941 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[3]
                         net (fo=6, routed)           0.813     6.755    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[2]
    SLICE_X83Y50         LUT3 (Prop_lut3_I1_O)        0.336     7.091 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_1/O
                         net (fo=2, routed)           0.690     7.780    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/DI[2]
    SLICE_X83Y50         LUT4 (Prop_lut4_I3_O)        0.327     8.107 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg1__1_carry_i_4/O
                         net (fo=1, routed)           0.000     8.107    design_1_i/top_0/inst/inst_svpwm/driver_inst/S[3]
    SLICE_X83Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.508 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.508    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.622 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.622    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__0_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.736 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.736    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__1_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.049 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1__1_carry__2/O[3]
                         net (fo=1, routed)           1.186    10.236    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    14.454 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.456    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__1_n_106
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.974 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__2/P[0]
                         net (fo=2, routed)           0.728    16.702    design_1_i/top_0/inst/inst_svpwm/driver_inst/p_1_in[17]
    SLICE_X94Y59         LUT2 (Prop_lut2_I0_O)        0.124    16.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    16.826    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_i_3_n_0
    SLICE_X94Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.359 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.359    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.476 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.476    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__0_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.593 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.593    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.710 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.710    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__2_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.827 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.827    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__3_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.944 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.944    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__4_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.267 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_carry__5/O[1]
                         net (fo=3, routed)           1.251    19.518    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/data2[6]
    SLICE_X84Y57         LUT5 (Prop_lut5_I0_O)        0.306    19.824 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/duty_cycle_latch[6]_i_2/O
                         net (fo=2, routed)           0.513    20.337    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/duty_cycle_latch_reg[6]
    SLICE_X85Y57         LUT6 (Prop_lut6_I5_O)        0.124    20.461 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/duty_cycle_latch[6]_i_1/O
                         net (fo=1, routed)           0.000    20.461    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/D[6]
    SLICE_X85Y57         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.545    22.724    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/clk
    SLICE_X85Y57         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[6]/C
                         clock pessimism              0.115    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X85Y57         FDRE (Setup_fdre_C_D)        0.031    22.568    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/duty_cycle_latch_reg[6]
  -------------------------------------------------------------------
                         required time                         22.568    
                         arrival time                         -20.461    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.337ns  (logic 11.090ns (63.967%)  route 6.247ns (36.033%))
  Logic Levels:           25  (CARRY4=18 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 22.724 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.865 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[2]
                         net (fo=6, routed)           0.744     6.610    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[1]
    SLICE_X80Y50         LUT2 (Prop_lut2_I1_O)        0.301     6.911 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_0[1]
    SLICE_X80Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.461 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.002 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           1.606     9.608    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.828    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.346 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14/P[1]
                         net (fo=2, routed)           0.809    16.155    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14_n_104
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    16.279 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    16.279    design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.659 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.659    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.776 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.776    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.893 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.893    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.010 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.010    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.127 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.127    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.244 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.244    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.580 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__6/O[0]
                         net (fo=2, routed)           1.722    19.303    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/data1[9]
    SLICE_X84Y57         LUT3 (Prop_lut3_I0_O)        0.323    19.626 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[9]_i_2__0/O
                         net (fo=1, routed)           0.411    20.037    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[9]_i_2__0_n_0
    SLICE_X85Y58         LUT6 (Prop_lut6_I3_O)        0.332    20.369 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[9]_i_1__0/O
                         net (fo=1, routed)           0.000    20.369    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/HB3_mult_reg[44]
    SLICE_X85Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.545    22.724    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X85Y58         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[9]/C
                         clock pessimism              0.115    22.839    
                         clock uncertainty           -0.302    22.537    
    SLICE_X85Y58         FDRE (Setup_fdre_C_D)        0.032    22.569    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[9]
  -------------------------------------------------------------------
                         required time                         22.569    
                         arrival time                         -20.369    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.315ns  (logic 10.880ns (62.835%)  route 6.435ns (37.165%))
  Logic Levels:           25  (CARRY4=18 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 22.723 - 20.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.738     3.032    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.518     3.550 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg[12]/Q
                         net (fo=4, routed)           0.951     4.501    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_int_reg_n_0_[12]
    SLICE_X82Y43         LUT4 (Prop_lut4_I1_O)        0.124     4.625 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80/O
                         net (fo=1, routed)           0.000     4.625    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_80_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.158 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65/CO[3]
                         net (fo=1, routed)           0.000     5.158    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_65_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.275 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56/CO[3]
                         net (fo=1, routed)           0.000     5.275    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_56_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.392 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47/CO[3]
                         net (fo=1, routed)           0.000     5.392    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_47_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.509 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.509    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_38_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.626 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29/CO[3]
                         net (fo=1, routed)           0.000     5.626    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_29_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.865 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/HB1_mult_reg0__9_i_4/O[2]
                         net (fo=6, routed)           0.744     6.610    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t0[1]
    SLICE_X80Y50         LUT2 (Prop_lut2_I1_O)        0.301     6.911 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.911    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_0[1]
    SLICE_X80Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.461 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.461    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry_n_0
    SLICE_X80Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.575 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.575    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__0_n_0
    SLICE_X80Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.689    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__1_n_0
    SLICE_X80Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.002 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           1.606     9.608    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg1_inferred__1/i__carry__2_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.826 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13/PCOUT[47]
                         net (fo=1, routed)           0.002    13.828    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__13_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.346 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14/P[1]
                         net (fo=2, routed)           0.809    16.155    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0__14_n_104
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    16.279 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3/O
                         net (fo=1, routed)           0.000    16.279    design_1_i/top_0/inst/inst_svpwm/driver_inst/i__carry_i_2__3_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.659 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.659    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.776 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.776    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__0_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.893 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.893    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.010 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.010    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.127 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.127    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__3_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.244 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.244    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__4_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.361 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.361    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__5_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.600 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1_mult_reg0_inferred__2/i__carry__6/O[2]
                         net (fo=2, routed)           1.898    19.498    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/data1[11]
    SLICE_X86Y58         LUT3 (Prop_lut3_I0_O)        0.301    19.799 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[11]_i_2__0/O
                         net (fo=1, routed)           0.424    20.223    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[11]_i_2__0_n_0
    SLICE_X88Y59         LUT6 (Prop_lut6_I3_O)        0.124    20.347 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch[11]_i_1__0/O
                         net (fo=1, routed)           0.000    20.347    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/HB3_mult_reg[46]
    SLICE_X88Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.544    22.723    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X88Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[11]/C
                         clock pessimism              0.115    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X88Y59         FDRE (Setup_fdre_C_D)        0.031    22.567    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/duty_cycle_latch_reg[11]
  -------------------------------------------------------------------
                         required time                         22.567    
                         arrival time                         -20.347    
  -------------------------------------------------------------------
                         slack                                  2.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.842%)  route 0.204ns (59.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.591     0.927    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X87Y48         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2_reg[38]/Q
                         net (fo=1, routed)           0.204     1.272    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2[38]
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.853     1.219    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X85Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[48]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.057     1.246    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.097%)  route 0.220ns (60.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.591     0.927    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X87Y49         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2_reg[42]/Q
                         net (fo=1, routed)           0.220     1.287    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_mult_reg2[42]
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.854     1.220    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X87Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[52]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y50         FDRE (Hold_fdre_C_D)         0.062     1.252    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.252ns (59.948%)  route 0.168ns (40.052%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.555     0.891    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X48Y32         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][31]/Q
                         net (fo=1, routed)           0.168     1.200    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][31]
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.045     1.245 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][31]_i_2/O
                         net (fo=1, routed)           0.000     1.245    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][31]_i_2_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.311 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][31]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.311    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][31]_i_1_n_5
    SLICE_X52Y32         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.817     1.183    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X52Y32         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][31]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.105     1.253    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][31]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.819%)  route 0.182ns (42.181%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.548     0.884    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X48Y25         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][3]/Q
                         net (fo=3, routed)           0.182     1.206    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][3]
    SLICE_X52Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.251 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][4]_i_4/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][4]_i_4_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.314 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.314    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][4]_i_1_n_4
    SLICE_X52Y25         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.809     1.175    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X52Y25         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][4]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.105     1.245    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_delay_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.498%)  route 0.256ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.590     0.926    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X84Y49         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg_reg[45]/Q
                         net (fo=1, routed)           0.256     1.323    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_shift_reg[45]
    SLICE_X84Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_delay_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.853     1.219    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X84Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_delay_reg_reg[45]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X84Y50         FDRE (Hold_fdre_C_D)         0.059     1.248    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t1_delay_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.891%)  route 0.189ns (43.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.551     0.887    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X48Y28         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][15]/Q
                         net (fo=3, routed)           0.189     1.216    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][15]
    SLICE_X52Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.261 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][16]_i_2/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][16]_i_2_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.324 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.324    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][16]_i_1_n_4
    SLICE_X52Y28         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.813     1.179    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X52Y28         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][16]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X52Y28         FDRE (Hold_fdre_C_D)         0.105     1.249    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][16]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.891%)  route 0.189ns (43.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.554     0.890    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X48Y31         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]/Q
                         net (fo=3, routed)           0.189     1.219    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]
    SLICE_X52Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.264 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][28]_i_2/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][28]_i_2_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.327 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.327    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]_i_1_n_4
    SLICE_X52Y31         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.816     1.182    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X52Y31         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.891%)  route 0.189ns (43.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.552     0.888    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X48Y29         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][19]/Q
                         net (fo=3, routed)           0.189     1.217    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][19]
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.262 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][20]_i_2/O
                         net (fo=1, routed)           0.000     1.262    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][20]_i_2_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.325 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.325    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][20]_i_1_n_4
    SLICE_X52Y29         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.814     1.180    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X52Y29         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][20]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X52Y29         FDRE (Hold_fdre_C_D)         0.105     1.250    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][20]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_mult_reg2_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_shift_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.381%)  route 0.258ns (64.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.614     0.950    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X97Y49         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_mult_reg2_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_mult_reg2_reg[38]/Q
                         net (fo=1, routed)           0.258     1.348    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_mult_reg2_reg_n_0_[38]
    SLICE_X93Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_shift_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.877     1.243    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/clk
    SLICE_X93Y50         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_shift_reg_reg[48]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X93Y50         FDRE (Hold_fdre_C_D)         0.059     1.272    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/t2_shift_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.252ns (57.335%)  route 0.188ns (42.665%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.554     0.890    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X48Y31         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]/Q
                         net (fo=3, routed)           0.188     1.218    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[8][pip_z][27]
    SLICE_X52Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.263 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][28]_i_3/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline[9][pip_z][28]_i_3_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.329 r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.329    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][28]_i_1_n_5
    SLICE_X52Y31         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.816     1.182    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X52Y31         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][27]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y31         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/pipeline_reg[9][pip_z][27]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y11   design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/mult_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y9    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/mult_reg_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y5   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y9   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y9   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y5   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y5   design_1_i/top_0/inst/inst_memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[11][pip_theta][14]_srl2_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[11][pip_theta][14]_srl2_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[13][pip_quadrant][1]_srl14_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_26/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[13][pip_quadrant][1]_srl14_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_26/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][0]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][0]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][1]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][1]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X82Y42  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][2]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X82Y42  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][2]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[11][pip_theta][14]_srl2_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[11][pip_theta][14]_srl2_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[13][pip_quadrant][1]_srl14_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_26/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X86Y38  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[13][pip_quadrant][1]_srl14_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_26/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][0]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][0]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][1]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y40  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][1]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X82Y42  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][2]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X82Y42  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/shift_reg_sector/sig_delay_line_reg[23][2]_srl24_inst_svpwm_time_processor_inst_shift_reg_sector_sig_delay_line_reg_c_36/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB3_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.734ns  (logic 4.036ns (52.188%)  route 3.698ns (47.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.720     3.014    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X89Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_reg/Q
                         net (fo=1, routed)           3.698     7.168    HB3_top_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.580    10.748 r  HB3_top_OBUF_inst/O
                         net (fo=0)                   0.000    10.748    HB3_top
    W16                                                               r  HB3_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB1_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.049ns (52.937%)  route 3.600ns (47.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.779     3.073    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/clk
    SLICE_X90Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y59         FDRE (Prop_fdre_C_Q)         0.518     3.591 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_reg/Q
                         net (fo=1, routed)           3.600     7.191    HB1_top_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.531    10.722 r  HB1_top_OBUF_inst/O
                         net (fo=0)                   0.000    10.722    HB1_top
    U15                                                               r  HB1_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB2_top
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 3.971ns (51.795%)  route 3.696ns (48.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.722     3.016    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/clk
    SLICE_X89Y56         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_reg/Q
                         net (fo=1, routed)           3.696     7.168    HB2_top_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.515    10.683 r  HB2_top_OBUF_inst/O
                         net (fo=0)                   0.000    10.683    HB2_top
    U17                                                               r  HB2_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB1_bot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 3.982ns (64.875%)  route 2.156ns (35.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.801     3.095    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/clk
    SLICE_X103Y10        FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_fdre_C_Q)         0.456     3.551 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_n_reg/Q
                         net (fo=2, routed)           2.156     5.707    HB1_bot_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         3.526     9.233 r  HB1_bot_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    HB1_bot
    Y13                                                               r  HB1_bot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB2_bot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.982ns  (logic 3.996ns (66.799%)  route 1.986ns (33.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.801     3.095    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/clk
    SLICE_X103Y10        FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_fdre_C_Q)         0.456     3.551 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_n_reg/Q
                         net (fo=2, routed)           1.986     5.537    HB2_bot_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.540     9.077 r  HB2_bot_OBUF_inst/O
                         net (fo=0)                   0.000     9.077    HB2_bot
    Y14                                                               r  HB2_bot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB3_bot
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.995ns (70.244%)  route 1.692ns (29.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.861     3.155    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X106Y24        FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.456     3.611 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_n_reg/Q
                         net (fo=2, routed)           1.692     5.303    HB3_bot_OBUF
    W17                  OBUF (Prop_obuf_I_O)         3.539     8.842 r  HB3_bot_OBUF_inst/O
                         net (fo=0)                   0.000     8.842    HB3_bot
    W17                                                               r  HB3_bot (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB3_bot
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.381ns (80.227%)  route 0.340ns (19.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.628     0.964    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X106Y24        FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_n_reg/Q
                         net (fo=2, routed)           0.340     1.445    HB3_bot_OBUF
    W17                  OBUF (Prop_obuf_I_O)         1.240     2.685 r  HB3_bot_OBUF_inst/O
                         net (fo=0)                   0.000     2.685    HB3_bot
    W17                                                               r  HB3_bot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB2_bot
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.382ns (72.692%)  route 0.519ns (27.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.612     0.947    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/clk
    SLICE_X103Y10        FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_fdre_C_Q)         0.141     1.089 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_n_reg/Q
                         net (fo=2, routed)           0.519     1.608    HB2_bot_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.241     2.848 r  HB2_bot_OBUF_inst/O
                         net (fo=0)                   0.000     2.848    HB2_bot
    Y14                                                               r  HB2_bot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB1_bot
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.368ns (70.337%)  route 0.577ns (29.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.612     0.947    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/clk
    SLICE_X103Y10        FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y10        FDRE (Prop_fdre_C_Q)         0.141     1.089 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_n_reg/Q
                         net (fo=2, routed)           0.577     1.665    HB1_bot_OBUF
    Y13                  OBUF (Prop_obuf_I_O)         1.227     2.892 r  HB1_bot_OBUF_inst/O
                         net (fo=0)                   0.000     2.892    HB1_bot
    Y13                                                               r  HB1_bot (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB1_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.396ns (53.105%)  route 1.233ns (46.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.605     0.941    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/clk
    SLICE_X90Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y59         FDRE (Prop_fdre_C_Q)         0.164     1.105 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB1/pwm_reg/Q
                         net (fo=1, routed)           1.233     2.337    HB1_top_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.232     3.570 r  HB1_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.570    HB1_top
    U15                                                               r  HB1_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB2_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.357ns (50.601%)  route 1.325ns (49.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.583     0.919    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/clk
    SLICE_X89Y56         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y56         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB2/pwm_reg/Q
                         net (fo=1, routed)           1.325     2.384    HB2_top_OBUF
    U17                  OBUF (Prop_obuf_I_O)         1.216     3.600 r  HB2_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.600    HB2_top
    U17                                                               r  HB2_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            HB3_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.421ns (51.593%)  route 1.334ns (48.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        0.582     0.918    design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/clk
    SLICE_X89Y59         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/top_0/inst/inst_svpwm/driver_inst/HB3/pwm_reg/Q
                         net (fo=1, routed)           1.334     2.392    HB3_top_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.280     3.673 r  HB3_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.673    HB3_top
    W16                                                               r  HB3_top (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          3958 Endpoints
Min Delay          3958 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.663ns  (logic 1.465ns (6.193%)  route 22.197ns (93.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  reset_IBUF_inst/O
                         net (fo=3708, routed)       22.197    23.663    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/reset
    SLICE_X70Y36         FDCE                                         f  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.553     2.732    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/clk
    SLICE_X70Y36         FDCE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.663ns  (logic 1.465ns (6.193%)  route 22.197ns (93.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  reset_IBUF_inst/O
                         net (fo=3708, routed)       22.197    23.663    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/reset
    SLICE_X70Y36         FDCE                                         f  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.553     2.732    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/clk
    SLICE_X70Y36         FDCE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.663ns  (logic 1.465ns (6.193%)  route 22.197ns (93.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  reset_IBUF_inst/O
                         net (fo=3708, routed)       22.197    23.663    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/reset
    SLICE_X70Y36         FDCE                                         f  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.553     2.732    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/clk
    SLICE_X70Y36         FDCE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        23.663ns  (logic 1.465ns (6.193%)  route 22.197ns (93.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  reset_IBUF_inst/O
                         net (fo=3708, routed)       22.197    23.663    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/reset
    SLICE_X70Y36         FDCE                                         f  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.553     2.732    design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/clk
    SLICE_X70Y36         FDCE                                         r  design_1_i/top_0/inst/inst_svpwm/time_processor_inst/cordic_inst/pipeline_reg[2][pip_theta][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_delay_reg[0][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.658ns  (logic 1.465ns (6.194%)  route 22.193ns (93.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  reset_IBUF_inst/O
                         net (fo=3708, routed)       22.193    23.658    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/reset
    SLICE_X71Y36         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_delay_reg[0][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.553     2.732    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X71Y36         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_delay_reg[0][26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_delay_reg[0][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.517ns  (logic 1.465ns (6.231%)  route 22.051ns (93.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  reset_IBUF_inst/O
                         net (fo=3708, routed)       22.051    23.517    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/reset
    SLICE_X70Y35         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_delay_reg[0][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.553     2.732    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X70Y35         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_delay_reg[0][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.368ns  (logic 1.465ns (6.270%)  route 21.903ns (93.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  reset_IBUF_inst/O
                         net (fo=3708, routed)       21.903    23.369    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/reset
    SLICE_X70Y34         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.552     2.731    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X70Y34         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.368ns  (logic 1.465ns (6.270%)  route 21.903ns (93.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  reset_IBUF_inst/O
                         net (fo=3708, routed)       21.903    23.369    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/reset
    SLICE_X70Y34         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.552     2.731    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X70Y34         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.220ns  (logic 1.465ns (6.310%)  route 21.755ns (93.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  reset_IBUF_inst/O
                         net (fo=3708, routed)       21.755    23.220    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/reset
    SLICE_X70Y33         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.551     2.730    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X70Y33         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.220ns  (logic 1.465ns (6.310%)  route 21.755ns (93.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P21                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  reset_IBUF_inst/O
                         net (fo=3708, routed)       21.755    23.220    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/reset
    SLICE_X70Y33         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.551     2.730    design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/clk
    SLICE_X70Y33         FDRE                                         r  design_1_i/top_0/inst/inst_svpwm/vector_proc_inst/angle_int_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[0]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_23
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[10]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_13
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[11]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_12
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[12]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_11
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[13]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_10
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[14]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_9
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[15]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_8
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[16]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_7
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[17]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_6
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK

Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[1]
                            (internal pin)
  Destination:            design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y4           DSP48E1                      0.000     0.000 r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    design_1_i/top_0/inst/inst_svpwm/clarke_inst/mult_reg_4_reg_n_22
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4084, routed)        1.754     3.048    design_1_i/top_0/inst/inst_svpwm/clarke_inst/clk
    DSP48_X2Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_svpwm/clarke_inst/v_beta_reg/CLK





