// Seed: 3144673668
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  type_6(
      1, id_1, id_2
  );
endmodule
