Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      rrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f78655dca00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dcc00,80
launching memcpy command : MemcpyHtoD,0x00007f78655dd600,124
launching memcpy command : MemcpyHtoD,0x00007f78655dd800,124
launching memcpy command : MemcpyHtoD,0x00007f786da00810,520
launching memcpy command : MemcpyHtoD,0x00007f786da00a18,8160
launching memcpy command : MemcpyHtoD,0x00007f7865400000,1952256
launching memcpy command : MemcpyHtoD,0x00007f786da00800,16
Processing kernel ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
-kernel name = _Z6kernelv
-kernel id = 1
-grid dim = (51,1,1)
-block dim = (512,1,1)
-shmem = 11872
-nregs = 51
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f7894000000
-local mem base_addr = 0x00007f7892000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//heartwall-rodinia-2.0-ft/__data_test_avi_1___data_result_1_txt/traces/kernel-1.traceg
launching kernel name: _Z6kernelv uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6kernelv'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6kernelv'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6kernelv'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6kernelv'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6kernelv'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6kernelv'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6kernelv'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6kernelv'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6kernelv'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6kernelv'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6kernelv'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6kernelv'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6kernelv'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6kernelv'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6kernelv'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6kernelv'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6kernelv'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6kernelv'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6kernelv'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6kernelv'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6kernelv'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6kernelv'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6kernelv'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6kernelv'
thread block = 37,0,0
thread block = 38,0,0
thread block = 39,0,0
thread block = 40,0,0
thread block = 41,0,0
thread block = 42,0,0
thread block = 43,0,0
thread block = 44,0,0
thread block = 45,0,0
thread block = 46,0,0
thread block = 47,0,0
thread block = 48,0,0
thread block = 49,0,0
thread block = 50,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 15662
gpu_sim_insn = 6559671
gpu_ipc =     418.8271
gpu_tot_sim_cycle = 15662
gpu_tot_sim_insn = 6559671
gpu_tot_ipc =     418.8271
gpu_tot_issued_cta = 51
gpu_occupancy = 38.1567% 
gpu_tot_occupancy = 38.1567% 
max_total_param_size = 0
gpu_stall_dramfull = 80
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5119
partiton_level_parallism_total  =       2.5119
partiton_level_parallism_util =       5.0815
partiton_level_parallism_util_total  =       5.0815
L2_BW  =      96.4560 GB/Sec
L2_BW_total  =      96.4560 GB/Sec
gpu_total_sim_rate=1311934

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1993, Miss = 1425, Miss_rate = 0.715, Pending_hits = 102, Reservation_fails = 746
	L1D_cache_core[1]: Access = 2072, Miss = 1425, Miss_rate = 0.688, Pending_hits = 93, Reservation_fails = 530
	L1D_cache_core[2]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 92, Reservation_fails = 466
	L1D_cache_core[3]: Access = 2024, Miss = 1374, Miss_rate = 0.679, Pending_hits = 90, Reservation_fails = 424
	L1D_cache_core[4]: Access = 2074, Miss = 1425, Miss_rate = 0.687, Pending_hits = 88, Reservation_fails = 884
	L1D_cache_core[5]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 87, Reservation_fails = 625
	L1D_cache_core[6]: Access = 1944, Miss = 1374, Miss_rate = 0.707, Pending_hits = 90, Reservation_fails = 884
	L1D_cache_core[7]: Access = 2066, Miss = 1425, Miss_rate = 0.690, Pending_hits = 88, Reservation_fails = 857
	L1D_cache_core[8]: Access = 1990, Miss = 1425, Miss_rate = 0.716, Pending_hits = 90, Reservation_fails = 688
	L1D_cache_core[9]: Access = 2024, Miss = 1374, Miss_rate = 0.679, Pending_hits = 92, Reservation_fails = 601
	L1D_cache_core[10]: Access = 2074, Miss = 1425, Miss_rate = 0.687, Pending_hits = 97, Reservation_fails = 571
	L1D_cache_core[11]: Access = 2022, Miss = 1374, Miss_rate = 0.680, Pending_hits = 93, Reservation_fails = 739
	L1D_cache_core[12]: Access = 2075, Miss = 1425, Miss_rate = 0.687, Pending_hits = 91, Reservation_fails = 756
	L1D_cache_core[13]: Access = 1014, Miss = 687, Miss_rate = 0.678, Pending_hits = 72, Reservation_fails = 38
	L1D_cache_core[14]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 66, Reservation_fails = 53
	L1D_cache_core[15]: Access = 1006, Miss = 687, Miss_rate = 0.683, Pending_hits = 66, Reservation_fails = 40
	L1D_cache_core[16]: Access = 930, Miss = 687, Miss_rate = 0.739, Pending_hits = 65, Reservation_fails = 34
	L1D_cache_core[17]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 59, Reservation_fails = 30
	L1D_cache_core[18]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 66, Reservation_fails = 101
	L1D_cache_core[19]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 53, Reservation_fails = 42
	L1D_cache_core[20]: Access = 933, Miss = 687, Miss_rate = 0.736, Pending_hits = 81, Reservation_fails = 82
	L1D_cache_core[21]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 80, Reservation_fails = 37
	L1D_cache_core[22]: Access = 1061, Miss = 738, Miss_rate = 0.696, Pending_hits = 73, Reservation_fails = 79
	L1D_cache_core[23]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 64, Reservation_fails = 32
	L1D_cache_core[24]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 75, Reservation_fails = 30
	L1D_cache_core[25]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 75, Reservation_fails = 53
	L1D_cache_core[26]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 63, Reservation_fails = 201
	L1D_cache_core[27]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 73, Reservation_fails = 147
	L1D_cache_core[28]: Access = 931, Miss = 687, Miss_rate = 0.738, Pending_hits = 67, Reservation_fails = 127
	L1D_cache_core[29]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 71, Reservation_fails = 130
	L1D_cache_core[30]: Access = 1061, Miss = 738, Miss_rate = 0.696, Pending_hits = 66, Reservation_fails = 211
	L1D_cache_core[31]: Access = 1012, Miss = 687, Miss_rate = 0.679, Pending_hits = 71, Reservation_fails = 167
	L1D_cache_core[32]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 70, Reservation_fails = 120
	L1D_cache_core[33]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 68, Reservation_fails = 116
	L1D_cache_core[34]: Access = 1014, Miss = 687, Miss_rate = 0.678, Pending_hits = 68, Reservation_fails = 74
	L1D_cache_core[35]: Access = 1009, Miss = 687, Miss_rate = 0.681, Pending_hits = 76, Reservation_fails = 83
	L1D_cache_core[36]: Access = 980, Miss = 738, Miss_rate = 0.753, Pending_hits = 71, Reservation_fails = 196
	L1D_cache_core[37]: Access = 1011, Miss = 687, Miss_rate = 0.680, Pending_hits = 69, Reservation_fails = 91
	L1D_total_cache_accesses = 51509
	L1D_total_cache_misses = 35547
	L1D_total_cache_miss_rate = 0.6901
	L1D_total_cache_pending_hits = 2921
	L1D_total_cache_reservation_fails = 11085
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6725
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2921
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8337
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2748
ctas_completed 51, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 349, 350, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 292, 
gpgpu_n_tot_thrd_icount = 7812384
gpgpu_n_tot_w_icount = 244137
gpgpu_n_stall_shd_mem = 7824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18819
gpgpu_n_mem_write_global = 20522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 398055
gpgpu_n_store_insn = 132753
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2211
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5613
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172750	W0_Idle:203041	W0_Scoreboard:733860	W1:5763	W2:102	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:2703	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:102	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:51	W31:2499	W32:201501
single_issue_nums: WS0:62361	WS1:62564	WS2:59606	WS3:59606	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 150552 {8:18819,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820880 {40:20522,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 752760 {40:18819,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164176 {8:20522,}
maxmflatency = 1708 
max_icnt2mem_latency = 131 
maxmrqlatency = 159 
max_icnt2sh_latency = 47 
averagemflatency = 362 
avg_icnt2mem_latency = 52 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 3 
mrq_lat_table:6462 	139 	175 	411 	1106 	1661 	271 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24743 	3728 	10807 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	35019 	4312 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29727 	6615 	2343 	624 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	20 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11         8         6        10         8        12         8        12        12        12         9        11         7         5         8         4 
dram[1]:         7        10        10        16        10        13        13        14         8         5        15        18         8        16        15        14 
dram[2]:         7         7        16         6         9        10        15         9        21        12        14        11        14        16        11         7 
dram[3]:        10        11        10        10         7         8        10         8         6        10        14        14         7         9         4         8 
dram[4]:         8         5        13         8         8         9         5        12        10         8        21        18         8         9         7        11 
dram[5]:         6        12         9        16         8         6         5         7        12        11        17        21         0         0         7        14 
dram[6]:         8         7         5         5         9        18        14        10        12        11        14        14        11        10        12         9 
dram[7]:        11         7        14         9         9        10        10         7         8         9        12        10        11        16         8        10 
dram[8]:        10         8         8        11        10        13        13         8        22        23        12         5        12        10        12        16 
dram[9]:         4        12         9         5        10        10         9         6         6        16        15        13         7        10         3         5 
dram[10]:         8         5         9        13        14        16         8         5         9         8        15        18         9         7         7         8 
dram[11]:        10         6        18        15         6         9        12        15         8        12        14         9         9        14         9         6 
dram[12]:        11         7         5         8        21         8         8        12         7         9         9        12         8         8        10         8 
dram[13]:        18         6         8         5        14        10         7         8        11         8        11         4        10        20        11        10 
dram[14]:         9        14        12         8        16        11        11        13        10         8         0        20        10        10        10        11 
dram[15]:         9        11        18        12        11         9        10         9         8        12        17        12         0         0        11         9 
maximum service time to same row:
dram[0]:      6172      6171      6219      6223      6198      6195      6193      6193      6286      6215      6235      6714      6276      6203      6285      6301 
dram[1]:      6201      6323      6226      6225      6737      6211      6217      6311      6749      7354      5184      6212      6184      6192      6230      6206 
dram[2]:      6287      6309      6188      6296      6303      6300      6169      6201      6180      6184      6206      6736      6277      6280      6275      6190 
dram[3]:      6194      6192      6185      6183      6219      6220      6200      6203      7094      6276      6777      6747      6305      6212      6202      6189 
dram[4]:      6176      6205      6189      6185      6754      6224      6201      6200      6224      6217      6712      6809      6181      6182      6197      6188 
dram[5]:      6281      6180      6187      6184      6199      6219      6175      6171      6201      6889      6718      6713      6181      6217      6194      6191 
dram[6]:      6183      6182      6170      6213      6218      6297      6195      6194      6304      6300      6175      6172      6322      6308      6296      6218 
dram[7]:      6220      7143      6219      6173      6293      6753      6190      6174      7134      6788      6198      7421      6273      6279      6306      6221 
dram[8]:      6228      6206      6231      6213      6181      6198      6185      6179      6213      6214      6321      6774      6212      6206      6184      6208 
dram[9]:      6203      6730      6206      6766      6304      6187      6179      6189      6294      6293      6669      6667      6214      6277      6289      6185 
dram[10]:      6183      6190      6206      6174      6289      6755      6185      6203      6196      6194      6739      6189      6211      6782      6196      6217 
dram[11]:      6175      6184      6194      6217      7132      6300      6319      7212      6208      6212      5497      6313      6214      6308      6216      6301 
dram[12]:      6294      6199      7146      6237      6203      6192      6185      6184      6186      6306      6176      6671      6205      6295      6205      6199 
dram[13]:      6201      6192      6188      6178      6287      6284      6181      6177      6227      6187      5184      6186      6278      6275      6176      6174 
dram[14]:      6213      6221      6196      6199      6752      6714      6209      7113      6199      6213      6179      6704      6190      6682      6181      6186 
dram[15]:      6201      6189      6192      6351      6225      6305      6220      6180      6193      6344      5487      6335      7420      6347      6197      6371 
average row accesses per activate:
dram[0]:  3.600000  2.600000  2.882353  3.615385  5.636364  5.272727  3.200000  4.000000  3.833333  5.857143  4.100000  4.444445 10.500000  3.800000  4.285714  4.000000 
dram[1]:  4.500000  4.454545  5.333333  4.416667  3.500000  3.222222  5.714286  3.384615  2.600000  3.090909  8.333333  7.500000  4.000000  6.000000  5.500000  5.625000 
dram[2]:  3.555556  3.500000  7.000000  3.666667  3.266667  4.700000  5.000000  3.066667  7.250000  3.300000  4.428571  3.250000 10.500000  5.000000  5.000000  5.111111 
dram[3]:  6.000000  3.250000  4.181818  3.818182  3.588235  4.076923  3.250000  3.437500  2.533333  3.545455  4.714286  8.500000  4.000000  4.000000  7.000000  4.600000 
dram[4]:  3.818182  2.923077  5.250000  3.071429  5.000000  4.181818  2.705882  5.222222  3.307692  3.833333  8.333333  7.666667  9.666667  6.000000  3.125000  4.600000 
dram[5]:  3.352941  3.857143  4.222222  3.545455  2.736842  3.058824  2.571429  3.400000  4.142857  3.176471  5.600000 10.333333 18.000000 20.000000  3.444444  3.875000 
dram[6]:  3.700000  4.100000  2.111111  2.400000  4.454545  4.727273  5.636364  4.500000  4.181818  4.000000  8.500000  7.000000  6.750000  5.250000  4.125000  3.750000 
dram[7]:  5.000000  6.500000  2.400000  3.307692  4.400000  4.200000  3.411765  3.500000  3.545455  3.888889 12.000000  3.500000  4.833333  6.000000  3.285714  3.230769 
dram[8]:  3.625000  5.000000  4.000000  4.181818  4.818182  4.636364  4.500000  3.833333  5.600000  6.166667  9.333333  2.700000  7.600000  4.222222  4.111111  4.777778 
dram[9]:  4.285714  4.714286  3.642857  2.529412  4.666667  3.923077  3.235294  2.736842  3.666667  4.222222  4.454545  5.111111  4.800000  5.500000  5.250000  4.600000 
dram[10]:  4.500000  2.666667  3.066667  3.000000  4.846154  3.933333  4.700000  3.642857  4.777778  3.230769  8.000000  4.250000  4.600000  3.333333  5.166667  7.750000 
dram[11]:  3.900000  3.363636  5.333333  5.125000  3.055556  3.529412  6.500000  3.727273  4.875000  5.111111  5.000000  4.666667  3.555556  6.600000  3.583333  3.909091 
dram[12]:  4.000000  3.555556  2.500000  3.000000  5.111111  3.600000  3.000000  4.214286  3.285714  3.833333  7.750000  3.625000  5.000000  4.600000  4.428571  5.166667 
dram[13]:  5.333333  2.916667  3.461539  3.461539  5.571429  4.400000  3.157895  4.000000  4.714286  2.818182  4.000000  3.875000  8.500000 15.500000  4.750000  3.461539 
dram[14]:  2.937500  3.642857  7.166667  4.181818  4.666667  4.300000  3.062500  3.538461  3.909091  3.545455 21.000000  7.333333  6.000000  3.800000  4.000000  3.538461 
dram[15]:  4.272727  3.692308  6.833333  4.500000  5.888889  5.500000  3.500000  3.533333  3.666667  4.000000  7.000000  5.400000 18.000000 18.000000  4.857143  4.500000 
average row locality = 10226/2504 = 4.083866
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        39        49        47        62        58        48        52        46        41        41        40        21        19        30        28 
dram[1]:        45        49        48        53        56        58        40        44        39        34        25        30        36        42        44        45 
dram[2]:        32        35        49        44        49        47        45        46        29        33        31        26        42        40        35        46 
dram[3]:        30        26        46        42        61        53        52        55        38        39        33        34        24        20        21        23 
dram[4]:        42        38        42        43        45        46        46        47        43        46        25        23        29        30        50        46 
dram[5]:        57        54        38        39        52        52        54        51        58        54        28        31        18        20        31        31 
dram[6]:        37        41        38        36        49        52        62        63        46        44        34        28        27        21        33        30 
dram[7]:        25        26        36        43        44        42        58        56        39        35        24        21        29        36        46        42 
dram[8]:        29        30        44        46        53        51        45        46        28        37        28        27        38        38        37        43 
dram[9]:        30        33        51        43        56        51        55        52        33        38        49        46        24        22        21        23 
dram[10]:        45        32        46        42        63        59        47        51        43        42        32        34        23        20        31        31 
dram[11]:        39        37        48        41        55        60        39        41        39        46        25        28        32        33        43        43 
dram[12]:        36        32        30        39        46        54        63        59        46        46        31        29        25        23        31        31 
dram[13]:        32        35        45        45        39        44        60        56        33        31        36        31        34        31        38        45 
dram[14]:        47        51        43        46        42        43        49        46        43        39        21        22        30        38        52        46 
dram[15]:        47        48        41        36        53        55        56        53        55        56        28        27        18        18        34        27 
total dram reads = 10226
bank skew: 63/18 = 3.50
chip skew: 688/597 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1454      1398      1307      1298      1272      1249      1258      1220      1324      1418      1286      1300      1750      1956      1670      1649
dram[1]:       1362      1287      1349      1365      1311      1323      1310      1411      1453      1454      3006      1513      1468      1401      1451      1403
dram[2]:       1588      1444      1238      1322      1231      1319      1389      1364      1527      1468      1533      1598      1301      1392      1443      1302
dram[3]:       1540      1772      1285      1380      1215      1253      1273      1341      1334      1284      1521      1509      1774      1896      1776      1809
dram[4]:       1320      1402      1439      1333      1311      1354      1312      1365      1312      1331      1664      1749      1540      1546      1311      1324
dram[5]:       1236      1289      1379      1386      1279      1311      1333      1321      1250      1236      1553      1501      2011      1948      1512      1488
dram[6]:       1450      1360      1402      1389      1310      1232      1312      1214      1270      1306      1395      1629      1701      1921      1406      1558
dram[7]:       1903      1681      1464      1296      1285      1365      1220      1300      1286      1373      1788      1999      1631      1427      1274      1379
dram[8]:       1535      1550      1293      1367      1283      1315      1329      1423      1572      1304      1563      1566      1411      1368      1429      1369
dram[9]:       1493      1426      1217      1379      1257      1313      1347      1319      1422      1397      1270      1178      1862      1805      1930      1673
dram[10]:       1243      1521      1278      1442      1244      1265      1342      1274      1368      1314      1467      1376      1750      1902      1608      1669
dram[11]:       1397      1476      1331      1405      1253      1224      1319      1305      1449      1345      2064      1612      1454      1541      1410      1385
dram[12]:       1468      1500      1494      1348      1349      1261      1202      1211      1243      1285      1493      1663      1720      1951      1584      1486
dram[13]:       1520      1504      1359      1256      1330      1273      1263      1307      1397      1542      1729      1478      1435      1502      1433      1318
dram[14]:       1310      1282      1339      1243      1339      1318      1269      1331      1365      1411      1772      1759      1552      1366      1269      1346
dram[15]:       1278      1349      1379      1436      1275      1197      1342      1248      1281      1214      1968      1611      2042      2044      1489      1591
maximum mf latency per bank:
dram[0]:        737       726       735       742       714       727       757       710       720       712       697       700       681       709       699       686
dram[1]:        810      1280      1269      1319      1313      1199       711      1255      1343       734      1708       760      1277      1174      1347      1239
dram[2]:        796       740       713       742       784       798       742       803       698       718       710       683       683       755       726       716
dram[3]:        735       766       741       747       743       805       793       759       769       710       698       704       719       696       712       716
dram[4]:        688       717       734       722       711       759       792       742       701       769       682       693       708       726       772       741
dram[5]:        699       722       701       751       737       796       749       747       737       745       673       716       680       687       736       717
dram[6]:        736       774       723       736       770       807       723       778       710       726       678       686       682       680       715       718
dram[7]:        730       730       804       709       739       711       739       755       748       731       675       702       710       691       743       729
dram[8]:        725       734       728       716       775       736       762       781       718       774       681       692       692       692       736       738
dram[9]:        744       720       722       777       706       723       731       732       686       819       729       692       696       688       721       693
dram[10]:        730       720       746       745       801       700       771       800       710       794       679       697       698       676       704       720
dram[11]:        840       742       762       751       716       812       776       784       684       762       730       787       734       771       724       769
dram[12]:        738       721       742       741       706       718       798       784       714       707       677       742       705       702       707       711
dram[13]:        737       737       776       751       750       796       740       751       716       711       703       708       675       672       805       739
dram[14]:        696       695       755       755       723       720       715       712       735       766       677       735       704       734       746       759
dram[15]:        831       794       776       812       795       853       881       836       743       817       686       812       673       810       730       729
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90414 n_act=164 n_pre=148 n_ref_event=0 n_req=657 n_rd=657 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007191
n_activity=27976 dram_eff=0.02348
bk0: 36a 89059i bk1: 39a 88140i bk2: 49a 87140i bk3: 47a 88182i bk4: 62a 88559i bk5: 58a 88562i bk6: 48a 87303i bk7: 52a 88275i bk8: 46a 88327i bk9: 41a 89599i bk10: 41a 89092i bk11: 40a 89346i bk12: 21a 90808i bk13: 19a 90223i bk14: 30a 89704i bk15: 28a 89852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750381
Row_Buffer_Locality_read = 0.750381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.205778
Bank_Level_Parallism_Col = 1.710491
Bank_Level_Parallism_Ready = 1.070015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.519784 

BW Util details:
bwutil = 0.007191 
total_CMD = 91369 
util_bw = 657 
Wasted_Col = 12015 
Wasted_Row = 5639 
Idle = 73058 

BW Util Bottlenecks: 
RCDc_limit = 15646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5965 
rwq = 0 
CCDLc_limit_alone = 5965 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90414 
Read = 657 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 164 
n_pre = 148 
n_ref = 0 
n_req = 657 
total_req = 657 

Dual Bus Interface Util: 
issued_total_row = 312 
issued_total_col = 657 
Row_Bus_Util =  0.003415 
CoL_Bus_Util = 0.007191 
Either_Row_CoL_Bus_Util = 0.010452 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.014660 
queue_avg = 0.455767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.455767
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90388 n_act=161 n_pre=145 n_ref_event=0 n_req=688 n_rd=688 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00753
n_activity=25079 dram_eff=0.02743
bk0: 45a 89125i bk1: 49a 88672i bk2: 48a 89089i bk3: 53a 87834i bk4: 56a 86946i bk5: 58a 86637i bk6: 40a 89749i bk7: 44a 87866i bk8: 39a 87671i bk9: 34a 88788i bk10: 25a 90764i bk11: 30a 90403i bk12: 36a 89193i bk13: 42a 89561i bk14: 44a 89280i bk15: 45a 89059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765988
Row_Buffer_Locality_read = 0.765988
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.493166
Bank_Level_Parallism_Col = 1.752551
Bank_Level_Parallism_Ready = 1.078488
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.507935 

BW Util details:
bwutil = 0.007530 
total_CMD = 91369 
util_bw = 688 
Wasted_Col = 11712 
Wasted_Row = 4428 
Idle = 74541 

BW Util Bottlenecks: 
RCDc_limit = 15268 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6561 
rwq = 0 
CCDLc_limit_alone = 6561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90388 
Read = 688 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 161 
n_pre = 145 
n_ref = 0 
n_req = 688 
total_req = 688 

Dual Bus Interface Util: 
issued_total_row = 306 
issued_total_col = 688 
Row_Bus_Util =  0.003349 
CoL_Bus_Util = 0.007530 
Either_Row_CoL_Bus_Util = 0.010737 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.013252 
queue_avg = 0.617649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.617649
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90477 n_act=144 n_pre=128 n_ref_event=0 n_req=629 n_rd=629 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006884
n_activity=26096 dram_eff=0.0241
bk0: 32a 89115i bk1: 35a 88960i bk2: 49a 89481i bk3: 44a 88519i bk4: 49a 87854i bk5: 47a 88637i bk6: 45a 89122i bk7: 46a 87563i bk8: 29a 90509i bk9: 33a 89076i bk10: 31a 89695i bk11: 26a 89762i bk12: 42a 90365i bk13: 40a 89433i bk14: 35a 89464i bk15: 46a 89190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771065
Row_Buffer_Locality_read = 0.771065
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951682
Bank_Level_Parallism_Col = 1.587239
Bank_Level_Parallism_Ready = 1.076312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.404083 

BW Util details:
bwutil = 0.006884 
total_CMD = 91369 
util_bw = 629 
Wasted_Col = 11535 
Wasted_Row = 6173 
Idle = 73032 

BW Util Bottlenecks: 
RCDc_limit = 13745 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5717 
rwq = 0 
CCDLc_limit_alone = 5717 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90477 
Read = 629 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 144 
n_pre = 128 
n_ref = 0 
n_req = 629 
total_req = 629 

Dual Bus Interface Util: 
issued_total_row = 272 
issued_total_col = 629 
Row_Bus_Util =  0.002977 
CoL_Bus_Util = 0.006884 
Either_Row_CoL_Bus_Util = 0.009763 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.010090 
queue_avg = 0.399982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.399982
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90492 n_act=153 n_pre=137 n_ref_event=0 n_req=597 n_rd=597 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006534
n_activity=25398 dram_eff=0.02351
bk0: 30a 89800i bk1: 26a 89408i bk2: 46a 88712i bk3: 42a 88938i bk4: 61a 87050i bk5: 53a 88150i bk6: 52a 87313i bk7: 55a 87474i bk8: 38a 87688i bk9: 39a 89003i bk10: 33a 89797i bk11: 34a 90297i bk12: 24a 89867i bk13: 20a 90336i bk14: 21a 90523i bk15: 23a 90244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.743719
Row_Buffer_Locality_read = 0.743719
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.113478
Bank_Level_Parallism_Col = 1.576623
Bank_Level_Parallism_Ready = 1.053601
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.397305 

BW Util details:
bwutil = 0.006534 
total_CMD = 91369 
util_bw = 597 
Wasted_Col = 12007 
Wasted_Row = 5329 
Idle = 73436 

BW Util Bottlenecks: 
RCDc_limit = 14646 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5211 
rwq = 0 
CCDLc_limit_alone = 5211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90492 
Read = 597 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 153 
n_pre = 137 
n_ref = 0 
n_req = 597 
total_req = 597 

Dual Bus Interface Util: 
issued_total_row = 290 
issued_total_col = 597 
Row_Bus_Util =  0.003174 
CoL_Bus_Util = 0.006534 
Either_Row_CoL_Bus_Util = 0.009598 
Issued_on_Two_Bus_Simul_Util = 0.000109 
issued_two_Eff = 0.011403 
queue_avg = 0.473257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.473257
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90446 n_act=157 n_pre=141 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007016
n_activity=26457 dram_eff=0.02423
bk0: 42a 88731i bk1: 38a 88324i bk2: 42a 89062i bk3: 43a 87923i bk4: 45a 89315i bk5: 46a 88392i bk6: 46a 87309i bk7: 47a 89164i bk8: 43a 88292i bk9: 46a 88354i bk10: 25a 90821i bk11: 23a 90711i bk12: 29a 90528i bk13: 30a 90109i bk14: 50a 87664i bk15: 46a 88807i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755070
Row_Buffer_Locality_read = 0.755070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.275530
Bank_Level_Parallism_Col = 1.761324
Bank_Level_Parallism_Ready = 1.109204
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509694 

BW Util details:
bwutil = 0.007016 
total_CMD = 91369 
util_bw = 641 
Wasted_Col = 11384 
Wasted_Row = 5131 
Idle = 74213 

BW Util Bottlenecks: 
RCDc_limit = 14861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6413 
rwq = 0 
CCDLc_limit_alone = 6413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90446 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 641 
Row_Bus_Util =  0.003262 
CoL_Bus_Util = 0.007016 
Either_Row_CoL_Bus_Util = 0.010102 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.017335 
queue_avg = 0.497652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.497652
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90364 n_act=181 n_pre=165 n_ref_event=0 n_req=668 n_rd=668 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007311
n_activity=29068 dram_eff=0.02298
bk0: 57a 87347i bk1: 54a 87703i bk2: 38a 89210i bk3: 39a 88482i bk4: 52a 86488i bk5: 52a 86881i bk6: 54a 85772i bk7: 51a 87645i bk8: 58a 87931i bk9: 54a 87090i bk10: 28a 90268i bk11: 31a 90631i bk12: 18a 91081i bk13: 20a 91072i bk14: 31a 89018i bk15: 31a 89340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.729042
Row_Buffer_Locality_read = 0.729042
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.304380
Bank_Level_Parallism_Col = 1.667748
Bank_Level_Parallism_Ready = 1.109281
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.495098 

BW Util details:
bwutil = 0.007311 
total_CMD = 91369 
util_bw = 668 
Wasted_Col = 13584 
Wasted_Row = 5976 
Idle = 71141 

BW Util Bottlenecks: 
RCDc_limit = 17289 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6313 
rwq = 0 
CCDLc_limit_alone = 6313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90364 
Read = 668 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 181 
n_pre = 165 
n_ref = 0 
n_req = 668 
total_req = 668 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 668 
Row_Bus_Util =  0.003787 
CoL_Bus_Util = 0.007311 
Either_Row_CoL_Bus_Util = 0.010999 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.008955 
queue_avg = 0.512865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.512865
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90447 n_act=154 n_pre=138 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007016
n_activity=27056 dram_eff=0.02369
bk0: 37a 88956i bk1: 41a 88989i bk2: 38a 87135i bk3: 36a 87767i bk4: 49a 88558i bk5: 52a 88556i bk6: 62a 88533i bk7: 63a 87746i bk8: 46a 88925i bk9: 44a 88905i bk10: 34a 90501i bk11: 28a 90419i bk12: 27a 90469i bk13: 21a 90523i bk14: 33a 89639i bk15: 30a 89389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759750
Row_Buffer_Locality_read = 0.759750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.128076
Bank_Level_Parallism_Col = 1.634152
Bank_Level_Parallism_Ready = 1.063963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.458931 

BW Util details:
bwutil = 0.007016 
total_CMD = 91369 
util_bw = 641 
Wasted_Col = 11750 
Wasted_Row = 5247 
Idle = 73731 

BW Util Bottlenecks: 
RCDc_limit = 14691 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5659 
rwq = 0 
CCDLc_limit_alone = 5659 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90447 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 154 
n_pre = 138 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 292 
issued_total_col = 641 
Row_Bus_Util =  0.003196 
CoL_Bus_Util = 0.007016 
Either_Row_CoL_Bus_Util = 0.010091 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.011931 
queue_avg = 0.390942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.390942
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90476 n_act=157 n_pre=141 n_ref_event=0 n_req=602 n_rd=602 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006589
n_activity=26604 dram_eff=0.02263
bk0: 25a 90191i bk1: 26a 90496i bk2: 36a 87663i bk3: 43a 88412i bk4: 44a 89006i bk5: 42a 88997i bk6: 58a 87575i bk7: 56a 87641i bk8: 39a 88775i bk9: 35a 89329i bk10: 24a 90917i bk11: 21a 89962i bk12: 29a 90006i bk13: 36a 89979i bk14: 46a 87849i bk15: 42a 88262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739203
Row_Buffer_Locality_read = 0.739203
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.097697
Bank_Level_Parallism_Col = 1.644069
Bank_Level_Parallism_Ready = 1.034884
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.472908 

BW Util details:
bwutil = 0.006589 
total_CMD = 91369 
util_bw = 602 
Wasted_Col = 11658 
Wasted_Row = 5591 
Idle = 73518 

BW Util Bottlenecks: 
RCDc_limit = 15048 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5339 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90476 
Read = 602 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 157 
n_pre = 141 
n_ref = 0 
n_req = 602 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 298 
issued_total_col = 602 
Row_Bus_Util =  0.003262 
CoL_Bus_Util = 0.006589 
Either_Row_CoL_Bus_Util = 0.009774 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.007839 
queue_avg = 0.396415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.396415
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90501 n_act=136 n_pre=120 n_ref_event=0 n_req=620 n_rd=620 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006786
n_activity=25491 dram_eff=0.02432
bk0: 29a 89643i bk1: 30a 89699i bk2: 44a 88701i bk3: 46a 88680i bk4: 53a 88187i bk5: 51a 88764i bk6: 45a 88579i bk7: 46a 88043i bk8: 28a 90233i bk9: 37a 89809i bk10: 28a 90701i bk11: 27a 89278i bk12: 38a 90020i bk13: 38a 89420i bk14: 37a 89223i bk15: 43a 89075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.780645
Row_Buffer_Locality_read = 0.780645
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.101000
Bank_Level_Parallism_Col = 1.669019
Bank_Level_Parallism_Ready = 1.069355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.483318 

BW Util details:
bwutil = 0.006786 
total_CMD = 91369 
util_bw = 620 
Wasted_Col = 10347 
Wasted_Row = 5439 
Idle = 74963 

BW Util Bottlenecks: 
RCDc_limit = 12898 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5162 
rwq = 0 
CCDLc_limit_alone = 5162 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90501 
Read = 620 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 136 
n_pre = 120 
n_ref = 0 
n_req = 620 
total_req = 620 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 620 
Row_Bus_Util =  0.002802 
CoL_Bus_Util = 0.006786 
Either_Row_CoL_Bus_Util = 0.009500 
Issued_on_Two_Bus_Simul_Util = 0.000088 
issued_two_Eff = 0.009217 
queue_avg = 0.451948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.451948
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90440 n_act=162 n_pre=146 n_ref_event=0 n_req=627 n_rd=627 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006862
n_activity=27999 dram_eff=0.02239
bk0: 30a 89744i bk1: 33a 89827i bk2: 51a 88136i bk3: 43a 86941i bk4: 56a 88519i bk5: 51a 88459i bk6: 55a 87208i bk7: 52a 86452i bk8: 33a 89354i bk9: 38a 88826i bk10: 49a 88602i bk11: 46a 89236i bk12: 24a 90165i bk13: 22a 90473i bk14: 21a 90429i bk15: 23a 90249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741627
Row_Buffer_Locality_read = 0.741627
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968580
Bank_Level_Parallism_Col = 1.531266
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.377587 

BW Util details:
bwutil = 0.006862 
total_CMD = 91369 
util_bw = 627 
Wasted_Col = 13208 
Wasted_Row = 6439 
Idle = 71095 

BW Util Bottlenecks: 
RCDc_limit = 15573 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5789 
rwq = 0 
CCDLc_limit_alone = 5789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90440 
Read = 627 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 162 
n_pre = 146 
n_ref = 0 
n_req = 627 
total_req = 627 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 627 
Row_Bus_Util =  0.003371 
CoL_Bus_Util = 0.006862 
Either_Row_CoL_Bus_Util = 0.010168 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.006459 
queue_avg = 0.488481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.488481
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90439 n_act=158 n_pre=142 n_ref_event=0 n_req=641 n_rd=641 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007016
n_activity=24422 dram_eff=0.02625
bk0: 45a 88965i bk1: 32a 88618i bk2: 46a 87953i bk3: 42a 87792i bk4: 63a 88039i bk5: 59a 87999i bk6: 47a 89055i bk7: 51a 88079i bk8: 43a 89005i bk9: 42a 88207i bk10: 32a 90540i bk11: 34a 89696i bk12: 23a 90268i bk13: 20a 90055i bk14: 31a 89734i bk15: 31a 90310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753510
Row_Buffer_Locality_read = 0.753510
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.267228
Bank_Level_Parallism_Col = 1.682806
Bank_Level_Parallism_Ready = 1.049922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533256 

BW Util details:
bwutil = 0.007016 
total_CMD = 91369 
util_bw = 641 
Wasted_Col = 11518 
Wasted_Row = 4703 
Idle = 74507 

BW Util Bottlenecks: 
RCDc_limit = 15050 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5500 
rwq = 0 
CCDLc_limit_alone = 5500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90439 
Read = 641 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 158 
n_pre = 142 
n_ref = 0 
n_req = 641 
total_req = 641 

Dual Bus Interface Util: 
issued_total_row = 300 
issued_total_col = 641 
Row_Bus_Util =  0.003283 
CoL_Bus_Util = 0.007016 
Either_Row_CoL_Bus_Util = 0.010179 
Issued_on_Two_Bus_Simul_Util = 0.000120 
issued_two_Eff = 0.011828 
queue_avg = 0.397082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.397082
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90438 n_act=155 n_pre=139 n_ref_event=0 n_req=649 n_rd=649 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007103
n_activity=26323 dram_eff=0.02466
bk0: 39a 89031i bk1: 37a 88689i bk2: 48a 89139i bk3: 41a 89541i bk4: 55a 87052i bk5: 60a 87026i bk6: 39a 89993i bk7: 41a 88748i bk8: 39a 89522i bk9: 46a 89343i bk10: 25a 90268i bk11: 28a 90048i bk12: 32a 89170i bk13: 33a 90210i bk14: 43a 88743i bk15: 43a 88586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761171
Row_Buffer_Locality_read = 0.761171
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.111424
Bank_Level_Parallism_Col = 1.567940
Bank_Level_Parallism_Ready = 1.021572
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454416 

BW Util details:
bwutil = 0.007103 
total_CMD = 91369 
util_bw = 649 
Wasted_Col = 12029 
Wasted_Row = 5056 
Idle = 73635 

BW Util Bottlenecks: 
RCDc_limit = 14803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5046 
rwq = 0 
CCDLc_limit_alone = 5046 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90438 
Read = 649 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 155 
n_pre = 139 
n_ref = 0 
n_req = 649 
total_req = 649 

Dual Bus Interface Util: 
issued_total_row = 294 
issued_total_col = 649 
Row_Bus_Util =  0.003218 
CoL_Bus_Util = 0.007103 
Either_Row_CoL_Bus_Util = 0.010189 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.012889 
queue_avg = 0.472414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.472414
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90447 n_act=163 n_pre=147 n_ref_event=0 n_req=621 n_rd=621 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006797
n_activity=28035 dram_eff=0.02215
bk0: 36a 89084i bk1: 32a 89231i bk2: 30a 88634i bk3: 39a 88416i bk4: 46a 89087i bk5: 54a 87858i bk6: 63a 86136i bk7: 59a 87607i bk8: 46a 88009i bk9: 46a 88663i bk10: 31a 90510i bk11: 29a 89232i bk12: 25a 90172i bk13: 23a 90176i bk14: 31a 89457i bk15: 31a 89829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737520
Row_Buffer_Locality_read = 0.737520
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.010244
Bank_Level_Parallism_Col = 1.621692
Bank_Level_Parallism_Ready = 1.051530
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.462683 

BW Util details:
bwutil = 0.006797 
total_CMD = 91369 
util_bw = 621 
Wasted_Col = 12489 
Wasted_Row = 6999 
Idle = 71260 

BW Util Bottlenecks: 
RCDc_limit = 15572 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5654 
rwq = 0 
CCDLc_limit_alone = 5654 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90447 
Read = 621 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 163 
n_pre = 147 
n_ref = 0 
n_req = 621 
total_req = 621 

Dual Bus Interface Util: 
issued_total_row = 310 
issued_total_col = 621 
Row_Bus_Util =  0.003393 
CoL_Bus_Util = 0.006797 
Either_Row_CoL_Bus_Util = 0.010091 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.009761 
queue_avg = 0.481629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.481629
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90452 n_act=156 n_pre=140 n_ref_event=0 n_req=635 n_rd=635 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00695
n_activity=25372 dram_eff=0.02503
bk0: 32a 89810i bk1: 35a 88514i bk2: 45a 87882i bk3: 45a 88026i bk4: 39a 89621i bk5: 44a 88918i bk6: 60a 86358i bk7: 56a 87645i bk8: 33a 89843i bk9: 31a 88735i bk10: 36a 89419i bk11: 31a 89483i bk12: 34a 90343i bk13: 31a 90841i bk14: 38a 89272i bk15: 45a 88230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754331
Row_Buffer_Locality_read = 0.754331
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.339260
Bank_Level_Parallism_Col = 1.768084
Bank_Level_Parallism_Ready = 1.099213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.527359 

BW Util details:
bwutil = 0.006950 
total_CMD = 91369 
util_bw = 635 
Wasted_Col = 11225 
Wasted_Row = 5068 
Idle = 74441 

BW Util Bottlenecks: 
RCDc_limit = 14847 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6164 
rwq = 0 
CCDLc_limit_alone = 6164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90452 
Read = 635 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 156 
n_pre = 140 
n_ref = 0 
n_req = 635 
total_req = 635 

Dual Bus Interface Util: 
issued_total_row = 296 
issued_total_col = 635 
Row_Bus_Util =  0.003240 
CoL_Bus_Util = 0.006950 
Either_Row_CoL_Bus_Util = 0.010036 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.015267 
queue_avg = 0.498933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.498933
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90418 n_act=162 n_pre=146 n_ref_event=0 n_req=658 n_rd=658 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007202
n_activity=28101 dram_eff=0.02342
bk0: 47a 87874i bk1: 51a 88102i bk2: 43a 89646i bk3: 46a 88496i bk4: 42a 89115i bk5: 43a 89027i bk6: 49a 87665i bk7: 46a 88574i bk8: 43a 88785i bk9: 39a 88804i bk10: 21a 91180i bk11: 22a 90796i bk12: 30a 90224i bk13: 38a 88851i bk14: 52a 87936i bk15: 46a 88361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753799
Row_Buffer_Locality_read = 0.753799
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.034633
Bank_Level_Parallism_Col = 1.588200
Bank_Level_Parallism_Ready = 1.042553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.420143 

BW Util details:
bwutil = 0.007202 
total_CMD = 91369 
util_bw = 658 
Wasted_Col = 12595 
Wasted_Row = 5977 
Idle = 72139 

BW Util Bottlenecks: 
RCDc_limit = 15454 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5639 
rwq = 0 
CCDLc_limit_alone = 5639 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90418 
Read = 658 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 162 
n_pre = 146 
n_ref = 0 
n_req = 658 
total_req = 658 

Dual Bus Interface Util: 
issued_total_row = 308 
issued_total_col = 658 
Row_Bus_Util =  0.003371 
CoL_Bus_Util = 0.007202 
Either_Row_CoL_Bus_Util = 0.010408 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.015773 
queue_avg = 0.505215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.505215
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=91369 n_nop=90457 n_act=141 n_pre=125 n_ref_event=0 n_req=652 n_rd=652 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007136
n_activity=25886 dram_eff=0.02519
bk0: 47a 88898i bk1: 48a 88551i bk2: 41a 89956i bk3: 36a 89486i bk4: 53a 88802i bk5: 55a 88652i bk6: 56a 87329i bk7: 53a 87727i bk8: 55a 87627i bk9: 56a 88078i bk10: 28a 90592i bk11: 27a 90143i bk12: 18a 91177i bk13: 18a 91178i bk14: 34a 89773i bk15: 27a 89939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783742
Row_Buffer_Locality_read = 0.783742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.018526
Bank_Level_Parallism_Col = 1.534201
Bank_Level_Parallism_Ready = 1.032209
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.410653 

BW Util details:
bwutil = 0.007136 
total_CMD = 91369 
util_bw = 652 
Wasted_Col = 11628 
Wasted_Row = 4885 
Idle = 74204 

BW Util Bottlenecks: 
RCDc_limit = 13484 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5541 
rwq = 0 
CCDLc_limit_alone = 5541 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 91369 
n_nop = 90457 
Read = 652 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 141 
n_pre = 125 
n_ref = 0 
n_req = 652 
total_req = 652 

Dual Bus Interface Util: 
issued_total_row = 266 
issued_total_col = 652 
Row_Bus_Util =  0.002911 
CoL_Bus_Util = 0.007136 
Either_Row_CoL_Bus_Util = 0.009982 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.006579 
queue_avg = 0.488886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.488886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1256, Miss = 851, Miss_rate = 0.678, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[1]: Access = 1228, Miss = 845, Miss_rate = 0.688, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[2]: Access = 1297, Miss = 861, Miss_rate = 0.664, Pending_hits = 38, Reservation_fails = 1577
L2_cache_bank[3]: Access = 1247, Miss = 864, Miss_rate = 0.693, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[4]: Access = 1171, Miss = 831, Miss_rate = 0.710, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[5]: Access = 1262, Miss = 838, Miss_rate = 0.664, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[6]: Access = 1215, Miss = 837, Miss_rate = 0.689, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 1171, Miss = 807, Miss_rate = 0.689, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[8]: Access = 1259, Miss = 853, Miss_rate = 0.678, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[9]: Access = 1215, Miss = 840, Miss_rate = 0.691, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[10]: Access = 1282, Miss = 861, Miss_rate = 0.672, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[11]: Access = 1253, Miss = 861, Miss_rate = 0.687, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[12]: Access = 1219, Miss = 831, Miss_rate = 0.682, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 1244, Miss = 856, Miss_rate = 0.688, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[14]: Access = 1198, Miss = 837, Miss_rate = 0.699, Pending_hits = 36, Reservation_fails = 0
L2_cache_bank[15]: Access = 1195, Miss = 819, Miss_rate = 0.685, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[16]: Access = 1188, Miss = 823, Miss_rate = 0.693, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[17]: Access = 1247, Miss = 835, Miss_rate = 0.670, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[18]: Access = 1199, Miss = 838, Miss_rate = 0.699, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[19]: Access = 1205, Miss = 833, Miss_rate = 0.691, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[20]: Access = 1245, Miss = 835, Miss_rate = 0.671, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[21]: Access = 1225, Miss = 844, Miss_rate = 0.689, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[22]: Access = 1271, Miss = 841, Miss_rate = 0.662, Pending_hits = 41, Reservation_fails = 390
L2_cache_bank[23]: Access = 1232, Miss = 847, Miss_rate = 0.688, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[24]: Access = 1203, Miss = 830, Miss_rate = 0.690, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[25]: Access = 1204, Miss = 829, Miss_rate = 0.689, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[26]: Access = 1223, Miss = 844, Miss_rate = 0.690, Pending_hits = 41, Reservation_fails = 390
L2_cache_bank[27]: Access = 1210, Miss = 830, Miss_rate = 0.686, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[28]: Access = 1262, Miss = 850, Miss_rate = 0.674, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[29]: Access = 1214, Miss = 848, Miss_rate = 0.699, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[30]: Access = 1269, Miss = 842, Miss_rate = 0.664, Pending_hits = 37, Reservation_fails = 773
L2_cache_bank[31]: Access = 1232, Miss = 849, Miss_rate = 0.689, Pending_hits = 22, Reservation_fails = 0
L2_total_cache_accesses = 39341
L2_total_cache_misses = 26910
L2_total_cache_miss_rate = 0.6840
L2_total_cache_pending_hits = 986
L2_total_cache_reservation_fails = 3130
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7607
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 986
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2974
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 986
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18819
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20522
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3130
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=39341
icnt_total_pkts_simt_to_mem=39341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39341
Req_Network_cycles = 15662
Req_Network_injected_packets_per_cycle =       2.5119 
Req_Network_conflicts_per_cycle =       0.4395
Req_Network_conflicts_per_cycle_util =       0.8892
Req_Bank_Level_Parallism =       5.0815
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0881
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0796

Reply_Network_injected_packets_num = 39341
Reply_Network_cycles = 15662
Reply_Network_injected_packets_per_cycle =        2.5119
Reply_Network_conflicts_per_cycle =        1.2778
Reply_Network_conflicts_per_cycle_util =       2.5468
Reply_Bank_Level_Parallism =       5.0065
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1146
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0661
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1311934 (inst/sec)
gpgpu_simulation_rate = 3132 (cycle/sec)
gpgpu_silicon_slowdown = 383141x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
