{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477813541361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477813541362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 30 15:45:40 2016 " "Processing started: Sun Oct 30 15:45:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477813541362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477813541362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pro -c pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off pro -c pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477813541362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1477813542457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_value_csout.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_value_csout.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_value_csout " "Found entity 1: adc_value_csout" {  } { { "adc_value_csout.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_value_csout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813542992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813542992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_module " "Found entity 1: adc_module" {  } { { "adc_module.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543035 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(3) " "Verilog HDL syntax warning at adc_fir.v(3): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477813543084 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(4) " "Verilog HDL syntax warning at adc_fir.v(4): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477813543084 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(5) " "Verilog HDL syntax warning at adc_fir.v(5): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477813543084 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(6) " "Verilog HDL syntax warning at adc_fir.v(6): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477813543084 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "adc_fir.v(24) " "Verilog HDL syntax warning at adc_fir.v(24): extra block comment delimiter characters /* within block comment" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 24 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1477813543085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_fir " "Found entity 1: adc_fir" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_driver " "Found entity 1: adc_driver" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_gt.v(7) " "Verilog HDL warning at tri_gt.v(7): extended using \"x\" or \"z\"" {  } { { "tri_gt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/tri_gt.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1477813543160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_gt.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_gt.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_gt " "Found entity 1: tri_gt" {  } { { "tri_gt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/tri_gt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dac " "Found entity 1: mod_dac" {  } { { "mod_dac.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/mod_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_seq_crt.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_seq_crt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_seq_crt " "Found entity 1: dac_seq_crt" {  } { { "dac_seq_crt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_seq_crt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_clk_src.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_clk_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_clk_src " "Found entity 1: dac_clk_src" {  } { { "dac_clk_src.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_clk_src.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543201 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "chdiv.v(23) " "Verilog HDL information at chdiv.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "chdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/chdiv.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477813543246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file chdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 chdiv " "Found entity 1: chdiv" {  } { { "chdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/chdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pro.v 1 1 " "Found 1 design units, including 1 entities, in source file pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 pro " "Found entity 1: pro" {  } { { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543301 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "trsfrm.v(17) " "Verilog HDL information at trsfrm.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "trsfrm.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477813543324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trsfrm.v 1 1 " "Found 1 design units, including 1 entities, in source file trsfrm.v" { { "Info" "ISGN_ENTITY_NAME" "1 trsfrm " "Found entity 1: trsfrm" {  } { { "trsfrm.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_clk_div " "Found entity 1: adc_clk_div" {  } { { "adc_clk_div.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813543330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813543330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pro " "Elaborating entity \"pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1477813544121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:p0 " "Elaborating entity \"pll\" for hierarchy \"pll:p0\"" {  } { { "pro.v" "p0" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813544583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:p0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:p0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:p0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:p0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477813546652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:p0\|altpll:altpll_component " "Instantiated megafunction \"pll:p0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 18 " "Parameter \"clk1_multiply_by\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813546717 ""}  } { { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1477813546717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477813547454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477813547454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813547456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:p1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:p1\"" {  } { { "pro.v" "p1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813547578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chdiv chdiv:p2 " "Elaborating entity \"chdiv\" for hierarchy \"chdiv:p2\"" {  } { { "pro.v" "p2" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813547638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dac mod_dac:p3 " "Elaborating entity \"mod_dac\" for hierarchy \"mod_dac:p3\"" {  } { { "pro.v" "p3" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813547731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_clk_src mod_dac:p3\|dac_clk_src:m0 " "Elaborating entity \"dac_clk_src\" for hierarchy \"mod_dac:p3\|dac_clk_src:m0\"" {  } { { "mod_dac.v" "m0" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/mod_dac.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813547787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_seq_crt mod_dac:p3\|dac_seq_crt:m1 " "Elaborating entity \"dac_seq_crt\" for hierarchy \"mod_dac:p3\|dac_seq_crt:m1\"" {  } { { "mod_dac.v" "m1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/mod_dac.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813547852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trsfrm trsfrm:p6 " "Elaborating entity \"trsfrm\" for hierarchy \"trsfrm:p6\"" {  } { { "pro.v" "p6" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813547985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_gt trsfrm:p6\|tri_gt:p1 " "Elaborating entity \"tri_gt\" for hierarchy \"trsfrm:p6\|tri_gt:p1\"" {  } { { "trsfrm.v" "p1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813548082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_module adc_module:p7 " "Elaborating entity \"adc_module\" for hierarchy \"adc_module:p7\"" {  } { { "pro.v" "p7" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813548142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_driver adc_module:p7\|adc_driver:a1 " "Elaborating entity \"adc_driver\" for hierarchy \"adc_module:p7\|adc_driver:a1\"" {  } { { "adc_module.v" "a1" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813548204 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548303 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548303 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548303 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548304 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548304 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548304 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548304 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548304 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548305 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548305 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548305 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548305 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548305 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548305 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548305 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[0\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[0\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548306 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548306 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548306 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548306 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548306 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548306 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548307 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548307 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548307 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548307 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548307 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548308 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548308 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548308 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548308 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548309 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[1\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[1\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548309 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548309 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548309 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548310 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548310 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548310 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548310 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548311 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548311 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548311 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548312 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548312 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548312 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548312 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548313 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548313 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[2\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[2\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548313 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548313 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548314 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548314 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548314 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548315 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548315 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548315 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548315 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548316 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548316 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548316 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548317 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548317 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548317 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548318 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[3\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[3\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548318 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548318 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548318 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548318 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548319 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548319 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548319 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548319 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548320 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548320 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548320 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548321 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548321 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548321 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548322 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548322 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[4\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[4\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548322 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[0\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[0\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548323 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[1\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[1\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548324 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[2\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[2\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548324 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[3\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[3\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548324 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[4\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[4\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548325 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[5\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[5\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548325 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[6\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[6\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548325 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[7\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[7\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548326 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[8\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[8\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548326 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[9\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[9\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548326 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[10\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[10\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548326 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[11\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[11\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548327 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[12\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[12\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548327 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[13\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[13\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548327 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[14\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[14\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548328 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_adc_strg\[5\]\[15\] adc_driver.v(94) " "Inferred latch for \"v_adc_strg\[5\]\[15\]\" at adc_driver.v(94)" {  } { { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1477813548328 "|pro|adc_module:p7|adc_driver:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_fir adc_module:p7\|adc_fir:a2 " "Elaborating entity \"adc_fir\" for hierarchy \"adc_module:p7\|adc_fir:a2\"" {  } { { "adc_module.v" "a2" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813548335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r16 adc_fir.v(31) " "Verilog HDL or VHDL warning at adc_fir.v(31): object \"r16\" assigned a value but never read" {  } { { "adc_fir.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_fir.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1477813548456 "|pro|adc_module:p7|adc_fir:a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_value_csout adc_module:p7\|adc_value_csout:a8 " "Elaborating entity \"adc_value_csout\" for hierarchy \"adc_module:p7\|adc_value_csout:a8\"" {  } { { "adc_module.v" "a8" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813548759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_clk_div adc_module:p7\|adc_clk_div:a9 " "Elaborating entity \"adc_clk_div\" for hierarchy \"adc_module:p7\|adc_clk_div:a9\"" {  } { { "adc_module.v" "a9" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1477813548804 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[31\] " "Net \"cmd0\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[30\] " "Net \"cmd0\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[29\] " "Net \"cmd0\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[28\] " "Net \"cmd0\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[27\] " "Net \"cmd0\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[26\] " "Net \"cmd0\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[25\] " "Net \"cmd0\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[24\] " "Net \"cmd0\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[31\] " "Net \"cmd1\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[30\] " "Net \"cmd1\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[29\] " "Net \"cmd1\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[28\] " "Net \"cmd1\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[27\] " "Net \"cmd1\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[26\] " "Net \"cmd1\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[25\] " "Net \"cmd1\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[24\] " "Net \"cmd1\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[31\] " "Net \"cmd2\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[30\] " "Net \"cmd2\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[29\] " "Net \"cmd2\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[28\] " "Net \"cmd2\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[27\] " "Net \"cmd2\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[26\] " "Net \"cmd2\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[25\] " "Net \"cmd2\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[24\] " "Net \"cmd2\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549128 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[31\] " "Net \"cmd0\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[30\] " "Net \"cmd0\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[29\] " "Net \"cmd0\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[28\] " "Net \"cmd0\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[27\] " "Net \"cmd0\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[26\] " "Net \"cmd0\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[25\] " "Net \"cmd0\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[24\] " "Net \"cmd0\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[31\] " "Net \"cmd1\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[30\] " "Net \"cmd1\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[29\] " "Net \"cmd1\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[28\] " "Net \"cmd1\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[27\] " "Net \"cmd1\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[26\] " "Net \"cmd1\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[25\] " "Net \"cmd1\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[24\] " "Net \"cmd1\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[31\] " "Net \"cmd2\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[30\] " "Net \"cmd2\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[29\] " "Net \"cmd2\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[28\] " "Net \"cmd2\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[27\] " "Net \"cmd2\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[26\] " "Net \"cmd2\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[25\] " "Net \"cmd2\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[24\] " "Net \"cmd2\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549130 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[31\] " "Net \"cmd0\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[30\] " "Net \"cmd0\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[29\] " "Net \"cmd0\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[28\] " "Net \"cmd0\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[27\] " "Net \"cmd0\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[26\] " "Net \"cmd0\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[25\] " "Net \"cmd0\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd0\[24\] " "Net \"cmd0\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd0\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[31\] " "Net \"cmd1\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[30\] " "Net \"cmd1\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[29\] " "Net \"cmd1\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[28\] " "Net \"cmd1\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[27\] " "Net \"cmd1\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[26\] " "Net \"cmd1\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[25\] " "Net \"cmd1\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd1\[24\] " "Net \"cmd1\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd1\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[31\] " "Net \"cmd2\[31\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[31\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[30\] " "Net \"cmd2\[30\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[30\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[29\] " "Net \"cmd2\[29\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[29\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[28\] " "Net \"cmd2\[28\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[28\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[27\] " "Net \"cmd2\[27\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[27\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[26\] " "Net \"cmd2\[26\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[26\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[25\] " "Net \"cmd2\[25\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[25\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cmd2\[24\] " "Net \"cmd2\[24\]\" is missing source, defaulting to GND" {  } { { "pro.v" "cmd2\[24\]" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 32 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1477813549135 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1477813558712 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "chdiv.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/chdiv.v" 6 -1 0 } } { "dac_seq_crt.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/dac_seq_crt.v" 5 -1 0 } } { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 7 -1 0 } } { "trsfrm.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/trsfrm.v" 24 -1 0 } } { "adc_driver.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/adc_driver.v" 55 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1477813559240 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1477813559241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1477813560954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1477813564972 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.map.smsg " "Generated suppressed messages file C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1477813567209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1477813572923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477813572923 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll:p0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pll.v" 102 0 0 } } { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 28 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1477813577123 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busy " "No output dependent on input pin \"busy\"" {  } { { "pro.v" "" { Text "C:/Users/RainWerStone/Desktop/DDS/fpga/demo3/pro.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477813578532 "|pro|busy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1477813578532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3701 " "Implemented 3701 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1477813578586 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1477813578586 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1477813578586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3636 " "Implemented 3636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1477813578586 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1477813578586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1477813578586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477813579192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 30 15:46:19 2016 " "Processing ended: Sun Oct 30 15:46:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477813579192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477813579192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477813579192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477813579192 ""}
