

================================================================
== Vitis HLS Report for 'StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s'
================================================================
* Date:           Fri Nov  8 14:18:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.021 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   736740|   736740|  7.367 ms|  7.367 ms|  736740|  736740|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |      210|      210|   2.100 us|   2.100 us|  210|  210|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |      210|      210|   2.100 us|   2.100 us|  210|  210|       no|
        |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_3                    |   736528|   736528|      3541|          -|          -|   208|        no|
        | + VITIS_LOOP_155_4_VITIS_LOOP_156_5  |     3328|     3328|         8|          -|          -|   416|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      52|    440|    -|
|Memory           |        0|    -|      24|     80|    0|
|Multiplexer      |        -|    -|       -|    804|    -|
|Register         |        -|    -|      93|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     169|   1411|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1  |        0|   0|  10|   53|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6  |        0|   0|  28|  298|    0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230  |StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8  |        0|   0|  14|   89|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                            |                                                      |        0|   0|  52|  440|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_V_U    |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    |buf_V_1_U  |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    |buf_V_2_U  |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    |buf_V_3_U  |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    |buf_V_4_U  |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    |buf_V_5_U  |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    |buf_V_6_U  |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    |buf_V_7_U  |StreamingMaxPool_Precision_416u_2u_8u_ap_uint_3_0_24_s_buf_V_RAM_AUTO_1R1W  |        0|  3|  10|    0|   208|    3|     1|          624|
    +-----------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                            |        0| 24|  80|    0|  1664|   24|     8|         4992|
    +-----------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_293_p2                                                           |         +|   0|  0|  14|           9|           1|
    |add_ln156_fu_325_p2                                                           |         +|   0|  0|  15|           8|           1|
    |yp_2_fu_281_p2                                                                |         +|   0|  0|  15|           8|           1|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_275_p2                                                          |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln155_fu_287_p2                                                          |      icmp|   0|  0|  11|           9|           8|
    |icmp_ln156_fu_299_p2                                                          |      icmp|   0|  0|  11|           8|           7|
    |select_ln155_fu_305_p3                                                        |    select|   0|  0|   8|           1|           1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0|  87|          52|          27|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  48|          9|    1|          9|
    |buf_V_1_address0        |  25|          5|    8|         40|
    |buf_V_1_ce0             |  25|          5|    1|          5|
    |buf_V_1_d0              |  20|          4|    3|         12|
    |buf_V_1_we0             |  20|          4|    1|          4|
    |buf_V_2_address0        |  25|          5|    8|         40|
    |buf_V_2_ce0             |  25|          5|    1|          5|
    |buf_V_2_d0              |  20|          4|    3|         12|
    |buf_V_2_we0             |  20|          4|    1|          4|
    |buf_V_3_address0        |  25|          5|    8|         40|
    |buf_V_3_ce0             |  25|          5|    1|          5|
    |buf_V_3_d0              |  20|          4|    3|         12|
    |buf_V_3_we0             |  20|          4|    1|          4|
    |buf_V_4_address0        |  25|          5|    8|         40|
    |buf_V_4_ce0             |  25|          5|    1|          5|
    |buf_V_4_d0              |  20|          4|    3|         12|
    |buf_V_4_we0             |  20|          4|    1|          4|
    |buf_V_5_address0        |  25|          5|    8|         40|
    |buf_V_5_ce0             |  25|          5|    1|          5|
    |buf_V_5_d0              |  20|          4|    3|         12|
    |buf_V_5_we0             |  20|          4|    1|          4|
    |buf_V_6_address0        |  25|          5|    8|         40|
    |buf_V_6_ce0             |  25|          5|    1|          5|
    |buf_V_6_d0              |  20|          4|    3|         12|
    |buf_V_6_we0             |  20|          4|    1|          4|
    |buf_V_7_address0        |  25|          5|    8|         40|
    |buf_V_7_ce0             |  25|          5|    1|          5|
    |buf_V_7_d0              |  20|          4|    3|         12|
    |buf_V_7_we0             |  20|          4|    1|          4|
    |buf_V_address0          |  25|          5|    8|         40|
    |buf_V_ce0               |  25|          5|    1|          5|
    |buf_V_d0                |  20|          4|    3|         12|
    |buf_V_we0               |  20|          4|    1|          4|
    |in0_V_TREADY            |   9|          2|    1|          2|
    |indvar_flatten_reg_188  |   9|          2|    9|         18|
    |xp_reg_199              |   9|          2|    8|         16|
    |yp_fu_56                |   9|          2|    8|         16|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 804|        161|  131|        549|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln155_reg_353                                                             |  9|   0|    9|          0|
    |add_ln156_reg_403                                                             |  8|   0|    8|          0|
    |ap_CS_fsm                                                                     |  8|   0|    8|          0|
    |buf_V_1_load_reg_413                                                          |  3|   0|    3|          0|
    |buf_V_2_load_reg_418                                                          |  3|   0|    3|          0|
    |buf_V_3_load_reg_423                                                          |  3|   0|    3|          0|
    |buf_V_4_load_reg_428                                                          |  3|   0|    3|          0|
    |buf_V_5_load_reg_433                                                          |  3|   0|    3|          0|
    |buf_V_6_load_reg_438                                                          |  3|   0|    3|          0|
    |buf_V_7_load_reg_443                                                          |  3|   0|    3|          0|
    |buf_V_load_reg_408                                                            |  3|   0|    3|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_210_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_244_ap_start_reg  |  1|   0|    1|          0|
    |grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_230_ap_start_reg  |  1|   0|    1|          0|
    |indvar_flatten_reg_188                                                        |  9|   0|    9|          0|
    |select_ln155_reg_358                                                          |  8|   0|    8|          0|
    |xp_reg_199                                                                    |  8|   0|    8|          0|
    |yp_2_reg_345                                                                  |  8|   0|    8|          0|
    |yp_fu_56                                                                      |  8|   0|    8|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         | 93|   0|   93|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<416u, 2u, 8u, ap_uint<3>, 0, 24>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<416u, 2u, 8u, ap_uint<3>, 0, 24>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<416u, 2u, 8u, ap_uint<3>, 0, 24>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<416u, 2u, 8u, ap_uint<3>, 0, 24>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<416u, 2u, 8u, ap_uint<3>, 0, 24>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  StreamingMaxPool_Precision<416u, 2u, 8u, ap_uint<3>, 0, 24>|  return value|
|in0_V_TDATA   |   in|   24|        axis|                                                        in0_V|       pointer|
|in0_V_TVALID  |   in|    1|        axis|                                                        in0_V|       pointer|
|in0_V_TREADY  |  out|    1|        axis|                                                        in0_V|       pointer|
|out_V_TDATA   |  out|   24|        axis|                                                        out_V|       pointer|
|out_V_TVALID  |  out|    1|        axis|                                                        out_V|       pointer|
|out_V_TREADY  |   in|    1|        axis|                                                        out_V|       pointer|
+--------------+-----+-----+------------+-------------------------------------------------------------+--------------+

