
synthesis -f "EUREKA_FPGA_SPI_SPI_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb 28 20:16:41 2017


Command Line:  synthesis -f EUREKA_FPGA_SPI_SPI_lattice.synproj -gui -msgset C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = EFB_SPI.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI (searchpath added)
-p C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI (searchpath added)
VHDL library = work
VHDL design file = C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/EFB_SPI.vhd
NGD file = EUREKA_FPGA_SPI_SPI.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/Users/Michael Hosanee/Documents/ENEL 500/Git/ENEL_500_Repo/EUREKA_FPGA_SPI/SPI"  />
Analyzing VHDL file c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd(14): " arg1="efb_spi" arg2="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd(33): " arg1="structure" arg2="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd" arg3="33"  />
unit EFB_SPI is not yet analyzed. VHDL-1485
unit EFB_SPI is not yet analyzed. VHDL-1485
c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd(14): executing EFB_SPI(Structure)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd(31): " arg1="EFB_SPI" arg2="Structure" arg3="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd" arg4="31"  />
Top module name (VHDL): EFB_SPI
Last elaborated design is EFB_SPI(Structure)
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = EFB_SPI.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd(146): " arg1="_6" arg2="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd" arg3="146"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd(150): " arg1="_7" arg2="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd" arg3="150"  />
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd(154): " arg1="_8" arg2="c:/users/michael hosanee/documents/enel 500/git/enel_500_repo/eureka_fpga_spi/efb_spi.vhd" arg3="154"  />



    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="spi_clk"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="spi_miso"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="spi_mosi"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in EFB_SPI_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
     41 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file EUREKA_FPGA_SPI_SPI.ngd.

################### Begin Area Report (EFB_SPI)######################
Number of register bits => 0 of 7209 (0 % )
BB => 3
EFB => 1
GSR => 1
IB => 23
OB => 10
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : wb_clk_i_c, loads : 1
  Net : spi_clk_i, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : wb_rst_i_c, loads : 1
  Net : wb_cyc_i_c, loads : 1
  Net : wb_stb_i_c, loads : 1
  Net : wb_we_i_c, loads : 1
  Net : wb_adr_i_c_7, loads : 1
  Net : wb_adr_i_c_6, loads : 1
  Net : wb_adr_i_c_5, loads : 1
  Net : wb_adr_i_c_4, loads : 1
  Net : wb_adr_i_c_3, loads : 1
  Net : wb_adr_i_c_2, loads : 1
################### End Clock Report ##################

Peak Memory Usage: 73.063  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.563  secs
--------------------------------------------------------------
