```verilog
`default_nettype none     // Disable implicit nets. Reduces some types of bugs.
module top_module( 
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo );

    assign out_hi = in[15:8];  // Assign the upper byte of the input to out_hi
    assign out_lo = in[7:0];   // Assign the lower byte of the input to out_lo

endmodule
```