
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000008    0.414516 ^ fanout73/A (sg13g2_buf_4)
     8    0.036135    0.052022    0.122965    0.537481 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.052022    0.000186    0.537667 ^ _140_/A (sg13g2_nor2_2)
     5    0.018318    0.045215    0.060737    0.598404 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045215    0.000016    0.598421 v _224_/B (sg13g2_nand2_1)
     2    0.005999    0.042581    0.050829    0.649249 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.042581    0.000010    0.649259 ^ _243_/C (sg13g2_nand3_1)
     2    0.006650    0.083142    0.099637    0.748896 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.083142    0.000005    0.748902 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003194    0.077296    0.098787    0.847688 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.077296    0.000003    0.847691 ^ _248_/C (sg13g2_nor3_1)
     1    0.003186    0.034868    0.048075    0.895765 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.034868    0.000002    0.895767 v _255_/B (sg13g2_nor4_1)
     1    0.003261    0.119197    0.143162    1.038930 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.119197    0.000002    1.038932 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.010923    0.098968    0.115766    1.154698 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.098968    0.000150    1.154848 v sine_out[0] (out)
                                              1.154848   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.154848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.595152   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000166    0.504070 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015880    0.190710    0.179885    0.683954 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190710    0.000005    0.683959 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006951    0.079519    0.126003    0.809962 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079519    0.000010    0.809972 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003344    0.074282    0.105832    0.915804 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.074282    0.000004    0.915808 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003531    0.050684    0.072043    0.987851 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.050684    0.000006    0.987856 v _273_/A (sg13g2_nor2_1)
     1    0.003553    0.054498    0.066955    1.054812 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.054498    0.000005    1.054816 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.011105    0.091387    0.095528    1.150344 v _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.091387    0.000158    1.150503 v sine_out[1] (out)
                                              1.150503   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.150503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.599497   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000008    0.414516 ^ fanout73/A (sg13g2_buf_4)
     8    0.036135    0.052022    0.122965    0.537481 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.052022    0.000125    0.537607 ^ _137_/B (sg13g2_nand3_1)
     5    0.020795    0.191970    0.187235    0.724841 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.191970    0.000082    0.724924 v _138_/B (sg13g2_nor2_1)
     2    0.006689    0.100972    0.115945    0.840868 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.100972    0.000013    0.840882 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.009768    0.079710    0.114181    0.955063 v _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.079710    0.000108    0.955171 v sine_out[13] (out)
                                              0.955171   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.955171   data arrival time
---------------------------------------------------------------------------------------------
                                              2.794829   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000166    0.504070 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015880    0.190710    0.179885    0.683954 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190710    0.000003    0.683957 ^ _185_/B (sg13g2_nor2_2)
     5    0.019700    0.075721    0.105774    0.789731 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.075721    0.000062    0.789793 v _189_/A2 (sg13g2_o21ai_1)
     1    0.009995    0.133978    0.145203    0.934996 ^ _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.133978    0.000116    0.935113 ^ sine_out[32] (out)
                                              0.935113   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.935113   data arrival time
---------------------------------------------------------------------------------------------
                                              2.814887   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000008    0.414516 ^ fanout73/A (sg13g2_buf_4)
     8    0.036135    0.052022    0.122965    0.537481 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.052022    0.000125    0.537607 ^ _137_/B (sg13g2_nand3_1)
     5    0.020795    0.191970    0.187235    0.724841 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.191970    0.000062    0.724903 v _156_/B (sg13g2_nand2b_1)
     2    0.007076    0.074798    0.097187    0.822090 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074798    0.000011    0.822101 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.010127    0.079242    0.105439    0.927540 v _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.079242    0.000122    0.927662 v sine_out[18] (out)
                                              0.927662   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.927662   data arrival time
---------------------------------------------------------------------------------------------
                                              2.822338   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000166    0.504070 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015880    0.190710    0.179885    0.683954 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190710    0.000003    0.683957 ^ _185_/B (sg13g2_nor2_2)
     5    0.019700    0.075721    0.105774    0.789731 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.075721    0.000064    0.789795 v _186_/A2 (sg13g2_a21oi_1)
     1    0.009677    0.105721    0.127895    0.917690 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.105721    0.000105    0.917795 ^ sine_out[30] (out)
                                              0.917795   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.917795   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832205   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000008    0.414516 ^ fanout73/A (sg13g2_buf_4)
     8    0.036135    0.052022    0.122965    0.537481 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.052022    0.000125    0.537607 ^ _137_/B (sg13g2_nand3_1)
     5    0.020795    0.191970    0.187235    0.724841 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.191970    0.000062    0.724903 v _156_/B (sg13g2_nand2b_1)
     2    0.007076    0.074798    0.097187    0.822090 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.074798    0.000011    0.822101 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.008704    0.069610    0.091412    0.913513 v _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.069610    0.000071    0.913584 v sine_out[27] (out)
                                              0.913584   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.913584   data arrival time
---------------------------------------------------------------------------------------------
                                              2.836416   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000008    0.414516 ^ fanout73/A (sg13g2_buf_4)
     8    0.036135    0.052022    0.122965    0.537481 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.052022    0.000125    0.537607 ^ _137_/B (sg13g2_nand3_1)
     5    0.020795    0.191970    0.187235    0.724841 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.191970    0.000082    0.724924 v _138_/B (sg13g2_nor2_1)
     2    0.006689    0.100972    0.115945    0.840868 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.100972    0.000013    0.840882 ^ _279_/B (sg13g2_nor2_1)
     1    0.008601    0.047614    0.070230    0.911111 v _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.047614    0.000068    0.911179 v sine_out[7] (out)
                                              0.911179   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.911179   data arrival time
---------------------------------------------------------------------------------------------
                                              2.838821   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000166    0.504070 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015880    0.190710    0.179885    0.683954 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190710    0.000011    0.683965 ^ _147_/B (sg13g2_nand2_1)
     2    0.006582    0.069302    0.107324    0.791289 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.069302    0.000014    0.791303 v _275_/B (sg13g2_nor2_1)
     1    0.009848    0.102480    0.105767    0.897070 ^ _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.102480    0.000112    0.897181 ^ sine_out[3] (out)
                                              0.897181   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.897181   data arrival time
---------------------------------------------------------------------------------------------
                                              2.852818   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000166    0.504070 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015880    0.190710    0.179885    0.683954 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190710    0.000003    0.683957 ^ _185_/B (sg13g2_nor2_2)
     5    0.019700    0.075721    0.105774    0.789731 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.075721    0.000052    0.789783 v _278_/B (sg13g2_nor2_1)
     1    0.008250    0.091260    0.097979    0.887762 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.091260    0.000057    0.887818 ^ sine_out[6] (out)
                                              0.887818   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.887818   data arrival time
---------------------------------------------------------------------------------------------
                                              2.862182   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000008    0.414516 ^ fanout73/A (sg13g2_buf_4)
     8    0.036135    0.052022    0.122965    0.537481 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.052022    0.000125    0.537607 ^ _137_/B (sg13g2_nand3_1)
     5    0.020795    0.191970    0.187235    0.724841 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.191970    0.000038    0.724879 v _166_/A (sg13g2_nor2_1)
     1    0.003217    0.065378    0.095773    0.820652 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.065378    0.000002    0.820655 ^ _167_/B (sg13g2_nor2_1)
     1    0.009321    0.043302    0.059401    0.880055 v _167_/Y (sg13g2_nor2_1)
                                                         sine_out[23] (net)
                      0.043302    0.000092    0.880147 v sine_out[23] (out)
                                              0.880147   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.880147   data arrival time
---------------------------------------------------------------------------------------------
                                              2.869853   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002924    0.019618    0.174412    0.204262 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019618    0.000007    0.204269 v fanout68/A (sg13g2_buf_1)
     4    0.017414    0.061979    0.093475    0.297744 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.061979    0.000131    0.297875 v fanout65/A (sg13g2_buf_4)
     8    0.033431    0.039882    0.105816    0.403691 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.039882    0.000033    0.403724 v _142_/A (sg13g2_or2_1)
     7    0.026701    0.094480    0.173177    0.576901 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094480    0.000120    0.577021 v _143_/B (sg13g2_nor2_1)
     2    0.006833    0.086780    0.095332    0.672353 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086780    0.000007    0.672360 ^ _144_/B (sg13g2_nand2_1)
     2    0.008833    0.073695    0.092897    0.765257 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073695    0.000010    0.765267 v _212_/B (sg13g2_nor2_2)
     2    0.016249    0.089005    0.098420    0.863687 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.089005    0.000110    0.863797 ^ sine_out[2] (out)
                                              0.863797   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.863797   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886203   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000166    0.504070 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015880    0.190710    0.179885    0.683954 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190710    0.000011    0.683965 ^ _147_/B (sg13g2_nand2_1)
     2    0.006582    0.069302    0.107324    0.791289 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.069302    0.000017    0.791306 v _149_/B (sg13g2_nand2_1)
     1    0.008756    0.055480    0.069203    0.860509 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.055480    0.000073    0.860582 ^ sine_out[15] (out)
                                              0.860582   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.860582   data arrival time
---------------------------------------------------------------------------------------------
                                              2.889418   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029856    0.029856 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029856 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003021    0.020328    0.174653    0.204509 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020328    0.000005    0.204514 v fanout70/A (sg13g2_buf_2)
     5    0.021236    0.044162    0.088968    0.293482 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044162    0.000141    0.293623 v fanout69/A (sg13g2_buf_4)
     8    0.034491    0.040202    0.097963    0.391586 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.040202    0.000094    0.391680 v _125_/A (sg13g2_inv_2)
     3    0.014418    0.038900    0.043856    0.435536 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.038900    0.000007    0.435543 ^ fanout54/A (sg13g2_buf_4)
     8    0.034017    0.049387    0.108712    0.544255 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.049387    0.000194    0.544448 ^ _161_/A (sg13g2_nand2_2)
     3    0.012328    0.051616    0.062901    0.607349 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.051616    0.000070    0.607419 v _177_/B (sg13g2_nand2_1)
     3    0.009991    0.059098    0.065942    0.673361 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.059098    0.000006    0.673367 ^ _179_/A (sg13g2_nand2_1)
     2    0.006521    0.055637    0.067536    0.740903 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.055637    0.000017    0.740920 v _281_/B (sg13g2_nor2_1)
     1    0.011749    0.115412    0.112599    0.853519 ^ _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.115412    0.000189    0.853708 ^ sine_out[8] (out)
                                              0.853708   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.853708   data arrival time
---------------------------------------------------------------------------------------------
                                              2.896292   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000182    0.504085 v _140_/A (sg13g2_nor2_2)
     5    0.019106    0.097443    0.101773    0.605858 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097443    0.000014    0.605872 ^ _152_/B (sg13g2_nor2_2)
     4    0.015148    0.046062    0.069401    0.675274 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046062    0.000046    0.675319 v _155_/B1 (sg13g2_a221oi_1)
     1    0.009121    0.176470    0.177982    0.853302 ^ _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.176470    0.000084    0.853386 ^ sine_out[17] (out)
                                              0.853386   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.853386   data arrival time
---------------------------------------------------------------------------------------------
                                              2.896614   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002924    0.019618    0.174412    0.204262 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019618    0.000007    0.204269 v fanout68/A (sg13g2_buf_1)
     4    0.017414    0.061979    0.093475    0.297744 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.061979    0.000131    0.297875 v fanout65/A (sg13g2_buf_4)
     8    0.033431    0.039882    0.105816    0.403691 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.039882    0.000033    0.403724 v _142_/A (sg13g2_or2_1)
     7    0.026701    0.094480    0.173177    0.576901 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094480    0.000120    0.577021 v _143_/B (sg13g2_nor2_1)
     2    0.006833    0.086780    0.095332    0.672353 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086780    0.000007    0.672360 ^ _144_/B (sg13g2_nand2_1)
     2    0.008833    0.073695    0.092897    0.765257 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073695    0.000012    0.765269 v _145_/B (sg13g2_nand2_1)
     1    0.008839    0.056534    0.071275    0.836544 ^ _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.056534    0.000076    0.836620 ^ sine_out[14] (out)
                                              0.836620   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.836620   data arrival time
---------------------------------------------------------------------------------------------
                                              2.913380   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000166    0.504070 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015880    0.190710    0.179885    0.683954 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190710    0.000009    0.683963 ^ _171_/A (sg13g2_nand2_1)
     1    0.003319    0.061028    0.082107    0.766070 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.061028    0.000005    0.766075 v _172_/B (sg13g2_nand2_1)
     1    0.010018    0.058743    0.069936    0.836011 ^ _172_/Y (sg13g2_nand2_1)
                                                         sine_out[25] (net)
                      0.058743    0.000118    0.836129 ^ sine_out[25] (out)
                                              0.836129   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.836129   data arrival time
---------------------------------------------------------------------------------------------
                                              2.913872   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000022    0.414529 ^ _132_/A (sg13g2_nand2_2)
     4    0.016506    0.065069    0.077328    0.491857 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065069    0.000043    0.491900 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015712    0.185533    0.182085    0.673985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.185533    0.000082    0.674067 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.009545    0.097762    0.137844    0.811911 v _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.097762    0.000100    0.812012 v sine_out[29] (out)
                                              0.812012   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.812012   data arrival time
---------------------------------------------------------------------------------------------
                                              2.937988   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000022    0.414529 ^ _132_/A (sg13g2_nand2_2)
     4    0.016506    0.065069    0.077328    0.491857 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065069    0.000043    0.491900 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015712    0.185533    0.182085    0.673985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.185533    0.000082    0.674067 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.008684    0.084821    0.134017    0.808084 v _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.084821    0.000071    0.808155 v sine_out[10] (out)
                                              0.808155   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.808155   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941845   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002924    0.019618    0.174412    0.204262 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019618    0.000007    0.204269 v fanout68/A (sg13g2_buf_1)
     4    0.017414    0.061979    0.093475    0.297744 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.061979    0.000131    0.297875 v fanout65/A (sg13g2_buf_4)
     8    0.033431    0.039882    0.105816    0.403691 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.039882    0.000033    0.403724 v _142_/A (sg13g2_or2_1)
     7    0.026701    0.094480    0.173177    0.576901 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094480    0.000112    0.577014 v _168_/B (sg13g2_nor2_1)
     2    0.007203    0.089523    0.097721    0.674735 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.089523    0.000018    0.674753 ^ _169_/B (sg13g2_nand2_1)
     1    0.003537    0.047182    0.069268    0.744020 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.047182    0.000008    0.744028 v _170_/B (sg13g2_nand2_1)
     1    0.009947    0.056163    0.063892    0.807920 ^ _170_/Y (sg13g2_nand2_1)
                                                         sine_out[24] (net)
                      0.056163    0.000115    0.808035 ^ sine_out[24] (out)
                                              0.808035   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.808035   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941965   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029856    0.029856 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029856 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003109    0.025254    0.177876    0.207732 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025254    0.000005    0.207737 ^ fanout70/A (sg13g2_buf_2)
     5    0.021984    0.054478    0.091361    0.299098 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.054478    0.000147    0.299245 ^ fanout69/A (sg13g2_buf_4)
     8    0.035282    0.051017    0.118162    0.417407 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.051017    0.000096    0.417503 ^ _125_/A (sg13g2_inv_2)
     3    0.014016    0.031939    0.043149    0.460652 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.031939    0.000006    0.460659 v fanout54/A (sg13g2_buf_4)
     8    0.033444    0.039129    0.091318    0.551977 v fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.039130    0.000191    0.552167 v _161_/A (sg13g2_nand2_2)
     3    0.012750    0.040156    0.043922    0.596089 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.040156    0.000073    0.596162 ^ _177_/B (sg13g2_nand2_1)
     3    0.009613    0.068973    0.078975    0.675137 v _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.068973    0.000006    0.675143 v _179_/A (sg13g2_nand2_1)
     2    0.006905    0.045806    0.056859    0.732002 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.045806    0.000019    0.732021 ^ _180_/B (sg13g2_nand2_1)
     1    0.008362    0.060956    0.075629    0.807650 v _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.060956    0.000060    0.807709 v sine_out[28] (out)
                                              0.807709   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.807709   data arrival time
---------------------------------------------------------------------------------------------
                                              2.942291   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000022    0.414529 ^ _132_/A (sg13g2_nand2_2)
     4    0.016506    0.065069    0.077328    0.491857 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065069    0.000043    0.491900 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015712    0.185533    0.182085    0.673985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.185533    0.000082    0.674067 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.008236    0.082526    0.131656    0.805722 v _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.082526    0.000056    0.805778 v sine_out[21] (out)
                                              0.805778   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.805778   data arrival time
---------------------------------------------------------------------------------------------
                                              2.944221   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000020    0.402627 v _141_/A (sg13g2_or2_1)
     3    0.011295    0.050927    0.134349    0.536976 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.050927    0.000032    0.537008 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008518    0.118319    0.124508    0.661517 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.118319    0.000047    0.661563 ^ _174_/B (sg13g2_nand2_1)
     1    0.003251    0.042495    0.074770    0.736333 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.042495    0.000004    0.736337 v _175_/B (sg13g2_nand2_1)
     1    0.008744    0.050831    0.058231    0.794569 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.050831    0.000072    0.794641 ^ sine_out[26] (out)
                                              0.794641   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.794641   data arrival time
---------------------------------------------------------------------------------------------
                                              2.955359   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000182    0.504085 v _140_/A (sg13g2_nor2_2)
     5    0.019106    0.097443    0.101773    0.605858 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097443    0.000014    0.605872 ^ _152_/B (sg13g2_nor2_2)
     4    0.015148    0.046062    0.069401    0.675274 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046062    0.000031    0.675305 v _283_/A2 (sg13g2_a21oi_1)
     1    0.009250    0.105441    0.113911    0.789216 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.105441    0.000090    0.789306 ^ sine_out[11] (out)
                                              0.789306   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.789306   data arrival time
---------------------------------------------------------------------------------------------
                                              2.960694   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000182    0.504085 v _140_/A (sg13g2_nor2_2)
     5    0.019106    0.097443    0.101773    0.605858 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097443    0.000014    0.605872 ^ _152_/B (sg13g2_nor2_2)
     4    0.015148    0.046062    0.069401    0.675274 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046062    0.000051    0.675325 v _165_/A2 (sg13g2_a21oi_1)
     1    0.008515    0.095155    0.109547    0.784871 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.095155    0.000065    0.784937 ^ sine_out[22] (out)
                                              0.784937   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.784937   data arrival time
---------------------------------------------------------------------------------------------
                                              2.965063   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002734    0.023816    0.176784    0.206829 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.023816    0.000000    0.206829 ^ fanout75/A (sg13g2_buf_2)
     5    0.024347    0.059092    0.094219    0.301048 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.059092    0.000212    0.301260 ^ fanout74/A (sg13g2_buf_2)
     5    0.025463    0.062047    0.113248    0.414508 ^ fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.062047    0.000022    0.414529 ^ _132_/A (sg13g2_nand2_2)
     4    0.016506    0.065069    0.077328    0.491857 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.065069    0.000043    0.491900 v _163_/A2 (sg13g2_o21ai_1)
     4    0.015712    0.185533    0.182085    0.673985 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.185533    0.000084    0.674069 ^ _276_/B (sg13g2_nor2_1)
     1    0.008662    0.062872    0.090584    0.764653 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.062872    0.000070    0.764723 v sine_out[4] (out)
                                              0.764723   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.764723   data arrival time
---------------------------------------------------------------------------------------------
                                              2.985277   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000182    0.504085 v _140_/A (sg13g2_nor2_2)
     5    0.019106    0.097443    0.101773    0.605858 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.097443    0.000014    0.605872 ^ _152_/B (sg13g2_nor2_2)
     4    0.015148    0.046062    0.069401    0.675274 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.046062    0.000031    0.675304 v _277_/B (sg13g2_nor2_1)
     1    0.008295    0.087249    0.088028    0.763332 ^ _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.087249    0.000058    0.763390 ^ sine_out[5] (out)
                                              0.763390   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.763390   data arrival time
---------------------------------------------------------------------------------------------
                                              2.986610   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030045    0.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002647    0.019255    0.173738    0.203783 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019255    0.000000    0.203783 v fanout75/A (sg13g2_buf_2)
     5    0.023806    0.048073    0.091842    0.295625 v fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.048073    0.000206    0.295832 v fanout74/A (sg13g2_buf_2)
     5    0.024660    0.049883    0.106774    0.402606 v fanout74/X (sg13g2_buf_2)
                                                         net74 (net)
                      0.049883    0.000008    0.402614 v fanout73/A (sg13g2_buf_4)
     8    0.035271    0.040909    0.101289    0.503903 v fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.040909    0.000099    0.504002 v _158_/B (sg13g2_nor2_2)
     3    0.012628    0.070303    0.074340    0.578342 ^ _158_/Y (sg13g2_nor2_2)
                                                         _122_ (net)
                      0.070303    0.000023    0.578365 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003448    0.056030    0.073763    0.652128 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.056030    0.000007    0.652134 v _160_/B (sg13g2_nor2_1)
     1    0.009216    0.095787    0.097143    0.749277 ^ _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.095787    0.000087    0.749364 ^ sine_out[19] (out)
                                              0.749364   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.749364   data arrival time
---------------------------------------------------------------------------------------------
                                              3.000636   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002924    0.019618    0.174412    0.204262 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019618    0.000007    0.204269 v fanout68/A (sg13g2_buf_1)
     4    0.017414    0.061979    0.093475    0.297744 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.061979    0.000131    0.297875 v fanout65/A (sg13g2_buf_4)
     8    0.033431    0.039882    0.105816    0.403691 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.039882    0.000033    0.403724 v _142_/A (sg13g2_or2_1)
     7    0.026701    0.094480    0.173177    0.576901 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094480    0.000092    0.576993 v _187_/A2 (sg13g2_o21ai_1)
     1    0.010390    0.139202    0.155765    0.732758 ^ _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.139202    0.000132    0.732890 ^ sine_out[31] (out)
                                              0.732890   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.732890   data arrival time
---------------------------------------------------------------------------------------------
                                              3.017110   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002983    0.024253    0.177505    0.207355 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.024253    0.000007    0.207362 ^ fanout68/A (sg13g2_buf_1)
     4    0.018068    0.081043    0.102041    0.309402 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081043    0.000077    0.309479 ^ fanout67/A (sg13g2_buf_2)
     5    0.022667    0.057211    0.119586    0.429065 ^ fanout67/X (sg13g2_buf_2)
                                                         net67 (net)
                      0.057211    0.000117    0.429182 ^ fanout66/A (sg13g2_buf_4)
     8    0.024615    0.041417    0.110911    0.540093 ^ fanout66/X (sg13g2_buf_4)
                                                         net66 (net)
                      0.041417    0.000051    0.540144 ^ _150_/B (sg13g2_and2_1)
     3    0.009682    0.051114    0.106670    0.646814 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.051114    0.000019    0.646833 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.008379    0.069925    0.084600    0.731434 v _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.069925    0.000061    0.731494 v sine_out[20] (out)
                                              0.731494   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.731494   data arrival time
---------------------------------------------------------------------------------------------
                                              3.018506   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029856    0.029856 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029856 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003021    0.020328    0.174653    0.204509 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.020328    0.000005    0.204514 v fanout70/A (sg13g2_buf_2)
     5    0.021236    0.044162    0.088968    0.293482 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.044162    0.000141    0.293623 v fanout69/A (sg13g2_buf_4)
     8    0.034491    0.040202    0.097963    0.391586 v fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.040202    0.000094    0.391680 v _125_/A (sg13g2_inv_2)
     3    0.014418    0.038900    0.043856    0.435536 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.038900    0.000007    0.435543 ^ fanout54/A (sg13g2_buf_4)
     8    0.034017    0.049387    0.108712    0.544255 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.049387    0.000194    0.544448 ^ _161_/A (sg13g2_nand2_2)
     3    0.012328    0.051616    0.062901    0.607349 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.051616    0.000008    0.607357 v _280_/A2 (sg13g2_a21oi_1)
     1    0.008881    0.102653    0.113851    0.721208 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.102653    0.000077    0.721285 ^ sine_out[9] (out)
                                              0.721285   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.721285   data arrival time
---------------------------------------------------------------------------------------------
                                              3.028715   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002983    0.024253    0.177505    0.207355 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.024253    0.000007    0.207362 ^ fanout68/A (sg13g2_buf_1)
     4    0.018068    0.081043    0.102041    0.309402 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.081043    0.000137    0.309539 ^ fanout65/A (sg13g2_buf_4)
     8    0.034262    0.050860    0.131639    0.441178 ^ fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.050860    0.000034    0.441212 ^ _142_/A (sg13g2_or2_1)
     7    0.027893    0.119113    0.150379    0.591592 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.119113    0.000115    0.591706 ^ _148_/A2 (sg13g2_a21oi_1)
     1    0.008252    0.074178    0.112633    0.704339 v _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.074178    0.000057    0.704396 v sine_out[16] (out)
                                              0.704396   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.704396   data arrival time
---------------------------------------------------------------------------------------------
                                              3.045604   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029856    0.029856 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029856 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003109    0.025254    0.177876    0.207732 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.025254    0.000005    0.207737 ^ fanout70/A (sg13g2_buf_2)
     5    0.021984    0.054478    0.091361    0.299098 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.054478    0.000147    0.299245 ^ fanout69/A (sg13g2_buf_4)
     8    0.035282    0.051017    0.118162    0.417407 ^ fanout69/X (sg13g2_buf_4)
                                                         net69 (net)
                      0.051017    0.000167    0.417574 ^ _215_/B (sg13g2_nand3_1)
     2    0.008932    0.101334    0.113264    0.530838 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.101334    0.000044    0.530882 v _284_/B (sg13g2_and2_1)
     1    0.009762    0.041262    0.121332    0.652214 v _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.041262    0.000108    0.652322 v sine_out[12] (out)
                                              0.652322   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.652322   data arrival time
---------------------------------------------------------------------------------------------
                                              3.097678   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030085    0.030085 ^ clk (in)
                                                         clk (net)
                      0.050578    0.000000    0.030085 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.020960    0.054601    0.214097    0.244183 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.054601    0.000042    0.244225 ^ _127_/A (sg13g2_inv_2)
     1    0.013593    0.031972    0.043571    0.287796 v _127_/Y (sg13g2_inv_2)
                                                         signB (net)
                      0.031975    0.000270    0.288066 v signB (out)
                                              0.288066   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.288066   data arrival time
---------------------------------------------------------------------------------------------
                                              3.461934   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030050    0.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008652    0.044945    0.194070    0.224120 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044945    0.000023    0.224143 ^ fanout55/A (sg13g2_buf_4)
     8    0.034814    0.050321    0.112582    0.336725 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.050322    0.000268    0.336993 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008906    0.074288    0.087400    0.424392 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.074288    0.000006    0.424399 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009379    0.133055    0.140204    0.564603 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133055    0.000014    0.564617 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010217    0.092012    0.125124    0.689741 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092012    0.000043    0.689784 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008799    0.127399    0.149538    0.839322 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.127399    0.000010    0.839332 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009362    0.082652    0.120505    0.959836 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082652    0.000034    0.959870 v _209_/A2 (sg13g2_o21ai_1)
     1    0.005901    0.102028    0.118300    1.078170 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.102028    0.000005    1.078175 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001704    0.054884    0.107566    1.185741 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.054884    0.000002    1.185743 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.185743   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029682    5.029682 ^ clk (in)
                                                         clk (net)
                      0.050568    0.000000    5.029682 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.779682   clock uncertainty
                                  0.000000    4.779682   clock reconvergence pessimism
                                 -0.119386    4.660296   library setup time
                                              4.660296   data required time
---------------------------------------------------------------------------------------------
                                              4.660296   data required time
                                             -1.185743   data arrival time
---------------------------------------------------------------------------------------------
                                              3.474553   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030085    0.030085 ^ clk (in)
                                                         clk (net)
                      0.050578    0.000000    0.030085 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.020960    0.054601    0.214097    0.244183 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.054601    0.000139    0.244321 ^ sign (out)
                                              0.244321   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.244321   data arrival time
---------------------------------------------------------------------------------------------
                                              3.505679   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035374    0.000338    1.091556 v _290_/A (sg13g2_inv_1)
     1    0.005457    0.033476    0.038503    1.130059 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033476    0.000006    1.130065 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.130065   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029682    5.029682 ^ clk (in)
                                                         clk (net)
                      0.050568    0.000000    5.029682 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.779682   clock uncertainty
                                  0.000000    4.779682   clock reconvergence pessimism
                                 -0.119706    4.659976   library recovery time
                                              4.659976   data required time
---------------------------------------------------------------------------------------------
                                              4.659976   data required time
                                             -1.130065   data arrival time
---------------------------------------------------------------------------------------------
                                              3.529910   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035374    0.000336    1.091554 v _289_/A (sg13g2_inv_1)
     1    0.005247    0.032662    0.037852    1.129406 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032662    0.000003    1.129409 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129409   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029715    5.029715 ^ clk (in)
                                                         clk (net)
                      0.050568    0.000000    5.029715 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779715   clock uncertainty
                                  0.000000    4.779715   clock reconvergence pessimism
                                 -0.119614    4.660101   library recovery time
                                              4.660101   data required time
---------------------------------------------------------------------------------------------
                                              4.660101   data required time
                                             -1.129409   data arrival time
---------------------------------------------------------------------------------------------
                                              3.530692   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035373    0.000304    1.091523 v _288_/A (sg13g2_inv_1)
     1    0.005166    0.032349    0.037601    1.129124 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032349    0.000001    1.129125 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129125   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029850    5.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    5.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779850   clock uncertainty
                                  0.000000    4.779850   clock reconvergence pessimism
                                 -0.119519    4.660331   library recovery time
                                              4.660331   data required time
---------------------------------------------------------------------------------------------
                                              4.660331   data required time
                                             -1.129125   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531206   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035373    0.000302    1.091521 v _287_/A (sg13g2_inv_1)
     1    0.005136    0.032232    0.037508    1.129028 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032232    0.000000    1.129029 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129029   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029856    5.029856 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    5.029856 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779856   clock uncertainty
                                  0.000000    4.779856   clock reconvergence pessimism
                                 -0.119483    4.660373   library recovery time
                                              4.660373   data required time
---------------------------------------------------------------------------------------------
                                              4.660373   data required time
                                             -1.129029   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531344   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035372    0.000223    1.091442 v _286_/A (sg13g2_inv_1)
     1    0.005141    0.032252    0.037524    1.128966 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032252    0.000000    1.128967 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.128967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029969    5.029970 ^ clk (in)
                                                         clk (net)
                      0.050574    0.000000    5.029970 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779969   clock uncertainty
                                  0.000000    4.779969   clock reconvergence pessimism
                                 -0.119489    4.660480   library recovery time
                                              4.660480   data required time
---------------------------------------------------------------------------------------------
                                              4.660480   data required time
                                             -1.128967   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531514   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035371    0.000121    1.091339 v _292_/A (sg13g2_inv_1)
     1    0.005161    0.032330    0.037586    1.128926 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.032330    0.000001    1.128927 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.128927   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030050    5.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    5.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.780050   clock uncertainty
                                  0.000000    4.780050   clock reconvergence pessimism
                                 -0.119512    4.660538   library recovery time
                                              4.660538   data required time
---------------------------------------------------------------------------------------------
                                              4.660538   data required time
                                             -1.128927   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531611   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035371    0.000132    1.091351 v _285_/A (sg13g2_inv_1)
     1    0.005144    0.032262    0.037531    1.128882 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.032262    0.000000    1.128883 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.128883   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030045    5.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    5.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.780045   clock uncertainty
                                  0.000000    4.780045   clock reconvergence pessimism
                                 -0.119491    4.660554   library recovery time
                                              4.660554   data required time
---------------------------------------------------------------------------------------------
                                              4.660554   data required time
                                             -1.128883   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531671   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007774    1.007774 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007774 v fanout78/A (sg13g2_buf_4)
     8    0.028603    0.035371    0.083445    1.091219 v fanout78/X (sg13g2_buf_4)
                                                         net78 (net)
                      0.035371    0.000017    1.091236 v _291_/A (sg13g2_inv_1)
     1    0.005213    0.032532    0.037748    1.128983 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.032532    0.000001    1.128985 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              1.128985   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030085    5.030086 ^ clk (in)
                                                         clk (net)
                      0.050578    0.000000    5.030086 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.780086   clock uncertainty
                                  0.000000    4.780086   clock reconvergence pessimism
                                 -0.119417    4.660668   library recovery time
                                              4.660668   data required time
---------------------------------------------------------------------------------------------
                                              4.660668   data required time
                                             -1.128985   data arrival time
---------------------------------------------------------------------------------------------
                                              3.531683   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002924    0.019618    0.174412    0.204262 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019618    0.000007    0.204269 v fanout68/A (sg13g2_buf_1)
     4    0.017414    0.061979    0.093475    0.297744 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.061979    0.000131    0.297875 v fanout65/A (sg13g2_buf_4)
     8    0.033431    0.039882    0.105816    0.403691 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.039882    0.000033    0.403724 v _142_/A (sg13g2_or2_1)
     7    0.026701    0.094480    0.173177    0.576901 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094480    0.000120    0.577021 v _143_/B (sg13g2_nor2_1)
     2    0.006833    0.086780    0.095332    0.672353 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086780    0.000007    0.672360 ^ _144_/B (sg13g2_nand2_1)
     2    0.008833    0.073695    0.092897    0.765257 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073695    0.000010    0.765267 v _212_/B (sg13g2_nor2_2)
     2    0.016249    0.089005    0.098420    0.863687 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.089005    0.000061    0.863748 ^ _213_/C (sg13g2_nand3_1)
     2    0.009488    0.105038    0.133564    0.997312 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105038    0.000029    0.997341 v _214_/B (sg13g2_xnor2_1)
     1    0.001734    0.034759    0.109298    1.106639 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034759    0.000002    1.106640 v _300_/D (sg13g2_dfrbpq_2)
                                              1.106640   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030085    5.030086 ^ clk (in)
                                                         clk (net)
                      0.050578    0.000000    5.030086 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.780086   clock uncertainty
                                  0.000000    4.780086   clock reconvergence pessimism
                                 -0.110134    4.669951   library setup time
                                              4.669951   data required time
---------------------------------------------------------------------------------------------
                                              4.669951   data required time
                                             -1.106640   data arrival time
---------------------------------------------------------------------------------------------
                                              3.563310   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.029850    0.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    0.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002924    0.019618    0.174412    0.204262 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019618    0.000007    0.204269 v fanout68/A (sg13g2_buf_1)
     4    0.017414    0.061979    0.093475    0.297744 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.061979    0.000131    0.297875 v fanout65/A (sg13g2_buf_4)
     8    0.033431    0.039882    0.105816    0.403691 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.039882    0.000033    0.403724 v _142_/A (sg13g2_or2_1)
     7    0.026701    0.094480    0.173177    0.576901 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.094480    0.000120    0.577021 v _143_/B (sg13g2_nor2_1)
     2    0.006833    0.086780    0.095332    0.672353 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086780    0.000007    0.672360 ^ _144_/B (sg13g2_nand2_1)
     2    0.008833    0.073695    0.092897    0.765257 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.073695    0.000010    0.765267 v _212_/B (sg13g2_nor2_2)
     2    0.016249    0.089005    0.098420    0.863687 ^ _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.089005    0.000061    0.863748 ^ _213_/C (sg13g2_nand3_1)
     2    0.009488    0.105038    0.133564    0.997312 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105038    0.000010    0.997322 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003798    0.076077    0.063827    1.061149 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.076077    0.000011    1.061159 ^ _219_/A (sg13g2_inv_1)
     1    0.002415    0.024889    0.038980    1.100140 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.024889    0.000007    1.100147 v _301_/D (sg13g2_dfrbpq_1)
                                              1.100147   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030050    5.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    5.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.780050   clock uncertainty
                                  0.000000    4.780050   clock reconvergence pessimism
                                 -0.106575    4.673475   library setup time
                                              4.673475   data required time
---------------------------------------------------------------------------------------------
                                              4.673475   data required time
                                             -1.100147   data arrival time
---------------------------------------------------------------------------------------------
                                              3.573328   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030050    0.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008652    0.044945    0.194070    0.224120 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044945    0.000023    0.224143 ^ fanout55/A (sg13g2_buf_4)
     8    0.034814    0.050321    0.112582    0.336725 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.050322    0.000268    0.336993 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008906    0.074288    0.087400    0.424392 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.074288    0.000006    0.424399 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009379    0.133055    0.140204    0.564603 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133055    0.000014    0.564617 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010217    0.092012    0.125124    0.689741 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092012    0.000043    0.689784 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008799    0.127399    0.149538    0.839322 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.127399    0.000010    0.839332 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009362    0.082652    0.120505    0.959836 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.082652    0.000034    0.959870 v _208_/B (sg13g2_xor2_1)
     1    0.001527    0.047634    0.108057    1.067927 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047634    0.000000    1.067927 v _298_/D (sg13g2_dfrbpq_1)
                                              1.067927   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029715    5.029715 ^ clk (in)
                                                         clk (net)
                      0.050568    0.000000    5.029715 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779715   clock uncertainty
                                  0.000000    4.779715   clock reconvergence pessimism
                                 -0.114780    4.664935   library setup time
                                              4.664935   data required time
---------------------------------------------------------------------------------------------
                                              4.664935   data required time
                                             -1.067927   data arrival time
---------------------------------------------------------------------------------------------
                                              3.597007   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.011089    0.022699    0.007776    1.007776 v rst (in)
                                                         rst (net)
                      0.022699    0.000000    1.007776 v _129_/A (sg13g2_inv_1)
     1    0.005538    0.031305    0.034856    1.042632 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.031305    0.000009    1.042641 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.042641   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030093    5.030093 ^ clk (in)
                                                         clk (net)
                      0.050578    0.000000    5.030093 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.780093   clock uncertainty
                                  0.000000    4.780093   clock reconvergence pessimism
                                 -0.119200    4.660893   library recovery time
                                              4.660893   data required time
---------------------------------------------------------------------------------------------
                                              4.660893   data required time
                                             -1.042641   data arrival time
---------------------------------------------------------------------------------------------
                                              3.618252   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030050    0.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008652    0.044945    0.194070    0.224120 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044945    0.000023    0.224143 ^ fanout55/A (sg13g2_buf_4)
     8    0.034814    0.050321    0.112582    0.336725 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.050322    0.000268    0.336993 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008906    0.074288    0.087400    0.424392 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.074288    0.000006    0.424399 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009379    0.133055    0.140204    0.564603 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133055    0.000014    0.564617 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010217    0.092012    0.125124    0.689741 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092012    0.000043    0.689784 v _203_/A1 (sg13g2_o21ai_1)
     2    0.008799    0.127399    0.149538    0.839322 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.127399    0.000008    0.839330 ^ _204_/B (sg13g2_xor2_1)
     1    0.001559    0.047848    0.117911    0.957241 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.047848    0.000000    0.957242 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.957242   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029850    5.029850 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    5.029850 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779850   clock uncertainty
                                  0.000000    4.779850   clock reconvergence pessimism
                                 -0.117283    4.662567   library setup time
                                              4.662567   data required time
---------------------------------------------------------------------------------------------
                                              4.662567   data required time
                                             -0.957242   data arrival time
---------------------------------------------------------------------------------------------
                                              3.705325   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030050    0.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008652    0.044945    0.194070    0.224120 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044945    0.000023    0.224143 ^ fanout55/A (sg13g2_buf_4)
     8    0.034814    0.050321    0.112582    0.336725 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.050322    0.000268    0.336993 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008906    0.074288    0.087400    0.424392 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.074288    0.000006    0.424399 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009379    0.133055    0.140204    0.564603 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133055    0.000014    0.564617 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010217    0.092012    0.125124    0.689741 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.092012    0.000042    0.689783 v _200_/A (sg13g2_xor2_1)
     1    0.001553    0.047010    0.116423    0.806206 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.047010    0.000000    0.806207 v _296_/D (sg13g2_dfrbpq_1)
                                              0.806207   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029856    5.029856 ^ clk (in)
                                                         clk (net)
                      0.050571    0.000000    5.029856 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779856   clock uncertainty
                                  0.000000    4.779856   clock reconvergence pessimism
                                 -0.114554    4.665302   library setup time
                                              4.665302   data required time
---------------------------------------------------------------------------------------------
                                              4.665302   data required time
                                             -0.806207   data arrival time
---------------------------------------------------------------------------------------------
                                              3.859095   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030050    0.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008652    0.044945    0.194070    0.224120 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044945    0.000023    0.224143 ^ fanout55/A (sg13g2_buf_4)
     8    0.034814    0.050321    0.112582    0.336725 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.050322    0.000268    0.336993 ^ _191_/B (sg13g2_xnor2_1)
     2    0.008906    0.074288    0.087400    0.424392 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.074288    0.000006    0.424399 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009379    0.133055    0.140204    0.564603 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.133055    0.000011    0.564614 ^ _196_/A (sg13g2_xor2_1)
     1    0.001631    0.051415    0.124176    0.688790 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.051415    0.000001    0.688791 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.688791   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.029969    5.029970 ^ clk (in)
                                                         clk (net)
                      0.050574    0.000000    5.029970 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.779969   clock uncertainty
                                  0.000000    4.779969   clock reconvergence pessimism
                                 -0.118434    4.661535   library setup time
                                              4.661535   data required time
---------------------------------------------------------------------------------------------
                                              4.661535   data required time
                                             -0.688791   data arrival time
---------------------------------------------------------------------------------------------
                                              3.972744   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030050    0.030050 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    0.030050 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008652    0.044945    0.194070    0.224120 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044945    0.000023    0.224143 ^ fanout55/A (sg13g2_buf_4)
     8    0.034814    0.050321    0.112582    0.336725 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.050322    0.000268    0.336993 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009323    0.109845    0.109256    0.446249 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.109845    0.000006    0.446255 ^ _192_/B (sg13g2_xnor2_1)
     1    0.001927    0.061916    0.106820    0.553074 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.061916    0.000003    0.553077 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.553077   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030045    5.030045 ^ clk (in)
                                                         clk (net)
                      0.050576    0.000000    5.030045 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.780045   clock uncertainty
                                  0.000000    4.780045   clock reconvergence pessimism
                                 -0.121826    4.658219   library setup time
                                              4.658219   data required time
---------------------------------------------------------------------------------------------
                                              4.658219   data required time
                                             -0.553077   data arrival time
---------------------------------------------------------------------------------------------
                                              4.105142   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036463    0.050567    0.030093    0.030093 ^ clk (in)
                                                         clk (net)
                      0.050578    0.000000    0.030093 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.008383    0.045495    0.193296    0.223390 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.045495    0.000006    0.223395 ^ fanout77/A (sg13g2_buf_4)
     6    0.030502    0.046330    0.109400    0.332796 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.046330    0.000024    0.332819 ^ _128_/A (sg13g2_inv_2)
     5    0.022622    0.044524    0.053734    0.386554 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044524    0.000057    0.386611 v _293_/D (sg13g2_dfrbpq_1)
                                              0.386611   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.036463    0.050567    0.030093    5.030093 ^ clk (in)
                                                         clk (net)
                      0.050578    0.000000    5.030093 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.780093   clock uncertainty
                                  0.000000    4.780093   clock reconvergence pessimism
                                 -0.113656    4.666438   library setup time
                                              4.666438   data required time
---------------------------------------------------------------------------------------------
                                              4.666438   data required time
                                             -0.386611   data arrival time
---------------------------------------------------------------------------------------------
                                              4.279827   slack (MET)



