# 100-Days-Of-RTL
Greetings, fellow VLSI enthusiasts! I'm Hashmi Vardhan,  VLSI enthusiast, engaging in RTL design with Verilog HDL using Intel's Quartus Prime 17.1 and ModelSim for synthesis and simulation. Join the journey as 100 days are dedicated to mastering RTL design and honing Verilog skills. For model waveforms and logic designs, follow my LinkedIn profile: https://www.linkedin.com/in/hashmi-vardhan-kundrapu-020aab26b

Day-1: Modeling Styles in Verilog

Day-2: Half Adder, Full Adder

Day-3: Half Subtractor, Full Subtractor

Day-4: 4 Bit Parallel Adder

Day-5: 4 bit Adder-Subtractor

Day-6: Carry Look Ahead Adder (4-bit & 16-bit using 4-bit)
