\hypertarget{struct_r_f_v_b_a_t___mem_map}{}\section{R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_f_v_b_a_t___mem_map}\index{R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map@{R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_r_f_v_b_a_t___mem_map_a3b9257d9f8b512389eea7f94a3c42ecd}{R\+EG} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+F\+V\+B\+AT -\/ Peripheral register structure 

Definition at line 9508 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\index{R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map@{R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map}!R\+EG@{R\+EG}}
\index{R\+EG@{R\+EG}!R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map@{R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+EG}{REG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} R\+F\+V\+B\+A\+T\+\_\+\+Mem\+Map\+::\+R\+EG}\hypertarget{struct_r_f_v_b_a_t___mem_map_a3b9257d9f8b512389eea7f94a3c42ecd}{}\label{struct_r_f_v_b_a_t___mem_map_a3b9257d9f8b512389eea7f94a3c42ecd}
V\+B\+AT register file register, array offset\+: 0x0, array step\+: 0x4 

Definition at line 9509 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
