{"2501.09954": {"publish_time": "2025-01-17", "title": "AIRCHITECT v2: Learning the Hardware Accelerator Design Space through Unified Representations", "paper_summary": "Design space exploration (DSE) plays a crucial role in enabling custom\nhardware architectures, particularly for emerging applications like AI, where\noptimized and specialized designs are essential. With the growing complexity of\ndeep neural networks (DNNs) and the introduction of advanced foundational\nmodels (FMs), the design space for DNN accelerators is expanding at an\nexponential rate. Additionally, this space is highly non-uniform and\nnon-convex, making it increasingly difficult to navigate and optimize.\nTraditional DSE techniques rely on search-based methods, which involve\niterative sampling of the design space to find the optimal solution. However,\nthis process is both time-consuming and often fails to converge to the global\noptima for such design spaces. Recently, AIrchitect v1, the first attempt to\naddress the limitations of search-based techniques, transformed DSE into a\nconstant-time classification problem using recommendation networks. In this\nwork, we propose AIrchitect v2, a more accurate and generalizable\nlearning-based DSE technique applicable to large-scale design spaces that\novercomes the shortcomings of earlier approaches. Specifically, we devise an\nencoder-decoder transformer model that (a) encodes the complex design space\ninto a uniform intermediate representation using contrastive learning and (b)\nleverages a novel unified representation blending the advantages of\nclassification and regression to effectively explore the large DSE space\nwithout sacrificing accuracy. Experimental results evaluated on 10^5 real DNN\nworkloads demonstrate that, on average, AIrchitect v2 outperforms existing\ntechniques by 15% in identifying optimal design points. Furthermore, to\ndemonstrate the generalizability of our method, we evaluate performance on\nunseen model workloads (LLMs) and attain a 1.7x improvement in inference\nlatency on the identified hardware architecture.", "paper_summary_zh": "<paragraph>\u8a2d\u8a08\u7a7a\u9593\u63a2\u7d22 (DSE) \u5728\u652f\u63f4\u5ba2\u88fd\u5316\u786c\u9ad4\u67b6\u69cb\u4e2d\u626e\u6f14\u8457\u81f3\u95dc\u91cd\u8981\u7684\u89d2\u8272\uff0c\u7279\u5225\u662f\u5c0d\u65bc\u4eba\u5de5\u667a\u6167\u7b49\u65b0\u8208\u61c9\u7528\uff0c\u56e0\u70ba\u6700\u4f73\u5316\u548c\u5c08\u696d\u5316\u8a2d\u8a08\u81f3\u95dc\u91cd\u8981\u3002\u96a8\u8457\u6df1\u5ea6\u795e\u7d93\u7db2\u8def (DNN) \u65e5\u76ca\u8907\u96dc\uff0c\u4ee5\u53ca\u9032\u968e\u57fa\u790e\u6a21\u578b (FM) \u7684\u5c0e\u5165\uff0cDNN \u52a0\u901f\u5668\u7684\u8a2d\u8a08\u7a7a\u9593\u6b63\u4ee5\u6307\u6578\u7d1a\u7684\u901f\u5ea6\u64f4\u5f35\u3002\u6b64\u5916\uff0c\u9019\u500b\u7a7a\u9593\u9ad8\u5ea6\u4e0d\u5747\u52fb\u4e14\u975e\u51f8\uff0c\u9019\u4f7f\u5f97\u5c0e\u822a\u548c\u6700\u4f73\u5316\u8b8a\u5f97\u8d8a\u4f86\u8d8a\u56f0\u96e3\u3002\u50b3\u7d71\u7684 DSE \u6280\u8853\u4f9d\u8cf4\u65bc\u57fa\u65bc\u641c\u5c0b\u7684\u65b9\u6cd5\uff0c\u9019\u6d89\u53ca\u8a2d\u8a08\u7a7a\u9593\u7684\u8fed\u4ee3\u62bd\u6a23\u4ee5\u627e\u51fa\u6700\u4f73\u89e3\u3002\u7136\u800c\uff0c\u9019\u500b\u904e\u7a0b\u65e2\u8017\u6642\uff0c\u800c\u4e14\u5e38\u5e38\u7121\u6cd5\u6536\u6582\u5230\u9019\u4e9b\u8a2d\u8a08\u7a7a\u9593\u7684\u5168\u5c40\u6700\u4f73\u503c\u3002\u6700\u8fd1\uff0cAIrchitect v1 \u662f\u7b2c\u4e00\u500b\u5617\u8a66\u89e3\u6c7a\u57fa\u65bc\u641c\u5c0b\u6280\u8853\u9650\u5236\u7684\u5617\u8a66\uff0c\u5b83\u4f7f\u7528\u63a8\u85a6\u7db2\u8def\u5c07 DSE \u8f49\u8b8a\u70ba\u4e00\u500b\u5e38\u6578\u6642\u9593\u5206\u985e\u554f\u984c\u3002\u5728\u9019\u9805\u5de5\u4f5c\u4e2d\uff0c\u6211\u5011\u63d0\u51fa AIrchitect v2\uff0c\u9019\u662f\u4e00\u500b\u66f4\u6e96\u78ba\u4e14\u53ef\u6982\u5316\u7684\u57fa\u65bc\u5b78\u7fd2\u7684 DSE \u6280\u8853\uff0c\u9069\u7528\u65bc\u5927\u898f\u6a21\u8a2d\u8a08\u7a7a\u9593\uff0c\u514b\u670d\u4e86\u5148\u524d\u65b9\u6cd5\u7684\u7f3a\u9ede\u3002\u5177\u9ad4\u4f86\u8aaa\uff0c\u6211\u5011\u8a2d\u8a08\u4e86\u4e00\u500b\u7de8\u78bc\u5668-\u89e3\u78bc\u5668\u8f49\u63db\u5668\u6a21\u578b\uff0c\u5b83 (a) \u4f7f\u7528\u5c0d\u6bd4\u5b78\u7fd2\u5c07\u8907\u96dc\u7684\u8a2d\u8a08\u7a7a\u9593\u7de8\u78bc\u6210\u4e00\u500b\u7d71\u4e00\u7684\u4e2d\u9593\u8868\u793a\uff0c\u4ee5\u53ca (b) \u5229\u7528\u4e00\u500b\u65b0\u7a4e\u7684\u7d71\u4e00\u8868\u793a\uff0c\u878d\u5408\u5206\u985e\u548c\u56de\u6b78\u7684\u512a\u9ede\uff0c\u4ee5\u6709\u6548\u63a2\u7d22\u5927\u578b DSE \u7a7a\u9593\uff0c\u800c\u4e0d\u6703\u72a7\u7272\u6e96\u78ba\u6027\u3002\u5728 10^5 \u500b\u771f\u5be6 DNN \u5de5\u4f5c\u8ca0\u8f09\u4e0a\u8a55\u4f30\u7684\u5be6\u9a57\u7d50\u679c\u8868\u660e\uff0c\u5e73\u5747\u800c\u8a00\uff0cAIrchitect v2 \u5728\u8b58\u5225\u6700\u4f73\u8a2d\u8a08\u9ede\u65b9\u9762\u6bd4\u73fe\u6709\u6280\u8853\u9ad8\u51fa 15%\u3002\u6b64\u5916\uff0c\u70ba\u4e86\u8b49\u660e\u6211\u5011\u65b9\u6cd5\u7684\u53ef\u6982\u5316\u6027\uff0c\u6211\u5011\u8a55\u4f30\u4e86\u5728\u672a\u898b\u904e\u6a21\u578b\u5de5\u4f5c\u8ca0\u8f09 (LLM) \u4e0a\u7684\u6548\u80fd\uff0c\u4e26\u5728\u5df2\u8b58\u5225\u7684\u786c\u9ad4\u67b6\u69cb\u4e0a\u7372\u5f97\u4e86 1.7 \u500d\u7684\u63a8\u8ad6\u5ef6\u9072\u6539\u5584\u3002</paragraph>", "author": "Jamin Seo et.al.", "authors": "Jamin Seo, Akshat Ramachandran, Yu-Chuan Chuang, Anirudh Itagi, Tushar Krishna", "id": "2501.09954v1", "paper_url": "http://arxiv.org/abs/2501.09954v1", "repo": "https://github.com/maestro-project/airchitect-v2"}}