{COMPONENT C:\DRAMCTRL.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Thu May 05 07:04:48 2022 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK_32M {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P CPU_RES {Pt "INPUT"}{Lq 0}{Ploc 100 240}}
   {P CLK_2M {Pt "INPUT"}{Lq 0}{Ploc 100 220}}
   {P CLK_1M {Pt "INPUT"}{Lq 0}{Ploc 100 200}}
   {P CPU_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 180}}
   {P CLK_16M {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P CPU_AS {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P CPU_UDS {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P CPU_LDS {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P CPU_RW {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P CPU_A1 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P DRAM_CS {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P DRAM_MEM {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P CAS0 {Pt "I/O"}{Lq 0}{Ploc 360 20}}
   {P CAS1 {Pt "I/O"}{Lq 0}{Ploc 360 40}}
   {P CAS2 {Pt "I/O"}{Lq 0}{Ploc 360 60}}
   {P CAS3 {Pt "I/O"}{Lq 0}{Ploc 360 80}}
   {P DRAM_DAT {Pt "I/O"}{Lq 0}{Ploc 360 100}}
   {P RAS2 {Pt "I/O"}{Lq 0}{Ploc 360 120}}
   {P RAS0 {Pt "I/O"}{Lq 0}{Ploc 360 140}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 230 310}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 290}
   [Ts 15][Tj "RC"]
   {Pnl 120 250}
   {Pnl 120 230}
   {Pnl 120 210}
   {Pnl 120 190}
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 340 30}
   {Pnl 340 50}
   {Pnl 340 70}
   {Pnl 340 90}
   {Pnl 340 110}
   {Pnl 340 130}
   {Pnl 340 150}

   {Sd A 43 1 11 14 16 17 18 19 20 21 27 28 39 4 5 6 8 9 40 41}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 300 330 0}
   {L 130 280 100 280}
   {L 130 290 140 280 130 270}
   {L 130 240 100 240}
   {L 130 220 100 220}
   {L 130 200 100 200}
   {L 130 180 100 180}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 330 20 360 20}
   {L 330 40 360 40}
   {L 330 60 360 60}
   {L 330 80 360 80}
   {L 330 100 360 100}
   {L 330 120 360 120}
   {L 330 140 360 140}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK_32M" 140 280}
   {T "CPU_RES" 140 240}
   {T "CLK_2M" 140 220}
   {T "CLK_1M" 140 200}
   {T "CPU_RESE" 140 180}
   {T "CLK_16M" 140 160}
   {T "CPU_AS" 140 140}
   {T "CPU_UDS" 140 120}
   {T "CPU_LDS" 140 100}
   {T "CPU_RW" 140 80}
   {T "CPU_A1" 140 60}
   {T "DRAM_CS" 140 40}
   {T "DRAM_MEM" 140 20}
   [Tj "RC"]
   {T "CAS0" 320 20}
   {T "CAS1" 320 40}
   {T "CAS2" 320 60}
   {T "CAS3" 320 80}
   {T "DRAM_DAT" 320 100}
   {T "RAS2" 320 120}
   {T "RAS0" 320 140}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1504ISPPLCC44" 230 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\DRAMCTRL 230 300}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK_32M
   }
   {N CPU_RES
   }
   {N CLK_2M
   }
   {N CLK_1M
   }
   {N CPU_RESE
   }
   {N CLK_16M
   }
   {N CPU_AS
   }
   {N CPU_UDS
   }
   {N CPU_LDS
   }
   {N CPU_RW
   }
   {N CPU_A1
   }
   {N DRAM_CS
   }
   {N DRAM_MEM
   }
   {N CAS0
   }
   {N CAS1
   }
   {N CAS2
   }
   {N CAS3
   }
   {N DRAM_DAT
   }
   {N RAS2
   }
   {N RAS0
   }
  }

  {SUBCOMP
  }
 }
}
