INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/reg_file_v_1_00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
