Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue Feb  6 14:28:20 2024
| Host              : JieLeiX1C2021 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file PolyIntrpFilter_timing_summary_routed.rpt -pb PolyIntrpFilter_timing_summary_routed.pb -rpx PolyIntrpFilter_timing_summary_routed.rpx -warn_on_violation
| Design            : PolyIntrpFilter
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.30 05-03-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.510        0.000                      0                  742        0.047        0.000                      0                  742        1.225        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.510        0.000                      0                  742        0.047        0.000                      0                  742        1.225        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 U5/addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.223ns (18.702%)  route 0.969ns (81.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 5.288 - 3.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.808ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.735ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.666     3.010    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.088 f  U5/addr_i_reg[2]/Q
                         net (fo=10, routed)          0.238     3.327    L0[0].U1/Q[2]
    SLICE_X82Y302        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.472 r  L0[0].U1/sum_r_reg_i_2/O
                         net (fo=1, routed)           0.731     4.203    L0[0].U2/sum_r_reg/B[7]
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.491     5.288    L0[0].U2/sum_r_reg/CLK
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     5.996    
                         clock uncertainty           -0.035     5.961    
    DSP48E2_X15Y120      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[7])
                                                     -0.248     5.713    L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 U5/addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.178ns (20.402%)  route 0.694ns (79.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 5.288 - 3.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.808ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.735ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.666     3.010    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.088 r  U5/addr_i_reg[2]/Q
                         net (fo=10, routed)          0.222     3.311    L0[0].U1/Q[2]
    SLICE_X82Y302        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     3.411 r  L0[0].U1/sum_r_reg_i_6/O
                         net (fo=1, routed)           0.472     3.883    L0[0].U2/sum_r_reg/B[3]
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.491     5.288    L0[0].U2/sum_r_reg/CLK
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     5.996    
                         clock uncertainty           -0.035     5.961    
    DSP48E2_X15Y120      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.273     5.688    L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 U5/addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.236ns (26.898%)  route 0.641ns (73.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 5.288 - 3.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.808ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.735ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.666     3.010    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.088 f  U5/addr_i_reg[2]/Q
                         net (fo=10, routed)          0.238     3.327    L0[0].U1/Q[2]
    SLICE_X82Y302        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.485 r  L0[0].U1/sum_r_reg_i_4/O
                         net (fo=1, routed)           0.403     3.888    L0[0].U2/sum_r_reg/B[5]
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.491     5.288    L0[0].U2/sum_r_reg/CLK
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     5.996    
                         clock uncertainty           -0.035     5.961    
    DSP48E2_X15Y120      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.261     5.700    L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 L0[3].U3/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.242ns (28.447%)  route 0.609ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 5.285 - 3.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.808ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.735ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.675     3.019    L0[3].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y308        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.098 f  L0[3].U3/dout_reg[1]/Q
                         net (fo=12, routed)          0.151     3.249    L0[4].U1/Q[1]
    SLICE_X82Y310        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.163     3.412 r  L0[4].U1/sum_r_reg_i_9/O
                         net (fo=1, routed)           0.458     3.870    L0[4].U2/sum_r_reg/B[5]
    DSP48E2_X15Y124      DSP_A_B_DATA                                 r  L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.488     5.285    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_A_B_DATA                                 r  L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     5.993    
                         clock uncertainty           -0.035     5.957    
    DSP48E2_X15Y124      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.261     5.696    L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.696    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 L0[1].U3/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.231ns (28.104%)  route 0.591ns (71.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 5.287 - 3.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.808ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.735ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.689     3.033    L0[1].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y303        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.112 r  L0[1].U3/dout_reg[2]/Q
                         net (fo=14, routed)          0.165     3.277    L0[1].U3/Q[2]
    SLICE_X82Y305        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.429 r  L0[1].U3/sum_r_reg_i_13/O
                         net (fo=1, routed)           0.426     3.855    L0[2].U2/sum_r_reg/B[0]
    DSP48E2_X15Y122      DSP_A_B_DATA                                 r  L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.490     5.287    L0[2].U2/sum_r_reg/CLK
    DSP48E2_X15Y122      DSP_A_B_DATA                                 r  L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.707     5.995    
                         clock uncertainty           -0.035     5.959    
    DSP48E2_X15Y122      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[0])
                                                     -0.273     5.686    L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -3.855    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 L0[0].U3/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.242ns (28.850%)  route 0.597ns (71.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 5.298 - 3.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.808ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.735ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.666     3.010    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.089 f  L0[0].U3/dout_reg[2]/Q
                         net (fo=11, routed)          0.176     3.265    L0[0].U3/Q[2]
    SLICE_X82Y303        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.163     3.428 r  L0[0].U3/sum_r_reg_i_7/O
                         net (fo=1, routed)           0.421     3.849    L0[1].U2/sum_r_reg/B[3]
    DSP48E2_X15Y121      DSP_A_B_DATA                                 r  L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.501     5.298    L0[1].U2/sum_r_reg/CLK
    DSP48E2_X15Y121      DSP_A_B_DATA                                 r  L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     6.005    
                         clock uncertainty           -0.035     5.970    
    DSP48E2_X15Y121      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[3])
                                                     -0.273     5.697    L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.697    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 L0[1].U3/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.238ns (30.467%)  route 0.543ns (69.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 5.287 - 3.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.689ns (routing 0.808ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.735ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.689     3.033    L0[1].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y303        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.112 r  L0[1].U3/dout_reg[0]/Q
                         net (fo=14, routed)          0.132     3.244    L0[1].U3/Q[0]
    SLICE_X82Y305        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.403 r  L0[1].U3/sum_r_reg_i_9__0/O
                         net (fo=1, routed)           0.411     3.814    L0[2].U2/sum_r_reg/B[4]
    DSP48E2_X15Y122      DSP_A_B_DATA                                 r  L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.490     5.287    L0[2].U2/sum_r_reg/CLK
    DSP48E2_X15Y122      DSP_A_B_DATA                                 r  L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.707     5.995    
                         clock uncertainty           -0.035     5.959    
    DSP48E2_X15Y122      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.264     5.695    L0[2].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 L0[3].U3/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.213ns (27.269%)  route 0.568ns (72.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 5.285 - 3.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.808ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.735ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.675     3.019    L0[3].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y308        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.095 r  L0[3].U3/dout_reg[0]/Q
                         net (fo=11, routed)          0.111     3.207    L0[4].U1/Q[0]
    SLICE_X82Y310        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     3.344 r  L0[4].U1/sum_r_reg_i_6/O
                         net (fo=2, routed)           0.457     3.801    L0[4].U2/sum_r_reg/B[2]
    DSP48E2_X15Y124      DSP_A_B_DATA                                 r  L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.488     5.285    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_A_B_DATA                                 r  L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     5.993    
                         clock uncertainty           -0.035     5.957    
    DSP48E2_X15Y124      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[2])
                                                     -0.262     5.695    L0[4].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.695    
                         arrival time                          -3.801    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 U5/addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.194ns (26.704%)  route 0.532ns (73.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 5.288 - 3.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.808ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.735ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.666     3.010    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.088 f  U5/addr_i_reg[2]/Q
                         net (fo=10, routed)          0.222     3.311    L0[0].U1/Q[2]
    SLICE_X82Y302        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     3.427 r  L0[0].U1/sum_r_reg_i_1/O
                         net (fo=1, routed)           0.310     3.737    L0[0].U2/sum_r_reg/B[9]
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.491     5.288    L0[0].U2/sum_r_reg/CLK
    DSP48E2_X15Y120      DSP_A_B_DATA                                 r  L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     5.996    
                         clock uncertainty           -0.035     5.961    
    DSP48E2_X15Y120      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[9])
                                                     -0.292     5.669    L0[0].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.934ns  (required time - arrival time)
  Source:                 L0[0].U3/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk rise@3.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.245ns (32.062%)  route 0.519ns (67.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 5.298 - 3.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.666ns (routing 0.808ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.735ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.666     3.010    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.089 r  L0[0].U3/dout_reg[2]/Q
                         net (fo=11, routed)          0.120     3.209    L0[0].U3/Q[2]
    SLICE_X82Y303        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.166     3.375 r  L0[0].U3/sum_r_reg_i_8/O
                         net (fo=1, routed)           0.399     3.774    L0[1].U2/sum_r_reg/B[2]
    DSP48E2_X15Y121      DSP_A_B_DATA                                 r  L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.000     3.000 r  
    B10                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     3.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.501     5.298    L0[1].U2/sum_r_reg/CLK
    DSP48E2_X15Y121      DSP_A_B_DATA                                 r  L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.708     6.005    
                         clock uncertainty           -0.035     5.970    
    DSP48E2_X15Y121      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[2])
                                                     -0.262     5.708    L0[1].U2/sum_r_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          5.708    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  1.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U5/addr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            U5/addr_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.060ns (59.766%)  route 0.040ns (40.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.924ns (routing 0.447ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.924     1.477    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.516 r  U5/addr_i_reg[1]/Q
                         net (fo=12, routed)          0.034     1.551    U5/Q[1]
    SLICE_X82Y302        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     1.572 r  U5/addr_i[2]_i_1/O
                         net (fo=1, routed)           0.006     1.578    U5/p_0_in[2]
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/C
                         clock pessimism             -0.431     1.483    
    SLICE_X82Y302        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.530    U5/addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 L0[0].U3/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[1].U3/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.269%)  route 0.067ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      0.931ns (routing 0.447ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.499ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.931     1.484    L0[0].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[0].U3/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y303        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.522 r  L0[0].U3/dout_reg[0]/Q
                         net (fo=11, routed)          0.067     1.589    L0[1].U3/D[0]
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.056     1.923    L0[1].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[0]/C
                         clock pessimism             -0.432     1.490    
    SLICE_X82Y303        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.537    L0[1].U3/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 L0[2].U3/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[3].U3/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.038ns (34.340%)  route 0.073ns (65.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      0.927ns (routing 0.447ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.499ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.927     1.480    L0[2].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y308        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.518 r  L0[2].U3/dout_reg[1]/Q
                         net (fo=10, routed)          0.073     1.590    L0[3].U3/D[1]
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.051     1.917    L0[3].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[1]/C
                         clock pessimism             -0.432     1.486    
    SLICE_X82Y308        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.533    L0[3].U3/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U5/addr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            U5/addr_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.062ns (52.814%)  route 0.055ns (47.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.924ns (routing 0.447ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.924     1.477    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.516 r  U5/addr_i_reg[1]/Q
                         net (fo=12, routed)          0.034     1.551    U5/Q[1]
    SLICE_X82Y302        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.574 r  U5/addr_i[1]_i_1/O
                         net (fo=1, routed)           0.021     1.595    U5/p_0_in[1]
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/C
                         clock pessimism             -0.431     1.483    
    SLICE_X82Y302        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.529    U5/addr_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 L0[0].U3/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[1].U3/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.439%)  route 0.114ns (74.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.924ns (routing 0.447ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.499ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.924     1.477    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.516 r  L0[0].U3/dout_reg[2]/Q
                         net (fo=11, routed)          0.114     1.630    L0[1].U3/D[2]
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.056     1.923    L0[1].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[2]/C
                         clock pessimism             -0.417     1.506    
    SLICE_X82Y303        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.553    L0[1].U3/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 L0[0].U3/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[1].U3/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.648%)  route 0.116ns (75.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.924ns (routing 0.447ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.499ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.924     1.477    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.515 r  L0[0].U3/dout_reg[1]/Q
                         net (fo=12, routed)          0.116     1.631    L0[1].U3/D[1]
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.056     1.923    L0[1].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[1]/C
                         clock pessimism             -0.417     1.506    
    SLICE_X82Y303        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.552    L0[1].U3/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U5/addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[0].U3/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.802%)  route 0.107ns (73.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Net Delay (Source):      0.932ns (routing 0.447ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.499ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.932     1.485    U5/CLK
    SLICE_X82Y303        FDRE                                         r  U5/addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y303        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.524 r  U5/addr_i_reg[0]/Q
                         net (fo=13, routed)          0.107     1.631    L0[0].U3/dout_reg[2]_0[0]
    SLICE_X82Y303        FDRE                                         r  L0[0].U3/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.056     1.923    L0[0].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[0].U3/dout_reg[0]/C
                         clock pessimism             -0.424     1.499    
    SLICE_X82Y303        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.545    L0[0].U3/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 L0[1].U3/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[2].U3/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.780%)  route 0.107ns (73.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Net Delay (Source):      0.931ns (routing 0.447ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.499ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.931     1.484    L0[1].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y303        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.523 r  L0[1].U3/dout_reg[0]/Q
                         net (fo=14, routed)          0.107     1.630    L0[2].U3/D[0]
    SLICE_X82Y305        FDRE                                         r  L0[2].U3/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.047     1.913    L0[2].U3/CLK
    SLICE_X82Y305        FDRE                                         r  L0[2].U3/dout_reg[0]/C
                         clock pessimism             -0.417     1.497    
    SLICE_X82Y305        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.543    L0[2].U3/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U5/addr_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            L0[0].U3/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.293%)  route 0.104ns (72.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.924ns (routing 0.447ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.924     1.477    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y302        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.516 r  U5/addr_i_reg[1]/Q
                         net (fo=12, routed)          0.104     1.620    L0[0].U3/dout_reg[2]_0[1]
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[1]/C
                         clock pessimism             -0.431     1.483    
    SLICE_X82Y302        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.529    L0[0].U3/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U5/addr_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            U5/addr_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.062ns (41.468%)  route 0.088ns (58.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      0.932ns (routing 0.447ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.499ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.932     1.485    U5/CLK
    SLICE_X82Y303        FDRE                                         r  U5/addr_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y303        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.524 f  U5/addr_i_reg[0]/Q
                         net (fo=13, routed)          0.080     1.604    U5/Q[0]
    SLICE_X82Y303        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     1.627 r  U5/addr_i[0]_i_1/O
                         net (fo=1, routed)           0.008     1.635    U5/p_0_in[0]
    SLICE_X82Y303        FDRE                                         r  U5/addr_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.057     1.924    U5/CLK
    SLICE_X82Y303        FDRE                                         r  U5/addr_i_reg[0]/C
                         clock pessimism             -0.432     1.491    
    SLICE_X82Y303        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.538    U5/addr_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I        n/a            1.290         3.000       1.710      BUFGCE_HDIO_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.000       2.350      DSP48E2_X15Y120   L0[0].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.000       2.350      DSP48E2_X15Y121   L0[1].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.000       2.350      DSP48E2_X15Y122   L0[2].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.000       2.350      DSP48E2_X15Y123   L0[3].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         3.000       2.350      DSP48E2_X15Y124   L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         3.000       2.450      SLICE_X82Y303     L0[0].U3/dout_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.000       2.450      SLICE_X82Y302     L0[0].U3/dout_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.000       2.450      SLICE_X82Y302     L0[0].U3/dout_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         3.000       2.450      SLICE_X82Y303     L0[1].U3/dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[0].U3/dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[0].U3/dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[0].U3/dout_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[0].U3/dout_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y302     L0[0].U3/dout_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.500       1.225      SLICE_X82Y303     L0[1].U3/dout_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.355ns  (logic 1.131ns (33.711%)  route 2.224ns (66.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[11])
                                                      0.197     3.252 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           2.224     5.476    dout_OBUF[11]
    C18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.934     6.410 r  dout_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.410    dout[11]
    C18                                                               r  dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.308ns  (logic 1.195ns (36.122%)  route 2.113ns (63.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[29])
                                                      0.224     3.279 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           2.113     5.392    dout_OBUF[29]
    K18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.971     6.363 r  dout_OBUF[29]_inst/O
                         net (fo=0)                   0.000     6.363    dout[29]
    K18                                                               r  dout[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.286ns  (logic 1.171ns (35.639%)  route 2.115ns (64.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     3.280 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           2.115     5.395    dout_OBUF[21]
    G18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     6.341 r  dout_OBUF[21]_inst/O
                         net (fo=0)                   0.000     6.341    dout[21]
    G18                                                               r  dout[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.272ns  (logic 1.167ns (35.666%)  route 2.105ns (64.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[3])
                                                      0.223     3.278 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           2.105     5.383    dout_OBUF[3]
    D15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.944     6.327 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.327    dout[3]
    D15                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.254ns  (logic 1.147ns (35.239%)  route 2.107ns (64.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.213     3.268 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           2.107     5.375    dout_OBUF[0]
    A17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.934     6.309 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.309    dout[0]
    A17                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.241ns  (logic 1.148ns (35.411%)  route 2.093ns (64.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     3.267 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[19]
                         net (fo=1, routed)           2.093     5.360    dout_OBUF[19]
    F15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.936     6.296 r  dout_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.296    dout[19]
    F15                                                               r  dout[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.046ns  (logic 1.176ns (38.605%)  route 1.870ns (61.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[27])
                                                      0.223     3.278 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[27]
                         net (fo=1, routed)           1.870     5.148    dout_OBUF[27]
    H16                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.953     6.101 r  dout_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.101    dout[27]
    H16                                                               r  dout[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.939ns  (logic 1.136ns (38.656%)  route 1.803ns (61.344%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[8])
                                                      0.198     3.253 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           1.803     5.056    dout_OBUF[8]
    B19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.938     5.994 r  dout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.994    dout[8]
    B19                                                               r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.937ns  (logic 1.250ns (42.557%)  route 1.687ns (57.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     3.332 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[24]
                         net (fo=1, routed)           1.687     5.019    dout_OBUF[24]
    J19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.973     5.992 r  dout_OBUF[24]_inst/O
                         net (fo=0)                   0.000     5.992    dout[24]
    J19                                                               r  dout[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.931ns  (logic 1.216ns (41.486%)  route 1.715ns (58.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.808ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.112     1.112 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.112    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.112 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.316    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.344 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.711     3.055    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[26])
                                                      0.264     3.319 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[26]
                         net (fo=1, routed)           1.715     5.034    dout_OBUF[26]
    H17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.952     5.986 r  dout_OBUF[26]_inst/O
                         net (fo=0)                   0.000     5.986    dout[26]
    H17                                                               r  dout[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.981ns  (logic 0.517ns (52.707%)  route 0.464ns (47.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[40])
                                                      0.100     1.589 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[40]
                         net (fo=1, routed)           0.464     2.053    dout_OBUF[40]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.417     2.470 r  dout_OBUF[40]_inst/O
                         net (fo=0)                   0.000     2.470    dout[40]
    L15                                                               r  dout[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.509ns (51.802%)  route 0.474ns (48.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[36])
                                                      0.095     1.584 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[36]
                         net (fo=1, routed)           0.474     2.058    dout_OBUF[36]
    N17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.414     2.473 r  dout_OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.473    dout[36]
    N17                                                               r  dout[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.504ns (50.389%)  route 0.496ns (49.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[43])
                                                      0.089     1.578 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[43]
                         net (fo=1, routed)           0.496     2.074    dout_OBUF[43]
    M13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.415     2.489 r  dout_OBUF[43]_inst/O
                         net (fo=0)                   0.000     2.489    dout[43]
    M13                                                               r  dout[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.529ns (52.852%)  route 0.472ns (47.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[37])
                                                      0.115     1.604 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[37]
                         net (fo=1, routed)           0.472     2.076    dout_OBUF[37]
    M17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.414     2.490 r  dout_OBUF[37]_inst/O
                         net (fo=0)                   0.000     2.490    dout[37]
    M17                                                               r  dout[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 0.492ns (49.085%)  route 0.510ns (50.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[44])
                                                      0.084     1.573 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[44]
                         net (fo=1, routed)           0.510     2.083    dout_OBUF[44]
    N15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.408     2.491 r  dout_OBUF[44]_inst/O
                         net (fo=0)                   0.000     2.491    dout[44]
    N15                                                               r  dout[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.503ns (49.092%)  route 0.522ns (50.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[45])
                                                      0.096     1.585 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[45]
                         net (fo=1, routed)           0.522     2.107    dout_OBUF[45]
    M15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.407     2.515 r  dout_OBUF[45]_inst/O
                         net (fo=0)                   0.000     2.515    dout[45]
    M15                                                               r  dout[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.546ns (53.097%)  route 0.482ns (46.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[32])
                                                      0.108     1.597 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=1, routed)           0.482     2.079    dout_OBUF[32]
    L17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.438     2.517 r  dout_OBUF[32]_inst/O
                         net (fo=0)                   0.000     2.517    dout[32]
    L17                                                               r  dout[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.034ns  (logic 0.534ns (51.646%)  route 0.500ns (48.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[38])
                                                      0.108     1.597 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[38]
                         net (fo=1, routed)           0.500     2.097    dout_OBUF[38]
    M12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.426     2.523 r  dout_OBUF[38]_inst/O
                         net (fo=0)                   0.000     2.523    dout[38]
    M12                                                               r  dout[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.036ns  (logic 0.546ns (52.685%)  route 0.490ns (47.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[34])
                                                      0.108     1.597 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[34]
                         net (fo=1, routed)           0.490     2.087    dout_OBUF[34]
    J15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.438     2.525 r  dout_OBUF[34]_inst/O
                         net (fo=0)                   0.000     2.525    dout[34]
    J15                                                               r  dout[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            dout[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.523ns (50.453%)  route 0.514ns (49.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.936ns (routing 0.447ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.445     0.445 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.445    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.445 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.536    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.553 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          0.936     1.489    L0[4].U2/sum_r_reg/CLK
    DSP48E2_X15Y124      DSP_OUTPUT                                   r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y124      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[41])
                                                      0.106     1.595 r  L0[4].U2/sum_r_reg/DSP_OUTPUT_INST/P[41]
                         net (fo=1, routed)           0.514     2.109    dout_OBUF[41]
    L14                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.417     2.527 r  dout_OBUF[41]_inst/O
                         net (fo=0)                   0.000     2.527    dout[41]
    L14                                                               r  dout[41] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            U5/addr_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.109ns (28.875%)  route 2.731ns (71.125%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.487ns (routing 0.735ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          2.731     3.839    U5/CEB2
    SLICE_X82Y303        FDRE                                         r  U5/addr_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.487     2.284    U5/CLK
    SLICE_X82Y303        FDRE                                         r  U5/addr_i_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[2].U3/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.100ns (33.831%)  route 2.151ns (66.169%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.100     1.100 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.100    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.100 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          2.151     3.250    L0[2].U3/RSTM
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[2].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[2].U3/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.100ns (33.831%)  route 2.151ns (66.169%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.100     1.100 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.100    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.100 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          2.151     3.250    L0[2].U3/RSTM
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[2].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[3].U3/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.100ns (33.831%)  route 2.151ns (66.169%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.100     1.100 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.100    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.100 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          2.151     3.250    L0[3].U3/RSTM
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[3].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[3].U3/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.100ns (33.831%)  route 2.151ns (66.169%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.100     1.100 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.100    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.100 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          2.151     3.250    L0[3].U3/RSTM
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[3].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[3].U3/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.100ns (33.831%)  route 2.151ns (66.169%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.100     1.100 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.100    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.100 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          2.151     3.250    L0[3].U3/RSTM
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[3].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[2].U3/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.142ns  (logic 1.100ns (35.002%)  route 2.042ns (64.998%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.475ns (routing 0.735ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.100     1.100 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.100    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.100 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          2.042     3.142    L0[2].U3/RSTM
    SLICE_X82Y305        FDRE                                         r  L0[2].U3/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.475     2.272    L0[2].U3/CLK
    SLICE_X82Y305        FDRE                                         r  L0[2].U3/dout_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[2].U3/dout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.139ns  (logic 1.109ns (35.316%)  route 2.031ns (64.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          2.031     3.139    L0[2].U3/CEB2
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[2].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[2]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[3].U3/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.139ns  (logic 1.109ns (35.316%)  route 2.031ns (64.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          2.031     3.139    L0[3].U3/CEB2
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[3].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[3].U3/dout_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[2].U3/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.138ns  (logic 1.109ns (35.328%)  route 2.030ns (64.672%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.479ns (routing 0.735ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.109     1.109 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.109    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.109 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          2.030     3.138    L0[2].U3/CEB2
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.604     0.604 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.604    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.604 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.773    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.797 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.479     2.276    L0[2].U3/CLK
    SLICE_X82Y308        FDRE                                         r  L0[2].U3/dout_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[0].U3/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.433ns (31.719%)  route 0.932ns (68.281%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.433     0.433 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.433    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.433 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          0.932     1.364    L0[0].U3/RSTM
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            L0[0].U3/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.433ns (31.719%)  route 0.932ns (68.281%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.433     0.433 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.433    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.433 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          0.932     1.364    L0[0].U3/RSTM
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5/addr_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.433ns (31.719%)  route 0.932ns (68.281%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.433     0.433 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.433    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.433 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          0.932     1.364    U5/RSTM
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U5/addr_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.433ns (31.719%)  route 0.932ns (68.281%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E7                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.433     0.433 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.433    reset_IBUF_inst/OUT
    E7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.433 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          0.932     1.364    U5/RSTM
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[0].U3/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.442ns (32.223%)  route 0.929ns (67.777%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.442     0.442 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.442    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.442 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.929     1.371    L0[0].U3/CEB2
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[0].U3/dout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.442ns (32.223%)  route 0.929ns (67.777%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.442     0.442 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.442    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.442 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.929     1.371    L0[0].U3/CEB2
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    L0[0].U3/CLK
    SLICE_X82Y302        FDRE                                         r  L0[0].U3/dout_reg[2]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            U5/addr_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.442ns (32.223%)  route 0.929ns (67.777%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.442     0.442 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.442    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.442 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.929     1.371    U5/CEB2
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[1]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            U5/addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.442ns (32.223%)  route 0.929ns (67.777%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.048ns (routing 0.499ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.442     0.442 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.442    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.442 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.929     1.371    U5/CEB2
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.048     1.914    U5/CLK
    SLICE_X82Y302        FDRE                                         r  U5/addr_i_reg[2]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[0].U3/dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.442ns (31.697%)  route 0.952ns (68.303%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.056ns (routing 0.499ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.442     0.442 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.442    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.442 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.952     1.394    L0[0].U3/CEB2
    SLICE_X82Y303        FDRE                                         r  L0[0].U3/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.056     1.923    L0[0].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[0].U3/dout_reg[0]/C

Slack:                    inf
  Source:                 ce
                            (input port)
  Destination:            L0[1].U3/dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.442ns (31.697%)  route 0.952ns (68.303%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.056ns (routing 0.499ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  ce (IN)
                         net (fo=0)                   0.000     0.000    ce_IBUF_inst/I
    C10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.442     0.442 r  ce_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.442    ce_IBUF_inst/OUT
    C10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.442 r  ce_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=35, routed)          0.952     1.394    L0[1].U3/CEB2
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    B10                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    B10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.734     0.734 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.734    clk_IBUF_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.734 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.847    clk_IBUF
    BUFGCE_HDIO_X0Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.866 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=45, routed)          1.056     1.923    L0[1].U3/CLK
    SLICE_X82Y303        FDRE                                         r  L0[1].U3/dout_reg[0]/C





