# Reading D:/ProgramsD/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Ldstr_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/ProgramsD/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:52 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/RegFileTomasulo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RegFileTomasulo
# -- Compiling architecture RegFileTomasuloArq of RegFileTomasulo
# End time: 16:07:52 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/MapTable.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:52 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/MapTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MapTable
# -- Compiling architecture MapTable of MapTable
# End time: 16:07:52 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:52 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity DecoderLDSTR
# -- Compiling architecture DecoderLDSTR of DecoderLDSTR
# End time: 16:07:52 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:52 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/Mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Mem
# -- Compiling architecture Mem of Mem
# End time: 16:07:52 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:52 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/LdstrQueue.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LdstrQueue
# -- Compiling architecture LdstrQueue of LdstrQueue
# End time: 16:07:52 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/AdderMem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:53 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/AdderMem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity AdderMem
# -- Compiling architecture AdderMem of AdderMem
# End time: 16:07:53 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/ldstr_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:53 on Oct 29,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/ldstr_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Ldstr_tb
# -- Compiling architecture bdf_type of Ldstr_tb
# ** Warning: C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/ldstr_tb.vhd(219): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:07:53 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Ldstr_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Ldstr_tb 
# Start time: 16:07:53 on Oct 29,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ldstr_tb(bdf_type)
# Loading ieee.numeric_std(body)
# Loading work.ldstrqueue(ldstrqueue)
# Loading work.addermem(addermem)
# Loading work.mem(mem)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.decoderldstr(decoderldstr)
# ** Warning: (vsim-8710) Formal port length (6) does not match component local port length (2) for port '/ldstr_tb/b2v_inst3/RSLineOneHot'.
#    Time: 0 ps  Iteration: 0  Instance: /ldstr_tb/b2v_inst3 File: C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/DecoderLDSTR.vhd
# Loading work.maptable(maptable)
# Loading work.regfiletomasulo(regfiletomasuloarq)
# ** Warning: (vsim-3473) Component instance "u1 : Ldstr" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /ldstr_tb File: C:/Users/aasan/OneDrive/Documentos/Poli/10_Semester/OrgArcComp/projectTomasulo/Tomasulo/Ldstr/ldstr_tb.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ldstr_tb/b2v_inst2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /ldstr_tb/b2v_inst2
# End time: 16:08:44 on Oct 29,2019, Elapsed time: 0:00:51
# Errors: 0, Warnings: 4
