"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[8700],{3458:(e,n,t)=>{t.r(n),t.d(n,{assets:()=>c,contentTitle:()=>i,default:()=>g,frontMatter:()=>a,metadata:()=>o,toc:()=>l});const o=JSON.parse('{"id":"knowledge/Computer-Science/programming-languages/assembly/index","title":"Assembly","description":"","source":"@site/docs/knowledge/02-Computer-Science/04_programming-languages/04_assembly/index.md","sourceDirName":"knowledge/02-Computer-Science/04_programming-languages/04_assembly","slug":"/knowledge/Computer-Science/programming-languages/assembly/","permalink":"/MY-WEBSITE/docs/knowledge/Computer-Science/programming-languages/assembly/","draft":false,"unlisted":false,"editUrl":"https://github.com/ReikiC/MY-WEBSITE/tree/main/docs/knowledge/02-Computer-Science/04_programming-languages/04_assembly/index.md","tags":[],"version":"current","frontMatter":{},"sidebar":"knowledgSidebar","previous":{"title":"Python","permalink":"/MY-WEBSITE/docs/knowledge/Computer-Science/programming-languages/python/"},"next":{"title":"VHDL & Verilog","permalink":"/MY-WEBSITE/docs/knowledge/Computer-Science/programming-languages/vhdl-verilog/"}}');var s=t(4848),r=t(8453);const a={},i="Assembly",c={},l=[];function m(e){const n={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,s.jsx)(n.header,{children:(0,s.jsx)(n.h1,{id:"assembly",children:"Assembly"})})}function g(e={}){const{wrapper:n}={...(0,r.R)(),...e.components};return n?(0,s.jsx)(n,{...e,children:(0,s.jsx)(m,{...e})}):m(e)}},8453:(e,n,t)=>{t.d(n,{R:()=>a,x:()=>i});var o=t(6540);const s={},r=o.createContext(s);function a(e){const n=o.useContext(r);return o.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function i(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:a(e.components),o.createElement(r.Provider,{value:n},e.children)}}}]);