#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    position: right
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: False # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Hyeonjae Lee
    tagline: Master candidate of CSDL, POSTECH in Korea
    avatar: hjlee.jpg  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: man245678@gmail.com
    phone: 010 3345 3163
    citizenship:
    website: #do not add http://
    linkedin: 
    xing:
    github:
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: 

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Normal

    interests:
      - item: Physical Design Optimization
        link:

      - item: Work-out
        link:

      - item: Skiing
        link:

career-profile:
    title: Career Profile
    summary: |
      Hyeonjae Lee received the BS. degree in Electronic Engineering from Sungkyunkwan University, Seoul, South Korea, in 2026. He is currently the MS. candidate in Electrical Engineering in 2026 from Pohang University of Science and Technology(POSTECH), Pohang, South Korea. His current research interests include Physical Design Optimization. He is working with Prof. Seokhyeong Kang in CAD & SoC Design Lab.
education:
    - degree: BS. in Electronic Engineering
      university: in CSDL, POSTECH (Pohang University of Science and Technology), Republic of Korea
      time: Mar. 2026 - Present
      details: |
        Advisor: Prof. Seokhyeong Kang
    - degree: BS. in Electronic Engineering
      university: Sungkyunkwan University
      time: Mar. 2020 - Feb. 2026
      details: |
        
experiences:
    - role: Undergraduate Intern
      time: Sep. 2024 - Dec. 2024
      company: Samsung Electronics
      details: |
        Worked in a Long-term Internship in the Design Technology Team
    
projects:
    title: Projects
    intro: >
      You can list your side projects or open source libraries in this
      section. Lorem ipsum dolor sit amet, consectetur adipiscing elit.
      Vestibulum et ligula in nunc bibendum fringilla a eu lectus.
    assignments:
      - title: Velocity
        link: "#hook"
        tagline: "A responsive website template designed to help startups promote, market and sell their products."



publications:
    title: Publications


skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 60%

      - name: C/C++
        level: 50%

      - name: VHDL/Verilog 
        level: 70%

      - name: Virtuoso
        level: 50%

      - name: Fusion Compiler
        level: 30%
        
footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
