// Seed: 586991945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_24 = 32'd38,
    parameter id_37 = 32'd88
) (
    output tri id_0,
    output supply1 id_1,
    input wand id_2,
    input supply0 id_3,
    output wor id_4,
    output tri id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11,
    output wor id_12,
    input tri id_13,
    input supply1 id_14,
    input tri id_15,
    input tri1 id_16,
    input wire id_17,
    input supply0 id_18,
    input supply0 id_19,
    input tri1 id_20,
    input wor id_21,
    input wand id_22,
    input supply0 id_23,
    input uwire _id_24,
    input wire id_25,
    input tri0 id_26,
    output wor id_27,
    input wire id_28,
    input uwire id_29,
    output uwire id_30,
    output tri1 id_31,
    input wire id_32,
    input tri0 id_33
    , id_39, id_40,
    output tri0 id_34,
    input supply0 id_35,
    output uwire id_36,
    input wand _id_37
);
  logic [id_37 : id_24] id_41;
  ;
  xor primCall (
      id_31,
      id_17,
      id_15,
      id_35,
      id_8,
      id_20,
      id_33,
      id_18,
      id_22,
      id_39,
      id_9,
      id_26,
      id_29,
      id_32,
      id_14,
      id_23,
      id_25,
      id_13,
      id_19,
      id_3,
      id_16,
      id_28,
      id_2,
      id_10,
      id_41,
      id_7
  );
  module_0 modCall_1 (
      id_39,
      id_39,
      id_39,
      id_40
  );
endmodule
