#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jul 28 18:08:06 2020
# Process ID: 12612
# Log file: C:/Users/18131/Desktop/task2/task2_project/ip_repo/vivado.log
# Journal file: C:/Users/18131/Desktop/task2/task2_project/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/18131/Desktop/task2/task2_project/ip_repo/UART_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 748.996 ; gain = 183.145
launch_simulation -simset test_trans
INFO: [USF-XSim-27] Simulation object is 'test_trans'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_test' in fileset 'test_trans'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_trans'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_trans -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/..."
launch_simulation -simset test_trans
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/test_trans/behav/compile.bat
INFO: [USF-XSim-27] Simulation object is 'test_trans'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_test' in fileset 'test_trans'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_trans'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_trans -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/..."
launch_simulation -simset test_trans
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/test_trans/behav/compile.bat
INFO: [USF-XSim-27] Simulation object is 'test_trans'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_test' in fileset 'test_trans'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_trans'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_trans -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/..."
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/18131/Desktop/task2/uart_source/BaudRate.v" into library work [C:/Users/18131/Desktop/task2/uart_source/BaudRate.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v" into library work [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v" into library work [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/18131/Desktop/task2/uart_source/reciever.v" into library work [C:/Users/18131/Desktop/task2/uart_source/reciever.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/18131/Desktop/task2/uart_source/transmit.v" into library work [C:/Users/18131/Desktop/task2/uart_source/transmit.v:1]
[Wed Jul 29 14:56:11 2020] Launched synth_1...
Run output will be captured here: C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Jul 29 14:57:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.runs/impl_1/runme.log
launch_simulation -simset test_trans
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/test_trans/behav/compile.bat
INFO: [USF-XSim-27] Simulation object is 'test_trans'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_test' in fileset 'test_trans'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_trans'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_trans -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/..."
launch_simulation -simset test_recv
INFO: [USF-XSim-27] Simulation object is 'test_recv'
INFO: [USF-XSim-37] Inspecting design source files for 'recv_test' in fileset 'test_recv'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_recv'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_recv -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/t..."
launch_simulation -simset test_baud
INFO: [USF-XSim-27] Simulation object is 'test_baud'
INFO: [USF-XSim-37] Inspecting design source files for 'baud_test' in fileset 'test_baud'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_baud'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_baud -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/t..."
launch_simulation -simset test_all_uart
INFO: [USF-XSim-27] Simulation object is 'test_all_uart'
INFO: [USF-XSim-37] Inspecting design source files for 'test_uart' in fileset 'test_all_uart'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_all_uart'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_all_uart -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.s..."
launch_simulation -simset test_all_uart
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.sim/test_all_uart/behav/compile.bat
INFO: [USF-XSim-27] Simulation object is 'test_all_uart'
INFO: [USF-XSim-37] Inspecting design source files for 'test_uart' in fileset 'test_all_uart'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'test_all_uart'...
INFO: [USF-XSim-2] XSim::Compile design
expected boolean value but got ""
    while executing
"if { [get_property "XSIM.COMPILE.XVLOG.RELAX" $fs_obj] } {
      lappend xvlog_arg_list "--relax"
    }"
    (procedure "usf_xsim_write_compile_script" line 85)
    invoked from within
"usf_xsim_write_compile_script scr_filename"
    (procedure "tclapp::xilinx::xsim::compile" line 10)
    invoked from within
"tclapp::xilinx::xsim::compile { -simset test_all_uart -mode behavioral -run_dir C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.s..."
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 15:01:12 2020...
