{
    "0": "L1:\n",
    "1": "WR R6\n",
    "2": "IADDR R32,L2\n",
    "3": "SUB R32,R32,R11\n",
    "4": "LOAD R32,R11,2041\n",
    "5": "DIVI R25,R17,1139\n",
    "6": "ADD R32,R43,R32\n",
    "7": "ADD R19,R5,R6\n",
    "8": "WRS 1024772\n",
    "9": "DIV R17,R37,R11\n",
    "10": "BGEZ R29,L2\n",
    "11": "WRS 553053\n",
    "cycles taken": 8,
    "12": "BGEZ R2,L2\n",
    "13": "LOAD R32,R17,2522\n",
    "14": "L2:\n",
    "15": "HALT\n",
    "16": "ADD R38,R24,R23\n",
    "17": "DIVI R26,R24,2159\n",
    "18": "L4:\n",
    "19": "MULI R45,R10,583\n",
    "20": "ADD R23,R17,R38\n",
    "21": "L5:\n",
    "22": "HALT\n",
    "23": "XOR R42,R10,R28\n",
    "24": "ADD R23,R9,R19\n",
    "25": "JMP L4\n",
    "26": "L4:\n",
    "27": "HALT\n",
    "28": "XOR R0,R24,R41\n",
    "29": "L2:\n",
    "30": "HALT\n",
    "31": "L3:\n",
    "32": "HALT\n"
}