  sysgen_dut : entity xil_defaultlib.zcu111_tengbe_tx_rx_direct 
  port map (
    zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out => zcu111_tengbe_tx_rx_direct_dest_ip_user_data_out,
    zcu111_tengbe_tx_rx_direct_dest_port_user_data_out => zcu111_tengbe_tx_rx_direct_dest_port_user_data_out,
    zcu111_tengbe_tx_rx_direct_gbe0_led_rx => zcu111_tengbe_tx_rx_direct_gbe0_led_rx,
    zcu111_tengbe_tx_rx_direct_gbe0_led_tx => zcu111_tengbe_tx_rx_direct_gbe0_led_tx,
    zcu111_tengbe_tx_rx_direct_gbe0_led_up => zcu111_tengbe_tx_rx_direct_gbe0_led_up,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame => zcu111_tengbe_tx_rx_direct_gbe0_rx_bad_frame,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_data => zcu111_tengbe_tx_rx_direct_gbe0_rx_data,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame => zcu111_tengbe_tx_rx_direct_gbe0_rx_end_of_frame,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun => zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip => zcu111_tengbe_tx_rx_direct_gbe0_rx_source_ip,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port => zcu111_tengbe_tx_rx_direct_gbe0_rx_source_port,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_valid => zcu111_tengbe_tx_rx_direct_gbe0_rx_valid,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_afull => zcu111_tengbe_tx_rx_direct_gbe0_tx_afull,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow => zcu111_tengbe_tx_rx_direct_gbe0_tx_overflow,
    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out => zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_out,
    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out => zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_ctrl_user_data_out,
    zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out => zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_out,
    zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out => zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_ctrl_user_data_out,
    zcu111_tengbe_tx_rx_direct_gbe1_led_rx => zcu111_tengbe_tx_rx_direct_gbe1_led_rx,
    zcu111_tengbe_tx_rx_direct_gbe1_led_tx => zcu111_tengbe_tx_rx_direct_gbe1_led_tx,
    zcu111_tengbe_tx_rx_direct_gbe1_led_up => zcu111_tengbe_tx_rx_direct_gbe1_led_up,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame => zcu111_tengbe_tx_rx_direct_gbe1_rx_bad_frame,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_data => zcu111_tengbe_tx_rx_direct_gbe1_rx_data,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame => zcu111_tengbe_tx_rx_direct_gbe1_rx_end_of_frame,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun => zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip => zcu111_tengbe_tx_rx_direct_gbe1_rx_source_ip,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port => zcu111_tengbe_tx_rx_direct_gbe1_rx_source_port,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_valid => zcu111_tengbe_tx_rx_direct_gbe1_rx_valid,
    zcu111_tengbe_tx_rx_direct_gbe1_tx_afull => zcu111_tengbe_tx_rx_direct_gbe1_tx_afull,
    zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow => zcu111_tengbe_tx_rx_direct_gbe1_tx_overflow,
    zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out => zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_out,
    zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out => zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_ctrl_user_data_out,
    zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out => zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_out,
    zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out => zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_ctrl_user_data_out,
    zcu111_tengbe_tx_rx_direct_gbe2_led_rx => zcu111_tengbe_tx_rx_direct_gbe2_led_rx,
    zcu111_tengbe_tx_rx_direct_gbe2_led_tx => zcu111_tengbe_tx_rx_direct_gbe2_led_tx,
    zcu111_tengbe_tx_rx_direct_gbe2_led_up => zcu111_tengbe_tx_rx_direct_gbe2_led_up,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame => zcu111_tengbe_tx_rx_direct_gbe2_rx_bad_frame,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_data => zcu111_tengbe_tx_rx_direct_gbe2_rx_data,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame => zcu111_tengbe_tx_rx_direct_gbe2_rx_end_of_frame,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun => zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip => zcu111_tengbe_tx_rx_direct_gbe2_rx_source_ip,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port => zcu111_tengbe_tx_rx_direct_gbe2_rx_source_port,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_valid => zcu111_tengbe_tx_rx_direct_gbe2_rx_valid,
    zcu111_tengbe_tx_rx_direct_gbe2_tx_afull => zcu111_tengbe_tx_rx_direct_gbe2_tx_afull,
    zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow => zcu111_tengbe_tx_rx_direct_gbe2_tx_overflow,
    zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out => zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_out,
    zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out => zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_ctrl_user_data_out,
    zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out => zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_out,
    zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out => zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_ctrl_user_data_out,
    zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out => zcu111_tengbe_tx_rx_direct_pkt_sim_enable_user_data_out,
    zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out => zcu111_tengbe_tx_rx_direct_pkt_sim_payload_len_user_data_out,
    zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out => zcu111_tengbe_tx_rx_direct_pkt_sim_period_user_data_out,
    zcu111_tengbe_tx_rx_direct_rst_user_data_out => zcu111_tengbe_tx_rx_direct_rst_user_data_out,
    zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out => zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_out,
    zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out => zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_ctrl_user_data_out,
    clk => clk,
    zcu111_tengbe_tx_rx_direct_gbe0_rst => zcu111_tengbe_tx_rx_direct_gbe0_rst,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_ack => zcu111_tengbe_tx_rx_direct_gbe0_rx_ack,
    zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack => zcu111_tengbe_tx_rx_direct_gbe0_rx_overrun_ack,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_data => zcu111_tengbe_tx_rx_direct_gbe0_tx_data,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip => zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_ip,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port => zcu111_tengbe_tx_rx_direct_gbe0_tx_dest_port,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame => zcu111_tengbe_tx_rx_direct_gbe0_tx_end_of_frame,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_valid => zcu111_tengbe_tx_rx_direct_gbe0_tx_valid,
    zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_rxbadctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_rxctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_rxeofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_rxofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr => zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_addr,
    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in => zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we => zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_bram_we,
    zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_rxs_ss_status_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_rxvldctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_txctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_txfullctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_txofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr => zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_addr,
    zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in => zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we => zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_bram_we,
    zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_txs_ss_status_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_txvldctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_linkup_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in => zcu111_tengbe_tx_rx_direct_gbe0_tx_cnt_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rst => zcu111_tengbe_tx_rx_direct_gbe1_rst,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_ack => zcu111_tengbe_tx_rx_direct_gbe1_rx_ack,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack => zcu111_tengbe_tx_rx_direct_gbe1_rx_overrun_ack,
    zcu111_tengbe_tx_rx_direct_gbe1_tx_data => zcu111_tengbe_tx_rx_direct_gbe1_tx_data,
    zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip => zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_ip,
    zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port => zcu111_tengbe_tx_rx_direct_gbe1_tx_dest_port,
    zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame => zcu111_tengbe_tx_rx_direct_gbe1_tx_end_of_frame,
    zcu111_tengbe_tx_rx_direct_gbe1_tx_valid => zcu111_tengbe_tx_rx_direct_gbe1_tx_valid,
    zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rxbadctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rxctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rxeofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rxofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr => zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_addr,
    zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we => zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_bram_we,
    zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rxs_ss_status_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rxvldctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_txctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_txfullctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_txofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr => zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_addr,
    zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in => zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we => zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_bram_we,
    zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_txs_ss_status_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_txvldctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_linkup_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in => zcu111_tengbe_tx_rx_direct_gbe1_rx_frame_cnt_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_rst => zcu111_tengbe_tx_rx_direct_gbe2_rst,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_ack => zcu111_tengbe_tx_rx_direct_gbe2_rx_ack,
    zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack => zcu111_tengbe_tx_rx_direct_gbe2_rx_overrun_ack,
    zcu111_tengbe_tx_rx_direct_gbe2_tx_data => zcu111_tengbe_tx_rx_direct_gbe2_tx_data,
    zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip => zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_ip,
    zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port => zcu111_tengbe_tx_rx_direct_gbe2_tx_dest_port,
    zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame => zcu111_tengbe_tx_rx_direct_gbe2_tx_end_of_frame,
    zcu111_tengbe_tx_rx_direct_gbe2_tx_valid => zcu111_tengbe_tx_rx_direct_gbe2_tx_valid,
    zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_rxbadctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_rxctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_rxeofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_rxofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr => zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_addr,
    zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in => zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we => zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_bram_we,
    zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_rxs_ss_status_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_rxvldctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_txctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_txfullctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_txofctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr => zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_addr,
    zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in => zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we => zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_bram_we,
    zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_txs_ss_status_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_txvldctr_user_data_in,
    zcu111_tengbe_tx_rx_direct_gbe2_linkup_user_data_in => zcu111_tengbe_tx_rx_direct_gbe2_linkup_user_data_in,
    zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway => zcu111_tengbe_tx_rx_direct_led0_gbe0_pulse_tx_gateway,
    zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway => zcu111_tengbe_tx_rx_direct_led1_gbe0_up_gateway,
    zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway => zcu111_tengbe_tx_rx_direct_led2_gbe1_pulse_rx_gateway,
    zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway => zcu111_tengbe_tx_rx_direct_led3_gbe1_up_gateway,
    zcu111_tengbe_tx_rx_direct_led4_gbe0_up_gateway => zcu111_tengbe_tx_rx_direct_led4_gbe0_up_gateway,
    zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in => zcu111_tengbe_tx_rx_direct_rx_bad_frame_user_data_in,
    zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in => zcu111_tengbe_tx_rx_direct_rx_end_of_frame_user_data_in,
    zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in => zcu111_tengbe_tx_rx_direct_rx_source_ip_user_data_in,
    zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in => zcu111_tengbe_tx_rx_direct_rx_source_port_user_data_in,
    zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr => zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_addr,
    zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in => zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_data_in,
    zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we => zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_bram_we,
    zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in => zcu111_tengbe_tx_rx_direct_tx_snapshot_ss_status_user_data_in
  );
