Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 11 23:29:32 2022
| Host         : DESKTOP-Q90JH2A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLK_500mHz/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.309        0.000                      0                   26        0.235        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.309        0.000                      0                   26        0.235        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.938ns (52.879%)  route 1.727ns (47.121%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.324    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  CLK_500mHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.538    CLK_500mHz/counter_reg_n_0_[4]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.038 r  CLK_500mHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    CLK_500mHz/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  CLK_500mHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    CLK_500mHz/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  CLK_500mHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    CLK_500mHz/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  CLK_500mHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    CLK_500mHz/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  CLK_500mHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLK_500mHz/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.725 r  CLK_500mHz/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.969     8.694    CLK_500mHz/data0[21]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.295     8.989 r  CLK_500mHz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.989    CLK_500mHz/counter[21]
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLK_500mHz/sclk_reg_0
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031    15.297    CLK_500mHz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 1.964ns (55.578%)  route 1.570ns (44.422%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.324    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  CLK_500mHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.538    CLK_500mHz/counter_reg_n_0_[4]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.038 r  CLK_500mHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    CLK_500mHz/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  CLK_500mHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    CLK_500mHz/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  CLK_500mHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    CLK_500mHz/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  CLK_500mHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    CLK_500mHz/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  CLK_500mHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLK_500mHz/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  CLK_500mHz/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.812     8.556    CLK_500mHz/data0[23]
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.301     8.857 r  CLK_500mHz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.857    CLK_500mHz/counter[23]
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.029    15.295    CLK_500mHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 2.046ns (58.065%)  route 1.478ns (41.935%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.324    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  CLK_500mHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.538    CLK_500mHz/counter_reg_n_0_[4]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.038 r  CLK_500mHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    CLK_500mHz/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  CLK_500mHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    CLK_500mHz/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  CLK_500mHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    CLK_500mHz/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  CLK_500mHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    CLK_500mHz/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  CLK_500mHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLK_500mHz/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.821 r  CLK_500mHz/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.720     8.540    CLK_500mHz/data0[24]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.307     8.847 r  CLK_500mHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.847    CLK_500mHz/counter[24]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.032    15.298    CLK_500mHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 1.936ns (55.328%)  route 1.563ns (44.672%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.324    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  CLK_500mHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.538    CLK_500mHz/counter_reg_n_0_[4]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.038 r  CLK_500mHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    CLK_500mHz/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  CLK_500mHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    CLK_500mHz/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  CLK_500mHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    CLK_500mHz/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  CLK_500mHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    CLK_500mHz/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.712 r  CLK_500mHz/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.805     8.517    CLK_500mHz/data0[18]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.306     8.823 r  CLK_500mHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.823    CLK_500mHz/counter[18]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[18]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.031    15.297    CLK_500mHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.828ns (23.970%)  route 2.626ns (76.030%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    CLK_500mHz/sclk_reg_0
    SLICE_X1Y89          FDCE                                         r  CLK_500mHz/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_500mHz/counter_reg[10]/Q
                         net (fo=2, routed)           0.944     6.726    CLK_500mHz/counter_reg_n_0_[10]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.850 r  CLK_500mHz/counter[24]_i_5/O
                         net (fo=1, routed)           0.797     7.647    CLK_500mHz/counter[24]_i_5_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  CLK_500mHz/counter[24]_i_2/O
                         net (fo=25, routed)          0.885     8.656    CLK_500mHz/counter[24]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     8.780 r  CLK_500mHz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.780    CLK_500mHz/counter[16]
    SLICE_X3Y90          FDCE                                         r  CLK_500mHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603    15.026    CLK_500mHz/sclk_reg_0
    SLICE_X3Y90          FDCE                                         r  CLK_500mHz/counter_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.031    15.296    CLK_500mHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 2.053ns (59.402%)  route 1.403ns (40.598%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.324    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  CLK_500mHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.538    CLK_500mHz/counter_reg_n_0_[4]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.038 r  CLK_500mHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    CLK_500mHz/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  CLK_500mHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    CLK_500mHz/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  CLK_500mHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    CLK_500mHz/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  CLK_500mHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    CLK_500mHz/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  CLK_500mHz/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLK_500mHz/counter0_carry__3_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.829 r  CLK_500mHz/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.645     8.474    CLK_500mHz/data0[22]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.306     8.780 r  CLK_500mHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.780    CLK_500mHz/counter[22]
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLK_500mHz/sclk_reg_0
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031    15.297    CLK_500mHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 1.821ns (53.867%)  route 1.560ns (46.133%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.324    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  CLK_500mHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.538    CLK_500mHz/counter_reg_n_0_[4]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.038 r  CLK_500mHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    CLK_500mHz/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  CLK_500mHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    CLK_500mHz/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  CLK_500mHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    CLK_500mHz/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  CLK_500mHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    CLK_500mHz/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.608 r  CLK_500mHz/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.802     8.409    CLK_500mHz/data0[17]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.295     8.704 r  CLK_500mHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.704    CLK_500mHz/counter[17]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.029    15.295    CLK_500mHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.828ns (24.561%)  route 2.543ns (75.439%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    CLK_500mHz/sclk_reg_0
    SLICE_X1Y89          FDCE                                         r  CLK_500mHz/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_500mHz/counter_reg[10]/Q
                         net (fo=2, routed)           0.944     6.726    CLK_500mHz/counter_reg_n_0_[10]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.850 r  CLK_500mHz/counter[24]_i_5/O
                         net (fo=1, routed)           0.797     7.647    CLK_500mHz/counter[24]_i_5_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  CLK_500mHz/counter[24]_i_2/O
                         net (fo=25, routed)          0.802     8.573    CLK_500mHz/counter[24]_i_2_n_0
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.697 r  CLK_500mHz/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.697    CLK_500mHz/counter[6]
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602    15.025    CLK_500mHz/sclk_reg_0
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[6]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDCE (Setup_fdce_C_D)        0.031    15.295    CLK_500mHz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.929ns (59.285%)  route 1.325ns (40.715%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.721     5.324    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  CLK_500mHz/counter_reg[4]/Q
                         net (fo=2, routed)           0.758     6.538    CLK_500mHz/counter_reg_n_0_[4]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     7.038 r  CLK_500mHz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    CLK_500mHz/counter0_carry_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  CLK_500mHz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    CLK_500mHz/counter0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  CLK_500mHz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.272    CLK_500mHz/counter0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  CLK_500mHz/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    CLK_500mHz/counter0_carry__2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.704 r  CLK_500mHz/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.567     8.270    CLK_500mHz/data0[20]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.307     8.577 r  CLK_500mHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.577    CLK_500mHz/counter[20]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604    15.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[20]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X1Y91          FDCE (Setup_fdce_C_D)        0.031    15.297    CLK_500mHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 CLK_500mHz/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.828ns (25.570%)  route 2.410ns (74.430%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.723     5.326    CLK_500mHz/sclk_reg_0
    SLICE_X1Y89          FDCE                                         r  CLK_500mHz/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  CLK_500mHz/counter_reg[10]/Q
                         net (fo=2, routed)           0.944     6.726    CLK_500mHz/counter_reg_n_0_[10]
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.850 r  CLK_500mHz/counter[24]_i_5/O
                         net (fo=1, routed)           0.797     7.647    CLK_500mHz/counter[24]_i_5_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     7.771 r  CLK_500mHz/counter[24]_i_2/O
                         net (fo=25, routed)          0.669     8.440    CLK_500mHz/counter[24]_i_2_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.564 r  CLK_500mHz/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.564    CLK_500mHz/counter[8]
    SLICE_X3Y88          FDCE                                         r  CLK_500mHz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.602    15.025    CLK_500mHz/sclk_reg_0
    SLICE_X3Y88          FDCE                                         r  CLK_500mHz/counter_reg[8]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.031    15.295    CLK_500mHz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.813%)  route 0.153ns (45.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  CLK_500mHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.153     1.817    CLK_500mHz/counter_reg_n_0_[23]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  CLK_500mHz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.862    CLK_500mHz/counter[17]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[17]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.091     1.626    CLK_500mHz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.652%)  route 0.154ns (45.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  CLK_500mHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.154     1.818    CLK_500mHz/counter_reg_n_0_[23]
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  CLK_500mHz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.863    CLK_500mHz/counter[18]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[18]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.092     1.627    CLK_500mHz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.327%)  route 0.163ns (46.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  CLK_500mHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.163     1.826    CLK_500mHz/counter_reg_n_0_[24]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.871 r  CLK_500mHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.871    CLK_500mHz/counter[19]
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[19]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     1.629    CLK_500mHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.453%)  route 0.198ns (51.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.521    CLK_500mHz/sclk_reg_0
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  CLK_500mHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.198     1.860    CLK_500mHz/counter_reg_n_0_[5]
    SLICE_X1Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.905 r  CLK_500mHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.905    CLK_500mHz/counter[9]
    SLICE_X1Y89          FDCE                                         r  CLK_500mHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X1Y89          FDCE                                         r  CLK_500mHz/counter_reg[9]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDCE (Hold_fdce_C_D)         0.091     1.628    CLK_500mHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.186%)  route 0.217ns (53.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  CLK_500mHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.217     1.880    CLK_500mHz/counter_reg_n_0_[24]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  CLK_500mHz/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.925    CLK_500mHz/counter[24]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    CLK_500mHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.072%)  route 0.218ns (53.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  CLK_500mHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.218     1.881    CLK_500mHz/counter_reg_n_0_[24]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.926 r  CLK_500mHz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.926    CLK_500mHz/counter[20]
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[20]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    CLK_500mHz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.172%)  route 0.217ns (53.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.602     1.521    CLK_500mHz/sclk_reg_0
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  CLK_500mHz/counter_reg[5]/Q
                         net (fo=26, routed)          0.217     1.879    CLK_500mHz/counter_reg_n_0_[5]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.924 r  CLK_500mHz/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.924    CLK_500mHz/counter[5]
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[5]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.091     1.612    CLK_500mHz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/sclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.783%)  route 0.229ns (55.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  CLK_500mHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.229     1.893    CLK_500mHz/counter_reg_n_0_[23]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  CLK_500mHz/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.938    CLK_500mHz/sclk_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/sclk_reg/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.092     1.614    CLK_500mHz/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.878%)  route 0.248ns (57.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  CLK_500mHz/counter_reg[24]/Q
                         net (fo=26, routed)          0.248     1.911    CLK_500mHz/counter_reg_n_0_[24]
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.045     1.956 r  CLK_500mHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.956    CLK_500mHz/counter[22]
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[22]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     1.630    CLK_500mHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 CLK_500mHz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_500mHz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.636%)  route 0.240ns (56.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.603     1.522    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  CLK_500mHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.240     1.904    CLK_500mHz/counter_reg_n_0_[23]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.949 r  CLK_500mHz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.949    CLK_500mHz/counter[23]
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.876     2.041    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.091     1.613    CLK_500mHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     CLK_500mHz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     CLK_500mHz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     CLK_500mHz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     CLK_500mHz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     CLK_500mHz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     CLK_500mHz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     CLK_500mHz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     CLK_500mHz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     CLK_500mHz/counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLK_500mHz/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLK_500mHz/counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     CLK_500mHz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     CLK_500mHz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLK_500mHz/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     CLK_500mHz/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.509ns  (logic 4.387ns (51.556%)  route 4.122ns (48.444%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.999     1.455    DECODER/Q[0]
    SLICE_X0Y90          LUT4 (Prop_lut4_I2_O)        0.152     1.607 r  DECODER/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.123     4.730    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     8.509 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.509    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 4.135ns (50.075%)  route 4.123ns (49.925%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.999     1.455    DECODER/Q[0]
    SLICE_X0Y90          LUT4 (Prop_lut4_I3_O)        0.124     1.579 r  DECODER/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.124     4.703    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.258 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.258    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.377ns (54.414%)  route 3.667ns (45.586%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.905     1.361    DECODER/Q[0]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.152     1.513 r  DECODER/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.761     4.275    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769     8.043 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.043    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 4.250ns (57.187%)  route 3.181ns (42.813%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  counter_reg[1]/Q
                         net (fo=10, routed)          0.873     1.292    DECODER/Q[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.297     1.589 r  DECODER/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.309     3.897    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.431 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.431    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 4.130ns (56.193%)  route 3.220ns (43.807%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.905     1.361    DECODER/Q[0]
    SLICE_X0Y92          LUT4 (Prop_lut4_I2_O)        0.124     1.485 r  DECODER/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.314     3.800    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.350 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.350    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 4.347ns (62.724%)  route 2.584ns (37.276%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.913     1.369    DECODER/Q[0]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.152     1.521 r  DECODER/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     3.192    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739     6.931 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.931    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 4.073ns (59.425%)  route 2.781ns (40.575%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[0]/Q
                         net (fo=11, routed)          0.913     1.369    DECODER/Q[0]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     1.493 r  DECODER/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868     3.361    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.854 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.854    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.107ns  (logic 1.477ns (35.954%)  route 2.630ns (64.046%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.630     4.107    RESET_IBUF
    SLICE_X0Y92          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.107ns  (logic 1.477ns (35.954%)  route 2.630ns (64.046%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.630     4.107    RESET_IBUF
    SLICE_X0Y92          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.107ns  (logic 1.477ns (35.954%)  route 2.630ns (64.046%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.630     4.107    RESET_IBUF
    SLICE_X0Y92          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.693%)  route 0.185ns (50.307%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=9, routed)           0.185     0.326    counter_reg_n_0_[2]
    SLICE_X0Y92          LUT5 (Prop_lut5_I3_O)        0.042     0.368 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    counter[3]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=9, routed)           0.185     0.326    counter_reg_n_0_[2]
    SLICE_X0Y92          LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    counter[2]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.184ns (42.070%)  route 0.253ns (57.930%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.253     0.394    counter_reg_n_0_[0]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.043     0.437 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.437    counter[1]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.334%)  route 0.253ns (57.666%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=11, routed)          0.253     0.394    counter_reg_n_0_[0]
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.439 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    counter[0]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE
                            (input port)
  Destination:            counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.245ns (33.475%)  route 0.488ns (66.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ENABLE (IN)
                         net (fo=0)                   0.000     0.000    ENABLE
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ENABLE_IBUF_inst/O
                         net (fo=4, routed)           0.488     0.733    ENABLE_IBUF
    SLICE_X0Y92          FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE
                            (input port)
  Destination:            counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.245ns (33.475%)  route 0.488ns (66.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ENABLE (IN)
                         net (fo=0)                   0.000     0.000    ENABLE
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ENABLE_IBUF_inst/O
                         net (fo=4, routed)           0.488     0.733    ENABLE_IBUF
    SLICE_X0Y92          FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE
                            (input port)
  Destination:            counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.245ns (33.475%)  route 0.488ns (66.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ENABLE (IN)
                         net (fo=0)                   0.000     0.000    ENABLE
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ENABLE_IBUF_inst/O
                         net (fo=4, routed)           0.488     0.733    ENABLE_IBUF
    SLICE_X0Y92          FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE
                            (input port)
  Destination:            counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.245ns (33.475%)  route 0.488ns (66.525%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ENABLE (IN)
                         net (fo=0)                   0.000     0.000    ENABLE
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ENABLE_IBUF_inst/O
                         net (fo=4, routed)           0.488     0.733    ENABLE_IBUF
    SLICE_X0Y92          FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.244ns (17.242%)  route 1.173ns (82.758%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          1.173     1.418    RESET_IBUF
    SLICE_X0Y92          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.244ns (17.242%)  route 1.173ns (82.758%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          1.173     1.418    RESET_IBUF
    SLICE_X0Y92          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.477ns (37.208%)  route 2.492ns (62.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.492     3.968    CLK_500mHz/AS[0]
    SLICE_X0Y91          FDCE                                         f  CLK_500mHz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/sclk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 1.477ns (37.208%)  route 2.492ns (62.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.492     3.968    CLK_500mHz/AS[0]
    SLICE_X0Y91          FDCE                                         f  CLK_500mHz/sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X0Y91          FDCE                                         r  CLK_500mHz/sclk_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.477ns (37.249%)  route 2.488ns (62.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.488     3.964    CLK_500mHz/AS[0]
    SLICE_X1Y91          FDCE                                         f  CLK_500mHz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.477ns (37.249%)  route 2.488ns (62.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.488     3.964    CLK_500mHz/AS[0]
    SLICE_X1Y91          FDCE                                         f  CLK_500mHz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.477ns (37.249%)  route 2.488ns (62.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.488     3.964    CLK_500mHz/AS[0]
    SLICE_X1Y91          FDCE                                         f  CLK_500mHz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.964ns  (logic 1.477ns (37.249%)  route 2.488ns (62.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.488     3.964    CLK_500mHz/AS[0]
    SLICE_X1Y91          FDCE                                         f  CLK_500mHz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X1Y91          FDCE                                         r  CLK_500mHz/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.808ns  (logic 1.477ns (38.771%)  route 2.332ns (61.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.332     3.808    CLK_500mHz/AS[0]
    SLICE_X1Y90          FDCE                                         f  CLK_500mHz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.603     5.026    CLK_500mHz/sclk_reg_0
    SLICE_X1Y90          FDCE                                         r  CLK_500mHz/counter_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.485ns  (logic 1.477ns (42.368%)  route 2.009ns (57.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.009     3.485    CLK_500mHz/AS[0]
    SLICE_X3Y91          FDCE                                         f  CLK_500mHz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.485ns  (logic 1.477ns (42.368%)  route 2.009ns (57.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.009     3.485    CLK_500mHz/AS[0]
    SLICE_X3Y91          FDCE                                         f  CLK_500mHz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.485ns  (logic 1.477ns (42.368%)  route 2.009ns (57.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          2.009     3.485    CLK_500mHz/AS[0]
    SLICE_X3Y91          FDCE                                         f  CLK_500mHz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.604     5.027    CLK_500mHz/sclk_reg_0
    SLICE_X3Y91          FDCE                                         r  CLK_500mHz/counter_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.244ns (33.157%)  route 0.493ns (66.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.493     0.737    CLK_500mHz/AS[0]
    SLICE_X3Y87          FDCE                                         f  CLK_500mHz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.038    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.244ns (33.157%)  route 0.493ns (66.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.493     0.737    CLK_500mHz/AS[0]
    SLICE_X3Y87          FDCE                                         f  CLK_500mHz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.038    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.244ns (33.157%)  route 0.493ns (66.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.493     0.737    CLK_500mHz/AS[0]
    SLICE_X3Y87          FDCE                                         f  CLK_500mHz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.873     2.038    CLK_500mHz/sclk_reg_0
    SLICE_X3Y87          FDCE                                         r  CLK_500mHz/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.244ns (30.164%)  route 0.566ns (69.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.566     0.810    CLK_500mHz/AS[0]
    SLICE_X3Y88          FDCE                                         f  CLK_500mHz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X3Y88          FDCE                                         r  CLK_500mHz/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.244ns (30.164%)  route 0.566ns (69.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.566     0.810    CLK_500mHz/AS[0]
    SLICE_X3Y88          FDCE                                         f  CLK_500mHz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X3Y88          FDCE                                         r  CLK_500mHz/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.244ns (30.164%)  route 0.566ns (69.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.566     0.810    CLK_500mHz/AS[0]
    SLICE_X3Y88          FDCE                                         f  CLK_500mHz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X3Y88          FDCE                                         r  CLK_500mHz/counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.244ns (29.327%)  route 0.589ns (70.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.589     0.834    CLK_500mHz/AS[0]
    SLICE_X1Y88          FDCE                                         f  CLK_500mHz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.244ns (29.327%)  route 0.589ns (70.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.589     0.834    CLK_500mHz/AS[0]
    SLICE_X1Y88          FDCE                                         f  CLK_500mHz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X1Y88          FDCE                                         r  CLK_500mHz/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.244ns (28.299%)  route 0.619ns (71.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.619     0.864    CLK_500mHz/AS[0]
    SLICE_X3Y89          FDCE                                         f  CLK_500mHz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X3Y89          FDCE                                         r  CLK_500mHz/counter_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_500mHz/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.244ns (28.299%)  route 0.619ns (71.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RESET_IBUF_inst/O
                         net (fo=30, routed)          0.619     0.864    CLK_500mHz/AS[0]
    SLICE_X3Y89          FDCE                                         f  CLK_500mHz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.875     2.040    CLK_500mHz/sclk_reg_0
    SLICE_X3Y89          FDCE                                         r  CLK_500mHz/counter_reg[12]/C





