// This is halfband verilog model
// Generated by initentity script
module halfband( input A, output Z);

assign Z= A;

endmodule
