Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 17 19:28:46 2024
| Host         : DESKTOP-KALH3BJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CLK100MHZ_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.332        0.000                      0                    1        0.569        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.332        0.000                      0                    1        0.569        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.332ns  (required time - arrival time)
  Source:                 CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.642ns (37.548%)  route 1.068ns (62.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.621     5.142    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  CLK50MHZ_reg/Q
                         net (fo=2, routed)           1.068     6.728    CLK50MHZ
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.852 r  CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     6.852    CLK50MHZ_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.505    14.846    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  CLK50MHZ_reg/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.077    15.184    CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  8.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.209ns (30.343%)  route 0.480ns (69.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.585     1.468    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.480     2.112    CLK50MHZ
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.045     2.157 r  CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     2.157    CLK50MHZ_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.853     1.980    clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  CLK50MHZ_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.120     1.588    CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.569    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   CLK50MHZ_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK50MHZ_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK50MHZ_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK50MHZ_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayer/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.335ns (61.008%)  route 2.771ns (38.992%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[18]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  displayer/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.865     1.321    displayer/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.473 r  displayer/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.905     3.379    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     7.105 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.105    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.866ns  (logic 4.329ns (63.049%)  route 2.537ns (36.951%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[18]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  displayer/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.873     1.329    displayer/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.146     1.475 r  displayer/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.139    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     6.866 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.866    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 4.079ns (61.564%)  route 2.547ns (38.436%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[18]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.873     1.329    displayer/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.453 r  displayer/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.127    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.626 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.626    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.625ns  (logic 4.090ns (61.736%)  route 2.535ns (38.264%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[18]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.865     1.321    displayer/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.445 r  displayer/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     3.115    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.625 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.625    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 1.806ns (78.676%)  route 0.489ns (21.324%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    displayer/refresh_counter_reg_n_0_[1]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  displayer/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    displayer/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  displayer/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.733    displayer/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.847 r  displayer/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.847    displayer/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.961 r  displayer/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    displayer/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.295 r  displayer/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.295    displayer/refresh_counter_reg[16]_i_1_n_6
    SLICE_X65Y27         FDRE                                         r  displayer/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.274ns  (logic 1.785ns (78.479%)  route 0.489ns (21.521%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    displayer/refresh_counter_reg_n_0_[1]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  displayer/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    displayer/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  displayer/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.733    displayer/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.847 r  displayer/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.847    displayer/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.961 r  displayer/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    displayer/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.274 r  displayer/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.274    displayer/refresh_counter_reg[16]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  displayer/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.200ns  (logic 1.711ns (77.755%)  route 0.489ns (22.245%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    displayer/refresh_counter_reg_n_0_[1]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  displayer/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    displayer/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  displayer/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.733    displayer/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.847 r  displayer/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.847    displayer/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.961 r  displayer/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    displayer/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.200 r  displayer/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    displayer/refresh_counter_reg[16]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  displayer/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.184ns  (logic 1.695ns (77.592%)  route 0.489ns (22.408%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    displayer/refresh_counter_reg_n_0_[1]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  displayer/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    displayer/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  displayer/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.733    displayer/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.847 r  displayer/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.847    displayer/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.961 r  displayer/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    displayer/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.184 r  displayer/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.184    displayer/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  displayer/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.181ns  (logic 1.692ns (77.561%)  route 0.489ns (22.439%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    displayer/refresh_counter_reg_n_0_[1]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  displayer/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    displayer/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  displayer/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.733    displayer/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.847 r  displayer/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.847    displayer/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.181 r  displayer/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.181    displayer/refresh_counter_reg[12]_i_1_n_6
    SLICE_X65Y26         FDRE                                         r  displayer/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.160ns  (logic 1.671ns (77.343%)  route 0.489ns (22.657%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[1]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  displayer/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     0.936    displayer/refresh_counter_reg_n_0_[1]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.610 r  displayer/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.610    displayer/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.724 r  displayer/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.733    displayer/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.847 r  displayer/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.847    displayer/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.160 r  displayer/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.160    displayer/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  displayer/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayer/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[11]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    displayer/refresh_counter_reg_n_0_[11]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  displayer/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    displayer/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  displayer/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[15]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    displayer/refresh_counter_reg_n_0_[15]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  displayer/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    displayer/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  displayer/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[3]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    displayer/refresh_counter_reg_n_0_[3]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  displayer/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    displayer/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  displayer/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[7]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    displayer/refresh_counter_reg_n_0_[7]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  displayer/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    displayer/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  displayer/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[12]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    displayer/refresh_counter_reg_n_0_[12]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  displayer/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    displayer/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  displayer/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[16]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    displayer/refresh_counter_reg_n_0_[16]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  displayer/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    displayer/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  displayer/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[4]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    displayer/refresh_counter_reg_n_0_[4]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  displayer/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    displayer/refresh_counter_reg[4]_i_1_n_7
    SLICE_X65Y24         FDRE                                         r  displayer/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[8]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    displayer/refresh_counter_reg_n_0_[8]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  displayer/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    displayer/refresh_counter_reg[8]_i_1_n_7
    SLICE_X65Y25         FDRE                                         r  displayer/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[10]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    displayer/refresh_counter_reg_n_0_[10]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  displayer/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    displayer/refresh_counter_reg[8]_i_1_n_5
    SLICE_X65Y25         FDRE                                         r  displayer/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            displayer/refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  displayer/refresh_counter_reg[14]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  displayer/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     0.250    displayer/refresh_counter_reg_n_0_[14]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  displayer/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    displayer/refresh_counter_reg[12]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  displayer/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------





