Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o H:/Jervis EDUcation/7sem/VHDL_Programs/P1_Switches_Leds/Switches_Leds_tb_isim_beh.exe -prj H:/Jervis EDUcation/7sem/VHDL_Programs/P1_Switches_Leds/Switches_Leds_tb_beh.prj work.Switches_Leds_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/Jervis EDUcation/7sem/VHDL_Programs/P1_Switches_Leds/Switches_Leds.vhd" into library work
Parsing VHDL file "H:/Jervis EDUcation/7sem/VHDL_Programs/P1_Switches_Leds/Switches_Leds_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Switches_Leds [switches_leds_default]
Compiling architecture behavior of entity switches_leds_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable H:/Jervis EDUcation/7sem/VHDL_Programs/P1_Switches_Leds/Switches_Leds_tb_isim_beh.exe
Fuse Memory Usage: 29852 KB
Fuse CPU Usage: 828 ms
