

================================================================
== Vitis HLS Report for 'encoder'
================================================================
* Date:           Sun Jul 21 18:31:36 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        encoder_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.156 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54             |dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s            |        1|        1|  10.000 ns|  10.000 ns|    2|    2|      yes|
        |call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_60  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        9|        9|  90.000 ns|  90.000 ns|    8|    8|      yes|
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     24|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   4|    978|   6741|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     82|    -|
|Register         |        -|   -|    524|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|   1502|   6847|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   4|      3|     32|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                  Instance                                  |                              Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80   |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|   4|  773|   947|    0|
    |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54             |dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s            |        0|   0|  205|  5186|    0|
    |call_ret_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_60  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|   0|    0|   608|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                       |                                                                 |        0|   4|  978|  6741|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp16                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp56                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_ignoreCallOp52                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001                                                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_ignoreCallOp53                                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                                                       |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage5_iter1                                         |        or|   0|  0|   2|           1|           1|
    |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54_ap_start  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                             |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                     |          |   0|  0|  24|          12|          13|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |input_112_blk_n          |   9|          2|    1|          2|
    |layer4_out_0_blk_n       |   9|          2|    1|          2|
    |layer4_out_1_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         19|    6|         19|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_80_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_latency_ap_uint_1_ap_fixed_16_6_5_3_0_config2_s_fu_54_ap_start_reg            |   1|   0|    1|          0|
    |layer2_out_10_reg_288                                                                   |  16|   0|   16|          0|
    |layer2_out_11_reg_293                                                                   |  16|   0|   16|          0|
    |layer2_out_12_reg_298                                                                   |  16|   0|   16|          0|
    |layer2_out_13_reg_303                                                                   |  16|   0|   16|          0|
    |layer2_out_14_reg_308                                                                   |  16|   0|   16|          0|
    |layer2_out_15_reg_313                                                                   |  16|   0|   16|          0|
    |layer2_out_1_reg_243                                                                    |  16|   0|   16|          0|
    |layer2_out_2_reg_248                                                                    |  16|   0|   16|          0|
    |layer2_out_3_reg_253                                                                    |  16|   0|   16|          0|
    |layer2_out_4_reg_258                                                                    |  16|   0|   16|          0|
    |layer2_out_5_reg_263                                                                    |  16|   0|   16|          0|
    |layer2_out_6_reg_268                                                                    |  16|   0|   16|          0|
    |layer2_out_7_reg_273                                                                    |  16|   0|   16|          0|
    |layer2_out_8_reg_278                                                                    |  16|   0|   16|          0|
    |layer2_out_9_reg_283                                                                    |  16|   0|   16|          0|
    |layer2_out_reg_238                                                                      |  16|   0|   16|          0|
    |layer3_out_10_reg_368                                                                   |  16|   0|   16|          0|
    |layer3_out_11_reg_373                                                                   |  16|   0|   16|          0|
    |layer3_out_12_reg_378                                                                   |  16|   0|   16|          0|
    |layer3_out_13_reg_383                                                                   |  16|   0|   16|          0|
    |layer3_out_14_reg_388                                                                   |  16|   0|   16|          0|
    |layer3_out_15_reg_393                                                                   |  16|   0|   16|          0|
    |layer3_out_1_reg_323                                                                    |  16|   0|   16|          0|
    |layer3_out_2_reg_328                                                                    |  16|   0|   16|          0|
    |layer3_out_3_reg_333                                                                    |  16|   0|   16|          0|
    |layer3_out_4_reg_338                                                                    |  16|   0|   16|          0|
    |layer3_out_5_reg_343                                                                    |  16|   0|   16|          0|
    |layer3_out_6_reg_348                                                                    |  16|   0|   16|          0|
    |layer3_out_7_reg_353                                                                    |  16|   0|   16|          0|
    |layer3_out_8_reg_358                                                                    |  16|   0|   16|          0|
    |layer3_out_9_reg_363                                                                    |  16|   0|   16|          0|
    |layer3_out_reg_318                                                                      |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 524|   0|  524|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       encoder|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       encoder|  return value|
|input_112            |   in|   16|       ap_hs|     input_112|       pointer|
|input_112_ap_vld     |   in|    1|       ap_hs|     input_112|       pointer|
|input_112_ap_ack     |  out|    1|       ap_hs|     input_112|       pointer|
|layer4_out_0         |  out|   16|       ap_hs|  layer4_out_0|       pointer|
|layer4_out_0_ap_vld  |  out|    1|       ap_hs|  layer4_out_0|       pointer|
|layer4_out_0_ap_ack  |   in|    1|       ap_hs|  layer4_out_0|       pointer|
|layer4_out_1         |  out|   16|       ap_hs|  layer4_out_1|       pointer|
|layer4_out_1_ap_vld  |  out|    1|       ap_hs|  layer4_out_1|       pointer|
|layer4_out_1_ap_ack  |   in|    1|       ap_hs|  layer4_out_1|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

