{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744359278569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744359278580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 11 04:14:38 2025 " "Processing started: Fri Apr 11 04:14:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744359278580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359278580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_SSRM_vhdl -c sls_SSRM_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_SSRM_vhdl -c sls_SSRM_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359278580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744359279079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744359279079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_xor2-func " "Found design unit 1: sls_xor2-func" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_xor2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285982 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_xor2 " "Found entity 1: sls_xor2" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359285982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_not-func " "Found design unit 1: sls_not-func" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_not.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285987 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_not " "Found entity 1: sls_not" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359285987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbitsfr_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbitsfr_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nBitSFR_vhdl-beh " "Found design unit 1: sls_nBitSFR_vhdl-beh" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285992 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nBitSFR_vhdl " "Found entity 1: sls_nBitSFR_vhdl" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359285992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285996 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359285996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359285996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_add_sub_vhdl-func " "Found design unit 1: sls_nbit_add_sub_vhdl-func" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286000 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_add_sub_vhdl " "Found entity 1: sls_nbit_add_sub_vhdl" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_dff_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_dff_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_dff_vhdl-beh " "Found design unit 1: sls_dff_vhdl-beh" {  } { { "sls_dff_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286005 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_dff_vhdl " "Found entity 1: sls_dff_vhdl" {  } { { "sls_dff_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_and2-func " "Found design unit 1: sls_and2-func" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_and2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286009 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_and2 " "Found entity 1: sls_and2" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_and2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_out_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_out_vhdl-beh " "Found design unit 1: sls_nbit_2sc_out_vhdl-beh" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286015 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_out_vhdl " "Found entity 1: sls_nbit_2sc_out_vhdl" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_in_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_in_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_in_vhdl-struc " "Found design unit 1: sls_nbit_2sc_in_vhdl-struc" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286020 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_in_vhdl " "Found entity 1: sls_nbit_2sc_in_vhdl" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_ssrm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_vhdl-mixed " "Found design unit 1: sls_SSRM_vhdl-mixed" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286024 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_SSRM_vhdl " "Found entity 1: sls_SSRM_vhdl" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_ssrm_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_package " "Found design unit 1: sls_SSRM_package" {  } { { "sls_SSRM_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_ssrm_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_vhdl_tb-behavior " "Found design unit 1: sls_SSRM_vhdl_tb-behavior" {  } { { "sls_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286033 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_SSRM_vhdl_tb " "Found entity 1: sls_SSRM_vhdl_tb" {  } { { "sls_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744359286033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_SSRM_vhdl " "Elaborating entity \"sls_SSRM_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744359286074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_outR sls_SSRM_vhdl.vhd(14) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(14): object \"M_outR\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744359286075 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_outL sls_SSRM_vhdl.vhd(14) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(14): object \"M_outL\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744359286075 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_lsb sls_SSRM_vhdl.vhd(14) " "VHDL Signal Declaration warning at sls_SSRM_vhdl.vhd(14): used implicit default value for signal \"m_lsb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744359286075 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder_v sls_SSRM_vhdl.vhd(14) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(14): object \"adder_v\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744359286075 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shl_out_ph sls_SSRM_vhdl.vhd(15) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(15): object \"shl_out_ph\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744359286075 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shr_out_mpl sls_SSRM_vhdl.vhd(15) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(15): object \"shr_out_mpl\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744359286075 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shl_out_mpl sls_SSRM_vhdl.vhd(15) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(15): object \"shl_out_mpl\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744359286075 "|sls_SSRM_vhdl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_2sc_in_vhdl sls_nbit_2sc_in_vhdl:M_2sc " "Elaborating entity \"sls_nbit_2sc_in_vhdl\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\"" {  } { { "sls_SSRM_vhdl.vhd" "M_2sc" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_not sls_nbit_2sc_in_vhdl:M_2sc\|sls_not:\\twosc:0:stage0 " "Elaborating entity \"sls_not\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_not:\\twosc:0:stage0\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage0" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_xor2 sls_nbit_2sc_in_vhdl:M_2sc\|sls_xor2:\\twosc:0:stage1 " "Elaborating entity \"sls_xor2\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_xor2:\\twosc:0:stage1\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage1" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_and2 sls_nbit_2sc_in_vhdl:M_2sc\|sls_and2:\\twosc:0:stage2 " "Elaborating entity \"sls_and2\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_and2:\\twosc:0:stage2\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage2" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl sls_nbit_2sc_in_vhdl:M_2sc\|sls_nbit_mux2to1_vhdl:mux " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_nbit_mux2to1_vhdl:mux\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "mux" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nBitSFR_vhdl sls_nBitSFR_vhdl:M_Reg " "Elaborating entity \"sls_nBitSFR_vhdl\" for hierarchy \"sls_nBitSFR_vhdl:M_Reg\"" {  } { { "sls_SSRM_vhdl.vhd" "M_Reg" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286122 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout sls_nbitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nbitSFR_vhdl.vhd(25): signal \"Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744359286123 "|sls_SSRM_vhdl|sls_nBitSFR_vhdl:M_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutR sls_nbitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nbitSFR_vhdl.vhd(25): signal \"SDoutR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744359286123 "|sls_SSRM_vhdl|sls_nBitSFR_vhdl:M_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutL sls_nbitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nbitSFR_vhdl.vhd(25): signal \"SDoutL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744359286123 "|sls_SSRM_vhdl|sls_nBitSFR_vhdl:M_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_add_sub_vhdl sls_nbit_add_sub_vhdl:adder " "Elaborating entity \"sls_nbit_add_sub_vhdl\" for hierarchy \"sls_nbit_add_sub_vhdl:adder\"" {  } { { "sls_SSRM_vhdl.vhd" "adder" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_dff_vhdl sls_dff_vhdl:c_dff " "Elaborating entity \"sls_dff_vhdl\" for hierarchy \"sls_dff_vhdl:c_dff\"" {  } { { "sls_SSRM_vhdl.vhd" "c_dff" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_2sc_out_vhdl sls_nbit_2sc_out_vhdl:FP_2sc " "Elaborating entity \"sls_nbit_2sc_out_vhdl\" for hierarchy \"sls_nbit_2sc_out_vhdl:FP_2sc\"" {  } { { "sls_SSRM_vhdl.vhd" "FP_2sc" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c sls_nbit_2sc_out_vhdl.vhd(21) " "VHDL Process Statement warning at sls_nbit_2sc_out_vhdl.vhd(21): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744359286132 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c sls_nbit_2sc_out_vhdl.vhd(22) " "VHDL Process Statement warning at sls_nbit_2sc_out_vhdl.vhd(22): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744359286132 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c sls_nbit_2sc_out_vhdl.vhd(26) " "VHDL Process Statement warning at sls_nbit_2sc_out_vhdl.vhd(26): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744359286132 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c sls_nbit_2sc_out_vhdl.vhd(27) " "VHDL Process Statement warning at sls_nbit_2sc_out_vhdl.vhd(27): signal \"c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744359286132 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout sls_nbit_2sc_out_vhdl.vhd(14) " "VHDL Process Statement warning at sls_nbit_2sc_out_vhdl.vhd(14): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744359286132 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c sls_nbit_2sc_out_vhdl.vhd(14) " "VHDL Process Statement warning at sls_nbit_2sc_out_vhdl.vhd(14): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[0\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[0\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[1\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[1\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[2\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[2\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[3\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[3\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[4\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[4\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[5\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[5\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[6\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[6\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[7\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[7\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[8\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[8\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[9\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[9\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[10\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[10\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[11\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[11\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[12\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[12\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[13\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[13\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[14\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[14\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c\[15\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"c\[15\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[0\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[1\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[2\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[3\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[4\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[5\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[6\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[7\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[8\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[9\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[10\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[11\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[12\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[13\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[14\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] sls_nbit_2sc_out_vhdl.vhd(14) " "Inferred latch for \"Dout\[15\]\" at sls_nbit_2sc_out_vhdl.vhd(14)" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286133 "|sls_SSRM_vhdl|sls_nbit_2sc_out_vhdl:FP_2sc"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[2\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[2\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[1\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[1\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[4\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[4\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[5\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[5\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[6\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[6\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[7\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[7\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[8\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[8\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[9\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[9\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[10\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[10\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[11\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[11\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[12\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[12\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[13\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[13\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[14\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[14\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286284 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[15\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[15\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286285 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[2\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[2\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[4\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[4\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[5\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[5\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[6\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[6\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[7\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[7\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[8\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[8\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[9\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[9\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[10\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[10\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[11\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[11\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[12\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[12\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[13\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[13\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[14\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[14\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "sls_nbit_2sc_out_vhdl:FP_2sc\|c\[15\] " "LATCH primitive \"sls_nbit_2sc_out_vhdl:FP_2sc\|c\[15\]\" is permanently disabled" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1744359286286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[0\] GND " "Pin \"FP\[0\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[1\] GND " "Pin \"FP\[1\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[2\] GND " "Pin \"FP\[2\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[3\] GND " "Pin \"FP\[3\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[4\] GND " "Pin \"FP\[4\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[5\] GND " "Pin \"FP\[5\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[6\] GND " "Pin \"FP\[6\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[7\] GND " "Pin \"FP\[7\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[8\] GND " "Pin \"FP\[8\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[9\] GND " "Pin \"FP\[9\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[10\] GND " "Pin \"FP\[10\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[11\] GND " "Pin \"FP\[11\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[12\] GND " "Pin \"FP\[12\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[13\] GND " "Pin \"FP\[13\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[14\] GND " "Pin \"FP\[14\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FP\[15\] GND " "Pin \"FP\[15\]\" is stuck at GND" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744359286467 "|sls_SSRM_vhdl|FP[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744359286467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744359286517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744359286857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744359286857 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[0\] " "No output dependent on input pin \"M_val\[0\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[1\] " "No output dependent on input pin \"M_val\[1\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[2\] " "No output dependent on input pin \"M_val\[2\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[3\] " "No output dependent on input pin \"M_val\[3\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[4\] " "No output dependent on input pin \"M_val\[4\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[5\] " "No output dependent on input pin \"M_val\[5\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[6\] " "No output dependent on input pin \"M_val\[6\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_val\[7\] " "No output dependent on input pin \"M_val\[7\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|M_val[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[0\] " "No output dependent on input pin \"mp_val\[0\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[1\] " "No output dependent on input pin \"mp_val\[1\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[2\] " "No output dependent on input pin \"mp_val\[2\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[3\] " "No output dependent on input pin \"mp_val\[3\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[4\] " "No output dependent on input pin \"mp_val\[4\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[5\] " "No output dependent on input pin \"mp_val\[5\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[6\] " "No output dependent on input pin \"mp_val\[6\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mp_val\[7\] " "No output dependent on input pin \"mp_val\[7\]\"" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744359286889 "|sls_SSRM_vhdl|mp_val[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744359286889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744359286890 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744359286890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744359286890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744359286890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744359286904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 04:14:46 2025 " "Processing ended: Fri Apr 11 04:14:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744359286904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744359286904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744359286904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744359286904 ""}
