Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb  9 15:25:38 2025
| Host         : Ariqfadhh running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/fast_ip_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------+
|      Characteristics      |                             Path #1                             |
+---------------------------+-----------------------------------------------------------------+
| Requirement               | 10.000                                                          |
| Path Delay                | 6.065                                                           |
| Logic Delay               | 3.426(57%)                                                      |
| Net Delay                 | 2.639(43%)                                                      |
| Clock Skew                | -0.049                                                          |
| Slack                     | 3.701                                                           |
| Clock Uncertainty         | 0.035                                                           |
| Clock Relationship        | Timed                                                           |
| Clock Delay Group         | Same Clock                                                      |
| Logic Levels              | 4                                                               |
| Routes                    | NA                                                              |
| Logical Path              | RAMB18E1/CLKARDCLK-(1)-LUT6-(2)-LUT6-(4)-LUT4-(1)-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                          |
| End Point Clock           | ap_clk                                                          |
| DSP Block                 | None                                                            |
| RAM Registers             | DO_REG(0)-None                                                  |
| IO Crossings              | 0                                                               |
| Config Crossings          | 0                                                               |
| SLR Crossings             | 0                                                               |
| PBlocks                   | 0                                                               |
| High Fanout               | 4                                                               |
| Dont Touch                | 0                                                               |
| Mark Debug                | 0                                                               |
| Start Point Pin Primitive | RAMB18E1/CLKARDCLK                                              |
| End Point Pin Primitive   | FDRE/D                                                          |
| Start Point Pin           | ram_reg/CLKARDCLK                                               |
| End Point Pin             | dark_cont_12_reg_9783_reg[0]/D                                  |
+---------------------------+-----------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+----+----+----+
| End Point Clock | Requirement | 2 |  3  |  4 |  5 |  6 |
+-----------------+-------------+---+-----+----+----+----+
| ap_clk          | 10.000ns    | 4 | 885 | 23 | 22 | 66 |
+-----------------+-------------+---+-----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


