---
title: "Publications"
permalink: /publications/
author_profile: true
---

- **Asymmetry in Butterfly Fat Tree FPGA NoC**, \
  International Conference on Field-Programmable Technology (**FPT**), December 2023 \
  **Dongjoon Park**, Zhijing Yao, Yuanlong Xiao and Andrè DeHon \
  <a href="https://ic.ese.upenn.edu/pdf/asym_bft_fpt2023.pdf" style="text-decoration: none">
    <img src="../images/icons/pdf_color.svg" width="22" />
  </a>
  <a href="https://github.com/icgrp/asym_bft" style="text-decoration: none">
    <img src="../images/icons/github.svg" width="24" />
  </a>
  <a href="https://youtu.be/C3KUnEZ9AoQ?si=vwXpsIZ1ScTX5_P6" style="text-decoration: none">
    <img src="../images/icons/youtube_color.svg" width="22" />
  </a>

---

- **ExHiPR: Extended High-level Partial Reconfiguration for Fast Incremental FPGA Compilation**,\
  ACM Transactions on Reconfigurable Technology and Systems (**TRETS**) (to appear) \
  Yuanlong Xiao, **Dongjoon Park**, Zeyu Jaon Niu, Aditya HoTa and Andrè DeHon \
  <a href="https://dl.acm.org/doi/pdf/10.1145/3617837" style="text-decoration: none">
    <img src="../images/icons/pdf_color.svg" width="22" />
  </a>

---

- **Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration**,\
  International Conference on Field-Programmable Technology (**FPT**), December 2022 \
  (acceptance rate: 25.2% = 31/123) \
  **Dongjoon Park**, Yuanlong Xiao, and Andrè DeHon \
  <a href="https://ic.ese.upenn.edu/pdf/nested_dfx_fpt2022.pdf" style="text-decoration: none">
    <img src="../images/icons/pdf_color.svg" width="22" />
  </a>
  <a href="https://github.com/icgrp/prflow_nested_dfx" style="text-decoration: none">
    <img src="../images/icons/github.svg" width="24" />
  </a>
  <a href="https://youtu.be/KiEa1-x4tPo" style="text-decoration: none">
    <img src="../images/icons/youtube_color.svg" width="22" />
  </a>

---

- **HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation**,\
  International Conference on Field Programmable Logic and Applications (**FPL**), August 2022 \
  (**Best Paper Nominne**: 7.0% = 9/129) \
  Yuanlong Xiao, Aditya Hota, **Dongjoon Park**, and Andrè DeHon \
  <a href="https://ic.ese.upenn.edu/pdf/hipr_fpl2022.pdf" style="text-decoration: none">
    <img src="../images/icons/pdf_color.svg" width="22" />
  </a>
  <a href="https://github.com/icgrp/hipr" style="text-decoration: none">
    <img src="../images/icons/github.svg" width="24" />
  </a>

---

- **Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks**, \
  International Conference on Field-Programmable Technology (**FPT**), December 2019 \
  (acceptance rate: 25.0% = 26/104) \
  Yuanlong Xiao, **Dongjoon Park**, Andrew Butt, Hans Giesen, Zhaoyang Han, Rui Ding, Nevo Magnezi, Raphael Rubin, and Andrè DeHon \
  <a href="https://ic.ese.upenn.edu/pdf/prflow_fpt2019.pdf" style="text-decoration: none">
    <img src="../images/icons/pdf_color.svg" width="22" />
  </a>

---

- **Case for Fast FPGA Compilation using Partial Reconfiguration**, \
  International Conference on Field Programmable Logic and Applications (**FPL**), August 2018 \
  **Dongjoon Park**, Yuanlong Xiao, Nevo Magnezi, and Andrè DeHon \
  <a href="https://ic.ese.upenn.edu/pdf/prflow_fpl2018.pdf" style="text-decoration: none">
    <img src="../images/icons/pdf_color.svg" width="22" />
  </a>

[nested_dfx_repo]: https://github.com/icgrp/prflow_nested_dfx
[hipr_repo]: https://github.com/icgrp/hipr

[nested_dfx_pdf]: https://ic.ese.upenn.edu/pdf/nested_dfx_fpt2022.pdf
[hipr_pdf]: https://ic.ese.upenn.edu/pdf/hipr_fpl2022.pdf
[prflow_fpt2019_pdf]: https://ic.ese.upenn.edu/pdf/prflow_fpt2019.pdf
[prflow_fpl2018_pdf]: https://ic.ese.upenn.edu/pdf/prflow_fpl2018.pdf
