
---------- Begin Simulation Statistics ----------
final_tick                               798633328500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98246                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739592                       # Number of bytes of host memory used
host_op_rate                                    98562                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10366.93                       # Real time elapsed on the host
host_tick_rate                               77036647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018508367                       # Number of instructions simulated
sim_ops                                    1021789957                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.798633                       # Number of seconds simulated
sim_ticks                                798633328500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.920324                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              119983387                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           138038357                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11703542                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188589809                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17899311                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17971219                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           71908                       # Number of indirect misses.
system.cpu0.branchPred.lookups              242581082                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1660567                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819875                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7339416                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016174                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27265968                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       77691072                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416292                       # Number of instructions committed
system.cpu0.commit.committedOps             893238357                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1445179835                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.618081                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.407144                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1021554543     70.69%     70.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    253415432     17.54%     88.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     56713854      3.92%     92.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57042157      3.95%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17410100      1.20%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6776694      0.47%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1390477      0.10%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3610610      0.25%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27265968      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1445179835                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18340988                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526626                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412806                       # Number of loads committed
system.cpu0.commit.membars                    1641815                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641821      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126570     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232673     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762268     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238357                       # Class of committed instruction
system.cpu0.commit.refs                     390994969                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416292                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238357                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.758721                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.758721                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            198909723                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4367164                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117375982                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             985330736                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               564027527                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                686477226                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7346002                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11541389                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3481004                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  242581082                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                169139753                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    896024280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4141744                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1013447827                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23420310                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.154558                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         552506734                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137882698                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.645709                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1460241482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.695574                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.925738                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               745941370     51.08%     51.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               530935908     36.36%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                95262243      6.52%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69107433      4.73%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13810787      0.95%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2761303      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  752628      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     517      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1669293      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1460241482                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      109270087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7424562                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               231279678                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.609452                       # Inst execution rate
system.cpu0.iew.exec_refs                   429708799                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 119628620                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              165696157                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            312942487                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1645966                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2885718                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           122216987                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          970921610                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            310080179                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3137894                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            956541405                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                828333                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1964696                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7346002                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3758774                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        39922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15430269                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        19445                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7246                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5273821                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32529681                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11634824                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7246                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       665914                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6758648                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                423606911                       # num instructions consuming a value
system.cpu0.iew.wb_count                    949278529                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841327                       # average fanout of values written-back
system.cpu0.iew.wb_producers                356391788                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.604824                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     949396373                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1164779810                       # number of integer regfile reads
system.cpu0.int_regfile_writes              607082486                       # number of integer regfile writes
system.cpu0.ipc                              0.568595                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.568595                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643329      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            517242653     53.90%     54.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7903142      0.82%     54.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639174      0.17%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           312065547     32.52%     87.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          119185403     12.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             959679299                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1000763                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001043                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 153827     15.37%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                704257     70.37%     85.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               142665     14.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             959036678                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3380656924                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    949278478                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1048610994                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 965990730                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                959679299                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4930880                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       77683250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            56187                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2464762                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22249401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1460241482                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.657206                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.857155                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          789324855     54.05%     54.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          452496879     30.99%     85.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          158276978     10.84%     95.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           51602722      3.53%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7594969      0.52%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             430638      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             376549      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75198      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              62694      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1460241482                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.611451                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14357976                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2274257                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           312942487                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          122216987                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1512                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1569511569                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27755093                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174087427                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569169196                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5075851                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               572337367                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7085367                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9321                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1194226140                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             980474108                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          629768292                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                681023157                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12837961                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7346002                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25315356                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                60599092                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1194226096                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        132173                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4545                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11159324                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4530                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2388824173                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1956924270                       # The number of ROB writes
system.cpu0.timesIdled                       18012840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1479                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.358136                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9155245                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11116382                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1985755                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14188626                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            233830                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         343831                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          110001                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16425996                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21196                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819663                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1546723                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299227                       # Number of branches committed
system.cpu1.commit.bw_lim_events               698176                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459662                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14544422                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41842094                       # Number of instructions committed
system.cpu1.commit.committedOps              42661955                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233299169                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182864                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.778039                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213954447     91.71%     91.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9339706      4.00%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3762799      1.61%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3594877      1.54%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1092968      0.47%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       180359      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       577914      0.25%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        97923      0.04%     99.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       698176      0.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233299169                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317246                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40176508                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551566                       # Number of loads committed
system.cpu1.commit.membars                    1639391                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639391      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24986233     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371229     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664961      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42661955                       # Class of committed instruction
system.cpu1.commit.refs                      16036202                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41842094                       # Number of Instructions Simulated
system.cpu1.committedOps                     42661955                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.682806                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.682806                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189600533                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               442115                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8483932                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              63677775                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11207790                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31777152                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1547891                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               524030                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1863325                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16425996                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8291628                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    223641135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               275330                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      67970662                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3973846                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069080                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10368632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9389075                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285855                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         235996691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293571                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.748676                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               192383496     81.52%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27460223     11.64%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10527100      4.46%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3543297      1.50%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  975716      0.41%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  465225      0.20%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  612316      0.26%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      74      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29244      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           235996691                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1783821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1623880                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12042223                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.208510                       # Inst execution rate
system.cpu1.iew.exec_refs                    18135392                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5157976                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              168185393                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15189520                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1098218                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1809915                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6259353                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           57198351                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12977416                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1499571                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49579623                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                631539                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               829785                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1547891                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2373183                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        30175                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          226156                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14350                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2392                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2180                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3637954                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1774717                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2392                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       640272                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        983608                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24450131                       # num instructions consuming a value
system.cpu1.iew.wb_count                     48644544                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.804267                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19664444                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.204578                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48669327                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63369531                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30839398                       # number of integer regfile writes
system.cpu1.ipc                              0.175969                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175969                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639597      3.21%      3.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30812049     60.32%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.53% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14117997     27.64%     91.17% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4509395      8.83%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51079194                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     906383                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017745                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 135721     14.97%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                674213     74.39%     89.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                96445     10.64%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50345964                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         339120826                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     48644532                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71735944                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  53864226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51079194                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3334125                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14536395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            59392                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        874463                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9107083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    235996691                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216440                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642156                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203213480     86.11%     86.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20993318      8.90%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7823805      3.32%     98.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2256673      0.96%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1230062      0.52%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             222719      0.09%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             190071      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              38526      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28037      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      235996691                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.214817                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8033951                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1486303                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15189520                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6259353                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       237780512                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1359469813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              175036041                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27212989                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4228082                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13041665                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                842061                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10320                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             79083640                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              61550645                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           38935798                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31209191                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9777716                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1547891                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15136126                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11722809                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        79083628                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25777                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               887                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9543749                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           887                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   289806434                       # The number of ROB reads
system.cpu1.rob.rob_writes                  117114574                       # The number of ROB writes
system.cpu1.timesIdled                          56059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.845398                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9600891                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10017060                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2097299                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14996375                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            235283                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         337345                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          102062                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17383495                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        21871                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819639                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1636401                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10228515                       # Number of branches committed
system.cpu2.commit.bw_lim_events               579981                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459618                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       18357327                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41649771                       # Number of instructions committed
system.cpu2.commit.committedOps              42469615                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231187714                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183702                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.775758                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211979933     91.69%     91.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9193274      3.98%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3714237      1.61%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3616899      1.56%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1090181      0.47%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       182756      0.08%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       730353      0.32%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       100100      0.04%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       579981      0.25%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231187714                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318136                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39993428                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11488782                       # Number of loads committed
system.cpu2.commit.membars                    1639366                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639366      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24868890     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308421     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652797      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42469615                       # Class of committed instruction
system.cpu2.commit.refs                      15961230                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41649771                       # Number of Instructions Simulated
system.cpu2.committedOps                     42469615                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.673740                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.673740                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            185654335                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               463571                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8816406                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68163398                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12009460                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32922955                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1637459                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               611587                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2230413                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17383495                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9447331                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220805985                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               292220                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      74856454                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4196714                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.073562                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11550279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9836174                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.316772                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234454622                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.326936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.783950                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               186543605     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29931894     12.77%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11556873      4.93%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3826168      1.63%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1432265      0.61%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  641431      0.27%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  493855      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      73      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28458      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234454622                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1855351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1711756                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12391805                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.212378                       # Inst execution rate
system.cpu2.iew.exec_refs                    18067963                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5133375                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162945808                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16403962                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1333010                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1692774                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6713966                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60818634                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12934588                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1481920                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50187069                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                966625                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               862405                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1637459                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2723463                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        29250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          220872                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14052                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2166                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1995                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4915180                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2241518                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2166                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       595999                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1115757                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 24909287                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49255556                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.795992                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19827600                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.208436                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49279713                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64216757                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31126712                       # number of integer regfile writes
system.cpu2.ipc                              0.176251                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176251                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639568      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31472528     60.91%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.09% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14072609     27.24%     91.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4484132      8.68%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51668989                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     897081                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017362                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 128665     14.34%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                672683     74.99%     89.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                95729     10.67%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              50926486                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         338746656                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49255544                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         79168716                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56815838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51668989                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4002796                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       18349018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57003                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1543178                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     12100993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234454622                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220379                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.643862                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201030669     85.74%     85.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           21686321      9.25%     94.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7686643      3.28%     98.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2386228      1.02%     99.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1210495      0.52%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             208650      0.09%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             180691      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              38078      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26847      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234454622                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218649                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9274571                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1736281                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16403962                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6713966                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    202                       # number of misc regfile reads
system.cpu2.numCycles                       236309973                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1360940312                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170710632                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27104113                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4869287                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14080554                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                712039                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8078                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             83614344                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65442839                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           41669784                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 32333860                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               9623158                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1637459                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15663431                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14565671                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        83614332                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28686                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               857                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10448558                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           855                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291433661                       # The number of ROB reads
system.cpu2.rob.rob_writes                  124925070                       # The number of ROB writes
system.cpu2.timesIdled                          54555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.254952                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10904994                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11329281                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2710873                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17094947                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            212832                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         306240                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           93408                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19631475                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19650                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819632                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2008096                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10575566                       # Number of branches committed
system.cpu3.commit.bw_lim_events               595697                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24130267                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42600210                       # Number of instructions committed
system.cpu3.commit.committedOps              43420030                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233431787                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186007                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.772468                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213486514     91.46%     91.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9634158      4.13%     95.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3889374      1.67%     97.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3774038      1.62%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1160750      0.50%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       175705      0.08%     99.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       610948      0.26%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       104603      0.04%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       595697      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233431787                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292192                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880319                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834855                       # Number of loads committed
system.cpu3.commit.membars                    1639331                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639331      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25390122     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654487     29.14%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3735949      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43420030                       # Class of committed instruction
system.cpu3.commit.refs                      16390448                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42600210                       # Number of Instructions Simulated
system.cpu3.committedOps                     43420030                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.613072                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.613072                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            180636193                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               705165                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9744225                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              76605120                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13875638                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 39127914                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2009134                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               696288                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2029861                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19631475                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10736614                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221907084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               313044                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      85491569                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5423822                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.082100                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13059744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11117826                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.357529                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         237678740                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.369716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.841185                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               183520709     77.21%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33496313     14.09%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13529730      5.69%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3939981      1.66%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1356001      0.57%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  996376      0.42%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  812429      0.34%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      60      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27141      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           237678740                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1439295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2094923                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13327227                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.219404                       # Inst execution rate
system.cpu3.iew.exec_refs                    18681821                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5251710                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159507521                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18469963                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1649619                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1776208                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7448275                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67538647                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13430111                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1647841                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52463526                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                799318                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1027204                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2009134                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2567320                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        30920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          234560                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16756                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2109                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1736                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6635108                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2892682                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2109                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       776991                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1317932                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25425593                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51451810                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.793089                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20164770                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.215173                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51480819                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67339023                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32254314                       # number of integer regfile writes
system.cpu3.ipc                              0.178156                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178156                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639543      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33261779     61.47%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14593589     26.97%     91.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4616312      8.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54111367                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     894770                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016536                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 123362     13.79%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                675809     75.53%     89.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                95595     10.68%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53366578                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346854287                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51451798                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91658271                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62574841                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54111367                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4963806                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24118616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            58071                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2504210                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16450910                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    237678740                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.227666                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.646972                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202230870     85.09%     85.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23314751      9.81%     94.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8038655      3.38%     98.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2430049      1.02%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1221592      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             205007      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             173068      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              38636      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              26112      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      237678740                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.226296                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10891730                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2052702                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18469963                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7448275                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       239118035                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1358132428                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              166600340                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27611940                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4082841                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16383443                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                927555                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                10391                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             93110524                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              73314516                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46729384                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 38000273                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9365153                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2009134                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14655481                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                19117444                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        93110512                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30069                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               937                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  8668794                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           936                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   300385204                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139351075                       # The number of ROB writes
system.cpu3.timesIdled                          43646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          2117617                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               413801                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2873361                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              18963                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                719666                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5137468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10187277                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       710336                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       148817                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     42038492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3985865                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     84506890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4134682                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2364796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2996663                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2053021                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              957                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            592                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2770647                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2770611                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2364796                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           598                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15322681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15322681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    520452480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               520452480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1425                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5137590                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5137590    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5137590                       # Request fanout histogram
system.membus.respLayer1.occupancy        27274790153                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23484438829                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5484912806.451612                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   30547939382.228306                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            2      1.61%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 241147193000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118504140500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 680129188000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9371312                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9371312                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9371312                       # number of overall hits
system.cpu2.icache.overall_hits::total        9371312                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76019                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76019                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76019                       # number of overall misses
system.cpu2.icache.overall_misses::total        76019                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2186881500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2186881500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2186881500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2186881500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9447331                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9447331                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9447331                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9447331                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.008047                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008047                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.008047                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008047                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28767.564688                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28767.564688                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28767.564688                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28767.564688                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        66467                       # number of writebacks
system.cpu2.icache.writebacks::total            66467                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9520                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9520                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9520                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        66499                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66499                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        66499                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66499                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1862766000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1862766000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1862766000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1862766000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007039                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007039                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007039                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007039                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 28011.940029                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28011.940029                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 28011.940029                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28011.940029                       # average overall mshr miss latency
system.cpu2.icache.replacements                 66467                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9371312                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9371312                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76019                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76019                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2186881500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2186881500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9447331                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9447331                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.008047                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008047                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28767.564688                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28767.564688                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9520                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9520                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        66499                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66499                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1862766000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1862766000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007039                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007039                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 28011.940029                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28011.940029                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.985910                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9371664                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66467                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           140.997247                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349230000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.985910                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999560                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999560                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18961161                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18961161                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13766065                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13766065                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13766065                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13766065                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2464071                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2464071                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2464071                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2464071                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 316259340743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 316259340743                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 316259340743                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 316259340743                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16230136                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16230136                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16230136                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16230136                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.151821                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.151821                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.151821                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.151821                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128348.306824                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128348.306824                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128348.306824                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128348.306824                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1965531                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       223716                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            29369                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3027                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.925363                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.906838                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       987654                       # number of writebacks
system.cpu2.dcache.writebacks::total           987654                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1884012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1884012                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1884012                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1884012                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       580059                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       580059                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       580059                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       580059                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  68253215706                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  68253215706                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  68253215706                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  68253215706                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035740                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035740                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035740                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035740                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117665.988643                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117665.988643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117665.988643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117665.988643                       # average overall mshr miss latency
system.cpu2.dcache.replacements                987654                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11137697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11137697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1440041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1440041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 151238533000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 151238533000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12577738                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12577738                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.114491                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.114491                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105023.768768                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105023.768768                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1159256                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1159256                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       280785                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       280785                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30430055000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30430055000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022324                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022324                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108374.930997                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108374.930997                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2628368                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2628368                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1024030                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1024030                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 165020807743                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 165020807743                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652398                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.280372                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.280372                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 161148.411417                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 161148.411417                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       724756                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       724756                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  37823160706                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  37823160706                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081939                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081939                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126383.049333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126383.049333                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          327                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5320000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5320000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24403.669725                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24403.669725                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          144                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       571000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.135780                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.135780                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7716.216216                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7716.216216                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          171                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1075500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1075500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.454787                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.454787                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6289.473684                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6289.473684                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       933500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       933500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.444149                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.444149                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5589.820359                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5589.820359                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       428500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       428500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       403500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       403500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400200                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400200                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419439                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419439                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44785340000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44785340000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819639                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819639                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511736                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511736                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106774.381972                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106774.381972                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419439                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419439                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44365901000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44365901000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511736                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511736                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105774.381972                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105774.381972                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.533810                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15165099                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           999328                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.175297                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349241500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.533810                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.922932                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.922932                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35100748                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35100748                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5609243111.570248                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30922237604.393948                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            2      1.65%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 241147356500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119914912000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 678718416500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10674252                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10674252                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10674252                       # number of overall hits
system.cpu3.icache.overall_hits::total       10674252                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        62362                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         62362                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        62362                       # number of overall misses
system.cpu3.icache.overall_misses::total        62362                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1727312500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1727312500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1727312500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1727312500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10736614                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10736614                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10736614                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10736614                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005808                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005808                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005808                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005808                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27698.157532                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27698.157532                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27698.157532                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27698.157532                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54160                       # number of writebacks
system.cpu3.icache.writebacks::total            54160                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         8170                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8170                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         8170                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8170                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54192                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54192                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54192                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1478820500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1478820500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1478820500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1478820500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005047                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005047                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005047                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005047                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 27288.538899                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 27288.538899                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 27288.538899                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 27288.538899                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54160                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10674252                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10674252                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        62362                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        62362                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1727312500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1727312500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10736614                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10736614                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005808                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005808                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27698.157532                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27698.157532                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         8170                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8170                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54192                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54192                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1478820500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1478820500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005047                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005047                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 27288.538899                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 27288.538899                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.985687                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10643839                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54160                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           196.525831                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355969000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.985687                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999553                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999553                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21527420                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21527420                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14274106                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14274106                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14274106                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14274106                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2510261                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2510261                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2510261                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2510261                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 311645245206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 311645245206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 311645245206                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 311645245206                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16784367                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16784367                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16784367                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16784367                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.149559                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.149559                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.149559                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.149559                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 124148.542803                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 124148.542803                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 124148.542803                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 124148.542803                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1951541                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       270080                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            30495                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3799                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.995442                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.092393                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       997793                       # number of writebacks
system.cpu3.dcache.writebacks::total           997793                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1923110                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1923110                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1923110                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1923110                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       587151                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       587151                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       587151                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       587151                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  67687921280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  67687921280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  67687921280                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  67687921280                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034982                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034982                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034982                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034982                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115281.965423                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115281.965423                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115281.965423                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115281.965423                       # average overall mshr miss latency
system.cpu3.dcache.replacements                997793                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11571601                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11571601                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1477226                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1477226                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 150910836000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 150910836000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13048827                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13048827                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.113208                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.113208                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102158.258790                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102158.258790                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1193447                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1193447                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       283779                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       283779                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  29929113500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  29929113500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021747                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021747                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105466.273051                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105466.273051                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2702505                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2702505                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1033035                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1033035                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 160734409206                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 160734409206                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.276542                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.276542                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 155594.349858                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 155594.349858                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       729663                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       729663                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303372                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303372                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  37758807780                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  37758807780                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081212                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081212                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124463.720383                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124463.720383                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          337                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4890500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4890500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.379374                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.379374                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23740.291262                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23740.291262                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           76                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       501000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.139963                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.139963                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6592.105263                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6592.105263                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1279000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1279000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          382                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.460733                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.460733                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7267.045455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7267.045455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1123000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1123000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.455497                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.455497                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6454.022989                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6454.022989                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       327500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       327500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       309500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       309500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396885                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396885                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422747                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422747                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45024408000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45024408000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515777                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515777                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106504.382054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106504.382054                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422747                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422747                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44601661000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44601661000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515777                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515777                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105504.382054                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105504.382054                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.578578                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15681052                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1009680                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.530715                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355980500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.578578                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861831                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.861831                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36219557                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36219557                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1387755150                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3269000185.846415                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       168000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10553047500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   784755777000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13877551500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    146022321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       146022321                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    146022321                       # number of overall hits
system.cpu0.icache.overall_hits::total      146022321                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     23117432                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      23117432                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     23117432                       # number of overall misses
system.cpu0.icache.overall_misses::total     23117432                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 296015651496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 296015651496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 296015651496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 296015651496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    169139753                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    169139753                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    169139753                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    169139753                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136677                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136677                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136677                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136677                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12804.867405                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12804.867405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12804.867405                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12804.867405                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2044                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.967742                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     20679016                       # number of writebacks
system.cpu0.icache.writebacks::total         20679016                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2438383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2438383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2438383                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2438383                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     20679049                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     20679049                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     20679049                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     20679049                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 254743012996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 254743012996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 254743012996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 254743012996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122260                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122260                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122260                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122260                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12318.894017                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12318.894017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12318.894017                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12318.894017                       # average overall mshr miss latency
system.cpu0.icache.replacements              20679016                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    146022321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      146022321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     23117432                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     23117432                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 296015651496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 296015651496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    169139753                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    169139753                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136677                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136677                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12804.867405                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12804.867405                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2438383                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2438383                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     20679049                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     20679049                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 254743012996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 254743012996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122260                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12318.894017                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12318.894017                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999932                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          166699903                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         20679016                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.061307                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999932                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        358958554                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       358958554                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    376013941                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       376013941                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    376013941                       # number of overall hits
system.cpu0.dcache.overall_hits::total      376013941                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22963849                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22963849                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22963849                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22963849                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 673034251336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 673034251336                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 673034251336                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 673034251336                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    398977790                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    398977790                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    398977790                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    398977790                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057557                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057557                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057557                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057557                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29308.425227                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29308.425227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29308.425227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29308.425227                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2409801                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       124068                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            44321                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1450                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.371539                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.564138                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18379928                       # number of writebacks
system.cpu0.dcache.writebacks::total         18379928                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4991252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4991252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4991252                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4991252                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17972597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17972597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17972597                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17972597                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 329632120547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 329632120547                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 329632120547                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 329632120547                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045047                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045047                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045047                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045047                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18340.817443                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18340.817443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18340.817443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18340.817443                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18379928                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    271493396                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      271493396                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17725050                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17725050                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 422340920500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 422340920500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    289218446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    289218446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.061286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.061286                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23827.347201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23827.347201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2766269                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2766269                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14958781                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14958781                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 250788376000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 250788376000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051721                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16765.294980                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16765.294980                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104520545                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104520545                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5238799                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5238799                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 250693330836                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 250693330836                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759344                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759344                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47853.206591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47853.206591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2224983                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2224983                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3013816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3013816                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  78843744547                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  78843744547                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027458                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26160.769120                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26160.769120                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1361                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1361                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11004500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11004500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447845                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447845                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8085.598824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8085.598824                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1327                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1327                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33088.235294                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33088.235294                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          282                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2330000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2330000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2940                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2940                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.095918                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095918                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8262.411348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8262.411348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2057000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2057000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.093537                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093537                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         7480                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7480                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402680                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402680                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417195                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417195                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45163929500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45163929500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508852                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508852                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108256.161987                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108256.161987                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417195                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417195                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44746734500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44746734500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508852                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508852                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107256.161987                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107256.161987                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.944396                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          394811065                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18389510                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.469363                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.944396                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998262                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998262                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        817996830                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       817996830                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            20610465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17261646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               57477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               79717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               56215                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               77809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               46206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               86806                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38276341                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           20610465                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17261646                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              57477                       # number of overall hits
system.l2.overall_hits::.cpu1.data              79717                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              56215                       # number of overall hits
system.l2.overall_hits::.cpu2.data              77809                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              46206                       # number of overall hits
system.l2.overall_hits::.cpu3.data              86806                       # number of overall hits
system.l2.overall_hits::total                38276341                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             68584                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1117971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            911761                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            909733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              7986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            910985                       # number of demand (read+write) misses
system.l2.demand_misses::total                3946829                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            68584                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1117971                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9525                       # number of overall misses
system.l2.overall_misses::.cpu1.data           911761                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10284                       # number of overall misses
system.l2.overall_misses::.cpu2.data           909733                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             7986                       # number of overall misses
system.l2.overall_misses::.cpu3.data           910985                       # number of overall misses
system.l2.overall_misses::total               3946829                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6088918861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 131389980858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1020758820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 110348378667                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1086230325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 109762929156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    851321347                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 109370805282                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     469919323316                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6088918861                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 131389980858                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1020758820                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 110348378667                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1086230325                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 109762929156                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    851321347                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 109370805282                       # number of overall miss cycles
system.l2.overall_miss_latency::total    469919323316                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        20679049                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18379617                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           66499                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54192                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          997791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42223170                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       20679049                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18379617                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          66499                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54192                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         997791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42223170                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.142160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.919598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.154649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.921209                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.147365                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.913002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.142160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.919598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.154649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.921209                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.147365                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.913002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88780.456972                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117525.392750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 107166.280315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121027.745941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 105623.329930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120654.004148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 106601.721387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120057.745497                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 119062.498861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88780.456972                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117525.392750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 107166.280315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121027.745941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 105623.329930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120654.004148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 106601.721387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120057.745497                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 119062.498861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             482902                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     21651                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.303912                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    990350                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2996663                       # number of writebacks
system.l2.writebacks::total                   2996663                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          13236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1909                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6289                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1358                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7748                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39904                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         13236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1909                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6289                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1358                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7748                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39904                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1104735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       905472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       903387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         6628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       903237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3906925                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1104735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       905472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       903387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         6628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       903237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1260018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5166943                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5309893414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 119382484460                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    779096379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100813526773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    841425879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 100244020262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    667612405                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  99762881907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 427800941479                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5309893414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 119382484460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    779096379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100813526773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    841425879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 100244020262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    667612405                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  99762881907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 112988158603                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 540789100082                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.060107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.113668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.913255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.127446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.122306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.905237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092530                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.060107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.113668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.913255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.127446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.122306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.905237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.122372                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78811.033974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108064.363363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 102297.318671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111338.094135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 99283.289558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110964.647778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 100726.071967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110450.393315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109498.119744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78811.033974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108064.363363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 102297.318671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111338.094135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 99283.289558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110964.647778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 100726.071967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110450.393315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89671.860722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104663.260284                       # average overall mshr miss latency
system.l2.replacements                        9122796                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5836894                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5836894                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5836894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5836894                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     36076639                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         36076639                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     36076639                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     36076639                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1260018                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1260018                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 112988158603                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 112988158603                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89671.860722                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89671.860722                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              46                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  135                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                102                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1777000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1777000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.934066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.102041                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.170213                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.080000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.430380                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20905.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17421.568627                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           102                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1708000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       102000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       162500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2055000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.934066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.102041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.170213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.080000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.430380                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20094.117647                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20312.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20147.058824                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                108                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.351351                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.228571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.457143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.341463                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           56                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       524000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       158000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       316000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1118500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.351351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.228571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.457143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.341463                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20153.846154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20083.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19973.214286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2676618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            32900                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            32205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            34878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2776601                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         757180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         675333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         675050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         679729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2787292                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  89422218106                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  80747743048                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  80456850060                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  80619840087                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  331246651301                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3433798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5563893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.220508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.954465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.951193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118099.022829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119567.299463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119186.504792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118605.856285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118841.747223                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2989                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2918                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3544                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16971                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       749660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       672344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       672132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       676185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2770321                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  81335734654                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  73797241090                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  73506331103                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  73592490638                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 302231797485                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.218318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.949326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.950339                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.946233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108496.831436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109761.135803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109362.939278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108834.846437                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109096.309592                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      20610465                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         57477                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         56215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         46206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20770363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        68584                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         7986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            96379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6088918861                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1020758820                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1086230325                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    851321347                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9047229353                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     20679049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        66499                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20866742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003317                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.142160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.154649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.147365                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88780.456972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 107166.280315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 105623.329930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 106601.721387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93871.376057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1909                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1809                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1358                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6285                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7616                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         6628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5309893414                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    779096379                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    841425879                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    667612405                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7598028077                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.113668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.127446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.122306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78811.033974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 102297.318671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 99283.289558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 100726.071967                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84334.451540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14585028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        46817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        45604                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51928                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14729377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       360791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       234683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       231256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1063158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  41967762752                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29600635619                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29306079096                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  28750965195                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 129625442662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14945819                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       283245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       280287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       283184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15792535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.834712                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.837295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.816628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116321.534495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125199.365638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124875.168189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124325.272404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121924.909244                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5716                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3300                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3428                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16648                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       355075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       233128                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       231255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       227052                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1046510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38046749806                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27016285683                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26737689159                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26170391269                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 117971115917                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.825065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.801783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107151.305516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115886.061232                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115619.939716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115261.663711                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112728.130564                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           35                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           38                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               179                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          174                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          173                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             665                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1380995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1041496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1103993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1739492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5265976                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          225                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          205                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          203                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           844                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.773333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.829268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.819905                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.729064                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.787915                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7936.752874                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6126.447059                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6381.462428                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 11753.324324                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7918.760902                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          153                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          156                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          598                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3258985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3088482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3185476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2585985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12118928                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.715556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.746341                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.739336                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.630542                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.708531                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20242.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20186.156863                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20419.717949                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20203.007812                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20265.765886                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999875                       # Cycle average of tags in use
system.l2.tags.total_refs                    85325679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9123042                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.352766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.066027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.623231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.659552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.044234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.212262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.049368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.203324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.040874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.271453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.829549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.422907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.104056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.019866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.341087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 682226706                       # Number of tag accesses
system.l2.tags.data_accesses                682226706                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4311936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      70711744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        487424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57955520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        542400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      57821504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        424192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      57812736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     78598656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          328666112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4311936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       487424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       542400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       424192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5765952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191786432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1104871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         905555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         903461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           6628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         903324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1228104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5135408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2996663                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2996663                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5399144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         88540938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           610323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         72568371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           679160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         72400565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           531147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         72389586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     98416449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             411535683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5399144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       610323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       679160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       531147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7219774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240143286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240143286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240143286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5399144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        88540938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          610323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        72568371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          679160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        72400565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          531147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        72389586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     98416449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            651678969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2983774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1085886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    901168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    898855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      6628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    897427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1226769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003694894750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184539                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184539                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9789192                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2810851                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5135408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2996663                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5135408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2996663                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12889                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            255971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            259638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            301055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            733319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            296572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            294774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            316587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            322746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            304073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            275887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           340597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           334379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           288561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           248259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           257834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            172696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            181408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            201568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            225562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            208960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           186121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           183934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           220047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           183999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162555                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 242587972510                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25500985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            338216666260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47564.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66314.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2430615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1595910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5135408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2996663                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1055814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1211040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  952954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  556151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  221945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  160569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  152459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  145532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  126938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  103886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  97870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 127582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  71611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  37969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  30238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  22663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  13914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  56633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 113421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 168648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 195457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 202458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 204817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 208523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 211312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 213439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 205223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 191418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 188666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4057414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    127.512533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.014720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.246605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2989449     73.68%     73.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       688599     16.97%     90.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       117926      2.91%     93.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58025      1.43%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40577      1.00%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30697      0.76%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22553      0.56%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16799      0.41%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        92789      2.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4057414                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.637491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    242.770492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184534    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184539                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.677795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171838     93.12%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              837      0.45%     93.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7767      4.21%     97.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2676      1.45%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              853      0.46%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              308      0.17%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              150      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               60      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184539                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              326412608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2253504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190960192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               328666112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191786432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       408.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       239.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    411.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  798633310500                       # Total gap between requests
system.mem_ctrls.avgGap                      98207.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4311872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     69496704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       487424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57674752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       542400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     57526720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       424192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     57435328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     78513216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190960192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5399063.432650119066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 87019538.904705256224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 610322.638194281142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 72216810.821463227272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 679160.236173389247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 72031454.169396087527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 531147.379983153311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 71917018.674734652042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 98309465.931586146355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 239108718.839298963547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1104871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       905555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       903461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         6628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       903324                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1228104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2996663                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2520473683                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  73293920534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    455910258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62884699158                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    481788279                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62398663665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    386796659                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  61942727519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  73851686505                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19239191278729                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37410.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66337.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     59862.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69443.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56848.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69066.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     58357.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68571.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60134.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6420205.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14731255140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7829828820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16561479900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7763998320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     63043010160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     144394755810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     185079614400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       439403942550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.194848                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 479343036912                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  26667940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 292622351588                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14238759360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7568057310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19853926680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7811192340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     63043010160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     218601536760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     122589693600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       453706176210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.103233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 316135684119                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  26667940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 455829704381                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5070157638.059702                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   29412740077.335423                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            2      1.49%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 241147308500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119232205000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 679401123500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8216139                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8216139                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8216139                       # number of overall hits
system.cpu1.icache.overall_hits::total        8216139                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75489                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75489                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75489                       # number of overall misses
system.cpu1.icache.overall_misses::total        75489                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2106118000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2106118000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2106118000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2106118000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8291628                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8291628                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8291628                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8291628                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.009104                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009104                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.009104                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009104                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27899.667501                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27899.667501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27899.667501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27899.667501                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66970                       # number of writebacks
system.cpu1.icache.writebacks::total            66970                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8487                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8487                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8487                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8487                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67002                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67002                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1808762000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1808762000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1808762000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1808762000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008081                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008081                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008081                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008081                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26995.641921                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26995.641921                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26995.641921                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26995.641921                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66970                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8216139                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8216139                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75489                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75489                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2106118000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2106118000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8291628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8291628                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.009104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009104                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27899.667501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27899.667501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8487                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8487                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1808762000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1808762000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26995.641921                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26995.641921                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8248058                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66970                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           123.160490                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342030000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999567                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999567                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16650258                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16650258                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13797688                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13797688                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13797688                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13797688                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2480919                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2480919                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2480919                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2480919                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 319983671489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 319983671489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 319983671489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 319983671489                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16278607                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16278607                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16278607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16278607                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.152404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.152404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.152404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.152404                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128977.879362                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128977.879362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128977.879362                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128977.879362                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2015495                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       177794                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            31594                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2263                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.793600                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.565621                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       991638                       # number of writebacks
system.cpu1.dcache.writebacks::total           991638                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1896391                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1896391                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1896391                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1896391                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       584528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       584528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       584528                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       584528                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  68699082117                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  68699082117                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68699082117                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68699082117                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035908                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035908                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035908                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035908                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117529.155348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117529.155348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117529.155348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117529.155348                       # average overall mshr miss latency
system.cpu1.dcache.replacements                991638                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11162318                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11162318                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1451718                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1451718                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153556337000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153556337000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12614036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12614036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.115088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.115088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 105775.596225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 105775.596225                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1167948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1167948                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       283770                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283770                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30749218500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30749218500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022496                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108359.652183                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108359.652183                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2635370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2635370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1029201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1029201                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 166427334489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 166427334489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.280852                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.280852                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 161705.375810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 161705.375810                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       728443                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       728443                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  37949863617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  37949863617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082072                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126180.728749                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126180.728749                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5237500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5237500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.376648                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.376648                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26187.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26187.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.145009                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.145009                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6727.272727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6727.272727                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       836000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       836000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.433702                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.433702                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5324.840764                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5324.840764                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       707000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       707000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.425414                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.425414                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4590.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4590.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       414500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       414500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401482                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401482                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418181                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418181                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44953791500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44953791500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819663                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510187                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107498.407388                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107498.407388                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418181                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418181                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44535610500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44535610500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510187                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106498.407388                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106498.407388                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.418248                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15202065                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1002535                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.163625                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342041500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.418248                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919320                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35200890                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35200890                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 798633328500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          36661663                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8833557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     36386705                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6126133                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2244493                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1091                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           700                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1791                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5605334                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5605333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20866742                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15794924                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          844                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          844                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     62037113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     55150027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2986334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       199465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2975232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       162544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3006028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             126717717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2646916096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2352610240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8574208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126918912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8509824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126412032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6934528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127717248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5404593088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11412579                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194596032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53644898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.099977                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48990791     91.32%     91.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4267625      7.96%     99.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 119985      0.22%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 210339      0.39%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  56157      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53644898                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        84483595307                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1500545771                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         100822010                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1515911717                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82080119                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27588263099                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       31047044695                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1505388230                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101623902                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               841401052000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 862910                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747448                       # Number of bytes of host memory used
host_op_rate                                   865710                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1272.87                       # Real time elapsed on the host
host_tick_rate                               33599370                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098375169                       # Number of instructions simulated
sim_ops                                    1101938518                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042768                       # Number of seconds simulated
sim_ticks                                 42767723500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.194563                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4204344                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4370667                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           517151                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          8170393                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32746                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          49739                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16993                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8561694                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10993                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3611                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           438907                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4554637                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1527627                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         149497                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9809480                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            21035585                       # Number of instructions committed
system.cpu0.commit.committedOps              21105656                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     65436130                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.322538                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.345882                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     58996178     90.16%     90.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3281049      5.01%     95.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       765101      1.17%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       248468      0.38%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       249853      0.38%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        86651      0.13%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        73103      0.11%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       208100      0.32%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1527627      2.33%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     65436130                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67620                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20853701                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4892314                       # Number of loads committed
system.cpu0.commit.membars                     105265                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       105928      0.50%      0.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15323516     72.60%     73.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6829      0.03%     73.14% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4895365     23.19%     96.35% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        768987      3.64%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         21105656                       # Class of committed instruction
system.cpu0.commit.refs                       5665214                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   21035585                       # Number of Instructions Simulated
system.cpu0.committedOps                     21105656                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.708368                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.708368                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             45811782                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                79672                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3500473                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              33290851                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4885750                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 15016614                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                441643                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               217606                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               861123                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8561694                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2168568                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     61393525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                46848                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1297                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38517301                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 215                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           19                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1039778                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.109754                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           5101967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4237090                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.493763                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          67016912                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.580851                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                41575713     62.04%     62.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14780442     22.05%     84.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8879065     13.25%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1369698      2.04%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  101968      0.15%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  103739      0.15%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  137025      0.20%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   23666      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   45596      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            67016912                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2727                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       10990771                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              461566                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5715496                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.371413                       # Inst execution rate
system.cpu0.iew.exec_refs                     9961710                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    990160                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               20824956                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7377662                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             73613                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           251121                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1089143                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30854278                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8971550                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           334766                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28973055                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                204895                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8427554                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                441643                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8787523                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       492220                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           10651                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          273                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2485348                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       316243                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           166                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       272134                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        189432                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20312523                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25797031                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.798735                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16224319                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.330699                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25879861                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                37286206                       # number of integer regfile reads
system.cpu0.int_regfile_writes               19153260                       # number of integer regfile writes
system.cpu0.ipc                              0.269660                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.269660                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           108503      0.37%      0.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19048074     64.99%     65.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7318      0.02%     65.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1917      0.01%     65.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1342      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             9128832     31.15%     96.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1009982      3.45%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            565      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              29307821                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3235                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6446                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3190                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3249                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     695961                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.023747                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 275102     39.53%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     18      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     39.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     39.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                408193     58.65%     98.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12589      1.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               24      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29892044                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         126475007                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25793841                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         40599808                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30631134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 29307821                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             223144                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9748624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           152938                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         73647                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6307584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     67016912                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.437320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.069444                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           52271252     78.00%     78.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            8011123     11.95%     89.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3112411      4.64%     94.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1482582      2.21%     96.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1080835      1.61%     98.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             417710      0.62%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             318533      0.48%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278686      0.42%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              43780      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       67016912                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.375704                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           113808                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4894                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7377662                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1089143                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6017                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        78007683                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7527768                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               33599582                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15748526                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1046132                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5645913                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5667613                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               188729                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             42222304                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              32065029                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23967239                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 14831262                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                241117                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                441643                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7207126                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8218717                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2733                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        42219571                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       5291386                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             72182                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4176633                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         72179                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    94793687                       # The number of ROB reads
system.cpu0.rob.rob_writes                   63412608                       # The number of ROB writes
system.cpu0.timesIdled                         113330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2573                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.126648                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4180415                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4260224                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           507347                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8011980                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11176                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15388                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4212                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8332953                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1767                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3306                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           438436                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4239922                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1440870                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         144769                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9952374                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19421304                       # Number of instructions committed
system.cpu1.commit.committedOps              19490824                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     60530115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.322002                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.352302                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54651511     90.29%     90.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3002155      4.96%     95.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       678593      1.12%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       212927      0.35%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       213392      0.35%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        67844      0.11%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        66807      0.11%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       196016      0.32%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1440870      2.38%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     60530115                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18683                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19247066                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4529208                       # Number of loads committed
system.cpu1.commit.membars                     104324                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       104324      0.54%      0.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14345813     73.60%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            214      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4532514     23.25%     97.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        507555      2.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19490824                       # Class of committed instruction
system.cpu1.commit.refs                       5040069                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19421304                       # Number of Instructions Simulated
system.cpu1.committedOps                     19490824                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.316232                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.316232                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             43425120                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                69560                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3465342                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              31876049                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2871781                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 14563798                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                440031                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               195498                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               817453                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8332953                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1873004                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     58869989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                24023                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      37039367                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1017884                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.129383                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2739162                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4191591                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.575096                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          62118183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.603390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.896057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                37550456     60.45%     60.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14297470     23.02%     83.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8564670     13.79%     97.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1349596      2.17%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   68494      0.11%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   88571      0.14%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  141532      0.23%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19290      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   38104      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            62118183                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2287372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              463167                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5437004                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.421587                       # Inst execution rate
system.cpu1.iew.exec_refs                     9046944                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    703628                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20075896                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7041601                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70625                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           244682                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              822505                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29384459                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8343316                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           327720                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27152565                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                196890                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7237396                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                440031                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7584255                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       443907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             875                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2512393                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       311644                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       271267                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        191900                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19452528                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24251050                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.798159                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15526210                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.376537                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24344686                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                34942326                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18156976                       # number of integer regfile writes
system.cpu1.ipc                              0.301547                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.301547                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           105847      0.39%      0.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18149415     66.05%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 283      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8497083     30.92%     97.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             727253      2.65%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27480285                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     613425                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022322                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 263203     42.91%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     42.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                348301     56.78%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1921      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              27987863                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         117837899                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24251050                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39278150                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29165540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27480285                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             218919                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9893635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           145721                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         74150                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6448173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     62118183                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.442387                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.071632                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           48276055     77.72%     77.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7455948     12.00%     89.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2998054      4.83%     94.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1439387      2.32%     96.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             982399      1.58%     98.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             364968      0.59%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             295118      0.48%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             265108      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41146      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       62118183                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.426676                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           118533                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4833                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7041601                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             822505                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1523                       # number of misc regfile reads
system.cpu1.numCycles                        64405555                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    21040291                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               31564379                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14684686                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                978786                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3617845                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5424200                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               194753                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40344447                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30623075                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23021685                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 14354406                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 75384                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                440031                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6748101                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8336999                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40344447                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5393421                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70119                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3874612                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70123                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    88521887                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60475936                       # The number of ROB writes
system.cpu1.timesIdled                          25222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.839377                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4406041                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4457779                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           521260                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8237415                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11530                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16036                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4506                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8560411                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1902                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3250                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           459584                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4386999                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1460534                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         152678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10563175                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            20064964                       # Number of instructions committed
system.cpu2.commit.committedOps              20138375                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63977712                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.314772                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.329118                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     57759219     90.28%     90.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3229550      5.05%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       729970      1.14%     96.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       240914      0.38%     96.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       216731      0.34%     97.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        69321      0.11%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        71969      0.11%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       199504      0.31%     97.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1460534      2.28%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63977712                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18801                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19887921                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4771791                       # Number of loads committed
system.cpu2.commit.membars                     110145                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       110145      0.55%      0.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14780195     73.39%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            222      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4775041     23.71%     97.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        472368      2.35%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         20138375                       # Class of committed instruction
system.cpu2.commit.refs                       5247409                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   20064964                       # Number of Instructions Simulated
system.cpu2.committedOps                     20138375                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.382848                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.382848                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             46255462                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                62759                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3714528                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33225184                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2949507                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15106048                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                461301                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               187012                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               883965                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8560411                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2131830                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     62134390                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                26897                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      38544778                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1045954                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.126117                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2998884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4417571                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.567864                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          65656283                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.590659                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.865957                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                39823664     60.65%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                15221452     23.18%     83.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8931569     13.60%     97.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1422517      2.17%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   59426      0.09%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   93668      0.14%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   43396      0.07%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22837      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   37754      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            65656283                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2220437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              487378                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5669556                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.419921                       # Inst execution rate
system.cpu2.iew.exec_refs                     9674783                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    627205                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               20244144                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7455261                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66103                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           256547                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              772116                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30637204                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9047578                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           352589                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28502828                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                200209                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8935972                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                461301                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9286154                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       494174                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             880                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2683470                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       296498                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           111                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       285971                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        201407                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20196264                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25229462                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.801102                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16179273                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.371695                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25338270                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36549988                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18990532                       # number of integer regfile writes
system.cpu2.ipc                              0.295609                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.295609                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           111723      0.39%      0.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18880913     65.43%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 269      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9209626     31.92%     97.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             652482      2.26%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28855417                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     662450                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022958                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 263079     39.71%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     39.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                397846     60.06%     99.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1525      0.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              29406144                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         124192752                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25229462                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         41136128                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30423086                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28855417                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             214118                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10498829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           163185                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         61440                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6845891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     65656283                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.439492                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.067637                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           51211084     78.00%     78.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7656359     11.66%     89.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3182960      4.85%     94.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1537616      2.34%     96.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1069030      1.63%     98.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             398568      0.61%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             295933      0.45%     99.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             262132      0.40%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              42601      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       65656283                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.425115                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           120742                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10451                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7455261                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             772116                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1578                       # number of misc regfile reads
system.cpu2.numCycles                        67876720                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17568783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               33469955                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15216706                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1031861                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3732939                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6371902                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               199716                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             42075710                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31940457                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           24079691                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 14920424                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 81564                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                461301                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7736202                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8862985                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        42075710                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5335462                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             63781                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  4262216                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         63825                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    93206599                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63083279                       # The number of ROB writes
system.cpu2.timesIdled                          25054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.524572                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4681399                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4751504                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           590277                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8260801                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12141                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          16190                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4049                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8580867                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1934                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3311                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           509823                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4244850                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1339903                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         143364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10612835                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19344949                       # Number of instructions committed
system.cpu3.commit.committedOps              19413706                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61576383                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.315278                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.309153                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     55247256     89.72%     89.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3388431      5.50%     95.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       819535      1.33%     96.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       266762      0.43%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       170463      0.28%     97.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        76573      0.12%     97.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        70242      0.11%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       197218      0.32%     97.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1339903      2.18%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61576383                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18883                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19171579                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4560512                       # Number of loads committed
system.cpu3.commit.membars                     103106                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       103106      0.53%      0.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14331493     73.82%     74.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            206      0.00%     74.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4563823     23.51%     97.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        414674      2.14%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19413706                       # Class of committed instruction
system.cpu3.commit.refs                       4978497                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19344949                       # Number of Instructions Simulated
system.cpu3.committedOps                     19413706                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.387654                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.387654                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             43290523                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                81487                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3887413                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32657237                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3184564                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 15480623                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                511542                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               241818                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               825236                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8580867                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2198945                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59628499                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                28027                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      38278037                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1183992                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.130938                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3071941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4693540                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.584094                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          63292488                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.611093                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.887818                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                37645553     59.48%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15210097     24.03%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8704058     13.75%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1406451      2.22%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   60490      0.10%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   93290      0.15%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  113963      0.18%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   20837      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   37749      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            63292488                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2241511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              541832                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5509524                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.419342                       # Inst execution rate
system.cpu3.iew.exec_refs                     9088104                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    536394                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19663433                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7215746                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             68672                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           306135                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              705100                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           29962237                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8551710                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           383241                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27481186                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                194203                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7862725                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                511542                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8198874                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       451814                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             845                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2655234                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       287115                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       294637                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        247195                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19364906                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24474459                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.800703                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15505547                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.373462                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24603398                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35211537                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18511551                       # number of integer regfile writes
system.cpu3.ipc                              0.295190                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.295190                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           104727      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18493742     66.37%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 213      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8714461     31.27%     98.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             550880      1.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27864427                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     595289                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021364                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 244686     41.10%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     41.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                349041     58.63%     99.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1562      0.26%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28354989                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         119775842                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24474459                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40510832                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29744624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 27864427                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             217613                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10548531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           159211                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         74249                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6911295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     63292488                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.440249                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.052823                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           49077416     77.54%     77.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7591361     11.99%     89.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3232738      5.11%     94.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1499646      2.37%     97.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1013712      1.60%     98.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             331812      0.52%     99.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             266450      0.42%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             238780      0.38%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              40573      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       63292488                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.425190                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           101495                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            3918                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7215746                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             705100                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1621                       # number of misc regfile reads
system.cpu3.numCycles                        65533999                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    19911879                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               31735260                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14696568                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                977405                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3996086                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5651501                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               187597                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41217378                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31325213                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23669648                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15220411                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 75916                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                511542                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6944865                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8973080                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41217378                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4884324                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             67281                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3883997                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         67284                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    90251100                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61770767                       # The number of ROB writes
system.cpu3.timesIdled                          24718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1312853                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               344069                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1969291                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              26904                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                635180                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3216623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5683062                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2575789                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       780620                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3422220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2233907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8612690                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3014527                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3098051                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311797                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2156377                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7648                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21313                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87676                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87161                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3098052                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           198                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8868274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8868274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223808576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               223808576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            25638                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3214888                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3214888    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3214888                       # Request fanout histogram
system.membus.respLayer1.occupancy        16570339160                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7663629429                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1426                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          714                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12366554.621849                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   24796204.872233                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          714    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    245102500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            714                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    33938003500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8829720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2105642                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2105642                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2105642                       # number of overall hits
system.cpu2.icache.overall_hits::total        2105642                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26188                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26188                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26188                       # number of overall misses
system.cpu2.icache.overall_misses::total        26188                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1726609000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1726609000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1726609000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1726609000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2131830                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2131830                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2131830                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2131830                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012284                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012284                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012284                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012284                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65931.304414                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65931.304414                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65931.304414                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65931.304414                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3051                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.914894                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24724                       # number of writebacks
system.cpu2.icache.writebacks::total            24724                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1464                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1464                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1464                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1464                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24724                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24724                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24724                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24724                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1611988000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1611988000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1611988000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1611988000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011598                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011598                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011598                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011598                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65199.320498                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65199.320498                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65199.320498                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65199.320498                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24724                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2105642                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2105642                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26188                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26188                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1726609000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1726609000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2131830                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2131830                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012284                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012284                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65931.304414                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65931.304414                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1464                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1464                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24724                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24724                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1611988000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1611988000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65199.320498                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65199.320498                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2196513                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24756                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            88.726491                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4288384                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4288384                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4259783                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4259783                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4259783                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4259783                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2629506                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2629506                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2629506                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2629506                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 196587758450                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 196587758450                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 196587758450                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 196587758450                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6889289                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6889289                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6889289                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6889289                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.381680                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.381680                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.381680                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.381680                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74762.239923                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74762.239923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74762.239923                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74762.239923                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     21341198                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        97357                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           518918                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1191                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    41.126340                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.743913                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1045400                       # number of writebacks
system.cpu2.dcache.writebacks::total          1045400                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1573602                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1573602                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1573602                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1573602                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1055904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1055904                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1055904                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1055904                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  81291625732                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  81291625732                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  81291625732                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  81291625732                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153267                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153267                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153267                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153267                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 76987.705068                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76987.705068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 76987.705068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76987.705068                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1045400                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3943697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3943697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2510929                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2510929                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 187687861500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 187687861500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6454626                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6454626                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.389012                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.389012                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74748.374606                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74748.374606                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1479197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1479197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1031732                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1031732                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  79265956500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  79265956500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159844                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159844                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76828.048854                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76828.048854                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       316086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        316086                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       118577                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       118577                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   8899896950                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8899896950                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       434663                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       434663                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.272802                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.272802                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75055.845147                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75055.845147                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        94405                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        94405                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24172                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24172                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2025669232                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2025669232                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.055611                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055611                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 83802.301506                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 83802.301506                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        37291                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        37291                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1445                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1445                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     37342000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37342000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        38736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        38736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.037304                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037304                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25842.214533                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25842.214533                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          602                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          602                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          843                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          843                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     13131500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     13131500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.021763                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.021763                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15577.105575                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15577.105575                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        31633                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        31633                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5840                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5840                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     46622000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     46622000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        37473                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        37473                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.155846                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.155846                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7983.219178                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7983.219178                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5787                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5787                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     41014000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     41014000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.154431                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.154431                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7087.264558                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7087.264558                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2369000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2369000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1077                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1077                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2173                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2173                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     29362000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     29362000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3250                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3250                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.668615                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.668615                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 13512.195122                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 13512.195122                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2173                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2173                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     27189000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     27189000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.668615                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.668615                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 12512.195122                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 12512.195122                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.917753                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5397258                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1057146                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.105499                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.917753                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.966180                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.966180                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14994614                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14994614                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1506                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          754                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13264059.018568                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27713910.007825                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          754    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    330096000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            754                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    32766623000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  10001100500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2172961                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2172961                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2172961                       # number of overall hits
system.cpu3.icache.overall_hits::total        2172961                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25984                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25984                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25984                       # number of overall misses
system.cpu3.icache.overall_misses::total        25984                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1729073499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1729073499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1729073499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1729073499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2198945                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2198945                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2198945                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2198945                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011817                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011817                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011817                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011817                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 66543.776901                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66543.776901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 66543.776901                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66543.776901                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5024                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    77.292308                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24621                       # number of writebacks
system.cpu3.icache.writebacks::total            24621                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1363                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1363                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24621                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24621                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24621                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24621                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1621788999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1621788999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1621788999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1621788999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.011197                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.011197                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.011197                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.011197                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 65870.151456                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 65870.151456                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 65870.151456                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 65870.151456                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24621                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2172961                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2172961                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25984                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25984                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1729073499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1729073499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2198945                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2198945                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011817                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011817                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 66543.776901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66543.776901                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1363                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24621                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24621                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1621788999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1621788999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.011197                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.011197                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 65870.151456                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 65870.151456                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2282187                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24653                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            92.572385                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4422511                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4422511                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4140931                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4140931                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4140931                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4140931                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2469563                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2469563                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2469563                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2469563                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 187583167075                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 187583167075                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 187583167075                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 187583167075                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6610494                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6610494                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6610494                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6610494                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.373582                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.373582                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.373582                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.373582                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75958.040785                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75958.040785                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75958.040785                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75958.040785                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     19548772                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       142882                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           475273                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1685                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    41.131670                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.796439                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       986117                       # number of writebacks
system.cpu3.dcache.writebacks::total           986117                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1472592                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1472592                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1472592                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1472592                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       996971                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       996971                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       996971                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       996971                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  76520092744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  76520092744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  76520092744                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  76520092744                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.150816                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.150816                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.150816                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.150816                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 76752.576298                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 76752.576298                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 76752.576298                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 76752.576298                       # average overall mshr miss latency
system.cpu3.dcache.replacements                986117                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3868335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3868335                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2362811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2362811                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 179553513000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 179553513000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6231146                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6231146                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.379194                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.379194                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75991.483449                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75991.483449                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1389285                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1389285                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       973526                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       973526                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  74611744000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  74611744000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.156235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.156235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76640.730705                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76640.730705                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       272596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        272596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       106752                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       106752                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8029654075                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8029654075                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       379348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       379348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.281409                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.281409                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 75217.832687                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75217.832687                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        83307                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        83307                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23445                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23445                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1908348744                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1908348744                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.061803                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.061803                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 81396.832758                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81396.832758                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        34912                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        34912                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1446                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1446                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     40145000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     40145000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        36358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        36358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.039771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.039771                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27762.793914                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27762.793914                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          549                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          549                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          897                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13661000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13661000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.024671                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.024671                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15229.654404                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15229.654404                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        29302                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        29302                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5762                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5762                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     45207500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     45207500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        35064                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        35064                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.164328                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.164328                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7845.800069                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7845.800069                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5715                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5715                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     39663500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     39663500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.162988                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.162988                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6940.244969                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6940.244969                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2279000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2279000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2108000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2108000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1089                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1089                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2222                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2222                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     31131999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     31131999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3311                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3311                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.671096                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.671096                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 14010.800630                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 14010.800630                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2222                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2222                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     28909999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     28909999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.671096                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.671096                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 13010.800630                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 13010.800630                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.793401                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5213852                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           998144                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.223547                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.793401                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.962294                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.962294                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14368569                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14368569                       # Number of data accesses
system.cpu0.numPwrStateTransitions                602                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          301                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12505098.006645                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   37639969.219384                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          301    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    374203500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            301                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    39003689000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3764034500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2052000                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2052000                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2052000                       # number of overall hits
system.cpu0.icache.overall_hits::total        2052000                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116567                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116567                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116567                       # number of overall misses
system.cpu0.icache.overall_misses::total       116567                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8313848479                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8313848479                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8313848479                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8313848479                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2168567                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2168567                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2168567                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2168567                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.053753                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.053753                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.053753                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.053753                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71322.488174                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71322.488174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71322.488174                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71322.488174                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        33052                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              495                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.771717                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109556                       # number of writebacks
system.cpu0.icache.writebacks::total           109556                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7010                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7010                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109557                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109557                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109557                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109557                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7784312979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7784312979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7784312979                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7784312979                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.050520                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.050520                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.050520                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.050520                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71052.629946                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71052.629946                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71052.629946                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71052.629946                       # average overall mshr miss latency
system.cpu0.icache.replacements                109556                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2052000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2052000                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116567                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8313848479                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8313848479                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2168567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2168567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.053753                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.053753                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71322.488174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71322.488174                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7010                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7010                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109557                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109557                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7784312979                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7784312979                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.050520                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.050520                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71052.629946                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71052.629946                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2163022                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109588                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            19.737763                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4446690                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4446690                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4376919                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4376919                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4376919                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4376919                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2741786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2741786                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2741786                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2741786                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 203414992176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 203414992176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 203414992176                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 203414992176                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7118705                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7118705                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7118705                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7118705                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.385152                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.385152                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.385152                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.385152                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74190.688907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74190.688907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74190.688907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74190.688907                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21046508                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       143687                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           517492                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2013                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.670209                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.379533                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1072359                       # number of writebacks
system.cpu0.dcache.writebacks::total          1072359                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1660543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1660543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1660543                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1660543                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1081243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1081243                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1081243                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1081243                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  82829664191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  82829664191                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  82829664191                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  82829664191                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.151888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.151888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.151888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.151888                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 76605.965718                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76605.965718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 76605.965718                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76605.965718                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1072358                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3847289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3847289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2539511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2539511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 189852202000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 189852202000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6386800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6386800                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.397619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.397619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74759.354065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74759.354065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1503267                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1503267                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1036244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1036244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  79329451000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  79329451000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162248                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162248                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76554.798870                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76554.798870                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       529630                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        529630                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       202275                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       202275                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13562790176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13562790176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       731905                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       731905                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.276368                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.276368                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67051.242991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67051.242991                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       157276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       157276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44999                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44999                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3500213191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3500213191                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061482                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 77784.243894                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77784.243894                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        35999                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        35999                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2364                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     58896000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     58896000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        38363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        38363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.061622                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.061622                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24913.705584                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24913.705584                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1896                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1896                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          468                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          468                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5328000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012199                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012199                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11384.615385                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        30618                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        30618                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6615                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6615                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     60230500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60230500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        37233                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        37233                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.177665                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.177665                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9105.139834                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9105.139834                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6577                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6577                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     53703500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     53703500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.176644                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.176644                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8165.348943                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8165.348943                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       632500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       632500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       582500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       582500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2041                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2041                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1570                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1570                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     27317500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     27317500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3611                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3611                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434783                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434783                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17399.681529                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17399.681529                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1569                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1569                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     25747500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     25747500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434506                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16410.133843                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16410.133843                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.483780                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5536423                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1081188                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.120685                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.483780                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.983868                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.983868                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15476980                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15476980                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              327151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              310068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              321786                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              312894                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1319487                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21878                       # number of overall hits
system.l2.overall_hits::.cpu0.data             327151                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8374                       # number of overall hits
system.l2.overall_hits::.cpu1.data             310068                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8665                       # number of overall hits
system.l2.overall_hits::.cpu2.data             321786                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8671                       # number of overall hits
system.l2.overall_hits::.cpu3.data             312894                       # number of overall hits
system.l2.overall_hits::total                 1319487                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            743284                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            666638                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16059                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            724001                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             15950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            673557                       # number of demand (read+write) misses
system.l2.demand_misses::total                2943384                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87678                       # number of overall misses
system.l2.overall_misses::.cpu0.data           743284                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16217                       # number of overall misses
system.l2.overall_misses::.cpu1.data           666638                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16059                       # number of overall misses
system.l2.overall_misses::.cpu2.data           724001                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            15950                       # number of overall misses
system.l2.overall_misses::.cpu3.data           673557                       # number of overall misses
system.l2.overall_misses::total               2943384                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7360178939                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  76775862909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1491645434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  70097189973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1459713953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  75355578427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1468355443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  70794406954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     304802932032                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7360178939                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  76775862909                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1491645434                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  70097189973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1459713953                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  75355578427                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1468355443                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  70794406954                       # number of overall miss cycles
system.l2.overall_miss_latency::total    304802932032                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1070435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24591                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          976706                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1045787                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          986451                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4262871                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1070435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24591                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         976706                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1045787                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         986451                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4262871                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.800303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.694376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.659469                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.682537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.649531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.692303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.647821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.682808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.690470                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.800303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.694376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.659469                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.682537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.649531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.692303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.647821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.682808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.690470                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83945.561475                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103292.769532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91980.356046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105150.306423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90896.939598                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104082.146885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92059.902382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105105.294658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103555.272446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83945.561475                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103292.769532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91980.356046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105150.306423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90896.939598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104082.146885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92059.902382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105105.294658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103555.272446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             297289                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14436                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.593585                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    350766                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              311797                       # number of writebacks
system.l2.writebacks::total                    311797                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          37909                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6536                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          36703                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6339                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          37669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          36411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              169602                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         37909                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6536                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         36703                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6339                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         37669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6376                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         36411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             169602                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       705375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9681                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       629935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       686332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       637146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2773782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       705375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9681                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       629935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       686332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       637146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       625448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3399230                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6376551949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67442967555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    850946943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  61537246598                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    830506963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  66194642569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    833123458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  62202060090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 266268046125                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6376551949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67442967555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    850946943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  61537246598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    830506963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  66194642569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    833123458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  62202060090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  36274533642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 302542579767                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.785160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.658961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.393681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.644959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.393140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.656283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.388855                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.645897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.650684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.785160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.658961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.393681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.644959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.393140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.656283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.388855                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.645897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.797404                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74129.575431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95612.925827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87898.661605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97688.248149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85443.103189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 96446.971100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87019.371005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97626.070147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95994.582893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74129.575431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95612.925827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87898.661605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97688.248149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85443.103189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 96446.971100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87019.371005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97626.070147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 57997.681089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89003.268319                       # average overall mshr miss latency
system.l2.replacements                        5232765                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       377913                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           377913                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       377913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       377913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2247758                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2247758                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2247758                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2247758                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       625448                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         625448                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  36274533642                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  36274533642                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 57997.681089                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 57997.681089                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             272                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  844                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           445                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           162                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                897                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      9508000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       608000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       449000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       689000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     11254000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          496                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          416                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          416                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.897177                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.353511                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.346154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.389423                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.515221                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21366.292135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4164.383562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3118.055556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4253.086420                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12546.265329                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          445                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           892                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8908000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3072500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      2962000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3300999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     18243499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.897177                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.348668                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.341346                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.387019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.512349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20017.977528                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21336.805556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20859.154930                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20503.099379                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20452.353139                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           716                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           493                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           490                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           467                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2166                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          925                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          586                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          663                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          637                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2811                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     18865498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     13428000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data     14273500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data     14152499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     60719497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1641                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1079                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1153                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4977                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.563681                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.543095                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.575022                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.576993                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.564798                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 20395.132973                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 22914.675768                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 21528.657617                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 22217.423862                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21600.674849                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          922                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          586                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          660                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          637                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2805                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18492999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11660500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     13340998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     12690000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     56184497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.561853                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.543095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.572420                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.576993                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.563593                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20057.482646                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19898.464164                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20213.633333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19921.507064                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20030.123708                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             4444                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             4970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20936                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          35271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          18582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          17128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89321                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3321196397                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1969446433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1933802410                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1811178908                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9035624148                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23026                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.819455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.830202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.807001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.775093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810116                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94162.240849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107385.301690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 104068.583037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105743.747548                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101159.012416                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1217                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          270                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          331                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          254                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2072                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        34054                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        16874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2897999410                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1768045941                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1725792418                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1621932414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8013770183                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.791181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.817980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.792626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.763599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.791324                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85100.117754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97844.269009                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 94558.786806                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96120.209435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91849.421575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8671                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              47588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16059                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        15950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           135904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7360178939                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1491645434                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1459713953                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1468355443                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11779893769                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24591                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.800303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.659469                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.649531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.647821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83945.561475                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91980.356046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90896.939598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92059.902382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86678.050455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1659                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6536                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6339                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6376                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         20910                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9681                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6376551949                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    850946943                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    830506963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    833123458                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8891129313                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.785160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.393681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.393140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.388855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74129.575431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87898.661605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85443.103189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87019.371005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77318.201932                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       319380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       306317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       317342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       307924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1250963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       708013                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       648298                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       705419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       656429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2718159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  73454666512                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  68127743540                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  73421776017                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  68983228046                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 283987414115                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1027393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       954615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1022761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       964353                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3969122                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.689136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.679120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.689720                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.680694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.684826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103747.624001                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105087.079615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104082.504181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105088.635703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104477.852147                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        36692                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        36433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        37338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        36157                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       146620                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       671321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       611865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       668081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       620272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2571539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  64544968145                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  59769200657                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  64468850151                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  60580127676                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 249363146629                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.653422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.640955                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.653213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.643200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.647886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96146.207470                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97683.640439                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 96498.553545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97667.035875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96970.392683                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          103                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               169                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           87                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           50                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             235                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1241495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       265999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       218998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       504499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2230991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          190                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           70                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           76                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           404                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.457895                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.700000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.720588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.657895                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.581683                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14270.057471                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5428.551020                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4469.346939                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 10089.980000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9493.578723                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           44                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          198                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1255496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       934496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       886494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       873997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3950483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.331579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.671429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.647059                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.578947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.490099                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19928.507937                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19882.893617                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20147.590909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19863.568182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19951.934343                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999849                       # Cycle average of tags in use
system.l2.tags.total_refs                     7136167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5233035                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.363677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.923459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.948807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.652763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.245504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.625933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.256670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.627124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.253059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.733430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.733099                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.389429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.103530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.119174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.105210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.073955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60401739                       # Number of tag accesses
system.l2.tags.data_accesses                 60401739                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5505216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      45142720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        619584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40319936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        622080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      43931328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        612736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      40781440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     26318464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          203853504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5505216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       619584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       622080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       612736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7359616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19955008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19955008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         705355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         629999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         686427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         637210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       411226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3185211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311797                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311797                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        128723616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1055532451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14487187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        942765541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         14545549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1027207539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         14327066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        953556483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    615381457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4766526888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    128723616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14487187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     14545549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     14327066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        172083417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      466590372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            466590372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      466590372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       128723616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1055532451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14487187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       942765541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        14545549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1027207539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        14327066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       953556483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    615381457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5233117260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    286282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    691830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    620841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    677053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    628320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    398650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000732815750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17693                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17693                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4997951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             270203                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3185212                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     311797                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3185212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   311797                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53523                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25515                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             91690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            109165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            117326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            160676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            486251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1021305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            167939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            131776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             79178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           147276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            80351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           158738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            80888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            90243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13848                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 115068996104                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15658445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            173788164854                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36743.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55493.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2419052                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  253613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3185212                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               311797                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  238551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  308872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  368858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  394954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  380803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  344198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  289317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  229226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  173137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  92367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  75319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  43248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  17458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  11274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       745307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.501862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.039068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.403722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       330372     44.33%     44.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       168162     22.56%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53414      7.17%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32492      4.36%     78.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22294      2.99%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16344      2.19%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12605      1.69%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9951      1.34%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        99673     13.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       745307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17693                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.000791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.572612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    349.198657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         16019     90.54%     90.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         1312      7.42%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          235      1.33%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           52      0.29%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           25      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           15      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            7      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            5      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           10      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17693                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.180693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16531     93.43%     93.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              216      1.22%     94.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              470      2.66%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              225      1.27%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              103      0.58%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               65      0.37%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.17%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.12%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17693                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              200428096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3425472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18322240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               203853568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19955008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4686.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       428.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4766.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    466.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    36.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42767695000                       # Total gap between requests
system.mem_ctrls.avgGap                      12229.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5505280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     44277120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       619584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     39733824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       622080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     43331392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       612736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     40212480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     25513600                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18322240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 128725112.057928457856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1035292888.572850942612                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14487186.815075626597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 929061000.873707890511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 14545548.584085846320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1013179763.940439820290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 14327066.064201429486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 940252992.423129558563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 596562031.177553772926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 428412795.925413250923                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       705355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       629999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       686427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       637210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       411226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       311797                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2817713479                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38028414637                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    446251940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35217726774                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    423900712                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  37525877750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    432990903                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  35581925518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  23313363141                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1075032957340                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32756.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53913.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46095.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55901.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43611.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54668.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45225.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     55840.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56692.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3447861.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2197099380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1167786015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6168103200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          636542460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3376217520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19241931750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        219073920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33006754245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        771.767855                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    403844280                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1428180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40935699220                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3124406880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1660654050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16192156260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          857865240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3376217520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19366909380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        113829600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44692038930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1044.994572                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    126920010                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1428180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41212623490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1480                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14258186.234818                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   31581488.644057                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          741    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    399879000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    32202407500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10565316000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1847136                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1847136                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1847136                       # number of overall hits
system.cpu1.icache.overall_hits::total        1847136                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25868                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25868                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25868                       # number of overall misses
system.cpu1.icache.overall_misses::total        25868                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1742187999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1742187999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1742187999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1742187999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1873004                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1873004                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1873004                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1873004                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013811                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013811                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013811                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013811                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67349.157221                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67349.157221                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67349.157221                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67349.157221                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2503                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.351852                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24591                       # number of writebacks
system.cpu1.icache.writebacks::total            24591                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1277                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1277                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1277                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24591                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24591                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24591                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24591                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1640440499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1640440499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1640440499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1640440499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.013129                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013129                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.013129                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013129                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66708.978854                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66708.978854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66708.978854                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66708.978854                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24591                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1847136                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1847136                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25868                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1742187999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1742187999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1873004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1873004                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013811                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013811                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67349.157221                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67349.157221                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1277                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1277                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24591                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24591                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1640440499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1640440499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.013129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66708.978854                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66708.978854                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1906810                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24623                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            77.440198                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3770599                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3770599                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3992171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3992171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3992171                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3992171                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2555925                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2555925                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2555925                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2555925                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 190928372585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 190928372585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 190928372585                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 190928372585                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6548096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6548096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6548096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6548096                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.390331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.390331                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.390331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.390331                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74700.303250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74700.303250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74700.303250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74700.303250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     19046231                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93843                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           467693                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1242                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    40.723789                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.557971                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       976092                       # number of writebacks
system.cpu1.dcache.writebacks::total           976092                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1569018                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1569018                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1569018                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1569018                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       986907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       986907                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       986907                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       986907                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  75775628250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  75775628250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  75775628250                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  75775628250                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150717                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150717                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150717                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150717                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76780.920847                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76780.920847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76780.920847                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76780.920847                       # average overall mshr miss latency
system.cpu1.dcache.replacements                976092                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3652503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3652503                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2423654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2423654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 181409068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 181409068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6076157                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6076157                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.398879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.398879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74849.408579                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74849.408579                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1459901                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1459901                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       963753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       963753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73722526500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73722526500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.158612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.158612                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76495.249820                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76495.249820                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       339668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        339668                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       132271                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       132271                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9519304085                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9519304085                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       471939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       471939                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.280271                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.280271                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71968.187169                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71968.187169                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       109117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       109117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2053101750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2053101750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.049061                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.049061                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88671.579425                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88671.579425                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35247                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35247                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1436                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1436                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40222500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40222500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        36683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        36683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.039146                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.039146                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28010.097493                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28010.097493                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          518                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          518                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          918                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          918                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.025025                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.025025                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13628.540305                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13628.540305                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        29336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        29336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6006                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6006                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     45024500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     45024500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35342                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.169939                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.169939                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7496.586747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7496.586747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5976                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5976                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     39222500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     39222500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.169091                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.169091                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6563.336680                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6563.336680                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2367500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2367500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2193500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2193500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1057                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1057                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2249                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2249                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     30414500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     30414500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3306                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3306                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.680278                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.680278                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13523.566029                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13523.566029                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2248                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2248                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     28163000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     28163000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.679976                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.679976                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12528.024911                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12528.024911                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.620663                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5055732                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           988322                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.115470                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.620663                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.956896                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956896                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14235147                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14235147                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42767723500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4191711                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       689710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3885536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4920968                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           877447                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23481                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          31839                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          574                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183492                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4008228                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          404                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          404                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3234987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2950452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3157562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2980004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12873481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14023168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    137139072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3147648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    124979392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3164672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    133836352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3151488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    126244352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              545686144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6180257                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22830144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10455502                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.690163                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.929282                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5713981     54.65%     54.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3066782     29.33%     83.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 997378      9.54%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 554977      5.31%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 122384      1.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10455502                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8574411740                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1613084186                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40297335                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1524001429                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40162266                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1649245130                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165250972                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1509760476                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40199548                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            37529                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
