Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 16 02:43:05 2023
| Host         : DESKTOP-OMSK9GI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controller_control_sets_placed.rpt
| Design       : vga_controller
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           17 |
| No           | No                    | Yes                    |              19 |            6 |
| No           | Yes                   | No                     |              30 |           10 |
| Yes          | No                    | No                     |              12 |            8 |
| Yes          | No                    | Yes                    |              80 |           24 |
| Yes          | Yes                   | No                     |              31 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal      |                              Enable Signal                              | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_rx_unit/n_next                             | debm/B1/AR[0]    |                1 |              4 |         4.00 |
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_tx_unit/n_next                             | debm/B1/AR[0]    |                1 |              4 |         4.00 |
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_rx_unit/E[0]                               | debm/B1/AR[0]    |                2 |              5 |         2.50 |
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_sequential_state_reg_reg[0][0] | debm/B1/AR[0]    |                1 |              8 |         8.00 |
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_sequential_state_reg_reg[2][0] | debm/B1/AR[0]    |                2 |              8 |         4.00 |
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_tx_unit/b_next_0                           | debm/B1/AR[0]    |                2 |              8 |         4.00 |
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_next                             | debm/B1/AR[0]    |                4 |             10 |         2.50 |
|  clk_modifier/clk_out1 | mouse_unit/vga_blue                                                     |                  |                8 |             12 |         1.50 |
|  clk_modifier/clk_out1 | mouse_unit/ps2_rxtx_unit/ps2_tx_unit/c_next_1                           | debm/B1/AR[0]    |                5 |             13 |         2.60 |
|  clk_modifier/clk_out1 |                                                                         |                  |               10 |             18 |         1.80 |
|  clk_modifier/clk_out1 |                                                                         | debm/B1/AR[0]    |                6 |             19 |         3.17 |
|  clk_modifier/clk_out1 | mouse_unit/E[0]                                                         | debm/B1/AR[0]    |                6 |             20 |         3.33 |
|  mouse_unit/btnm[0]    |                                                                         |                  |                7 |             20 |         2.86 |
|  clk_modifier/clk_out1 |                                                                         | hPos[30]_i_1_n_0 |               10 |             30 |         3.00 |
|  clk_modifier/clk_out1 | vPos                                                                    | vPos0            |               12 |             31 |         2.58 |
+------------------------+-------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


