// Seed: 1627168071
module module_0 (
    input  tri0 id_0,
    id_9,
    input  wor  id_1,
    id_10,
    input  wand id_2,
    input  wand id_3,
    output tri0 id_4,
    input  wire id_5,
    output wor  id_6,
    output tri  id_7
);
  integer id_11 = 1, id_12;
  assign id_11 = -1 / id_3;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    output wor id_2,
    input uwire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    input wire id_7
);
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_0,
      id_4,
      id_6,
      id_1,
      id_2
  );
  assign modCall_1.id_6 = 0;
  wire id_9, id_10;
  id_11(
      .id_0(id_2)
  );
  wire id_12;
endmodule
