# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/precision.log.suppressed
# Info: [9552]: Activated implementation lab10_whole_syst_struct_impl_18 in project C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s200ft256".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_arbiter_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/decode_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab6_decode_pipeline_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_register_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_regReadWrite.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_regFile_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab10_whole_syst(struct): Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_arbiter(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab6_decode_pipeline(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab5_rv32i_decoder(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.decode_proc(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab7_exe(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.func_reg(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.exe_proc(behav): Pre-processing...
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Info: [44506]: Module CAD_lib.lab8_mem_stage_struc(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_mem_stage_proc(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_writeback(mixed): Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_reg_tracker(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_regFile(struc){generic map (RegWidth => 32 RegSel => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_register_decoder(behav){generic map (InBits => 5)}: Pre-processing...
# Warning: [45540]: "C:/HDS/CAD/CAD_lib/hdl/lab9_register_decoder_behav.vhd", line 36: Index value might be out of prefix index constraints
# Info: [44506]: Module CAD_lib.lab9_regReadWrite(mixed){generic map (size => 32)}: Pre-processing...
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd", line 28: signal internal_pc has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd", line 27: signal bits_check has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd", line 28: signal data_bit has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd", line 39: signal wire_Data_to_wback has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 46: signal wire_overf_junk has never been used.
# Info: [44508]: Module CAD_lib.lab8_arbiter(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Compiling...
# Warning: [45702]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd", line 34: Initial value for get_sum[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab5_rv32i_decoder(behav): Compiling...
# Info: [44508]: Module CAD_lib.decode_proc(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab6_decode_pipeline(struc){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Compiling...
# Info: [44508]: Module CAD_lib.func_reg(behav): Compiling...
# Info: [44508]: Module CAD_lib.exe_proc(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab7_exe(struc){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab8_mem_stage_proc(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab8_mem_stage_struc(struc){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab8_writeback(mixed): Compiling...
# Info: [44508]: Module CAD_lib.lab9_reg_tracker(behav): Compiling...
# Warning: [45784]: "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd", line 30: Module CAD_lib.lab9_reg_tracker(behav), Net(s) tracker[31:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Warning: [45702]: "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd", line 27: Initial value for tracker[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd", line 30: Initial value for stall_flag is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44508]: Module CAD_lib.lab9_register_decoder(behav){generic map (InBits => 5)}: Compiling...
# Info: [44508]: Module CAD_lib.lab9_regReadWrite(mixed){generic map (size => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab9_regFile(struc){generic map (RegWidth => 32 RegSel => 5)}: Compiling...
# Info: [44523]: Root Module CAD_lib.lab10_whole_syst(struct): Compiling...
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 175: Inferred rom instance 'rtlcI4' of type 'rom_2_7_128_46'.
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 79: The driving logic for the net r has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 80: The driving logic for the net w has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 77: The driving logic for the net stall has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 77: Inferred rom instance 'rtlcI5' of type 'rom_3_6_64_47'.
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd", line 60: The driving logic for the net w has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd", line 60: Inferred rom instance 'rtlcI6' of type 'rom_1_6_64_48'.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2381.
# Info: [44835]: Total CPU time for compilation: 2.9 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18.
# Info: [4557]: 1 Instances are flattened in hierarchical block .cad_lib.lab6_decode_pipeline_32.struc_unfold_1819.
# Info: [4557]: 3 Instances are flattened in hierarchical block .cad_lib.lab7_exe_32.struc_unfold_1841.
# Info: [4557]: 2 Instances are flattened in hierarchical block .cad_lib.lab8_mem_stage_struc_32.struc_unfold_2273.
# Info: [4557]: 4 Instances are flattened in hierarchical block .cad_lib.lab10_whole_syst.struct.
# Info: [20013]: Precision will use 3 processor(s).
# Info: [15002]: Optimizing design view:.cad_lib.lab10_whole_syst.struct
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/lab10_whole_syst.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/lab10_whole_syst.ucf.
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 2.7 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/hds/precision.tcl
# COMMAND: report_area C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/lab10_whole_syst_area.rep -cell_usage
report_area C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/lab10_whole_syst_area.rep -cell_usage
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab10_whole_syst_struct_impl_18.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_18/precision.log.suppressed
# Info: [9552]: Activated implementation lab10_whole_syst_struct_impl_18 in project C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct_impl_19.
# Info: [9557]: Created implementation lab10_whole_syst_struct_impl_19 in project C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst_struct/lab10_whole_syst_struct.psp.
