#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a5b1a30050 .scope module, "RAM_2R2W_tb" "RAM_2R2W_tb" 2 10;
 .timescale -8 -12;
P_0x55a5b1a301d0 .param/l "DATA_SIZE" 0 2 12, +C4<00000000000000000000000000010000>;
P_0x55a5b1a30210 .param/l "RAM_DEPTH" 0 2 14, +C4<00000000000000000000000000100000>;
P_0x55a5b1a30250 .param/l "RAM_DEPTH_LOG2" 0 2 13, +C4<00000000000000000000000000000101>;
v0x55a5b1a8eda0_0 .net "RAM_full", 0 0, L_0x55a5b1a308a0;  1 drivers
v0x55a5b1a8ee60_0 .var "addr_in1", 4 0;
v0x55a5b1a8ef30_0 .var "addr_in2", 4 0;
v0x55a5b1a8f030_0 .var "clock", 0 0;
v0x55a5b1a8f100_0 .var "data_in1", 15 0;
v0x55a5b1a8f1a0_0 .var "data_in2", 15 0;
v0x55a5b1a8f270_0 .net "data_out1", 15 0, v0x55a5b1a8e4e0_0;  1 drivers
v0x55a5b1a8f340_0 .net "data_out2", 15 0, v0x55a5b1a8e5c0_0;  1 drivers
v0x55a5b1a8f410_0 .var "data_rden1", 0 0;
v0x55a5b1a8f4e0_0 .var "data_rden2", 0 0;
v0x55a5b1a8f5b0_0 .var "data_wren1", 0 0;
v0x55a5b1a8f680_0 .var "data_wren2", 0 0;
v0x55a5b1a8f750_0 .var "reset_n", 0 0;
E_0x55a5b1a6f1d0 .event posedge, v0x55a5b1a8e260_0;
S_0x55a5b1a6e1d0 .scope module, "RAM" "RAM_2R2W" 2 37, 3 13 0, S_0x55a5b1a30050;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "data_rden1"
    .port_info 3 /INPUT 1 "data_wren1"
    .port_info 4 /INPUT 1 "data_rden2"
    .port_info 5 /INPUT 1 "data_wren2"
    .port_info 6 /INPUT 16 "data_in1"
    .port_info 7 /INPUT 16 "data_in2"
    .port_info 8 /OUTPUT 16 "data_out1"
    .port_info 9 /OUTPUT 16 "data_out2"
    .port_info 10 /INPUT 5 "addr_in1"
    .port_info 11 /INPUT 5 "addr_in2"
    .port_info 12 /OUTPUT 1 "RAM_full"
P_0x55a5b1a6e3a0 .param/l "DATA_SIZE" 0 3 14, +C4<00000000000000000000000000010000>;
P_0x55a5b1a6e3e0 .param/l "RAM_DEPTH" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x55a5b1a6e420 .param/l "RAM_DEPTH_LOG2" 0 3 15, +C4<00000000000000000000000000000101>;
L_0x55a5b1a308a0 .functor OR 1, L_0x55a5b1a8f820, L_0x55a5b1a8f8f0, C4<0>, C4<0>;
v0x55a5b1a5da20_0 .net "RAM_full", 0 0, L_0x55a5b1a308a0;  alias, 1 drivers
v0x55a5b1a8dec0_0 .net *"_s1", 0 0, L_0x55a5b1a8f820;  1 drivers
v0x55a5b1a8df80_0 .net *"_s3", 0 0, L_0x55a5b1a8f8f0;  1 drivers
v0x55a5b1a8e050_0 .net "addr_in1", 4 0, v0x55a5b1a8ee60_0;  1 drivers
v0x55a5b1a8e130_0 .net "addr_in2", 4 0, v0x55a5b1a8ef30_0;  1 drivers
v0x55a5b1a8e260_0 .net "clock", 0 0, v0x55a5b1a8f030_0;  1 drivers
v0x55a5b1a8e320_0 .net "data_in1", 15 0, v0x55a5b1a8f100_0;  1 drivers
v0x55a5b1a8e400_0 .net "data_in2", 15 0, v0x55a5b1a8f1a0_0;  1 drivers
v0x55a5b1a8e4e0_0 .var "data_out1", 15 0;
v0x55a5b1a8e5c0_0 .var "data_out2", 15 0;
v0x55a5b1a8e6a0_0 .net "data_rden1", 0 0, v0x55a5b1a8f410_0;  1 drivers
v0x55a5b1a8e760_0 .net "data_rden2", 0 0, v0x55a5b1a8f4e0_0;  1 drivers
v0x55a5b1a8e820_0 .net "data_wren1", 0 0, v0x55a5b1a8f5b0_0;  1 drivers
v0x55a5b1a8e8e0_0 .net "data_wren2", 0 0, v0x55a5b1a8f680_0;  1 drivers
v0x55a5b1a8e9a0_0 .var/i "i", 31 0;
v0x55a5b1a8ea80 .array "memory", 0 31, 15 0;
v0x55a5b1a8eb40_0 .net "reset_n", 0 0, v0x55a5b1a8f750_0;  1 drivers
E_0x55a5b1a6f5a0/0 .event negedge, v0x55a5b1a8eb40_0;
E_0x55a5b1a6f5a0/1 .event posedge, v0x55a5b1a8e260_0;
E_0x55a5b1a6f5a0 .event/or E_0x55a5b1a6f5a0/0, E_0x55a5b1a6f5a0/1;
L_0x55a5b1a8f820 .reduce/and v0x55a5b1a8ee60_0;
L_0x55a5b1a8f8f0 .reduce/and v0x55a5b1a8ef30_0;
    .scope S_0x55a5b1a6e1d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5b1a8e9a0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55a5b1a6e1d0;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a5b1a8e4e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a5b1a8e5c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5b1a8e9a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55a5b1a8e9a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55a5b1a8e9a0_0;
    %store/vec4a v0x55a5b1a8ea80, 4, 0;
    %load/vec4 v0x55a5b1a8e9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a5b1a8e9a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55a5b1a6e1d0;
T_2 ;
    %wait E_0x55a5b1a6f5a0;
    %load/vec4 v0x55a5b1a8eb40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a5b1a8e4e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a5b1a8e5c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5b1a8e9a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55a5b1a8e9a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55a5b1a8e9a0_0;
    %store/vec4a v0x55a5b1a8ea80, 4, 0;
    %load/vec4 v0x55a5b1a8e9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a5b1a8e9a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a5b1a8e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55a5b1a8e320_0;
    %load/vec4 v0x55a5b1a8e050_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a5b1a8ea80, 0, 4;
T_2.4 ;
    %load/vec4 v0x55a5b1a8e6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55a5b1a8e050_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a5b1a8ea80, 4;
    %assign/vec4 v0x55a5b1a8e4e0_0, 0;
T_2.6 ;
    %load/vec4 v0x55a5b1a8e8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55a5b1a8e400_0;
    %load/vec4 v0x55a5b1a8e130_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a5b1a8ea80, 0, 4;
T_2.8 ;
    %load/vec4 v0x55a5b1a8e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x55a5b1a8e130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55a5b1a8ea80, 4;
    %assign/vec4 v0x55a5b1a8e5c0_0, 0;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a5b1a30050;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f680_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a5b1a8f100_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55a5b1a8f1a0_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a5b1a8ee60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a5b1a8ef30_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x55a5b1a30050;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x55a5b1a8f030_0;
    %inv;
    %assign/vec4 v0x55a5b1a8f030_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a5b1a30050;
T_5 ;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5b1a8f750_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a5b1a8ee60_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5b1a8f5b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x55a5b1a8f100_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f5b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a5b1a8ef30_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5b1a8f680_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 61185, 0, 16;
    %store/vec4 v0x55a5b1a8f1a0_0, 0, 16;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f680_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a5b1a8ee60_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5b1a8f410_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 75 "$display", v0x55a5b1a8f1a0_0, " : ", v0x55a5b1a8f270_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f410_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a5b1a8ef30_0, 0, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5b1a8f4e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 81 "$display", v0x55a5b1a8f100_0, " : ", v0x55a5b1a8f340_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5b1a8f4e0_0, 0, 1;
    %load/vec4 v0x55a5b1a8f270_0;
    %load/vec4 v0x55a5b1a8f1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a5b1a8f340_0;
    %load/vec4 v0x55a5b1a8f100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 2 85 "$display", "All test cases passed!" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 87 "$display", "Test failed..." {0 0 0};
T_5.1 ;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55a5b1a30050;
T_6 ;
    %vpi_call 2 92 "$dumpfile", "RAM_2R2W_tb.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a5b1a30050 {0 0 0};
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55a5b1a6f1d0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call 2 96 "$display", "Monitor: Timeout; Test failed..." {0 0 0};
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAM_2R2W_tb.v";
    "RAM_2R2W.v";
