{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 21:07:52 2016 " "Info: Processing started: Wed Dec 07 21:07:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div5M:comb_3\|o_clk " "Info: Detected ripple clock \"clk_div5M:comb_3\|o_clk\" as buffer" {  } { { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 197 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div5M:comb_3\|o_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register clk_div5M:comb_3\|cnt\[9\] register clk_div5M:comb_3\|cnt\[22\] 228.0 MHz 4.386 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 228.0 MHz between source register \"clk_div5M:comb_3\|cnt\[9\]\" and destination register \"clk_div5M:comb_3\|cnt\[22\]\" (period= 4.386 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.145 ns + Longest register register " "Info: + Longest register to register delay is 4.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div5M:comb_3\|cnt\[9\] 1 REG LCFF_X1_Y13_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'clk_div5M:comb_3\|cnt\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div5M:comb_3|cnt[9] } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.322 ns) 1.208 ns clk_div5M:comb_3\|Equal0~0 2 COMB LCCOMB_X1_Y12_N30 2 " "Info: 2: + IC(0.886 ns) + CELL(0.322 ns) = 1.208 ns; Loc. = LCCOMB_X1_Y12_N30; Fanout = 2; COMB Node = 'clk_div5M:comb_3\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { clk_div5M:comb_3|cnt[9] clk_div5M:comb_3|Equal0~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.322 ns) 2.388 ns clk_div5M:comb_3\|Equal0~2 3 COMB LCCOMB_X1_Y13_N2 1 " "Info: 3: + IC(0.858 ns) + CELL(0.322 ns) = 2.388 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 1; COMB Node = 'clk_div5M:comb_3\|Equal0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { clk_div5M:comb_3|Equal0~0 clk_div5M:comb_3|Equal0~2 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 2.869 ns clk_div5M:comb_3\|Equal0~7 4 COMB LCCOMB_X1_Y13_N8 9 " "Info: 4: + IC(0.303 ns) + CELL(0.178 ns) = 2.869 ns; Loc. = LCCOMB_X1_Y13_N8; Fanout = 9; COMB Node = 'clk_div5M:comb_3\|Equal0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { clk_div5M:comb_3|Equal0~2 clk_div5M:comb_3|Equal0~7 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.322 ns) 4.049 ns clk_div5M:comb_3\|cnt~0 5 COMB LCCOMB_X1_Y12_N24 1 " "Info: 5: + IC(0.858 ns) + CELL(0.322 ns) = 4.049 ns; Loc. = LCCOMB_X1_Y12_N24; Fanout = 1; COMB Node = 'clk_div5M:comb_3\|cnt~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { clk_div5M:comb_3|Equal0~7 clk_div5M:comb_3|cnt~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 198 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.145 ns clk_div5M:comb_3\|cnt\[22\] 6 REG LCFF_X1_Y12_N25 4 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 4.145 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 4; REG Node = 'clk_div5M:comb_3\|cnt\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clk_div5M:comb_3|cnt~0 clk_div5M:comb_3|cnt[22] } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.240 ns ( 29.92 % ) " "Info: Total cell delay = 1.240 ns ( 29.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.905 ns ( 70.08 % ) " "Info: Total interconnect delay = 2.905 ns ( 70.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.145 ns" { clk_div5M:comb_3|cnt[9] clk_div5M:comb_3|Equal0~0 clk_div5M:comb_3|Equal0~2 clk_div5M:comb_3|Equal0~7 clk_div5M:comb_3|cnt~0 clk_div5M:comb_3|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.145 ns" { clk_div5M:comb_3|cnt[9] {} clk_div5M:comb_3|Equal0~0 {} clk_div5M:comb_3|Equal0~2 {} clk_div5M:comb_3|Equal0~7 {} clk_div5M:comb_3|cnt~0 {} clk_div5M:comb_3|cnt[22] {} } { 0.000ns 0.886ns 0.858ns 0.303ns 0.858ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.860 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns clk_div5M:comb_3\|cnt\[22\] 3 REG LCFF_X1_Y12_N25 4 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N25; Fanout = 4; REG Node = 'clk_div5M:comb_3\|cnt\[22\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { CLOCK_50~clkctrl clk_div5M:comb_3|cnt[22] } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div5M:comb_3|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div5M:comb_3|cnt[22] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.862 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns clk_div5M:comb_3\|cnt\[9\] 3 REG LCFF_X1_Y13_N29 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'clk_div5M:comb_3\|cnt\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { CLOCK_50~clkctrl clk_div5M:comb_3|cnt[9] } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div5M:comb_3|cnt[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div5M:comb_3|cnt[9] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div5M:comb_3|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div5M:comb_3|cnt[22] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div5M:comb_3|cnt[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div5M:comb_3|cnt[9] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 203 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.145 ns" { clk_div5M:comb_3|cnt[9] clk_div5M:comb_3|Equal0~0 clk_div5M:comb_3|Equal0~2 clk_div5M:comb_3|Equal0~7 clk_div5M:comb_3|cnt~0 clk_div5M:comb_3|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.145 ns" { clk_div5M:comb_3|cnt[9] {} clk_div5M:comb_3|Equal0~0 {} clk_div5M:comb_3|Equal0~2 {} clk_div5M:comb_3|Equal0~7 {} clk_div5M:comb_3|cnt~0 {} clk_div5M:comb_3|cnt[22] {} } { 0.000ns 0.886ns 0.858ns 0.303ns 0.858ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div5M:comb_3|cnt[22] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div5M:comb_3|cnt[22] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { CLOCK_50 CLOCK_50~clkctrl clk_div5M:comb_3|cnt[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clk_div5M:comb_3|cnt[9] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LEDG\[0\]~reg0 KEY\[0\] CLOCK_50 0.991 ns register " "Info: tsu for register \"LEDG\[0\]~reg0\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 0.991 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.111 ns + Longest pin register " "Info: + Longest pin to register delay is 7.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.361 ns) + CELL(0.319 ns) 6.544 ns LEDG~0 2 COMB LCCOMB_X49_Y8_N6 2 " "Info: 2: + IC(5.361 ns) + CELL(0.319 ns) = 6.544 ns; Loc. = LCCOMB_X49_Y8_N6; Fanout = 2; COMB Node = 'LEDG~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.680 ns" { KEY[0] LEDG~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 7.015 ns LEDG\[0\]~reg0feeder 3 COMB LCCOMB_X49_Y8_N0 1 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 7.015 ns; Loc. = LCCOMB_X49_Y8_N0; Fanout = 1; COMB Node = 'LEDG\[0\]~reg0feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { LEDG~0 LEDG[0]~reg0feeder } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 170 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.111 ns LEDG\[0\]~reg0 4 REG LCFF_X49_Y8_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.111 ns; Loc. = LCFF_X49_Y8_N1; Fanout = 2; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LEDG[0]~reg0feeder LEDG[0]~reg0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 170 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.457 ns ( 20.49 % ) " "Info: Total cell delay = 1.457 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.654 ns ( 79.51 % ) " "Info: Total interconnect delay = 5.654 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { KEY[0] LEDG~0 LEDG[0]~reg0feeder LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { KEY[0] {} KEY[0]~combout {} LEDG~0 {} LEDG[0]~reg0feeder {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 5.361ns 0.293ns 0.000ns } { 0.000ns 0.864ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 170 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.082 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.879 ns) 2.578 ns clk_div5M:comb_3\|o_clk 2 REG LCFF_X2_Y13_N7 1 " "Info: 2: + IC(0.673 ns) + CELL(0.879 ns) = 2.578 ns; Loc. = LCFF_X2_Y13_N7; Fanout = 1; REG Node = 'clk_div5M:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50 clk_div5M:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.000 ns) 4.498 ns clk_div5M:comb_3\|o_clk~clkctrl 3 COMB CLKCTRL_G11 18 " "Info: 3: + IC(1.920 ns) + CELL(0.000 ns) = 4.498 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk_div5M:comb_3\|o_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 6.082 ns LEDG\[0\]~reg0 4 REG LCFF_X49_Y8_N1 2 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.082 ns; Loc. = LCFF_X49_Y8_N1; Fanout = 2; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clk_div5M:comb_3|o_clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 170 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 41.22 % ) " "Info: Total cell delay = 2.507 ns ( 41.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 58.78 % ) " "Info: Total interconnect delay = 3.575 ns ( 58.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { CLOCK_50 clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div5M:comb_3|o_clk {} clk_div5M:comb_3|o_clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.673ns 1.920ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.111 ns" { KEY[0] LEDG~0 LEDG[0]~reg0feeder LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.111 ns" { KEY[0] {} KEY[0]~combout {} LEDG~0 {} LEDG[0]~reg0feeder {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 5.361ns 0.293ns 0.000ns } { 0.000ns 0.864ns 0.319ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { CLOCK_50 clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div5M:comb_3|o_clk {} clk_div5M:comb_3|o_clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.673ns 1.920ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[6\] LEDR\[6\]~reg0 10.680 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[6\]\" through register \"LEDR\[6\]~reg0\" is 10.680 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.082 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.879 ns) 2.578 ns clk_div5M:comb_3\|o_clk 2 REG LCFF_X2_Y13_N7 1 " "Info: 2: + IC(0.673 ns) + CELL(0.879 ns) = 2.578 ns; Loc. = LCFF_X2_Y13_N7; Fanout = 1; REG Node = 'clk_div5M:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50 clk_div5M:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.000 ns) 4.498 ns clk_div5M:comb_3\|o_clk~clkctrl 3 COMB CLKCTRL_G11 18 " "Info: 3: + IC(1.920 ns) + CELL(0.000 ns) = 4.498 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk_div5M:comb_3\|o_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 6.082 ns LEDR\[6\]~reg0 4 REG LCFF_X49_Y8_N9 2 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.082 ns; Loc. = LCFF_X49_Y8_N9; Fanout = 2; REG Node = 'LEDR\[6\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clk_div5M:comb_3|o_clk~clkctrl LEDR[6]~reg0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 41.22 % ) " "Info: Total cell delay = 2.507 ns ( 41.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 58.78 % ) " "Info: Total interconnect delay = 3.575 ns ( 58.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { CLOCK_50 clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl LEDR[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div5M:comb_3|o_clk {} clk_div5M:comb_3|o_clk~clkctrl {} LEDR[6]~reg0 {} } { 0.000ns 0.000ns 0.673ns 1.920ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 185 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.321 ns + Longest register pin " "Info: + Longest register to pin delay is 4.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDR\[6\]~reg0 1 REG LCFF_X49_Y8_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y8_N9; Fanout = 2; REG Node = 'LEDR\[6\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6]~reg0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(2.840 ns) 4.321 ns LEDR\[6\] 2 PIN PIN_Y18 0 " "Info: 2: + IC(1.481 ns) + CELL(2.840 ns) = 4.321 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'LEDR\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { LEDR[6]~reg0 LEDR[6] } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 65.73 % ) " "Info: Total cell delay = 2.840 ns ( 65.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.481 ns ( 34.27 % ) " "Info: Total interconnect delay = 1.481 ns ( 34.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { LEDR[6]~reg0 LEDR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.321 ns" { LEDR[6]~reg0 {} LEDR[6] {} } { 0.000ns 1.481ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { CLOCK_50 clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl LEDR[6]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div5M:comb_3|o_clk {} clk_div5M:comb_3|o_clk~clkctrl {} LEDR[6]~reg0 {} } { 0.000ns 0.000ns 0.673ns 1.920ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.321 ns" { LEDR[6]~reg0 LEDR[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.321 ns" { LEDR[6]~reg0 {} LEDR[6] {} } { 0.000ns 1.481ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDR\[0\]~reg0 KEY\[0\] CLOCK_50 -0.266 ns register " "Info: th for register \"LEDR\[0\]~reg0\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is -0.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.082 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.879 ns) 2.578 ns clk_div5M:comb_3\|o_clk 2 REG LCFF_X2_Y13_N7 1 " "Info: 2: + IC(0.673 ns) + CELL(0.879 ns) = 2.578 ns; Loc. = LCFF_X2_Y13_N7; Fanout = 1; REG Node = 'clk_div5M:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50 clk_div5M:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.000 ns) 4.498 ns clk_div5M:comb_3\|o_clk~clkctrl 3 COMB CLKCTRL_G11 18 " "Info: 3: + IC(1.920 ns) + CELL(0.000 ns) = 4.498 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'clk_div5M:comb_3\|o_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.602 ns) 6.082 ns LEDR\[0\]~reg0 4 REG LCFF_X49_Y8_N25 2 " "Info: 4: + IC(0.982 ns) + CELL(0.602 ns) = 6.082 ns; Loc. = LCFF_X49_Y8_N25; Fanout = 2; REG Node = 'LEDR\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clk_div5M:comb_3|o_clk~clkctrl LEDR[0]~reg0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 41.22 % ) " "Info: Total cell delay = 2.507 ns ( 41.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.575 ns ( 58.78 % ) " "Info: Total interconnect delay = 3.575 ns ( 58.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { CLOCK_50 clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl LEDR[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div5M:comb_3|o_clk {} clk_div5M:comb_3|o_clk~clkctrl {} LEDR[0]~reg0 {} } { 0.000ns 0.000ns 0.673ns 1.920ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 185 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.634 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns KEY\[0\] 1 PIN PIN_R22 17 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 17; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.355 ns) + CELL(0.319 ns) 6.538 ns LEDR~0 2 COMB LCCOMB_X49_Y8_N24 1 " "Info: 2: + IC(5.355 ns) + CELL(0.319 ns) = 6.538 ns; Loc. = LCCOMB_X49_Y8_N24; Fanout = 1; COMB Node = 'LEDR~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.674 ns" { KEY[0] LEDR~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.634 ns LEDR\[0\]~reg0 3 REG LCFF_X49_Y8_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.634 ns; Loc. = LCFF_X49_Y8_N25; Fanout = 2; REG Node = 'LEDR\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { LEDR~0 LEDR[0]~reg0 } "NODE_NAME" } } { "de1_top.v" "" { Text "C:/Users/70404/Downloads/1116/1116/de1_top.v" 185 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 19.28 % ) " "Info: Total cell delay = 1.279 ns ( 19.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.355 ns ( 80.72 % ) " "Info: Total interconnect delay = 5.355 ns ( 80.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.634 ns" { KEY[0] LEDR~0 LEDR[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.634 ns" { KEY[0] {} KEY[0]~combout {} LEDR~0 {} LEDR[0]~reg0 {} } { 0.000ns 0.000ns 5.355ns 0.000ns } { 0.000ns 0.864ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.082 ns" { CLOCK_50 clk_div5M:comb_3|o_clk clk_div5M:comb_3|o_clk~clkctrl LEDR[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.082 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div5M:comb_3|o_clk {} clk_div5M:comb_3|o_clk~clkctrl {} LEDR[0]~reg0 {} } { 0.000ns 0.000ns 0.673ns 1.920ns 0.982ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.634 ns" { KEY[0] LEDR~0 LEDR[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.634 ns" { KEY[0] {} KEY[0]~combout {} LEDR~0 {} LEDR[0]~reg0 {} } { 0.000ns 0.000ns 5.355ns 0.000ns } { 0.000ns 0.864ns 0.319ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 07 21:07:53 2016 " "Info: Processing ended: Wed Dec 07 21:07:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
