Invoking simulator...
SimCMD>./simv -ucli +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/yzb/fwrisc/fwrisc_uart/rtl/uart/vsim/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Jul 16 16:08 2019
SimCMD>run
*Verdi3* WARNING: fsdbDumpfile - One FSDB file has already opened for dumping.
*Verdi3* : Begin traversing the scope (uart_tb), layer (0).
*Verdi3* : End of traversing.
*Verdi3* WARNING: 

  $fsdbDumpMem is obsolete. Use $fsdbDumpMDA instead.
  This may result in a larger FSDB file size as $fsdbDumpMDA will
  dump the memory contents with every change instead of only when
  the command is called.

UART:Â «
uart_transceiver.sv, 45 : 	if(sys_rst)
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4678620000 ps
CPU Time:      0.530 seconds;       Data structure size:   0.0Mb
Tue Jul 16 17:23:32 2019

VERDI_SIM_Terminated

