// Seed: 402914625
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wire id_2
);
  wire id_4;
  wire id_5 = id_4;
  logic [7:0] id_6;
  assign id_6[1'b0] = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input logic id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    input wor id_6,
    output logic id_7,
    output supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    output wand id_11,
    input tri1 id_12,
    output wand id_13
);
  always @(posedge 1'd0 or id_3) id_7 <= id_2;
  module_0(
      id_3, id_8, id_11
  );
endmodule
