{"type": "meta", "device": "ES9821", "schema": "es-reg-map-minimal-v1", "source": "app/eqcore/maps/es9821_registers_revised.csv", "fields": ["addr", "register num", "name", "reset", "bits"]}
{"addr": "0xC0", "register num": 192, "name": "PLL SOFT RESET", "reset": "0b11000000", "bits": [{"name": "AO_SOFT_RESET", "msb": 7, "lsb": 7}, {"name": "PLL_SOFT_RESET", "msb": 6, "lsb": 6}, {"name": "RESERVED", "msb": 5, "lsb": 1}, {"name": "PLL_CLK_PHASE", "msb": 0, "lsb": 0}]}
//{"addr": "0xFE", "register num": 254, "name": "Delay special op", "reset": "0b00000000", "bits": [{"name": "Delay special op", "msb": 7, "lsb": 0}]}
//{"addr": "0x03", "register num": 3, "name": "I2S/TDM MASTER CLK CONFIG", "reset": "0b00000011", "bits": [{"name": "SELECT_I2S_TDM_HALF", "msb": 7, "lsb": 7}, {"name": "SELECT_I2S_TDM_NUM", "msb": 6, "lsb": 0}]}
//{"addr": "0x04", "register num": 4, "name": "I2S/TDM MASTER MODE CONFIG", "reset": "0b00000111", "bits": [{"name": "MASTER_BCK_DIV1", "msb": 7, "lsb": 7}, {"name": "MASTER_WS_IDLE", "msb": 6, "lsb": 6}, {"name": "MASTER_FRAME_LENGTH", "msb": 5, "lsb": 4}, {"name": "MASTER_WS_PULSE_MODE", "msb": 3, "lsb": 3}, {"name": "MASTER_BCK_INVERT", "msb": 2, "lsb": 2}, {"name": "MASTER_WS_INVERT", "msb": 1, "lsb": 1}, {"name": "MASTER_MODE_ENABLE", "msb": 0, "lsb": 0}]}
//{"addr": "0x05", "register num": 5, "name": "TDM CONFIG1", "reset": "0b00000100", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 3}, {"name": "TDM_VALID_EDGE", "msb": 2, "lsb": 2}, {"name": "TDM_LJ", "msb": 1, "lsb": 1}, {"name": "TDM_LENGTH", "msb": 0, "lsb": 0}]}
//{"addr": "0x06", "register num": 6, "name": "TDM CONFIG2", "reset": "0b00000003", "bits": [{"name": "MASTER_WS_SCALE", "msb": 7, "lsb": 5}, {"name": "TDM_CH_NUM", "msb": 4, "lsb": 0}]}
//{"addr": "0x07", "register num": 7, "name": "TDM SLOT CONFIG CH1", "reset": "0bxx000000", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 6}, {"name": "SLAVE_BCK_INVERT", "msb": 5, "lsb": 5}, {"name": "TDM_SLOT_SEL_CH1", "msb": 4, "lsb": 0}]}
//{"addr": "0x08", "register num": 8, "name": "TDM SLOT CONFIG CH2", "reset": "0b00000001", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 5}, {"name": "TDM_SLOT_SEL_CH2", "msb": 4, "lsb": 0}]}
//{"addr": "0x1A", "register num": 26, "name": "GPIO1/2 CONFIG", "reset": "0b00100010", "bits": [{"name": "GPIO2_CFG", "msb": 7, "lsb": 4}, {"name": "GPIO1_CFG", "msb": 3, "lsb": 0}]}
//{"addr": "0x1B", "register num": 27, "name": "GPIO3/4 CONFIG", "reset": "0b10010010", "bits": [{"name": "GPIO4_CFG", "msb": 7, "lsb": 4}, {"name": "GPIO3_CFG", "msb": 3, "lsb": 0}]}
//{"addr": "0x1C", "register num": 28, "name": "GPIO5 CONFIG", "reset": "0b00001000", "bits": [{"name": "GPIO5_READ", "msb": 7, "lsb": 7}, {"name": "RESERVED", "msb": 6, "lsb": 4}, {"name": "GPIO5_CFG", "msb": 3, "lsb": 0}]}
//{"addr": "0x1D", "register num": 29, "name": "GPIO SETTINGS 1", "reset": "0b01111111", "bits": [{"name": "GPIO3_SDB", "msb": 7, "lsb": 7}, {"name": "GPIO2_SDB", "msb": 6, "lsb": 6}, {"name": "GPIO1_SDB", "msb": 5, "lsb": 5}, {"name": "GPIO5_OE", "msb": 4, "lsb": 4}, {"name": "GPIO4_OE", "msb": 3, "lsb": 3}, {"name": "GPIO3_OE", "msb": 2, "lsb": 2}, {"name": "GPIO2_OE", "msb": 1, "lsb": 1}, {"name": "GPIO1_OE", "msb": 0, "lsb": 0}]}
//{"addr": "0x1E", "register num": 30, "name": "GPIO SETTINGS 2", "reset": "0b00000000", "bits": [{"name": "INVERT_GPIO1", "msb": 7, "lsb": 7}, {"name": "GPIO5_WK_EN", "msb": 6, "lsb": 6}, {"name": "GPIO4_WK_EN", "msb": 5, "lsb": 5}, {"name": "GPIO3_WK_EN", "msb": 4, "lsb": 4}, {"name": "GPIO2_WK_EN", "msb": 3, "lsb": 3}, {"name": "GPIO1_WK_EN", "msb": 2, "lsb": 2}, {"name": "GPIO5_SDB", "msb": 1, "lsb": 1}, {"name": "GPIO4_SDB", "msb": 0, "lsb": 0}]}
//{"addr": "0x1F", "register num": 31, "name": "GPIO SETTINGS 3", "reset": "0b00000000", "bits": [{"name": "GPIO4_READ", "msb": 7, "lsb": 7}, {"name": "GPIO3_READ", "msb": 6, "lsb": 6}, {"name": "GPIO2_READ", "msb": 5, "lsb": 5}, {"name": "GPIO1_READ", "msb": 4, "lsb": 4}, {"name": "INVERT_GPIO5", "msb": 3, "lsb": 3}, {"name": "INVERT_GPIO4", "msb": 2, "lsb": 2}, {"name": "INVERT_GPIO3", "msb": 1, "lsb": 1}, {"name": "INVERT_GPIO2", "msb": 0, "lsb": 0}]}
{"addr": "0x29", "register num": 41, "name": "ADC DATAPATH CONTROL", "reset": "0b100xxx00", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 7}, {"name": "ADC_BYPASS_FIR2X", "msb": 6, "lsb": 6}, {"name": "ADC_BYPASS_FIR4X", "msb": 5, "lsb": 5}, {"name": "RESERVED", "msb": 4, "lsb": 2}, {"name": "CH1_AVR", "msb": 1, "lsb": 1}, {"name": "MONO_MODE", "msb": 0, "lsb": 0}]}
{"addr": "0x2A", "register num": 42, "name": "ADC DC BLOCKING & SCALE CONFIG", "reset": "0b00001111", "bits": [{"name": "ADC_DATA_SCALE_CH2", "msb": 7, "lsb": 6}, {"name": "ADC_DATA_SCALE_CH1", "msb": 5, "lsb": 4}, {"name": "ADC_SELECT_DC_BLOCK_CH2", "msb": 3, "lsb": 3}, {"name": "ADC_SELECT_DC_BLOCK_CH1", "msb": 2, "lsb": 2}, {"name": "ADC_ENABLE_DC_BLOCK_CH2", "msb": 1, "lsb": 1}, {"name": "ADC_ENABLE_DC_BLOCK_CH1", "msb": 0, "lsb": 0}]}
//{"addr": "0x36", "register num": 54, "name": "ADC VOLUME RATE", "reset": "0b00000000", "bits": [{"name": "ADC_VOLUME_RATE", "msb": 7, "lsb": 0}]}
{"addr": "0x3F", "register num": 63, "name": "ADC 16 BIT DEPTH", "reset": "0b11111111", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 2}, {"name": "ENABLE_16BIT_CH2", "msb": 1, "lsb": 1}, {"name": "ENABLE_16BIT_CH1", "msb": 0, "lsb": 0}]}
{"addr": "0x40", "register num": 64, "name": "ADC FIR FILTER", "reset": "0b10000000", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 5}, {"name": "ADC_FILTER_SHAPE", "msb": 4, "lsb": 2}, {"name": "ENABLE_32BIT_CH2", "msb": 1, "lsb": 1}, {"name": "ENABLE_32BIT_CH1", "msb": 0, "lsb": 0}]}
//{"addr": "0xC1", "register num": 193, "name": "PLL CLOCK SELECT", "reset": "0b01100001", "bits": [{"name": "RESERVED", "msb": 7, "lsb": 7}, {"name": "EN_ADC_CLK", "msb": 6, "lsb": 6}, {"name": "SEL_PLL_IN", "msb": 5, "lsb": 4}, {"name": "EN_PLL_CLKIN", "msb": 3, "lsb": 3}, {"name": "SEL_SYSCLK_IN", "msb": 2, "lsb": 1}, {"name": "RESERVED", "msb": 0, "lsb": 0}]}
{"addr": "0x00", "register num": 0, "name": "SYS CONFIG", "reset": "0b01101110", "bits": [{"name": "SOFT_RESET", "msb": 7, "lsb": 7}, {"name": "AUTO_FS_DETECT_BLOCK_64FS", "msb": 6, "lsb": 6}, {"name": "AUTO_FS_DETECT", "msb": 5, "lsb": 5}, {"name": "ENABLE_64FS_MODE", "msb": 4, "lsb": 4}, {"name": "ENABLE_SPDIF_ENCODE", "msb": 3, "lsb": 3}, {"name": "ENABLE_TDM_ENCODE", "msb": 2, "lsb": 2}, {"name": "ENABLE_ADC", "msb": 1, "lsb": 1}, {"name": "RESERVED", "msb": 0, "lsb": 0}]}