m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/lez/intelFPGA/20.1/modelsim_ase/bin
valu
!s110 1766034601
!i10b 1
!s100 :ES;fY]ilhc8K[Kdg>LXH0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IHTbQ[?:1lI9845R=O]eET2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/lez/Documents/Projects/Architecture/RV32I/functional_verification
w1766031031
8/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v
!i122 946
L0 1 101
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1766034601.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/alu.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
valu_TB
Z6 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
DXx4 work 14 alu_TB_sv_unit 0 22 nlfhCGU[7O80Zz<F1]V4;1
Z7 !s110 1766068520
R1
r1
!s85 0
!i10b 1
!s100 ;S>^A8I0aMRNNN7[>5l4z1
IVKCe9eczkYf`UF5hU84Q70
!s105 alu_TB_sv_unit
S1
R2
Z8 w1766036376
Z9 8/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/unit_level/alu_TB.sv
Z10 F/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/unit_level/alu_TB.sv
!i122 1020
L0 21 65
R3
31
Z11 !s108 1766068520.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/functional_verification/unit_level/alu_TB.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-cover|sbce3|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/unit_level/alu_TB.sv|
!i113 1
Z13 !s102 -cover sbce3
Z14 o-work work -sv -cover sbce3
R5
nalu_@t@b
Xalu_TB_sv_unit
R6
R7
VnlfhCGU[7O80Zz<F1]V4;1
r1
!s85 0
!i10b 1
!s100 fG9cG9mK:09ECo4k;g4ie2
InlfhCGU[7O80Zz<F1]V4;1
!i103 1
S1
R2
R8
R9
R10
!i122 1020
L0 2 0
R3
31
R11
Z15 !s107 /home/lez/Documents/Projects/Architecture/RV32I/functional_verification/unit_level/alu_TB.sv|
R12
!i113 1
R13
R14
R5
nalu_@t@b_sv_unit
vbranch_unit
Z16 !s110 1766028298
!i10b 1
!s100 WXzYbeMn:@PY2mjj8>f`Q2
R0
IW<d>:Dh3nAf6YHJ]Q`E2<3
R1
R2
w1764776706
8/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v
!i122 910
Z17 L0 1 30
R3
r1
!s85 0
31
Z18 !s108 1766028298.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/branch_unit.v|
!i113 1
R4
R5
vctrl_unit
R16
!i10b 1
!s100 f<?7P^U]m9ieL;C`:Rzzh3
R0
IXJ9oFYlM:Y=6RKWYI@GCY0
R1
R2
w1766023922
8/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v
!i122 911
L0 1 385
R3
r1
!s85 0
31
R18
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/ctrl_unit.v|
!i113 1
R4
R5
vdata_mem
R16
!i10b 1
!s100 Uom4d8=2VI]Agn9zfAonJ0
R0
IP1e8]a`_2Fcm2fICJDRF02
R1
R2
w1764063142
8/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v
!i122 906
L0 1 25
R3
r1
!s85 0
31
R18
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/data_mem.v|
!i113 1
R4
R5
vimm_unit
R16
!i10b 1
!s100 6>3?=o<<k0bk5YW:Mo4OB2
R0
IU3=Z_NZBRRbSCI6DSoYaH3
R1
R2
Z19 w1764118080
8/home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v
!i122 913
Z20 L0 1 28
R3
r1
!s85 0
31
R18
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/imm_unit.v|
!i113 1
R4
R5
vinst_mem
R16
!i10b 1
!s100 U;cELog<zhHmec6a>gSc31
R0
I<YCNPEcz]dPPj15l]Gf602
R1
R2
R19
8/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v
!i122 907
L0 1 99
R3
r1
!s85 0
31
R18
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/inst_mem.v|
!i113 1
R4
R5
vprog_ctr
R16
!i10b 1
!s100 ViJ>J29k9Jf@bNh?5oldb0
R0
I_1o:C;4eQoHK013ZK<FE:2
R1
R2
w1764063148
8/home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v
!i122 912
R20
R3
r1
!s85 0
31
R18
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/prog_ctr.v|
!i113 1
R4
R5
vreg_file
R16
!i10b 1
!s100 T1Pok=CgS5d;ZKBjnT2Yk2
R0
IHX:ZQa<Td67n;<olbgRmV0
R1
R2
w1765874265
8/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v
!i122 908
R17
R3
r1
!s85 0
31
R18
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/reg_file.v|
!i113 1
R4
R5
vRV32I_TB
!s110 1763688184
!i10b 1
!s100 khRPSA9DUb6Bkf9MnzjVV1
R0
I1o=^mV_n2?T]mKoENZzZ52
R1
R2
w1763685885
8/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v
F/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v
!i122 895
L0 1 17
R3
r1
!s85 0
31
!s108 1763688184.000000
!s107 /home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/functional_verification/RV32I_TB.v|
!i113 1
R4
R5
n@r@v32@i_@t@b
vRV32I_top_level
R16
!i10b 1
!s100 2U;l3[@jaNWZY?bZ0jEan1
R0
I5R]YZR@`e<KV8[4n[]7RB2
R1
R2
R19
8/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v
F/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v
!i122 905
L0 1 195
R3
r1
!s85 0
31
R18
!s107 /home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/lez/Documents/Projects/Architecture/RV32I/src/RV32I_top_level.v|
!i113 1
R4
R5
n@r@v32@i_top_level
