Core: ddr3_altera_emif_arch_nf_191_zhajlla - Instance: platform_design|ddr3|ddr3
Path, Setup Margin, Hold Margin
"Address/Command (Slow 900mV 100C Model)",0.114,0.114
"Core (Slow 900mV 100C Model)",-6.088,0.049
"Core Recovery/Removal (Slow 900mV 100C Model)",-2.915,0.463
"DQS Gating (Slow 900mV 100C Model)",0.085,0.085
"Read Capture (Slow 900mV 100C Model)",0.033,0.033
"Write (Slow 900mV 100C Model)",0.037,0.037
"Write Levelling (Slow 900mV 100C Model)",0.149,0.149
"Address/Command (Slow 900mV 0C Model)",0.114,0.114
"Core (Slow 900mV 0C Model)",-5.17,0.044
"Core Recovery/Removal (Slow 900mV 0C Model)",-2.543,0.442
"DQS Gating (Slow 900mV 0C Model)",0.085,0.085
"Read Capture (Slow 900mV 0C Model)",0.033,0.033
"Write (Slow 900mV 0C Model)",0.037,0.037
"Write Levelling (Slow 900mV 0C Model)",0.149,0.149
"Address/Command (Fast 900mV 100C Model)",0.114,0.114
"Core (Fast 900mV 100C Model)",-5.237,0.016
"Core Recovery/Removal (Fast 900mV 100C Model)",-2.183,0.281
"DQS Gating (Fast 900mV 100C Model)",0.085,0.085
"Read Capture (Fast 900mV 100C Model)",0.033,0.033
"Write (Fast 900mV 100C Model)",0.037,0.037
"Write Levelling (Fast 900mV 100C Model)",0.149,0.149
"Address/Command (Fast 900mV 0C Model)",0.114,0.114
"Core (Fast 900mV 0C Model)",-4.209,0.016
"Core Recovery/Removal (Fast 900mV 0C Model)",-1.766,0.233
"DQS Gating (Fast 900mV 0C Model)",0.085,0.085
"Read Capture (Fast 900mV 0C Model)",0.033,0.033
"Write (Fast 900mV 0C Model)",0.037,0.037
"Write Levelling (Fast 900mV 0C Model)",0.149,0.149
