
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: wb_hyperram.v
Parsing formal SystemVerilog input from `wb_hyperram.v' to AST representation.
Storing AST representation for module `$abstract\wb_hyperram'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: hyperram.v
Parsing formal SystemVerilog input from `hyperram.v' to AST representation.
Storing AST representation for module `$abstract\hyperram'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: register_rw.v
Parsing formal SystemVerilog input from `register_rw.v' to AST representation.
Storing AST representation for module `$abstract\register_rw'.
Successfully finished Verilog frontend.

4. Executing PREP pass.

4.1. Executing HIERARCHY pass (managing design hierarchy).

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\wb_hyperram'.
Generating RTLIL representation for module `\wb_hyperram'.

4.2.1. Analyzing design hierarchy..
Top module:  \wb_hyperram

4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\hyperram'.
Generating RTLIL representation for module `\hyperram'.
Parameter \WIDTH = 5
Parameter \DEFAULT_VALUE = 5'10100

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 5
Parameter \DEFAULT_VALUE = 5'10100
Generating RTLIL representation for module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Parameter \WIDTH = 4
Parameter \DEFAULT_VALUE = 4'0100

4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 4
Parameter \DEFAULT_VALUE = 4'0100
Generating RTLIL representation for module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Parameter \WIDTH = 8
Parameter \DEFAULT_VALUE = 8'01000100

4.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 8
Parameter \DEFAULT_VALUE = 8'01000100
Generating RTLIL representation for module `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw'.
Parameter \WIDTH = 6
Parameter \DEFAULT_VALUE = 6'110110

4.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\register_rw'.
Parameter \WIDTH = 6
Parameter \DEFAULT_VALUE = 6'110110
Generating RTLIL representation for module `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw'.

4.2.7. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
Used module:     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw

4.2.8. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
Used module:     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw
Removing unused module `$abstract\register_rw'.
Removing unused module `$abstract\hyperram'.
Removing unused module `$abstract\wb_hyperram'.
Removed 3 unused modules.
Module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.
Module wb_hyperram directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$1992 in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Marked 9 switch rules as full_case in process $proc$hyperram.v:396$1254 in module hyperram.
Marked 3 switch rules as full_case in process $proc$hyperram.v:342$1252 in module hyperram.
Marked 2 switch rules as full_case in process $proc$hyperram.v:277$1224 in module hyperram.
Marked 10 switch rules as full_case in process $proc$hyperram.v:116$1177 in module hyperram.
Marked 3 switch rules as full_case in process $proc$hyperram.v:83$1158 in module hyperram.
Marked 2 switch rules as full_case in process $proc$wb_hyperram.v:261$241 in module wb_hyperram.
Marked 2 switch rules as full_case in process $proc$wb_hyperram.v:217$230 in module wb_hyperram.
Marked 3 switch rules as full_case in process $proc$wb_hyperram.v:193$224 in module wb_hyperram.
Marked 3 switch rules as full_case in process $proc$wb_hyperram.v:64$192 in module wb_hyperram.
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$2118 in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$2076 in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Marked 1 switch rules as full_case in process $proc$register_rw.v:19$2034 in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 396 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2022'.
  Set init value: $formal$register_rw.v:57$1991_EN = 1'0
Found init rule in `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2020'.
  Set init value: $formal$register_rw.v:53$1990_EN = 1'0
Found init rule in `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:34$2016'.
  Set init value: \f_past_valid = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1980'.
  Set init value: $formal$hyperram.v:1087$1157_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1978'.
  Set init value: $formal$hyperram.v:1086$1156_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1976'.
  Set init value: $formal$hyperram.v:1085$1155_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1974'.
  Set init value: $formal$hyperram.v:1084$1154_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1972'.
  Set init value: $formal$hyperram.v:1076$1153_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1970'.
  Set init value: $formal$hyperram.v:1075$1152_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1968'.
  Set init value: $formal$hyperram.v:1074$1151_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1966'.
  Set init value: $formal$hyperram.v:1073$1150_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1964'.
  Set init value: $formal$hyperram.v:1070$1149_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1962'.
  Set init value: $formal$hyperram.v:1065$1148_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1960'.
  Set init value: $formal$hyperram.v:1062$1147_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1958'.
  Set init value: $formal$hyperram.v:1057$1146_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1956'.
  Set init value: $formal$hyperram.v:1053$1145_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1954'.
  Set init value: $formal$hyperram.v:1051$1144_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1952'.
  Set init value: $formal$hyperram.v:1047$1143_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1950'.
  Set init value: $formal$hyperram.v:1042$1142_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1948'.
  Set init value: $formal$hyperram.v:1039$1141_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1946'.
  Set init value: $formal$hyperram.v:1036$1140_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1944'.
  Set init value: $formal$hyperram.v:1033$1139_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1942'.
  Set init value: $formal$hyperram.v:1030$1138_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1940'.
  Set init value: $formal$hyperram.v:1025$1137_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1938'.
  Set init value: $formal$hyperram.v:1022$1136_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1936'.
  Set init value: $formal$hyperram.v:1019$1135_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1934'.
  Set init value: $formal$hyperram.v:1015$1134_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1932'.
  Set init value: $formal$hyperram.v:1013$1133_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1930'.
  Set init value: $formal$hyperram.v:1011$1132_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1928'.
  Set init value: $formal$hyperram.v:1007$1131_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1926'.
  Set init value: $formal$hyperram.v:1005$1130_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1924'.
  Set init value: $formal$hyperram.v:1001$1129_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1922'.
  Set init value: $formal$hyperram.v:998$1128_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1920'.
  Set init value: $formal$hyperram.v:995$1127_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1918'.
  Set init value: $formal$hyperram.v:992$1126_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1916'.
  Set init value: $formal$hyperram.v:986$1125_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1914'.
  Set init value: $formal$hyperram.v:983$1124_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1912'.
  Set init value: $formal$hyperram.v:980$1123_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1910'.
  Set init value: $formal$hyperram.v:977$1122_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1908'.
  Set init value: $formal$hyperram.v:974$1121_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1906'.
  Set init value: $formal$hyperram.v:971$1120_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1904'.
  Set init value: $formal$hyperram.v:968$1119_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1902'.
  Set init value: $formal$hyperram.v:965$1118_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1900'.
  Set init value: $formal$hyperram.v:962$1117_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1898'.
  Set init value: $formal$hyperram.v:959$1116_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1896'.
  Set init value: $formal$hyperram.v:955$1115_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1894'.
  Set init value: $formal$hyperram.v:949$1114_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1892'.
  Set init value: $formal$hyperram.v:947$1113_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1890'.
  Set init value: $formal$hyperram.v:946$1112_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1888'.
  Set init value: $formal$hyperram.v:945$1111_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1886'.
  Set init value: $formal$hyperram.v:944$1110_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1884'.
  Set init value: $formal$hyperram.v:939$1109_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1882'.
  Set init value: $formal$hyperram.v:937$1108_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1880'.
  Set init value: $formal$hyperram.v:931$1107_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1878'.
  Set init value: $formal$hyperram.v:929$1106_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1876'.
  Set init value: $formal$hyperram.v:925$1105_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1874'.
  Set init value: $formal$hyperram.v:923$1104_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1872'.
  Set init value: $formal$hyperram.v:907$1103_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1870'.
  Set init value: $formal$hyperram.v:893$1102_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1868'.
  Set init value: $formal$hyperram.v:891$1101_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1866'.
  Set init value: $formal$hyperram.v:889$1100_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1864'.
  Set init value: $formal$hyperram.v:881$1099_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1862'.
  Set init value: $formal$hyperram.v:879$1098_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1860'.
  Set init value: $formal$hyperram.v:879$1097_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1858'.
  Set init value: $formal$hyperram.v:877$1096_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1856'.
  Set init value: $formal$hyperram.v:874$1095_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1854'.
  Set init value: $formal$hyperram.v:872$1094_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1852'.
  Set init value: $formal$hyperram.v:869$1093_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1850'.
  Set init value: $formal$hyperram.v:868$1092_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1848'.
  Set init value: $formal$hyperram.v:867$1091_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1846'.
  Set init value: $formal$hyperram.v:861$1090_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1844'.
  Set init value: $formal$hyperram.v:860$1089_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1842'.
  Set init value: $formal$hyperram.v:854$1088_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1840'.
  Set init value: $formal$hyperram.v:405$1087_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1838'.
  Set init value: $formal$hyperram.v:402$1086_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:382$1830'.
  Set init value: \f_past_valid = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$992'.
  Set init value: $formal$wb_hyperram.v:568$179_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$990'.
  Set init value: $formal$wb_hyperram.v:566$178_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$988'.
  Set init value: $formal$wb_hyperram.v:560$177_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$986'.
  Set init value: $formal$wb_hyperram.v:558$176_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$984'.
  Set init value: $formal$wb_hyperram.v:551$175_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$982'.
  Set init value: $formal$wb_hyperram.v:549$174_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$980'.
  Set init value: $formal$wb_hyperram.v:547$173_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$978'.
  Set init value: $formal$wb_hyperram.v:545$172_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$976'.
  Set init value: $formal$wb_hyperram.v:538$171_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$974'.
  Set init value: $formal$wb_hyperram.v:536$170_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$972'.
  Set init value: $formal$wb_hyperram.v:534$169_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$970'.
  Set init value: $formal$wb_hyperram.v:532$168_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$968'.
  Set init value: $formal$wb_hyperram.v:530$167_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$966'.
  Set init value: $formal$wb_hyperram.v:523$166_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$964'.
  Set init value: $formal$wb_hyperram.v:509$165_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$962'.
  Set init value: $formal$wb_hyperram.v:489$164_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$960'.
  Set init value: $formal$wb_hyperram.v:473$163_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$958'.
  Set init value: $formal$wb_hyperram.v:460$162_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$956'.
  Set init value: $formal$wb_hyperram.v:444$161_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$954'.
  Set init value: $formal$wb_hyperram.v:428$160_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$952'.
  Set init value: $formal$wb_hyperram.v:414$159_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$950'.
  Set init value: $formal$wb_hyperram.v:399$158_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$948'.
  Set init value: $formal$wb_hyperram.v:385$157_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$946'.
  Set init value: $formal$wb_hyperram.v:369$156_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$944'.
  Set init value: $formal$wb_hyperram.v:364$155_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$942'.
  Set init value: $formal$wb_hyperram.v:361$154_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$940'.
  Set init value: $formal$wb_hyperram.v:358$153_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$938'.
  Set init value: $formal$wb_hyperram.v:355$152_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$936'.
  Set init value: $formal$wb_hyperram.v:351$151_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$934'.
  Set init value: $formal$wb_hyperram.v:350$150_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$932'.
  Set init value: $formal$wb_hyperram.v:349$149_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$930'.
  Set init value: $formal$wb_hyperram.v:348$148_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$928'.
  Set init value: $formal$wb_hyperram.v:339$147_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$926'.
  Set init value: $formal$wb_hyperram.v:338$146_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$924'.
  Set init value: $formal$wb_hyperram.v:337$145_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$922'.
  Set init value: $formal$wb_hyperram.v:336$144_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$920'.
  Set init value: $formal$wb_hyperram.v:335$143_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$918'.
  Set init value: $formal$wb_hyperram.v:331$142_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$916'.
  Set init value: $formal$wb_hyperram.v:330$141_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$914'.
  Set init value: $formal$wb_hyperram.v:329$140_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$912'.
  Set init value: $formal$wb_hyperram.v:328$139_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$910'.
  Set init value: $formal$wb_hyperram.v:327$138_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$908'.
  Set init value: $formal$wb_hyperram.v:326$137_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$906'.
  Set init value: $formal$wb_hyperram.v:322$136_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$904'.
  Set init value: $formal$wb_hyperram.v:321$135_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$902'.
  Set init value: $formal$wb_hyperram.v:289$134_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$900'.
  Set init value: $formal$wb_hyperram.v:287$133_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$898'.
  Set init value: $formal$wb_hyperram.v:282$132_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$896'.
  Set init value: $formal$wb_hyperram.v:280$131_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$894'.
  Set init value: $formal$wb_hyperram.v:275$130_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$892'.
  Set init value: $formal$wb_hyperram.v:271$129_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$890'.
  Set init value: $formal$wb_hyperram.v:269$128_EN = 1'0
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:0$871'.
  Set init value: \wb_state = 2'00
Found init rule in `\wb_hyperram.$proc$wb_hyperram.v:246$870'.
  Set init value: \f_past_valid = 1'0
Found init rule in `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2148'.
  Set init value: $formal$register_rw.v:57$2117_EN = 1'0
Found init rule in `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2146'.
  Set init value: $formal$register_rw.v:53$2116_EN = 1'0
Found init rule in `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:34$2142'.
  Set init value: \f_past_valid = 1'0
Found init rule in `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2106'.
  Set init value: $formal$register_rw.v:57$2075_EN = 1'0
Found init rule in `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2104'.
  Set init value: $formal$register_rw.v:53$2074_EN = 1'0
Found init rule in `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:34$2100'.
  Set init value: \f_past_valid = 1'0
Found init rule in `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2064'.
  Set init value: $formal$register_rw.v:57$2033_EN = 1'0
Found init rule in `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2062'.
  Set init value: $formal$register_rw.v:53$2032_EN = 1'0
Found init rule in `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:34$2058'.
  Set init value: \f_past_valid = 1'0

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2022'.
Creating decoders for process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2020'.
Creating decoders for process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2017'.
Creating decoders for process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:34$2016'.
Creating decoders for process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
     1/4: $0$formal$register_rw.v:53$1990_EN[0:0]$2001
     2/4: $0$formal$register_rw.v:53$1990_CHECK[0:0]$2000
     3/4: $0$formal$register_rw.v:57$1991_EN[0:0]$2003
     4/4: $0$formal$register_rw.v:57$1991_CHECK[0:0]$2002
Creating decoders for process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$1992'.
     1/1: $0\dffreg[4:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1980'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1978'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1976'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1974'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1972'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1970'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1968'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1966'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1964'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1962'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1960'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1958'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1956'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1954'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1952'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1950'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1948'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1946'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1944'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1942'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1940'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1938'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1936'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1934'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1932'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1930'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1928'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1926'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1924'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1922'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1920'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1918'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1916'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1914'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1912'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1910'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1908'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1906'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1904'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1902'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1900'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1898'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1896'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1894'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1892'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1890'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1888'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1886'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1884'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1882'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1880'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1878'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1876'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1874'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1872'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1870'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1868'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1866'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1864'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1862'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1860'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1858'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1856'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1854'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1852'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1850'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1848'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1846'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1844'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1842'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1840'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1838'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1834'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1831'.
Creating decoders for process `\hyperram.$proc$hyperram.v:382$1830'.
Creating decoders for process `\hyperram.$proc$hyperram.v:396$1254'.
     1/144: $0$formal$hyperram.v:402$1086_EN[0:0]$1344
     2/144: $0$formal$hyperram.v:402$1086_CHECK[0:0]$1343
     3/144: $0$formal$hyperram.v:405$1087_EN[0:0]$1346
     4/144: $0$formal$hyperram.v:405$1087_CHECK[0:0]$1345
     5/144: $0$formal$hyperram.v:854$1088_EN[0:0]$1348
     6/144: $0$formal$hyperram.v:854$1088_CHECK[0:0]$1347
     7/144: $0$formal$hyperram.v:860$1089_EN[0:0]$1350
     8/144: $0$formal$hyperram.v:860$1089_CHECK[0:0]$1349
     9/144: $0$formal$hyperram.v:861$1090_EN[0:0]$1352
    10/144: $0$formal$hyperram.v:861$1090_CHECK[0:0]$1351
    11/144: $0$formal$hyperram.v:867$1091_EN[0:0]$1354
    12/144: $0$formal$hyperram.v:867$1091_CHECK[0:0]$1353
    13/144: $0$formal$hyperram.v:868$1092_EN[0:0]$1356
    14/144: $0$formal$hyperram.v:868$1092_CHECK[0:0]$1355
    15/144: $0$formal$hyperram.v:869$1093_EN[0:0]$1358
    16/144: $0$formal$hyperram.v:869$1093_CHECK[0:0]$1357
    17/144: $0$formal$hyperram.v:872$1094_EN[0:0]$1360
    18/144: $0$formal$hyperram.v:872$1094_CHECK[0:0]$1359
    19/144: $0$formal$hyperram.v:874$1095_EN[0:0]$1362
    20/144: $0$formal$hyperram.v:874$1095_CHECK[0:0]$1361
    21/144: $0$formal$hyperram.v:877$1096_EN[0:0]$1364
    22/144: $0$formal$hyperram.v:877$1096_CHECK[0:0]$1363
    23/144: $0$formal$hyperram.v:879$1097_EN[0:0]$1366
    24/144: $0$formal$hyperram.v:879$1097_CHECK[0:0]$1365
    25/144: $0$formal$hyperram.v:879$1098_EN[0:0]$1368
    26/144: $0$formal$hyperram.v:879$1098_CHECK[0:0]$1367
    27/144: $0$formal$hyperram.v:881$1099_EN[0:0]$1370
    28/144: $0$formal$hyperram.v:881$1099_CHECK[0:0]$1369
    29/144: $0$formal$hyperram.v:889$1100_EN[0:0]$1372
    30/144: $0$formal$hyperram.v:889$1100_CHECK[0:0]$1371
    31/144: $0$formal$hyperram.v:891$1101_EN[0:0]$1374
    32/144: $0$formal$hyperram.v:891$1101_CHECK[0:0]$1373
    33/144: $0$formal$hyperram.v:893$1102_EN[0:0]$1376
    34/144: $0$formal$hyperram.v:893$1102_CHECK[0:0]$1375
    35/144: $0$formal$hyperram.v:907$1103_EN[0:0]$1378
    36/144: $0$formal$hyperram.v:907$1103_CHECK[0:0]$1377
    37/144: $0$formal$hyperram.v:923$1104_EN[0:0]$1380
    38/144: $0$formal$hyperram.v:923$1104_CHECK[0:0]$1379
    39/144: $0$formal$hyperram.v:925$1105_EN[0:0]$1382
    40/144: $0$formal$hyperram.v:925$1105_CHECK[0:0]$1381
    41/144: $0$formal$hyperram.v:929$1106_EN[0:0]$1384
    42/144: $0$formal$hyperram.v:929$1106_CHECK[0:0]$1383
    43/144: $0$formal$hyperram.v:931$1107_EN[0:0]$1386
    44/144: $0$formal$hyperram.v:931$1107_CHECK[0:0]$1385
    45/144: $0$formal$hyperram.v:937$1108_EN[0:0]$1388
    46/144: $0$formal$hyperram.v:937$1108_CHECK[0:0]$1387
    47/144: $0$formal$hyperram.v:939$1109_EN[0:0]$1390
    48/144: $0$formal$hyperram.v:939$1109_CHECK[0:0]$1389
    49/144: $0$formal$hyperram.v:944$1110_EN[0:0]$1392
    50/144: $0$formal$hyperram.v:944$1110_CHECK[0:0]$1391
    51/144: $0$formal$hyperram.v:945$1111_EN[0:0]$1394
    52/144: $0$formal$hyperram.v:945$1111_CHECK[0:0]$1393
    53/144: $0$formal$hyperram.v:946$1112_EN[0:0]$1396
    54/144: $0$formal$hyperram.v:946$1112_CHECK[0:0]$1395
    55/144: $0$formal$hyperram.v:947$1113_EN[0:0]$1398
    56/144: $0$formal$hyperram.v:947$1113_CHECK[0:0]$1397
    57/144: $0$formal$hyperram.v:949$1114_EN[0:0]$1400
    58/144: $0$formal$hyperram.v:949$1114_CHECK[0:0]$1399
    59/144: $0$formal$hyperram.v:955$1115_EN[0:0]$1402
    60/144: $0$formal$hyperram.v:955$1115_CHECK[0:0]$1401
    61/144: $0$formal$hyperram.v:959$1116_EN[0:0]$1404
    62/144: $0$formal$hyperram.v:959$1116_CHECK[0:0]$1403
    63/144: $0$formal$hyperram.v:962$1117_EN[0:0]$1406
    64/144: $0$formal$hyperram.v:962$1117_CHECK[0:0]$1405
    65/144: $0$formal$hyperram.v:965$1118_EN[0:0]$1408
    66/144: $0$formal$hyperram.v:965$1118_CHECK[0:0]$1407
    67/144: $0$formal$hyperram.v:968$1119_EN[0:0]$1410
    68/144: $0$formal$hyperram.v:968$1119_CHECK[0:0]$1409
    69/144: $0$formal$hyperram.v:971$1120_EN[0:0]$1412
    70/144: $0$formal$hyperram.v:971$1120_CHECK[0:0]$1411
    71/144: $0$formal$hyperram.v:974$1121_EN[0:0]$1414
    72/144: $0$formal$hyperram.v:974$1121_CHECK[0:0]$1413
    73/144: $0$formal$hyperram.v:977$1122_EN[0:0]$1416
    74/144: $0$formal$hyperram.v:977$1122_CHECK[0:0]$1415
    75/144: $0$formal$hyperram.v:980$1123_EN[0:0]$1418
    76/144: $0$formal$hyperram.v:980$1123_CHECK[0:0]$1417
    77/144: $0$formal$hyperram.v:983$1124_EN[0:0]$1420
    78/144: $0$formal$hyperram.v:983$1124_CHECK[0:0]$1419
    79/144: $0$formal$hyperram.v:986$1125_EN[0:0]$1422
    80/144: $0$formal$hyperram.v:986$1125_CHECK[0:0]$1421
    81/144: $0$formal$hyperram.v:992$1126_EN[0:0]$1424
    82/144: $0$formal$hyperram.v:992$1126_CHECK[0:0]$1423
    83/144: $0$formal$hyperram.v:995$1127_EN[0:0]$1426
    84/144: $0$formal$hyperram.v:995$1127_CHECK[0:0]$1425
    85/144: $0$formal$hyperram.v:998$1128_EN[0:0]$1428
    86/144: $0$formal$hyperram.v:998$1128_CHECK[0:0]$1427
    87/144: $0$formal$hyperram.v:1001$1129_EN[0:0]$1430
    88/144: $0$formal$hyperram.v:1001$1129_CHECK[0:0]$1429
    89/144: $0$formal$hyperram.v:1005$1130_EN[0:0]$1432
    90/144: $0$formal$hyperram.v:1005$1130_CHECK[0:0]$1431
    91/144: $0$formal$hyperram.v:1007$1131_EN[0:0]$1434
    92/144: $0$formal$hyperram.v:1007$1131_CHECK[0:0]$1433
    93/144: $0$formal$hyperram.v:1011$1132_EN[0:0]$1436
    94/144: $0$formal$hyperram.v:1011$1132_CHECK[0:0]$1435
    95/144: $0$formal$hyperram.v:1013$1133_EN[0:0]$1438
    96/144: $0$formal$hyperram.v:1013$1133_CHECK[0:0]$1437
    97/144: $0$formal$hyperram.v:1015$1134_EN[0:0]$1440
    98/144: $0$formal$hyperram.v:1015$1134_CHECK[0:0]$1439
    99/144: $0$formal$hyperram.v:1019$1135_EN[0:0]$1442
   100/144: $0$formal$hyperram.v:1019$1135_CHECK[0:0]$1441
   101/144: $0$formal$hyperram.v:1022$1136_EN[0:0]$1444
   102/144: $0$formal$hyperram.v:1022$1136_CHECK[0:0]$1443
   103/144: $0$formal$hyperram.v:1025$1137_EN[0:0]$1446
   104/144: $0$formal$hyperram.v:1025$1137_CHECK[0:0]$1445
   105/144: $0$formal$hyperram.v:1030$1138_EN[0:0]$1448
   106/144: $0$formal$hyperram.v:1030$1138_CHECK[0:0]$1447
   107/144: $0$formal$hyperram.v:1033$1139_EN[0:0]$1450
   108/144: $0$formal$hyperram.v:1033$1139_CHECK[0:0]$1449
   109/144: $0$formal$hyperram.v:1036$1140_EN[0:0]$1452
   110/144: $0$formal$hyperram.v:1036$1140_CHECK[0:0]$1451
   111/144: $0$formal$hyperram.v:1039$1141_EN[0:0]$1454
   112/144: $0$formal$hyperram.v:1039$1141_CHECK[0:0]$1453
   113/144: $0$formal$hyperram.v:1042$1142_EN[0:0]$1456
   114/144: $0$formal$hyperram.v:1042$1142_CHECK[0:0]$1455
   115/144: $0$formal$hyperram.v:1047$1143_EN[0:0]$1458
   116/144: $0$formal$hyperram.v:1047$1143_CHECK[0:0]$1457
   117/144: $0$formal$hyperram.v:1051$1144_EN[0:0]$1460
   118/144: $0$formal$hyperram.v:1051$1144_CHECK[0:0]$1459
   119/144: $0$formal$hyperram.v:1053$1145_EN[0:0]$1462
   120/144: $0$formal$hyperram.v:1053$1145_CHECK[0:0]$1461
   121/144: $0$formal$hyperram.v:1057$1146_EN[0:0]$1464
   122/144: $0$formal$hyperram.v:1057$1146_CHECK[0:0]$1463
   123/144: $0$formal$hyperram.v:1062$1147_EN[0:0]$1466
   124/144: $0$formal$hyperram.v:1062$1147_CHECK[0:0]$1465
   125/144: $0$formal$hyperram.v:1065$1148_EN[0:0]$1468
   126/144: $0$formal$hyperram.v:1065$1148_CHECK[0:0]$1467
   127/144: $0$formal$hyperram.v:1070$1149_EN[0:0]$1470
   128/144: $0$formal$hyperram.v:1070$1149_CHECK[0:0]$1469
   129/144: $0$formal$hyperram.v:1073$1150_EN[0:0]$1472
   130/144: $0$formal$hyperram.v:1073$1150_CHECK[0:0]$1471
   131/144: $0$formal$hyperram.v:1074$1151_EN[0:0]$1474
   132/144: $0$formal$hyperram.v:1074$1151_CHECK[0:0]$1473
   133/144: $0$formal$hyperram.v:1075$1152_EN[0:0]$1476
   134/144: $0$formal$hyperram.v:1075$1152_CHECK[0:0]$1475
   135/144: $0$formal$hyperram.v:1076$1153_EN[0:0]$1478
   136/144: $0$formal$hyperram.v:1076$1153_CHECK[0:0]$1477
   137/144: $0$formal$hyperram.v:1084$1154_EN[0:0]$1480
   138/144: $0$formal$hyperram.v:1084$1154_CHECK[0:0]$1479
   139/144: $0$formal$hyperram.v:1085$1155_EN[0:0]$1482
   140/144: $0$formal$hyperram.v:1085$1155_CHECK[0:0]$1481
   141/144: $0$formal$hyperram.v:1086$1156_EN[0:0]$1484
   142/144: $0$formal$hyperram.v:1086$1156_CHECK[0:0]$1483
   143/144: $0$formal$hyperram.v:1087$1157_EN[0:0]$1486
   144/144: $0$formal$hyperram.v:1087$1157_CHECK[0:0]$1485
Creating decoders for process `\hyperram.$proc$hyperram.v:342$1252'.
     1/1: $0\hb_data_out[7:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:277$1224'.
     1/8: $0\datar_r[31:0] [15:8]
     2/8: $0\datar_r[31:0] [7:0]
     3/8: $0\datar_r[31:0] [23:16]
     4/8: $0\datar_r[31:0] [31:24]
     5/8: $0\bus_clk_r[0:0]
     6/8: $0\read_cnt_r[2:0]
     7/8: $0\rwds_2x_latency_r[0:0]
     8/8: $0\rwds_r[0:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:116$1177'.
     1/20: $0\CA_r[47:0] [15:3]
     2/20: $0\CA_r[47:0] [2:0]
     3/20: $0\CA_r[47:0] [44:16]
     4/20: $0\CA_r[47:0] [45]
     5/20: $0\CA_r[47:0] [46]
     6/20: $0\CA_r[47:0] [47]
     7/20: $0\cycle_cnt_r[5:0]
     8/20: $0\bus_state_r[2:0]
     9/20: $0\read_timeout_r[0:0]
    10/20: $0\busy_r[0:0]
    11/20: $0\sel_r[3:0]
    12/20: $0\valid_r[0:0]
    13/20: $0\dataw_r[31:0]
    14/20: $0\double_latency_r[0:0]
    15/20: $0\fixed_latency_r[0:0]
    16/20: $0\trmax_r[4:0]
    17/20: $0\tpost_r[3:0]
    18/20: $0\tacc_r[3:0]
    19/20: $0\tpre_r[3:0]
    20/20: $0\tcsh_r[3:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:83$1158'.
     1/1: $0\latency_cycles[5:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$992'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$990'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$988'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$986'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$984'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$982'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$980'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$978'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$976'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$974'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$972'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$970'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$968'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$966'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$964'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$962'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$960'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$958'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$956'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$954'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$952'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$950'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$948'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$946'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$944'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$942'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$940'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$938'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$936'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$934'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$932'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$930'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$928'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$926'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$924'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$922'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$920'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$918'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$916'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$914'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$912'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$910'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$908'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$906'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$904'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$902'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$900'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$898'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$896'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$894'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$892'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$890'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$886'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$882'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$879'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$875'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$872'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:0$871'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:246$870'.
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
     1/105: $0$formal$wb_hyperram.v:269$128_EN[0:0]$360
     2/105: $0$formal$wb_hyperram.v:269$128_CHECK[0:0]$359
     3/105: $0$formal$wb_hyperram.v:271$129_EN[0:0]$362
     4/105: $0$formal$wb_hyperram.v:271$129_CHECK[0:0]$361
     5/105: $0$formal$wb_hyperram.v:275$130_EN[0:0]$364
     6/105: $0$formal$wb_hyperram.v:275$130_CHECK[0:0]$363
     7/105: $0$formal$wb_hyperram.v:280$131_EN[0:0]$366
     8/105: $0$formal$wb_hyperram.v:280$131_CHECK[0:0]$365
     9/105: $0$formal$wb_hyperram.v:282$132_EN[0:0]$368
    10/105: $0$formal$wb_hyperram.v:282$132_CHECK[0:0]$367
    11/105: $0$formal$wb_hyperram.v:287$133_EN[0:0]$370
    12/105: $0$formal$wb_hyperram.v:287$133_CHECK[0:0]$369
    13/105: $0$formal$wb_hyperram.v:289$134_EN[0:0]$372
    14/105: $0$formal$wb_hyperram.v:289$134_CHECK[0:0]$371
    15/105: $0$formal$wb_hyperram.v:321$135_EN[0:0]$374
    16/105: $0$formal$wb_hyperram.v:321$135_CHECK[0:0]$373
    17/105: $0$formal$wb_hyperram.v:322$136_EN[0:0]$376
    18/105: $0$formal$wb_hyperram.v:322$136_CHECK[0:0]$375
    19/105: $0$formal$wb_hyperram.v:326$137_EN[0:0]$378
    20/105: $0$formal$wb_hyperram.v:326$137_CHECK[0:0]$377
    21/105: $0$formal$wb_hyperram.v:327$138_EN[0:0]$380
    22/105: $0$formal$wb_hyperram.v:327$138_CHECK[0:0]$379
    23/105: $0$formal$wb_hyperram.v:328$139_EN[0:0]$382
    24/105: $0$formal$wb_hyperram.v:328$139_CHECK[0:0]$381
    25/105: $0$formal$wb_hyperram.v:329$140_EN[0:0]$384
    26/105: $0$formal$wb_hyperram.v:329$140_CHECK[0:0]$383
    27/105: $0$formal$wb_hyperram.v:330$141_EN[0:0]$386
    28/105: $0$formal$wb_hyperram.v:330$141_CHECK[0:0]$385
    29/105: $0$formal$wb_hyperram.v:331$142_EN[0:0]$388
    30/105: $0$formal$wb_hyperram.v:331$142_CHECK[0:0]$387
    31/105: $0$formal$wb_hyperram.v:335$143_EN[0:0]$390
    32/105: $0$formal$wb_hyperram.v:335$143_CHECK[0:0]$389
    33/105: $0$formal$wb_hyperram.v:336$144_EN[0:0]$392
    34/105: $0$formal$wb_hyperram.v:336$144_CHECK[0:0]$391
    35/105: $0$formal$wb_hyperram.v:337$145_EN[0:0]$394
    36/105: $0$formal$wb_hyperram.v:337$145_CHECK[0:0]$393
    37/105: $0$formal$wb_hyperram.v:338$146_EN[0:0]$396
    38/105: $0$formal$wb_hyperram.v:338$146_CHECK[0:0]$395
    39/105: $0$formal$wb_hyperram.v:339$147_EN[0:0]$398
    40/105: $0$formal$wb_hyperram.v:339$147_CHECK[0:0]$397
    41/105: $0$formal$wb_hyperram.v:348$148_EN[0:0]$400
    42/105: $0$formal$wb_hyperram.v:348$148_CHECK[0:0]$399
    43/105: $0$formal$wb_hyperram.v:349$149_EN[0:0]$402
    44/105: $0$formal$wb_hyperram.v:349$149_CHECK[0:0]$401
    45/105: $0$formal$wb_hyperram.v:350$150_EN[0:0]$404
    46/105: $0$formal$wb_hyperram.v:350$150_CHECK[0:0]$403
    47/105: $0$formal$wb_hyperram.v:351$151_EN[0:0]$406
    48/105: $0$formal$wb_hyperram.v:351$151_CHECK[0:0]$405
    49/105: $0$formal$wb_hyperram.v:355$152_EN[0:0]$408
    50/105: $0$formal$wb_hyperram.v:355$152_CHECK[0:0]$407
    51/105: $0$formal$wb_hyperram.v:358$153_EN[0:0]$410
    52/105: $0$formal$wb_hyperram.v:358$153_CHECK[0:0]$409
    53/105: $0$formal$wb_hyperram.v:361$154_EN[0:0]$412
    54/105: $0$formal$wb_hyperram.v:361$154_CHECK[0:0]$411
    55/105: $0$formal$wb_hyperram.v:364$155_EN[0:0]$414
    56/105: $0$formal$wb_hyperram.v:364$155_CHECK[0:0]$413
    57/105: $0$formal$wb_hyperram.v:369$156_EN[0:0]$416
    58/105: $0$formal$wb_hyperram.v:369$156_CHECK[0:0]$415
    59/105: $0$formal$wb_hyperram.v:385$157_EN[0:0]$418
    60/105: $0$formal$wb_hyperram.v:385$157_CHECK[0:0]$417
    61/105: $0$formal$wb_hyperram.v:399$158_EN[0:0]$420
    62/105: $0$formal$wb_hyperram.v:399$158_CHECK[0:0]$419
    63/105: $0$formal$wb_hyperram.v:414$159_EN[0:0]$422
    64/105: $0$formal$wb_hyperram.v:414$159_CHECK[0:0]$421
    65/105: $0$formal$wb_hyperram.v:428$160_EN[0:0]$424
    66/105: $0$formal$wb_hyperram.v:428$160_CHECK[0:0]$423
    67/105: $0$formal$wb_hyperram.v:444$161_EN[0:0]$426
    68/105: $0$formal$wb_hyperram.v:444$161_CHECK[0:0]$425
    69/105: $0$formal$wb_hyperram.v:460$162_EN[0:0]$428
    70/105: $0$formal$wb_hyperram.v:460$162_CHECK[0:0]$427
    71/105: $0$formal$wb_hyperram.v:473$163_EN[0:0]$430
    72/105: $0$formal$wb_hyperram.v:473$163_CHECK[0:0]$429
    73/105: $0$formal$wb_hyperram.v:489$164_EN[0:0]$432
    74/105: $0$formal$wb_hyperram.v:489$164_CHECK[0:0]$431
    75/105: $0$formal$wb_hyperram.v:509$165_EN[0:0]$434
    76/105: $0$formal$wb_hyperram.v:509$165_CHECK[0:0]$433
    77/105: $0$formal$wb_hyperram.v:523$166_EN[0:0]$436
    78/105: $0$formal$wb_hyperram.v:523$166_CHECK[0:0]$435
    79/105: $0$formal$wb_hyperram.v:530$167_EN[0:0]$438
    80/105: $0$formal$wb_hyperram.v:530$167_CHECK[0:0]$437
    81/105: $0$formal$wb_hyperram.v:532$168_EN[0:0]$440
    82/105: $0$formal$wb_hyperram.v:532$168_CHECK[0:0]$439
    83/105: $0$formal$wb_hyperram.v:534$169_EN[0:0]$442
    84/105: $0$formal$wb_hyperram.v:534$169_CHECK[0:0]$441
    85/105: $0$formal$wb_hyperram.v:536$170_EN[0:0]$444
    86/105: $0$formal$wb_hyperram.v:536$170_CHECK[0:0]$443
    87/105: $0$formal$wb_hyperram.v:538$171_EN[0:0]$446
    88/105: $0$formal$wb_hyperram.v:538$171_CHECK[0:0]$445
    89/105: $0$formal$wb_hyperram.v:545$172_EN[0:0]$448
    90/105: $0$formal$wb_hyperram.v:545$172_CHECK[0:0]$447
    91/105: $0$formal$wb_hyperram.v:547$173_EN[0:0]$450
    92/105: $0$formal$wb_hyperram.v:547$173_CHECK[0:0]$449
    93/105: $0$formal$wb_hyperram.v:549$174_EN[0:0]$452
    94/105: $0$formal$wb_hyperram.v:549$174_CHECK[0:0]$451
    95/105: $0$formal$wb_hyperram.v:551$175_EN[0:0]$454
    96/105: $0$formal$wb_hyperram.v:551$175_CHECK[0:0]$453
    97/105: $0$formal$wb_hyperram.v:558$176_EN[0:0]$456
    98/105: $0$formal$wb_hyperram.v:558$176_CHECK[0:0]$455
    99/105: $0$formal$wb_hyperram.v:560$177_EN[0:0]$458
   100/105: $0$formal$wb_hyperram.v:560$177_CHECK[0:0]$457
   101/105: $0$formal$wb_hyperram.v:566$178_EN[0:0]$460
   102/105: $0$formal$wb_hyperram.v:566$178_CHECK[0:0]$459
   103/105: $0$formal$wb_hyperram.v:568$179_EN[0:0]$462
   104/105: $0$formal$wb_hyperram.v:568$179_CHECK[0:0]$461
   105/105: $0\wb_state[1:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:217$230'.
     1/3: $0\hb_valid_prev_r[0:0]
     2/3: $0\csr_valid_prev_r[0:0]
     3/3: $0\csr_ack_r[0:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:193$224'.
     1/1: $0\data_out[31:0]
Creating decoders for process `\wb_hyperram.$proc$wb_hyperram.v:64$192'.
     1/1: $0\sub_address[31:0]
Creating decoders for process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2148'.
Creating decoders for process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2146'.
Creating decoders for process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2143'.
Creating decoders for process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:34$2142'.
Creating decoders for process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
     1/4: $0$formal$register_rw.v:53$2116_EN[0:0]$2127
     2/4: $0$formal$register_rw.v:53$2116_CHECK[0:0]$2126
     3/4: $0$formal$register_rw.v:57$2117_EN[0:0]$2129
     4/4: $0$formal$register_rw.v:57$2117_CHECK[0:0]$2128
Creating decoders for process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:19$2118'.
     1/1: $0\dffreg[5:0]
Creating decoders for process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2106'.
Creating decoders for process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2104'.
Creating decoders for process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2101'.
Creating decoders for process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:34$2100'.
Creating decoders for process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
     1/4: $0$formal$register_rw.v:53$2074_EN[0:0]$2085
     2/4: $0$formal$register_rw.v:53$2074_CHECK[0:0]$2084
     3/4: $0$formal$register_rw.v:57$2075_EN[0:0]$2087
     4/4: $0$formal$register_rw.v:57$2075_CHECK[0:0]$2086
Creating decoders for process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:19$2076'.
     1/1: $0\dffreg[7:0]
Creating decoders for process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2064'.
Creating decoders for process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2062'.
Creating decoders for process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2059'.
Creating decoders for process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:34$2058'.
Creating decoders for process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
     1/4: $0$formal$register_rw.v:53$2032_EN[0:0]$2043
     2/4: $0$formal$register_rw.v:53$2032_CHECK[0:0]$2042
     3/4: $0$formal$register_rw.v:57$2033_EN[0:0]$2045
     4/4: $0$formal$register_rw.v:57$2033_CHECK[0:0]$2044
Creating decoders for process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2034'.
     1/1: $0\dffreg[3:0]

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$formal$register_rw.v:37$1988_CHECK' from process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2017'.
No latch inferred for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$formal$register_rw.v:37$1988_EN' from process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2017'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:393$1084_CHECK' from process `\hyperram.$proc$hyperram.v:0$1834'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:393$1084_EN' from process `\hyperram.$proc$hyperram.v:0$1834'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:392$1082_CHECK' from process `\hyperram.$proc$hyperram.v:0$1831'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:392$1082_EN' from process `\hyperram.$proc$hyperram.v:0$1831'.
No latch inferred for signal `\hyperram.\hb_data_out' from process `\hyperram.$proc$hyperram.v:342$1252'.
No latch inferred for signal `\hyperram.\latency_cycles' from process `\hyperram.$proc$hyperram.v:83$1158'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:258$126_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$886'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:258$126_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$886'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:257$124_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$882'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:257$124_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$882'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:256$122_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$879'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:256$122_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$879'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:255$120_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$875'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:255$120_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$875'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:254$118_CHECK' from process `\wb_hyperram.$proc$wb_hyperram.v:0$872'.
No latch inferred for signal `\wb_hyperram.$formal$wb_hyperram.v:254$118_EN' from process `\wb_hyperram.$proc$wb_hyperram.v:0$872'.
No latch inferred for signal `\wb_hyperram.\data_out' from process `\wb_hyperram.$proc$wb_hyperram.v:193$224'.
No latch inferred for signal `\wb_hyperram.\sub_address' from process `\wb_hyperram.$proc$wb_hyperram.v:64$192'.
No latch inferred for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$formal$register_rw.v:37$2114_CHECK' from process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2143'.
No latch inferred for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$formal$register_rw.v:37$2114_EN' from process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2143'.
No latch inferred for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$formal$register_rw.v:37$2072_CHECK' from process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2101'.
No latch inferred for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$formal$register_rw.v:37$2072_EN' from process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2101'.
No latch inferred for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$formal$register_rw.v:37$2030_CHECK' from process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2059'.
No latch inferred for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$formal$register_rw.v:37$2030_EN' from process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2059'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.\f_past_valid' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3650' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$past$register_rw.v:52$1982$0' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3651' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$past$register_rw.v:52$1983$0' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3652' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$past$register_rw.v:53$1984$0' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3653' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$past$register_rw.v:56$1985$0' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3654' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$past$register_rw.v:56$1986$0' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3655' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$past$register_rw.v:57$1987$0' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3656' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$formal$register_rw.v:53$1990_CHECK' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3657' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$formal$register_rw.v:53$1990_EN' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3658' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$formal$register_rw.v:57$1991_CHECK' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3659' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$formal$register_rw.v:57$1991_EN' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
  created $dff cell `$procdff$3660' with positive edge clock.
Creating register for signal `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.\dffreg' using process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$1992'.
  created $dff cell `$procdff$3661' with positive edge clock.
Creating register for signal `\hyperram.\f_past_valid' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3662' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:402$994$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3663' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:402$995$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3664' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:403$996$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3665' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:406$997$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3666' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:855$998$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3667' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:866$999$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3668' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:867$1000$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3669' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:868$1001$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3670' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:869$1002$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3671' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:871$1003$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3672' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:872$1004$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3673' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:876$1005$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3674' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:877$1006$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3675' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:881$1007$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3676' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:882$1008$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3677' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:949$1009$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3678' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:954$1010$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3679' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:958$1011$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3680' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$1012$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3681' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$1013$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3682' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$1014$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3683' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:970$1015$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3684' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:973$1016$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3685' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:976$1017$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3686' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:979$1018$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3687' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:979$1019$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3688' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:979$1020$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3689' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:980$1021$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3690' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:982$1022$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3691' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:982$1023$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3692' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:982$1024$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3693' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$1025$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3694' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$1026$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3695' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$1027$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3696' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$1028$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3697' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:991$1029$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3698' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:991$1030$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3699' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:992$1031$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3700' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:994$1032$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3701' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:994$1033$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3702' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:997$1034$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3703' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:997$1035$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3704' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1000$1036$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3705' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1000$1037$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3706' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$1038$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3707' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$1039$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3708' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1010$1040$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3709' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1010$1041$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3710' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1018$1042$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3711' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1018$1043$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3712' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1021$1044$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3713' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1021$1045$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3714' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1021$1046$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3715' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1024$1047$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3716' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1024$1048$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3717' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$1049$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3718' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$1050$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3719' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$1051$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3720' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$1052$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3721' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1035$1053$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3722' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$1054$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3723' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$1055$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3724' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$1056$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3725' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$1057$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3726' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1049$1058$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3727' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1050$1059$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3728' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1050$1060$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3729' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1056$1061$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3730' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1064$1062$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3731' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1064$1063$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3732' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1064$1064$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3733' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1065$1065$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3734' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1068$1066$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3735' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1068$1067$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3736' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1069$1068$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3737' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1070$1069$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3738' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1073$1070$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3739' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1074$1071$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3740' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1075$1072$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3741' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1076$1073$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3742' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1082$1074$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3743' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1083$1075$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3744' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1083$1076$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3745' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1083$1077$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3746' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1084$1078$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3747' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1085$1079$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3748' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1086$1080$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3749' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1087$1081$0' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3750' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:402$1086_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3751' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:402$1086_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3752' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:405$1087_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3753' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:405$1087_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3754' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$1088_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3755' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$1088_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3756' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:860$1089_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3757' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:860$1089_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3758' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$1090_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3759' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$1090_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3760' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:867$1091_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3761' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:867$1091_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3762' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$1092_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3763' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$1092_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3764' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:869$1093_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3765' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:869$1093_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3766' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:872$1094_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3767' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:872$1094_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3768' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:874$1095_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3769' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:874$1095_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3770' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:877$1096_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3771' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:877$1096_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3772' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$1097_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3773' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$1097_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3774' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$1098_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3775' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$1098_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3776' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:881$1099_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3777' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:881$1099_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3778' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$1100_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3779' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$1100_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3780' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$1101_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3781' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$1101_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3782' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$1102_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3783' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$1102_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3784' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:907$1103_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3785' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:907$1103_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3786' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:923$1104_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3787' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:923$1104_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3788' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:925$1105_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3789' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:925$1105_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3790' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$1106_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3791' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$1106_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3792' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$1107_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3793' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$1107_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3794' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$1108_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3795' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$1108_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3796' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:939$1109_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3797' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:939$1109_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3798' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$1110_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3799' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$1110_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3800' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:945$1111_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3801' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:945$1111_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3802' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:946$1112_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3803' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:946$1112_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3804' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$1113_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3805' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$1113_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3806' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:949$1114_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3807' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:949$1114_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3808' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:955$1115_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3809' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:955$1115_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3810' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$1116_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3811' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$1116_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3812' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$1117_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3813' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$1117_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3814' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$1118_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3815' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$1118_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3816' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$1119_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3817' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$1119_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3818' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:971$1120_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3819' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:971$1120_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3820' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$1121_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3821' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$1121_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3822' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:977$1122_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3823' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:977$1122_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3824' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:980$1123_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3825' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:980$1123_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3826' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:983$1124_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3827' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:983$1124_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3828' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:986$1125_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3829' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:986$1125_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3830' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:992$1126_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3831' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:992$1126_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3832' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:995$1127_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3833' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:995$1127_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3834' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:998$1128_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3835' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:998$1128_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3836' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1001$1129_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3837' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1001$1129_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3838' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1005$1130_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3839' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1005$1130_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3840' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1007$1131_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3841' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1007$1131_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3842' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1011$1132_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3843' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1011$1132_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3844' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1013$1133_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3845' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1013$1133_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3846' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1015$1134_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3847' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1015$1134_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3848' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1019$1135_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3849' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1019$1135_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3850' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1022$1136_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3851' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1022$1136_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3852' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1025$1137_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3853' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1025$1137_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3854' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1030$1138_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3855' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1030$1138_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3856' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1033$1139_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3857' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1033$1139_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3858' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1036$1140_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3859' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1036$1140_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3860' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$1141_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3861' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$1141_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3862' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1042$1142_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3863' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1042$1142_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3864' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1047$1143_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3865' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1047$1143_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3866' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1051$1144_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3867' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1051$1144_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3868' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1053$1145_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3869' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1053$1145_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3870' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$1146_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3871' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$1146_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3872' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1062$1147_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3873' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1062$1147_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3874' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1065$1148_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3875' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1065$1148_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3876' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1070$1149_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3877' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1070$1149_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3878' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1073$1150_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3879' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1073$1150_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3880' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1074$1151_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3881' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1074$1151_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3882' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1075$1152_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3883' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1075$1152_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3884' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1076$1153_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3885' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1076$1153_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3886' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1084$1154_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3887' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1084$1154_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3888' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1085$1155_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3889' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1085$1155_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3890' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1086$1156_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3891' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1086$1156_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3892' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1087$1157_CHECK' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3893' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1087$1157_EN' using process `\hyperram.$proc$hyperram.v:396$1254'.
  created $ff cell `$procdff$3894' with global clock.
Creating register for signal `\hyperram.\rwds_r' using process `\hyperram.$proc$hyperram.v:277$1224'.
  created $dff cell `$procdff$3895' with negative edge clock.
Creating register for signal `\hyperram.\rwds_2x_latency_r' using process `\hyperram.$proc$hyperram.v:277$1224'.
  created $dff cell `$procdff$3896' with negative edge clock.
Creating register for signal `\hyperram.\read_cnt_r' using process `\hyperram.$proc$hyperram.v:277$1224'.
  created $dff cell `$procdff$3897' with negative edge clock.
Creating register for signal `\hyperram.\bus_clk_r' using process `\hyperram.$proc$hyperram.v:277$1224'.
  created $dff cell `$procdff$3898' with negative edge clock.
Creating register for signal `\hyperram.\datar_r' using process `\hyperram.$proc$hyperram.v:277$1224'.
  created $dff cell `$procdff$3899' with negative edge clock.
Creating register for signal `\hyperram.\tcsh_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `\hyperram.\tpre_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `\hyperram.\tacc_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `\hyperram.\tpost_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `\hyperram.\trmax_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `\hyperram.\fixed_latency_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `\hyperram.\double_latency_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `\hyperram.\dataw_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `\hyperram.\CA_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `\hyperram.\sel_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `\hyperram.\busy_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `\hyperram.\read_timeout_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `\hyperram.\bus_state_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `\hyperram.\valid_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `\hyperram.\cycle_cnt_r' using process `\hyperram.$proc$hyperram.v:116$1177'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `\wb_hyperram.\f_past_valid' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3915' with global clock.
Creating register for signal `\wb_hyperram.\wb_state' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3916' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:269$1$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3917' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:269$2$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3918' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:270$3$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3919' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:271$4$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3920' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:271$5$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3921' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:272$6$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3922' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:276$7$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3923' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:280$8$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3924' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:282$9$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3925' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:287$10$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3926' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:287$11$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3927' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:288$12$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3928' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:289$13$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3929' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:289$14$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3930' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:290$15$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3931' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:294$16$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3932' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:329$17$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3933' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:330$18$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3934' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:331$19$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3935' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:332$20$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3936' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:337$21$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3937' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:338$22$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3938' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:339$23$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3939' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:340$24$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3940' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:348$25$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3941' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:349$26$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3942' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:350$27$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3943' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:350$28$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3944' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:370$29$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3945' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:373$30$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3946' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:374$31$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3947' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:376$32$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3948' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:377$33$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3949' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:378$34$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3950' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:379$35$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3951' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:380$36$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3952' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:380$37$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3953' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:381$38$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3954' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:386$39$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3955' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:389$40$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3956' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:390$41$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3957' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:392$42$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3958' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:393$43$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3959' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:394$44$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3960' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:394$45$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3961' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:395$46$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3962' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:400$47$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3963' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:403$48$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3964' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:404$49$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3965' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:406$50$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3966' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:407$51$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3967' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:408$52$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3968' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:409$53$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3969' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:409$54$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3970' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:409$55$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3971' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:410$56$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3972' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:415$57$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3973' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:418$58$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3974' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:419$59$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3975' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:421$60$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3976' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:422$61$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3977' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:423$62$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3978' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:423$63$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3979' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:424$64$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3980' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:429$65$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3981' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:432$66$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3982' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:434$67$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3983' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:435$68$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3984' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:436$69$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3985' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:437$70$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3986' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:444$71$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3987' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:446$72$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3988' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:447$73$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3989' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:450$74$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3990' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:451$75$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3991' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:452$76$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3992' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:453$77$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3993' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:460$78$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3994' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:462$79$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3995' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:463$80$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3996' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:465$81$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3997' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:466$82$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3998' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:467$83$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$3999' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:474$84$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4000' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:476$85$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4001' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:477$86$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4002' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:479$87$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4003' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:480$88$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4004' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:481$89$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4005' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:489$90$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4006' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:491$91$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4007' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:492$92$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4008' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:494$93$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4009' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:495$94$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4010' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:496$95$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4011' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:497$96$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4012' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:498$97$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4013' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:499$98$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4014' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:500$99$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4015' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:501$100$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4016' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:502$101$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4017' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:509$102$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4018' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:511$103$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4019' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:512$104$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4020' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:513$105$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4021' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:514$106$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4022' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:516$107$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4023' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:517$108$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4024' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:518$109$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4025' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:543$110$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4026' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:543$111$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4027' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:543$112$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4028' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:543$113$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4029' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:543$114$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4030' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:544$115$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4031' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:546$116$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4032' with global clock.
Creating register for signal `\wb_hyperram.$past$wb_hyperram.v:548$117$0' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4033' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:269$128_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4034' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:269$128_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4035' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:271$129_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4036' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:271$129_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4037' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:275$130_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4038' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:275$130_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4039' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:280$131_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4040' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:280$131_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4041' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:282$132_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4042' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:282$132_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4043' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:287$133_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4044' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:287$133_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4045' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:289$134_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4046' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:289$134_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4047' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:321$135_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4048' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:321$135_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4049' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:322$136_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4050' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:322$136_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4051' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:326$137_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4052' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:326$137_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4053' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:327$138_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4054' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:327$138_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4055' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:328$139_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4056' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:328$139_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4057' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:329$140_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4058' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:329$140_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4059' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:330$141_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4060' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:330$141_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4061' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:331$142_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4062' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:331$142_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4063' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:335$143_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4064' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:335$143_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4065' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:336$144_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4066' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:336$144_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4067' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:337$145_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4068' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:337$145_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4069' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:338$146_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4070' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:338$146_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4071' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:339$147_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4072' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:339$147_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4073' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:348$148_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4074' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:348$148_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4075' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:349$149_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4076' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:349$149_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4077' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:350$150_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4078' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:350$150_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4079' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:351$151_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4080' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:351$151_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4081' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:355$152_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4082' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:355$152_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4083' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:358$153_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4084' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:358$153_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4085' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:361$154_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4086' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:361$154_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4087' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:364$155_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4088' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:364$155_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4089' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:369$156_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4090' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:369$156_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4091' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:385$157_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4092' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:385$157_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4093' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:399$158_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4094' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:399$158_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4095' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:414$159_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4096' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:414$159_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4097' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:428$160_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4098' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:428$160_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4099' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:444$161_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4100' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:444$161_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4101' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:460$162_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4102' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:460$162_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4103' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:473$163_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4104' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:473$163_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4105' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:489$164_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4106' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:489$164_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4107' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:509$165_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4108' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:509$165_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4109' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:523$166_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4110' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:523$166_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4111' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:530$167_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4112' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:530$167_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4113' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:532$168_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4114' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:532$168_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4115' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:534$169_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4116' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:534$169_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4117' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:536$170_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4118' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:536$170_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4119' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:538$171_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4120' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:538$171_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4121' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:545$172_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4122' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:545$172_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4123' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:547$173_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4124' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:547$173_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4125' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:549$174_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4126' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:549$174_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4127' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:551$175_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4128' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:551$175_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4129' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:558$176_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4130' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:558$176_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4131' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:560$177_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4132' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:560$177_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4133' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:566$178_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4134' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:566$178_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4135' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:568$179_CHECK' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4136' with global clock.
Creating register for signal `\wb_hyperram.$formal$wb_hyperram.v:568$179_EN' using process `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
  created $ff cell `$procdff$4137' with global clock.
Creating register for signal `\wb_hyperram.\csr_valid_prev_r' using process `\wb_hyperram.$proc$wb_hyperram.v:217$230'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `\wb_hyperram.\hb_valid_prev_r' using process `\wb_hyperram.$proc$wb_hyperram.v:217$230'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `\wb_hyperram.\csr_ack_r' using process `\wb_hyperram.$proc$wb_hyperram.v:217$230'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.\f_past_valid' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$past$register_rw.v:52$2108$0' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$past$register_rw.v:52$2109$0' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$past$register_rw.v:53$2110$0' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$past$register_rw.v:56$2111$0' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$past$register_rw.v:56$2112$0' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$past$register_rw.v:57$2113$0' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$formal$register_rw.v:53$2116_CHECK' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$formal$register_rw.v:53$2116_EN' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$formal$register_rw.v:57$2117_CHECK' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$formal$register_rw.v:57$2117_EN' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.\dffreg' using process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:19$2118'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.\f_past_valid' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$past$register_rw.v:52$2066$0' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$past$register_rw.v:52$2067$0' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$past$register_rw.v:53$2068$0' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$past$register_rw.v:56$2069$0' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$past$register_rw.v:56$2070$0' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$past$register_rw.v:57$2071$0' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$formal$register_rw.v:53$2074_CHECK' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$formal$register_rw.v:53$2074_EN' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$formal$register_rw.v:57$2075_CHECK' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$formal$register_rw.v:57$2075_EN' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.\dffreg' using process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:19$2076'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.\f_past_valid' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$past$register_rw.v:52$2024$0' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$past$register_rw.v:52$2025$0' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$past$register_rw.v:53$2026$0' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$past$register_rw.v:56$2027$0' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$past$register_rw.v:56$2028$0' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$past$register_rw.v:57$2029$0' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$formal$register_rw.v:53$2032_CHECK' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$formal$register_rw.v:53$2032_EN' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$formal$register_rw.v:57$2033_CHECK' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$formal$register_rw.v:57$2033_EN' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.\dffreg' using process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2034'.
  created $dff cell `$procdff$4176' with positive edge clock.

4.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2022'.
Removing empty process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2020'.
Removing empty process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:0$2017'.
Removing empty process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:34$2016'.
Found and cleaned up 4 empty switches in `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
Removing empty process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:39$1993'.
Found and cleaned up 2 empty switches in `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$1992'.
Removing empty process `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$proc$register_rw.v:19$1992'.
Removing empty process `hyperram.$proc$hyperram.v:0$1980'.
Removing empty process `hyperram.$proc$hyperram.v:0$1978'.
Removing empty process `hyperram.$proc$hyperram.v:0$1976'.
Removing empty process `hyperram.$proc$hyperram.v:0$1974'.
Removing empty process `hyperram.$proc$hyperram.v:0$1972'.
Removing empty process `hyperram.$proc$hyperram.v:0$1970'.
Removing empty process `hyperram.$proc$hyperram.v:0$1968'.
Removing empty process `hyperram.$proc$hyperram.v:0$1966'.
Removing empty process `hyperram.$proc$hyperram.v:0$1964'.
Removing empty process `hyperram.$proc$hyperram.v:0$1962'.
Removing empty process `hyperram.$proc$hyperram.v:0$1960'.
Removing empty process `hyperram.$proc$hyperram.v:0$1958'.
Removing empty process `hyperram.$proc$hyperram.v:0$1956'.
Removing empty process `hyperram.$proc$hyperram.v:0$1954'.
Removing empty process `hyperram.$proc$hyperram.v:0$1952'.
Removing empty process `hyperram.$proc$hyperram.v:0$1950'.
Removing empty process `hyperram.$proc$hyperram.v:0$1948'.
Removing empty process `hyperram.$proc$hyperram.v:0$1946'.
Removing empty process `hyperram.$proc$hyperram.v:0$1944'.
Removing empty process `hyperram.$proc$hyperram.v:0$1942'.
Removing empty process `hyperram.$proc$hyperram.v:0$1940'.
Removing empty process `hyperram.$proc$hyperram.v:0$1938'.
Removing empty process `hyperram.$proc$hyperram.v:0$1936'.
Removing empty process `hyperram.$proc$hyperram.v:0$1934'.
Removing empty process `hyperram.$proc$hyperram.v:0$1932'.
Removing empty process `hyperram.$proc$hyperram.v:0$1930'.
Removing empty process `hyperram.$proc$hyperram.v:0$1928'.
Removing empty process `hyperram.$proc$hyperram.v:0$1926'.
Removing empty process `hyperram.$proc$hyperram.v:0$1924'.
Removing empty process `hyperram.$proc$hyperram.v:0$1922'.
Removing empty process `hyperram.$proc$hyperram.v:0$1920'.
Removing empty process `hyperram.$proc$hyperram.v:0$1918'.
Removing empty process `hyperram.$proc$hyperram.v:0$1916'.
Removing empty process `hyperram.$proc$hyperram.v:0$1914'.
Removing empty process `hyperram.$proc$hyperram.v:0$1912'.
Removing empty process `hyperram.$proc$hyperram.v:0$1910'.
Removing empty process `hyperram.$proc$hyperram.v:0$1908'.
Removing empty process `hyperram.$proc$hyperram.v:0$1906'.
Removing empty process `hyperram.$proc$hyperram.v:0$1904'.
Removing empty process `hyperram.$proc$hyperram.v:0$1902'.
Removing empty process `hyperram.$proc$hyperram.v:0$1900'.
Removing empty process `hyperram.$proc$hyperram.v:0$1898'.
Removing empty process `hyperram.$proc$hyperram.v:0$1896'.
Removing empty process `hyperram.$proc$hyperram.v:0$1894'.
Removing empty process `hyperram.$proc$hyperram.v:0$1892'.
Removing empty process `hyperram.$proc$hyperram.v:0$1890'.
Removing empty process `hyperram.$proc$hyperram.v:0$1888'.
Removing empty process `hyperram.$proc$hyperram.v:0$1886'.
Removing empty process `hyperram.$proc$hyperram.v:0$1884'.
Removing empty process `hyperram.$proc$hyperram.v:0$1882'.
Removing empty process `hyperram.$proc$hyperram.v:0$1880'.
Removing empty process `hyperram.$proc$hyperram.v:0$1878'.
Removing empty process `hyperram.$proc$hyperram.v:0$1876'.
Removing empty process `hyperram.$proc$hyperram.v:0$1874'.
Removing empty process `hyperram.$proc$hyperram.v:0$1872'.
Removing empty process `hyperram.$proc$hyperram.v:0$1870'.
Removing empty process `hyperram.$proc$hyperram.v:0$1868'.
Removing empty process `hyperram.$proc$hyperram.v:0$1866'.
Removing empty process `hyperram.$proc$hyperram.v:0$1864'.
Removing empty process `hyperram.$proc$hyperram.v:0$1862'.
Removing empty process `hyperram.$proc$hyperram.v:0$1860'.
Removing empty process `hyperram.$proc$hyperram.v:0$1858'.
Removing empty process `hyperram.$proc$hyperram.v:0$1856'.
Removing empty process `hyperram.$proc$hyperram.v:0$1854'.
Removing empty process `hyperram.$proc$hyperram.v:0$1852'.
Removing empty process `hyperram.$proc$hyperram.v:0$1850'.
Removing empty process `hyperram.$proc$hyperram.v:0$1848'.
Removing empty process `hyperram.$proc$hyperram.v:0$1846'.
Removing empty process `hyperram.$proc$hyperram.v:0$1844'.
Removing empty process `hyperram.$proc$hyperram.v:0$1842'.
Removing empty process `hyperram.$proc$hyperram.v:0$1840'.
Removing empty process `hyperram.$proc$hyperram.v:0$1838'.
Removing empty process `hyperram.$proc$hyperram.v:0$1834'.
Removing empty process `hyperram.$proc$hyperram.v:0$1831'.
Removing empty process `hyperram.$proc$hyperram.v:382$1830'.
Found and cleaned up 61 empty switches in `\hyperram.$proc$hyperram.v:396$1254'.
Removing empty process `hyperram.$proc$hyperram.v:396$1254'.
Found and cleaned up 3 empty switches in `\hyperram.$proc$hyperram.v:342$1252'.
Removing empty process `hyperram.$proc$hyperram.v:342$1252'.
Found and cleaned up 7 empty switches in `\hyperram.$proc$hyperram.v:277$1224'.
Removing empty process `hyperram.$proc$hyperram.v:277$1224'.
Found and cleaned up 15 empty switches in `\hyperram.$proc$hyperram.v:116$1177'.
Removing empty process `hyperram.$proc$hyperram.v:116$1177'.
Found and cleaned up 3 empty switches in `\hyperram.$proc$hyperram.v:83$1158'.
Removing empty process `hyperram.$proc$hyperram.v:83$1158'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$992'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$990'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$988'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$986'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$984'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$982'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$980'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$978'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$976'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$974'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$972'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$970'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$968'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$966'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$964'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$962'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$960'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$958'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$956'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$954'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$952'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$950'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$948'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$946'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$944'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$942'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$940'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$938'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$936'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$934'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$932'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$930'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$928'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$926'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$924'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$922'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$920'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$918'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$916'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$914'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$912'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$910'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$908'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$906'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$904'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$902'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$900'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$898'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$896'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$894'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$892'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$890'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$886'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$882'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$879'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$875'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$872'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:0$871'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:246$870'.
Found and cleaned up 53 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:261$241'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:261$241'.
Found and cleaned up 2 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:217$230'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:217$230'.
Found and cleaned up 3 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:193$224'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:193$224'.
Found and cleaned up 3 empty switches in `\wb_hyperram.$proc$wb_hyperram.v:64$192'.
Removing empty process `wb_hyperram.$proc$wb_hyperram.v:64$192'.
Removing empty process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2148'.
Removing empty process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2146'.
Removing empty process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:0$2143'.
Removing empty process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:34$2142'.
Found and cleaned up 4 empty switches in `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
Removing empty process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:39$2119'.
Found and cleaned up 2 empty switches in `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:19$2118'.
Removing empty process `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$proc$register_rw.v:19$2118'.
Removing empty process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2106'.
Removing empty process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2104'.
Removing empty process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:0$2101'.
Removing empty process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:34$2100'.
Found and cleaned up 4 empty switches in `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
Removing empty process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:39$2077'.
Found and cleaned up 2 empty switches in `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:19$2076'.
Removing empty process `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$proc$register_rw.v:19$2076'.
Removing empty process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2064'.
Removing empty process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2062'.
Removing empty process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:0$2059'.
Removing empty process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:34$2058'.
Found and cleaned up 4 empty switches in `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
Removing empty process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:39$2035'.
Found and cleaned up 2 empty switches in `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2034'.
Removing empty process `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$proc$register_rw.v:19$2034'.
Cleaned up 174 empty switches.

4.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
<suppressed ~60 debug messages>
Optimizing module wb_hyperram.
<suppressed ~9 debug messages>
Optimizing module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Optimizing module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.

4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Finding unused cells or wires in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
Finding unused cells or wires in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Removed 4 unused cells and 1340 unused wires.
<suppressed ~16 debug messages>

4.6. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw...
Checking module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw...
Checking module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw...
Checking module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw...
Checking module hyperram...
Checking module wb_hyperram...
Found and reported 0 problems.

4.7. Executing OPT pass (performing simple optimizations).

4.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Optimizing module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
<suppressed ~3 debug messages>
Optimizing module wb_hyperram.

4.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
<suppressed ~12 debug messages>
Finding identical cells in module `\hyperram'.
<suppressed ~948 debug messages>
Finding identical cells in module `\wb_hyperram'.
<suppressed ~846 debug messages>
Removed a total of 614 cells.

4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2297: \hb_dq_oen -> 1'1
      Replacing known input bits on port B of cell $procmux$2333: \hb_rwds_oen -> 1'1
      Replacing known input bits on port B of cell $procmux$2379: \rst_i -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \wb_hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~306 debug messages>

4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
  Optimizing cells in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
  Optimizing cells in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
  Optimizing cells in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
  Optimizing cells in module \hyperram.
  Optimizing cells in module \wb_hyperram.
Performed a total of 0 changes.

4.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw'.
Finding identical cells in module `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
<suppressed ~137 debug messages>
Finding identical cells in module `\wb_hyperram'.
<suppressed ~168 debug messages>
Removed a total of 102 cells.

4.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
Finding unused cells or wires in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 0 unused cells and 718 unused wires.
<suppressed ~7 debug messages>

4.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Optimizing module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
Optimizing module wb_hyperram.

4.7.8. Rerunning OPT passes. (Maybe there is more to do..)

4.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wb_hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~265 debug messages>

4.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
  Optimizing cells in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
  Optimizing cells in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
  Optimizing cells in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
  Optimizing cells in module \hyperram.
  Optimizing cells in module \wb_hyperram.
Performed a total of 0 changes.

4.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw'.
Finding identical cells in module `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
Finding identical cells in module `\wb_hyperram'.
Removed a total of 0 cells.

4.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
Finding unused cells or wires in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..

4.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Optimizing module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
Optimizing module wb_hyperram.

4.7.14. Finished OPT passes. (There is nothing left to do.)

4.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$1159 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$1159 ($sub).
Removed top 25 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$1159 ($sub).
Removed top 27 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$1160 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$1160 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$1160 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:89$1161 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$1163 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$1165 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:91$1166 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:97$1169 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:99$1174 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:143$1179 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:143$1179 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:172$1189 ($ge).
Removed top 28 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:172$1191 ($mux).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:174$1192 ($ge).
Removed top 27 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:174$1194 ($mux).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:221$1201 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:221$1201 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:221$1201 ($sub).
Removed top 2 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:270$1215 ($ne).
Removed top 30 bits (of 32) from port B of cell hyperram.$lt$hyperram.v:270$1220 ($lt).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:287$1226 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:287$1227 ($mux).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:297$1228 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:312$1234 ($sub).
Removed top 29 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:312$1234 ($sub).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:335$1247 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:335$1248 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1487 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1487 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1488 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1488 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1497 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1497 ($and).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:860$1507 ($ge).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:861$1508 ($ge).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:866$1512 ($eq).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:871$1517 ($ge).
Removed top 2 bits (of 5) from port B of cell hyperram.$eq$hyperram.v:874$1519 ($eq).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:876$1520 ($ge).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:879$1522 ($eq).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:894$1532 ($mul).
Removed top 22 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:894$1532 ($mul).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$1533 ($shiftx).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$1537 ($shiftx).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:961$1568 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:964$1572 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:992$1638 ($add).
Removed top 25 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:992$1638 ($add).
Removed top 25 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:992$1639 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1640 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1640 ($and).
Removed top 3 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:998$1657 ($eq).
Removed top 5 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:1001$1666 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1003$1673 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:1005$1675 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:1005$1675 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1005$1676 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:1005$1676 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1005$1676 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1005$1677 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1005$1677 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:1005$1678 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1005$1678 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:1005$1678 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1005$1680 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:1007$1682 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:1007$1682 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1007$1683 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:1007$1683 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1007$1683 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1007$1684 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1007$1684 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:1007$1685 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1007$1685 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:1007$1685 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1007$1687 ($sub).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1011$1697 ($mul).
Removed top 25 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1011$1697 ($mul).
Removed top 25 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:1011$1698 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1011$1698 ($sub).
Removed top 24 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:1011$1698 ($sub).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1013$1700 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1018$1706 ($eq).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:1019$1710 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1056$1767 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:1065$1785 ($add).
Removed top 28 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:1065$1785 ($add).
Removed top 28 bits (of 32) from port A of cell hyperram.$eq$hyperram.v:1065$1786 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:1064$1816 ($ne).
Removed top 1 bits (of 3) from port B of cell hyperram.$procmux$2739_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$procmux$2771_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell hyperram.$procmux$2842_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell hyperram.$procmux$3059 ($mux).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$1163 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$1163 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$1165 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$1165 ($sub).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:287$1226 ($not).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:335$1247 ($not).
Removed top 1 bits (of 7) from port Y of cell hyperram.$sub$hyperram.v:89$1159 ($sub).
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:1005$1675_Y.
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:1007$1682_Y.
Removed top 28 bits (of 32) from wire hyperram.$add$hyperram.v:1065$1785_Y.
Removed top 25 bits (of 32) from wire hyperram.$add$hyperram.v:992$1638_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1487_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1488_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1496_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1497_Y.
Removed top 31 bits (of 32) from wire hyperram.$extend$hyperram.v:335$1246_Y.
Removed top 31 bits (of 32) from wire hyperram.$logic_not$hyperram.v:1005$1679_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:1005$1676_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:1005$1677_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:1007$1683_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:1007$1684_Y.
Removed top 25 bits (of 32) from wire hyperram.$mul$hyperram.v:1011$1697_Y.
Removed top 22 bits (of 32) from wire hyperram.$mul$hyperram.v:894$1532_Y.
Removed top 31 bits (of 32) from wire hyperram.$not$hyperram.v:287$1226_Y.
Removed top 31 bits (of 32) from wire hyperram.$not$hyperram.v:335$1247_Y.
Removed top 2 bits (of 3) from wire hyperram.$procmux$3059_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:89$1159_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:91$1163_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:91$1165_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:91$1166_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:97$1169_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:99$1174_Y.
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:51$190 ($eq).
Removed top 24 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:66$193 ($and).
Removed top 6 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:68$194 ($and).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:204$226 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:204$228 ($eq).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$464 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$464 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$467 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$467 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$473 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$473 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$476 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$476 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$477 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$477 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$485 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$485 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$494 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$494 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$495 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$495 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$507 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$507 ($and).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$and$wb_hyperram.v:0$508 ($and).
Removed top 31 bits (of 32) from port Y of cell wb_hyperram.$and$wb_hyperram.v:0$508 ($and).
Removed top 29 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:348$540 ($gt).
Removed top 29 bits (of 32) from port B of cell wb_hyperram.$lt$wb_hyperram.v:348$542 ($lt).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:351$556 ($gt).
Removed top 29 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:355$562 ($gt).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:358$565 ($gt).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$gt$wb_hyperram.v:361$568 ($gt).
Removed top 1 bits (of 5) from port B of cell wb_hyperram.$eq$wb_hyperram.v:364$571 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:378$585 ($eq).
Removed top 3 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:381$591 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:392$602 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:406$619 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:407$621 ($eq).
Removed top 24 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:409$625 ($eq).
Removed top 1 bits (of 5) from port B of cell wb_hyperram.$eq$wb_hyperram.v:421$638 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:449$669 ($eq).
Removed top 1 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:451$672 ($eq).
Removed top 1 bits (of 3) from port B of cell wb_hyperram.$eq$wb_hyperram.v:453$676 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:465$685 ($eq).
Removed top 16 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:467$689 ($eq).
Removed top 1 bits (of 5) from port B of cell wb_hyperram.$eq$wb_hyperram.v:480$702 ($eq).
Removed top 3 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:497$718 ($eq).
Removed top 2 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:498$720 ($eq).
Removed top 1 bits (of 4) from port B of cell wb_hyperram.$eq$wb_hyperram.v:501$725 ($eq).
Removed top 1 bits (of 3) from port B of cell wb_hyperram.$eq$wb_hyperram.v:502$727 ($eq).
Removed top 3 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:518$742 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:529$758 ($eq).
Removed top 31 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:530$760 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:531$764 ($eq).
Removed top 26 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:532$766 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:533$770 ($eq).
Removed top 24 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:534$772 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:535$776 ($eq).
Removed top 27 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:536$778 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:537$782 ($eq).
Removed top 28 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:538$784 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:544$798 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:546$800 ($eq).
Removed top 2 bits (of 32) from port B of cell wb_hyperram.$eq$wb_hyperram.v:548$802 ($eq).
Removed top 1 bits (of 2) from port B of cell wb_hyperram.$procmux$3546_CMP0 ($eq).
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$463_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$464_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$472_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$473_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$476_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$477_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$494_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$495_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$507_Y.
Removed top 31 bits (of 32) from wire wb_hyperram.$and$wb_hyperram.v:0$508_Y.

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
Finding unused cells or wires in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 0 unused cells and 36 unused wires.
<suppressed ~2 debug messages>

4.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Optimizing module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
<suppressed ~4 debug messages>
Optimizing module wb_hyperram.
<suppressed ~10 debug messages>

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
Finding identical cells in module `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw'.
Finding identical cells in module `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw'.
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
Finding identical cells in module `\hyperram'.
<suppressed ~6 debug messages>
Finding identical cells in module `\wb_hyperram'.
Removed a total of 2 cells.

4.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
Finding unused cells or wires in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 0 unused cells and 16 unused wires.
<suppressed ~2 debug messages>

4.11.4. Finished fast OPT passes.

4.12. Printing statistics.

=== $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw ===

   Number of wires:                 35
   Number of wire bits:             56
   Number of public wires:           7
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $assert                         2
     $assume                         1
     $dff                           10
     $eq                             2
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           10

=== $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw ===

   Number of wires:                 35
   Number of wire bits:             70
   Number of public wires:           7
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $assert                         2
     $assume                         1
     $dff                           10
     $eq                             2
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           10

=== $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw ===

   Number of wires:                 35
   Number of wire bits:             84
   Number of public wires:           7
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $assert                         2
     $assume                         1
     $dff                           10
     $eq                             2
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           10

=== $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw ===

   Number of wires:                 35
   Number of wire bits:             63
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $assert                         2
     $assume                         1
     $dff                           10
     $eq                             2
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           10

=== hyperram ===

   Number of wires:                806
   Number of wire bits:           2620
   Number of public wires:          59
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                860
     $add                            4
     $and                            1
     $assert                        69
     $assume                         4
     $dff                           20
     $eq                            52
     $ff                           153
     $ge                             6
     $initstate                      1
     $logic_and                     59
     $logic_not                     26
     $logic_or                      21
     $lt                             1
     $mul                            6
     $mux                          384
     $ne                             9
     $not                            9
     $pmux                          13
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

=== wb_hyperram ===

   Number of wires:                525
   Number of wire bits:           1118
   Number of public wires:          46
   Number of public wire bits:     266
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                557
     $and                           13
     $assert                        14
     $assume                        25
     $cover                         18
     $dff                            3
     $eq                            52
     $ff                           107
     $gt                             5
     $initstate                      1
     $logic_and                    133
     $logic_not                     27
     $logic_or                      12
     $lt                             1
     $mux                          137
     $ne                             1
     $or                             1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw      1
     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     $pmux                           2
     hyperram                        1

=== design hierarchy ===

   wb_hyperram                       1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw      1
     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     hyperram                        1

   Number of wires:               1471
   Number of wire bits:           4011
   Number of public wires:         133
   Number of public wire bits:     713
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1544
     $add                            4
     $and                           14
     $assert                        91
     $assume                        33
     $cover                         18
     $dff                           63
     $eq                           112
     $ff                           260
     $ge                             6
     $gt                             5
     $initstate                      6
     $logic_and                    208
     $logic_not                     65
     $logic_or                      33
     $lt                             2
     $mul                            6
     $mux                          561
     $ne                            10
     $not                            9
     $or                             1
     $pmux                          15
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

4.13. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw...
Checking module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw...
Checking module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw...
Checking module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw...
Checking module hyperram...
Checking module wb_hyperram...
Found and reported 0 problems.

5. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

6. Executing CLK2FFLOGIC pass (convert clocked FFs to generic $ff cells).
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4165 ($dff): CLK=\clk, D=1'1, Q=\f_past_valid
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4166 ($dff): CLK=\clk, D=\wren, Q=$past$register_rw.v:52$2024$0
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4167 ($dff): CLK=\clk, D=\rst, Q=$past$register_rw.v:52$2025$0
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4168 ($dff): CLK=\clk, D=\data_in, Q=$past$register_rw.v:53$2026$0
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4171 ($dff): CLK=\clk, D=\dffreg, Q=$past$register_rw.v:57$2029$0
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4172 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$2032_CHECK[0:0]$2042, Q=$formal$register_rw.v:53$2032_CHECK
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4173 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$2032_EN[0:0]$2043, Q=$formal$register_rw.v:53$2032_EN
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4174 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$2033_CHECK[0:0]$2044, Q=$formal$register_rw.v:57$2033_CHECK
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4175 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$2033_EN[0:0]$2045, Q=$formal$register_rw.v:57$2033_EN
Replacing $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.$procdff$4176 ($dff): CLK=\clk, D=$0\dffreg[3:0], Q=\dffreg
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4141 ($dff): CLK=\clk, D=1'1, Q=\f_past_valid
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4142 ($dff): CLK=\clk, D=\wren, Q=$past$register_rw.v:52$2108$0
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4143 ($dff): CLK=\clk, D=\rst, Q=$past$register_rw.v:52$2109$0
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4144 ($dff): CLK=\clk, D=\data_in, Q=$past$register_rw.v:53$2110$0
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4147 ($dff): CLK=\clk, D=\dffreg, Q=$past$register_rw.v:57$2113$0
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4148 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$2116_CHECK[0:0]$2126, Q=$formal$register_rw.v:53$2116_CHECK
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4149 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$2116_EN[0:0]$2127, Q=$formal$register_rw.v:53$2116_EN
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4150 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$2117_CHECK[0:0]$2128, Q=$formal$register_rw.v:57$2117_CHECK
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4151 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$2117_EN[0:0]$2129, Q=$formal$register_rw.v:57$2117_EN
Replacing $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.$procdff$4152 ($dff): CLK=\clk, D=$0\dffreg[5:0], Q=\dffreg
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4153 ($dff): CLK=\clk, D=1'1, Q=\f_past_valid
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4154 ($dff): CLK=\clk, D=\wren, Q=$past$register_rw.v:52$2066$0
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4155 ($dff): CLK=\clk, D=\rst, Q=$past$register_rw.v:52$2067$0
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4156 ($dff): CLK=\clk, D=\data_in, Q=$past$register_rw.v:53$2068$0
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4159 ($dff): CLK=\clk, D=\dffreg, Q=$past$register_rw.v:57$2071$0
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4160 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$2074_CHECK[0:0]$2084, Q=$formal$register_rw.v:53$2074_CHECK
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4161 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$2074_EN[0:0]$2085, Q=$formal$register_rw.v:53$2074_EN
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4162 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$2075_CHECK[0:0]$2086, Q=$formal$register_rw.v:57$2075_CHECK
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4163 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$2075_EN[0:0]$2087, Q=$formal$register_rw.v:57$2075_EN
Replacing $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.$procdff$4164 ($dff): CLK=\clk, D=$0\dffreg[7:0], Q=\dffreg
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3650 ($dff): CLK=\clk, D=1'1, Q=\f_past_valid
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3651 ($dff): CLK=\clk, D=\wren, Q=$past$register_rw.v:52$1982$0
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3652 ($dff): CLK=\clk, D=\rst, Q=$past$register_rw.v:52$1983$0
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3653 ($dff): CLK=\clk, D=\data_in, Q=$past$register_rw.v:53$1984$0
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3656 ($dff): CLK=\clk, D=\dffreg, Q=$past$register_rw.v:57$1987$0
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3657 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$1990_CHECK[0:0]$2000, Q=$formal$register_rw.v:53$1990_CHECK
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3658 ($dff): CLK=\clk, D=$0$formal$register_rw.v:53$1990_EN[0:0]$2001, Q=$formal$register_rw.v:53$1990_EN
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3659 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$1991_CHECK[0:0]$2002, Q=$formal$register_rw.v:57$1991_CHECK
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3660 ($dff): CLK=\clk, D=$0$formal$register_rw.v:57$1991_EN[0:0]$2003, Q=$formal$register_rw.v:57$1991_EN
Replacing $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.$procdff$3661 ($dff): CLK=\clk, D=$0\dffreg[4:0], Q=\dffreg
Replacing hyperram.$procdff$3895 ($dff): CLK=\clk_i, D=$0\rwds_r[0:0], Q=\rwds_r
Replacing hyperram.$procdff$3896 ($dff): CLK=\clk_i, D=$0\rwds_2x_latency_r[0:0], Q=\rwds_2x_latency_r
Replacing hyperram.$procdff$3897 ($dff): CLK=\clk_i, D=$0\read_cnt_r[2:0], Q=\read_cnt_r
Replacing hyperram.$procdff$3898 ($dff): CLK=\clk_i, D=$0\bus_clk_r[0:0], Q=\bus_clk_r
Replacing hyperram.$procdff$3899 ($dff): CLK=\clk_i, D=$0\datar_r[31:0], Q=\datar_r
Replacing hyperram.$procdff$3900 ($dff): CLK=\clk_i, D=$0\tcsh_r[3:0], Q=\tcsh_r
Replacing hyperram.$procdff$3901 ($dff): CLK=\clk_i, D=$0\tpre_r[3:0], Q=\tpre_r
Replacing hyperram.$procdff$3902 ($dff): CLK=\clk_i, D=$0\tacc_r[3:0], Q=\tacc_r
Replacing hyperram.$procdff$3903 ($dff): CLK=\clk_i, D=$0\tpost_r[3:0], Q=\tpost_r
Replacing hyperram.$procdff$3904 ($dff): CLK=\clk_i, D=$0\trmax_r[4:0], Q=\trmax_r
Replacing hyperram.$procdff$3905 ($dff): CLK=\clk_i, D=$0\fixed_latency_r[0:0], Q=\fixed_latency_r
Replacing hyperram.$procdff$3906 ($dff): CLK=\clk_i, D=$0\double_latency_r[0:0], Q=\double_latency_r
Replacing hyperram.$procdff$3907 ($dff): CLK=\clk_i, D=$0\dataw_r[31:0], Q=\dataw_r
Replacing hyperram.$procdff$3908 ($dff): CLK=\clk_i, D=$0\CA_r[47:0], Q=\CA_r
Replacing hyperram.$procdff$3909 ($dff): CLK=\clk_i, D=$0\sel_r[3:0], Q=\sel_r
Replacing hyperram.$procdff$3910 ($dff): CLK=\clk_i, D=$0\busy_r[0:0], Q=\busy_r
Replacing hyperram.$procdff$3911 ($dff): CLK=\clk_i, D=$0\read_timeout_r[0:0], Q=\read_timeout_r
Replacing hyperram.$procdff$3912 ($dff): CLK=\clk_i, D=$0\bus_state_r[2:0], Q=\bus_state_r
Replacing hyperram.$procdff$3913 ($dff): CLK=\clk_i, D=$0\valid_r[0:0], Q=\valid_r
Replacing hyperram.$procdff$3914 ($dff): CLK=\clk_i, D=$0\cycle_cnt_r[5:0], Q=\cycle_cnt_r
Replacing wb_hyperram.$procdff$4138 ($dff): CLK=\wb_clk_i, D=$0\csr_valid_prev_r[0:0], Q=\csr_valid_prev_r
Replacing wb_hyperram.$procdff$4139 ($dff): CLK=\wb_clk_i, D=$0\hb_valid_prev_r[0:0], Q=\hb_valid_prev_r
Replacing wb_hyperram.$procdff$4140 ($dff): CLK=\wb_clk_i, D=$0\csr_ack_r[0:0], Q=\csr_ack_r

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
Finding unused cells or wires in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 178 unused cells and 241 unused wires.
<suppressed ~184 debug messages>

8. Executing SETUNDEF pass (replace undef values with defined constants).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Optimizing module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Optimizing module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Optimizing module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Optimizing module hyperram.
Optimizing module wb_hyperram.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw'.
<suppressed ~57 debug messages>
Finding identical cells in module `$paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw'.
<suppressed ~57 debug messages>
Finding identical cells in module `\hyperram'.
<suppressed ~126 debug messages>
Finding identical cells in module `\wb_hyperram'.
<suppressed ~12 debug messages>
Removed a total of 122 cells.

9.3. Executing OPT_DFF pass (perform DFF optimizations).

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw..
Finding unused cells or wires in module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw..
Finding unused cells or wires in module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw..
Finding unused cells or wires in module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw..
Finding unused cells or wires in module \hyperram..
Finding unused cells or wires in module \wb_hyperram..
Removed 7 unused cells and 129 unused wires.
<suppressed ~13 debug messages>

9.5. Finished fast OPT passes.

10. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw...
Checking module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw...
Checking module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw...
Checking module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw...
Checking module hyperram...
Checking module wb_hyperram...
Found and reported 0 problems.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw

11.2. Analyzing design hierarchy..
Top module:  \wb_hyperram
Used module:     \hyperram
Used module:     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw
Used module:     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
Used module:     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
Used module:     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
Removed 0 unused modules.
Module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.
Module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw directly or indirectly contains formal properties -> setting "keep" attribute.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.
Module wb_hyperram directly or indirectly contains formal properties -> setting "keep" attribute.

12. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 88c64a3459, CPU: user 4.84s system 0.01s, MEM: 21.63 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 21% 7x opt_clean (0 sec), 15% 6x opt_expr (0 sec), ...
