HDL language for the peripheral (top level) design unit
nand_controller_parameters is verilog ...
INFO:EDK:948 - Create temparary xst project file:
   F:\ssd_repo\RESET_ONLY_nand15-tao\pcores/nand_01.prj
Compiling verilog file "F:/Xilinx/ISE/verilog/src/iSE/unisim_comp.v"
Compiling verilog file "F:\ssd_repo\RESET_ONLY_nand15-tao\pcores\nand_01.prj"
Compiling verilog include file
"F:\ssd_repo\RESET_ONLY_nand15-tao\pcores\nand_01_v1_00_a\hdl\verilog\nand_contr
oller_top2.v"
Compiling verilog include file
"F:\ssd_repo\RESET_ONLY_nand15-tao\pcores\nand_01_v1_00_a\hdl\verilog/nand_contr
oller_parameters.v"
Compiling verilog include file
"F:\ssd_repo\RESET_ONLY_nand15-tao\pcores\nand_01_v1_00_a\hdl\verilog\nand_01.v"
Compiling verilog include file
"F:\ssd_repo\RESET_ONLY_nand15-tao\pcores\nand_01_v1_00_a\hdl\verilog/controller
_parameters.v"
Module <nand_controller_top> compiled
Compiling verilog include file
"F:\ssd_repo\RESET_ONLY_nand15-tao\pcores\nand_01_v1_00_a\hdl\verilog\nand_contr
oller_parameters.v"
Module <nand_01> compiled


Analyzing Verilog code ...
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_Clk
INFO:EDK:1953 - No SIGIS=RST specified for probable Reset signal FSL_Rst
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface MFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface MFSL ...
ERROR:EDK:1987 - No port was associated to bus connector FSL_Rst!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface SFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface SFSL ...
ERROR:EDK:1987 - No port was associated to bus connector FSL_Rst!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
Copying file nand_controller_top2.v to
F:\ssd_repo\RESET_ONLY_nand15-tao\pcores/nand_01_v2_00_a/hdl/verilog/ ...
Copying file nand_01.v to
F:\ssd_repo\RESET_ONLY_nand15-tao\pcores/nand_01_v2_00_a/hdl/verilog/ ...
Copying file nand_controller_parameters.v to
F:\ssd_repo\RESET_ONLY_nand15-tao\pcores/nand_01_v2_00_a/hdl/verilog/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
F:\ssd_repo\RESET_ONLY_nand15-tao\pcores\nand_01_v2_00_a.

Summary:

  Logical library     : nand_01_v2_00_a
  Version             : 2.00.a
  Bus interface(s)    : SFSL MFSL 

The following sub-directories will be created:

  - nand_01_v2_00_a\data
  - nand_01_v2_00_a\hdl
  - nand_01_v2_00_a\hdl\verilog

The following HDL source files will be copied into the
nand_01_v2_00_a\hdl\verilog directory:

  - nand_controller_top2.v
  - nand_01.v
  - nand_controller_parameters.v


The following files will be created under the nand_01_v2_00_a\data directory:

  - nand_01_v2_1_0.mpd
  - nand_01_v2_1_0.pao


