// Seed: 208234088
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    output wire id_5,
    input wand id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wand id_10,
    output wor id_11,
    input tri0 id_12,
    input wire id_13,
    output supply0 id_14,
    input tri id_15,
    input tri1 id_16,
    input uwire id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri1 id_20,
    output wor id_21,
    input wand id_22,
    input tri1 id_23,
    input wand id_24,
    input uwire id_25
);
  assign id_5 = 1;
endmodule
module module_1 (
    input supply0 id_0
    , id_32,
    output tri1 id_1,
    input wire id_2,
    output tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    output wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wire id_9,
    input logic id_10,
    input wand id_11,
    input tri1 id_12,
    input wor id_13,
    output tri id_14,
    output supply1 id_15,
    input tri1 id_16,
    input wire id_17,
    input logic id_18,
    input wand id_19,
    output tri id_20,
    input wand id_21,
    output logic id_22,
    input supply0 id_23,
    input uwire void id_24,
    input uwire id_25,
    input uwire id_26,
    input wire id_27,
    input uwire id_28,
    output uwire id_29,
    output tri id_30
);
  wire id_33, id_34;
  module_0(
      id_4,
      id_3,
      id_30,
      id_14,
      id_13,
      id_3,
      id_16,
      id_14,
      id_14,
      id_17,
      id_8,
      id_30,
      id_23,
      id_24,
      id_29,
      id_5,
      id_19,
      id_0,
      id_0,
      id_12,
      id_30,
      id_15,
      id_12,
      id_28,
      id_19,
      id_26
  );
  always id_22 <= id_10;
  assign id_22 = id_18;
  wire id_35, id_36;
endmodule
