0.6
2018.2
Jun 14 2018
20:41:02
D:/MyFile/code/Vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/2.3.v,1652268629,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.1.v,,_7Seg_Driver_Choice;_7Seg_Driver_Decoder;_7Seg_Driver_Selector,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.1.v,1651669748,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.2.v,,divider,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.2.v,1651669744,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.3.v,,counter,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.3.v,1651679805,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.4.v,,f_divider_count,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.4.v,1651679182,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.6.v,,rom8x4,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/3.6.v,1652269201,verilog,,,,dynamic_scan,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1.v,1653486008,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_Memory.v,,datapath,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_Memory.v,1653482068,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_Mux_2_1.v,,ram,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_Mux_2_1.v,1653485944,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_adder.v,,Mux_2_1,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_adder.v,1653486837,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_comparator.v,,full_adder,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_comparator.v,1652270378,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_register.v,,comparator,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.1_register.v,1654084231,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.2_FSM.v,,register,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.2_FSM.v,1654085306,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.3_AutoAdd.v,,FSM,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.3_AutoAdd.v,1654082774,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.3_tb.v,,auto_add,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/4.3_tb.v,1656346086,verilog,,,,auto_add_tb,,,,,,,,
