# TCL File Generated by Component Editor 18.1
# Mon Mar 23 08:20:02 GMT 2020
# DO NOT MODIFY


# 
# ci_func "ci_func" v1.0
#  2020.03.23.08:20:02
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module ci_func
# 
set_module_property DESCRIPTION ""
set_module_property NAME ci_func
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME ci_func
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL func
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file func.v VERILOG PATH ip/func/func.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 50000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point ncs_cis0
# 
add_interface ncs_cis0 nios_custom_instruction end
set_interface_property ncs_cis0 clockCycle 0
set_interface_property ncs_cis0 operands 1
set_interface_property ncs_cis0 ENABLED true
set_interface_property ncs_cis0 EXPORT_OF ""
set_interface_property ncs_cis0 PORT_NAME_MAP ""
set_interface_property ncs_cis0 CMSIS_SVD_VARIABLES ""
set_interface_property ncs_cis0 SVD_ADDRESS_GROUP ""

add_interface_port ncs_cis0 dataa dataa Input 32
add_interface_port ncs_cis0 result result Output 32
add_interface_port ncs_cis0 clk2 clk Input 1
add_interface_port ncs_cis0 start start Input 1
add_interface_port ncs_cis0 done done Output 1


# 
# connection point func_avalon_master
# 
add_interface func_avalon_master avalon start
set_interface_property func_avalon_master addressUnits SYMBOLS
set_interface_property func_avalon_master associatedClock clock
set_interface_property func_avalon_master associatedReset reset
set_interface_property func_avalon_master bitsPerSymbol 8
set_interface_property func_avalon_master burstOnBurstBoundariesOnly false
set_interface_property func_avalon_master burstcountUnits WORDS
set_interface_property func_avalon_master doStreamReads false
set_interface_property func_avalon_master doStreamWrites false
set_interface_property func_avalon_master holdTime 0
set_interface_property func_avalon_master linewrapBursts false
set_interface_property func_avalon_master maximumPendingReadTransactions 0
set_interface_property func_avalon_master maximumPendingWriteTransactions 0
set_interface_property func_avalon_master readLatency 0
set_interface_property func_avalon_master readWaitTime 1
set_interface_property func_avalon_master setupTime 0
set_interface_property func_avalon_master timingUnits Cycles
set_interface_property func_avalon_master writeWaitTime 0
set_interface_property func_avalon_master ENABLED true
set_interface_property func_avalon_master EXPORT_OF ""
set_interface_property func_avalon_master PORT_NAME_MAP ""
set_interface_property func_avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property func_avalon_master SVD_ADDRESS_GROUP ""

add_interface_port func_avalon_master address address Output 32
add_interface_port func_avalon_master read read Output 1
add_interface_port func_avalon_master waitrequest waitrequest Input 1
add_interface_port func_avalon_master readdata readdata Input 16

