
Clock Cycle 1:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3056 0 on Line 1

Clock Cycle 2:
 Current CPU Blocking 
(sw, 3056, 0, 0, 0, 1, )
Started sw 3056 0 on Line 1
Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 208 0 on Line 2

Clock Cycle 3:
 Current CPU Blocking 
(sw, 3056, 0, 1, 12, 1, )(sw, 208, 0, 0, 0, 2, )
Completed 2/12
addi$t0,$t4,972
$t0 = 972

Clock Cycle 4:
 Current CPU Blocking 
(sw, 3056, 0, 2, 12, 1, )(sw, 208, 0, 0, 0, 2, )
Completed 3/12
DRAM Request(Write) Issued for sw 2644 0 on Line 4

Clock Cycle 5:
 Current CPU Blocking 
(sw, 3056, 0, 3, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(sw, 208, 0, 0, 0, 2, )
Completed 4/12
addi$t4,$t3,1988
$t4 = 1988

Clock Cycle 6:
 Current CPU Blocking 
(sw, 3056, 0, 4, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(sw, 208, 0, 0, 0, 2, )
Completed 5/12
DRAM Request(Read) Issued for lw 3816 $t0 on Line 6

Clock Cycle 7:
 Current CPU Blocking 
(sw, 3056, 0, 5, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(sw, 208, 0, 0, 0, 2, )(lw, 3816, $t0, 0, 0, 6, )
Completed 6/12
DRAM Request(Read) Issued for lw 3792 $t4 on Line 7

Clock Cycle 8:
 Current CPU Blocking 
(sw, 3056, 0, 6, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(sw, 208, 0, 0, 0, 2, )(lw, 3816, $t0, 0, 0, 6, )(lw, 3792, $t4, 0, 0, 7, )
Completed 7/12

Clock Cycle 9:
 Current CPU Blocking $t4
(sw, 3056, 0, 7, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(lw, 3816, $t0, 0, 0, 6, )(sw, 208, 0, 0, 0, 2, )(lw, 3792, $t4, 0, 0, 7, )
Completed 8/12

Clock Cycle 10:
 Current CPU Blocking $t4
(sw, 3056, 0, 8, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(lw, 3816, $t0, 0, 0, 6, )(sw, 208, 0, 0, 0, 2, )(lw, 3792, $t4, 0, 0, 7, )
Completed 9/12

Clock Cycle 11:
 Current CPU Blocking $t4
(sw, 3056, 0, 9, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(lw, 3816, $t0, 0, 0, 6, )(sw, 208, 0, 0, 0, 2, )(lw, 3792, $t4, 0, 0, 7, )
Completed 10/12

Clock Cycle 12:
 Current CPU Blocking $t4
(sw, 3056, 0, 10, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(lw, 3816, $t0, 0, 0, 6, )(sw, 208, 0, 0, 0, 2, )(lw, 3792, $t4, 0, 0, 7, )
Completed 11/12

Clock Cycle 13:
 Current CPU Blocking $t4
(sw, 3056, 0, 11, 12, 1, )(sw, 2644, 0, 0, 0, 4, )(lw, 3816, $t0, 0, 0, 6, )(sw, 208, 0, 0, 0, 2, )(lw, 3792, $t4, 0, 0, 7, )
Completed 12/12
Finished Instruction sw 3056 0 on Line 1

Clock Cycle 14:
 Current CPU Blocking $t4
(sw, 2644, 0, 0, 0, 4, )(lw, 3816, $t0, 0, 0, 6, )(sw, 208, 0, 0, 0, 2, )(lw, 3792, $t4, 0, 0, 7, )
Started sw 2644 0 on Line 4
Completed 1/2

Clock Cycle 15:
 Current CPU Blocking $t4
(sw, 2644, 0, 1, 2, 4, )(lw, 3816, $t0, 0, 0, 6, )(sw, 208, 0, 0, 0, 2, )(lw, 3792, $t4, 0, 0, 7, )
Completed 2/2
Finished Instruction sw 2644 0 on Line 4

Clock Cycle 16:
 Current CPU Blocking $t4
(lw, 3816, $t0, 0, 0, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Started lw 3816 $t0 on Line 6
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 17:
 Current CPU Blocking $t4
(lw, 3816, $t0, 1, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 2/22

Clock Cycle 18:
 Current CPU Blocking $t4
(lw, 3816, $t0, 2, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 3/22

Clock Cycle 19:
 Current CPU Blocking $t4
(lw, 3816, $t0, 3, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 4/22

Clock Cycle 20:
 Current CPU Blocking $t4
(lw, 3816, $t0, 4, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 5/22

Clock Cycle 21:
 Current CPU Blocking $t4
(lw, 3816, $t0, 5, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 6/22

Clock Cycle 22:
 Current CPU Blocking $t4
(lw, 3816, $t0, 6, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 7/22

Clock Cycle 23:
 Current CPU Blocking $t4
(lw, 3816, $t0, 7, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 8/22

Clock Cycle 24:
 Current CPU Blocking $t4
(lw, 3816, $t0, 8, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 9/22

Clock Cycle 25:
 Current CPU Blocking $t4
(lw, 3816, $t0, 9, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 10/22

Clock Cycle 26:
 Current CPU Blocking $t4
(lw, 3816, $t0, 10, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 11/22

Clock Cycle 27:
 Current CPU Blocking $t4
(lw, 3816, $t0, 11, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 12/22

Clock Cycle 28:
 Current CPU Blocking $t4
(lw, 3816, $t0, 12, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 13/22

Clock Cycle 29:
 Current CPU Blocking $t4
(lw, 3816, $t0, 13, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 14/22

Clock Cycle 30:
 Current CPU Blocking $t4
(lw, 3816, $t0, 14, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 15/22

Clock Cycle 31:
 Current CPU Blocking $t4
(lw, 3816, $t0, 15, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 16/22

Clock Cycle 32:
 Current CPU Blocking $t4
(lw, 3816, $t0, 16, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 17/22

Clock Cycle 33:
 Current CPU Blocking $t4
(lw, 3816, $t0, 17, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 18/22

Clock Cycle 34:
 Current CPU Blocking $t4
(lw, 3816, $t0, 18, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 19/22

Clock Cycle 35:
 Current CPU Blocking $t4
(lw, 3816, $t0, 19, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 20/22

Clock Cycle 36:
 Current CPU Blocking $t4
(lw, 3816, $t0, 20, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 21/22

Clock Cycle 37:
 Current CPU Blocking $t4
(lw, 3816, $t0, 21, 22, 6, )(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3816 $t0 on Line 6

Clock Cycle 38:
 Current CPU Blocking $t4
(lw, 3792, $t4, 0, 0, 7, )(sw, 208, 0, 0, 0, 2, )
Started lw 3792 $t4 on Line 7
Completed 1/2

Clock Cycle 39:
 Current CPU Blocking $t4
(lw, 3792, $t4, 1, 2, 7, )(sw, 208, 0, 0, 0, 2, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3792 $t4 on Line 7

Clock Cycle 40:
 Current CPU Blocking $t4
(sw, 208, 0, 0, 0, 2, )
Started sw 208 0 on Line 2
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2092 $t4 on Line 8

Clock Cycle 41:
 Current CPU Blocking 
(sw, 208, 0, 1, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 2/12

Clock Cycle 42:
 Current CPU Blocking $t4
(sw, 208, 0, 2, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 3/12

Clock Cycle 43:
 Current CPU Blocking $t4
(sw, 208, 0, 3, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 4/12

Clock Cycle 44:
 Current CPU Blocking $t4
(sw, 208, 0, 4, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 5/12

Clock Cycle 45:
 Current CPU Blocking $t4
(sw, 208, 0, 5, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 6/12

Clock Cycle 46:
 Current CPU Blocking $t4
(sw, 208, 0, 6, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 7/12

Clock Cycle 47:
 Current CPU Blocking $t4
(sw, 208, 0, 7, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 8/12

Clock Cycle 48:
 Current CPU Blocking $t4
(sw, 208, 0, 8, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 9/12

Clock Cycle 49:
 Current CPU Blocking $t4
(sw, 208, 0, 9, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 10/12

Clock Cycle 50:
 Current CPU Blocking $t4
(sw, 208, 0, 10, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 11/12

Clock Cycle 51:
 Current CPU Blocking $t4
(sw, 208, 0, 11, 12, 2, )(lw, 2092, $t4, 0, 0, 8, )
Completed 12/12
Finished Instruction sw 208 0 on Line 2

Clock Cycle 52:
 Current CPU Blocking $t4
(lw, 2092, $t4, 0, 0, 8, )
Started lw 2092 $t4 on Line 8
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 53:
 Current CPU Blocking $t4
(lw, 2092, $t4, 1, 22, 8, )
Completed 2/22

Clock Cycle 54:
 Current CPU Blocking $t4
(lw, 2092, $t4, 2, 22, 8, )
Completed 3/22

Clock Cycle 55:
 Current CPU Blocking $t4
(lw, 2092, $t4, 3, 22, 8, )
Completed 4/22

Clock Cycle 56:
 Current CPU Blocking $t4
(lw, 2092, $t4, 4, 22, 8, )
Completed 5/22

Clock Cycle 57:
 Current CPU Blocking $t4
(lw, 2092, $t4, 5, 22, 8, )
Completed 6/22

Clock Cycle 58:
 Current CPU Blocking $t4
(lw, 2092, $t4, 6, 22, 8, )
Completed 7/22

Clock Cycle 59:
 Current CPU Blocking $t4
(lw, 2092, $t4, 7, 22, 8, )
Completed 8/22

Clock Cycle 60:
 Current CPU Blocking $t4
(lw, 2092, $t4, 8, 22, 8, )
Completed 9/22

Clock Cycle 61:
 Current CPU Blocking $t4
(lw, 2092, $t4, 9, 22, 8, )
Completed 10/22

Clock Cycle 62:
 Current CPU Blocking $t4
(lw, 2092, $t4, 10, 22, 8, )
Completed 11/22

Clock Cycle 63:
 Current CPU Blocking $t4
(lw, 2092, $t4, 11, 22, 8, )
Completed 12/22

Clock Cycle 64:
 Current CPU Blocking $t4
(lw, 2092, $t4, 12, 22, 8, )
Completed 13/22

Clock Cycle 65:
 Current CPU Blocking $t4
(lw, 2092, $t4, 13, 22, 8, )
Completed 14/22

Clock Cycle 66:
 Current CPU Blocking $t4
(lw, 2092, $t4, 14, 22, 8, )
Completed 15/22

Clock Cycle 67:
 Current CPU Blocking $t4
(lw, 2092, $t4, 15, 22, 8, )
Completed 16/22

Clock Cycle 68:
 Current CPU Blocking $t4
(lw, 2092, $t4, 16, 22, 8, )
Completed 17/22

Clock Cycle 69:
 Current CPU Blocking $t4
(lw, 2092, $t4, 17, 22, 8, )
Completed 18/22

Clock Cycle 70:
 Current CPU Blocking $t4
(lw, 2092, $t4, 18, 22, 8, )
Completed 19/22

Clock Cycle 71:
 Current CPU Blocking $t4
(lw, 2092, $t4, 19, 22, 8, )
Completed 20/22

Clock Cycle 72:
 Current CPU Blocking $t4
(lw, 2092, $t4, 20, 22, 8, )
Completed 21/22

Clock Cycle 73:
 Current CPU Blocking $t4
(lw, 2092, $t4, 21, 22, 8, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2092 $t4 on Line 8

Clock Cycle 74:
 Current CPU Blocking $t4

addi$t4,$t4,3644
$t4 = 3644

Clock Cycle 75:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2052 $t4 on Line 10

Clock Cycle 76:
 Current CPU Blocking 
(lw, 2052, $t4, 0, 0, 10, )
Started lw 2052 $t4 on Line 10
Completed 1/2
DRAM Request(Read) Issued for lw 320 $t3 on Line 11

Clock Cycle 77:
 Current CPU Blocking 
(lw, 2052, $t4, 1, 2, 10, )(lw, 320, $t3, 0, 0, 11, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2052 $t4 on Line 10
DRAM Request(Write) Issued for sw 2992 0 on Line 12

Clock Cycle 78:
 Current CPU Blocking 
(lw, 320, $t3, 0, 0, 11, )(sw, 2992, 0, 0, 0, 12, )
Started lw 320 $t3 on Line 11
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 948 0 on Line 13

Clock Cycle 79:
 Current CPU Blocking 
(lw, 320, $t3, 1, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )
Completed 2/12
DRAM Request(Write) Issued for sw 1244 0 on Line 14

Clock Cycle 80:
 Current CPU Blocking 
(lw, 320, $t3, 2, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )
Completed 3/12
DRAM Request(Read) Issued for lw 3228 $t1 on Line 15

Clock Cycle 81:
 Current CPU Blocking 
(lw, 320, $t3, 3, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 4/12

Clock Cycle 82:
 Current CPU Blocking $t3
(lw, 320, $t3, 4, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 5/12

Clock Cycle 83:
 Current CPU Blocking $t3
(lw, 320, $t3, 5, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 6/12

Clock Cycle 84:
 Current CPU Blocking $t3
(lw, 320, $t3, 6, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 7/12

Clock Cycle 85:
 Current CPU Blocking $t3
(lw, 320, $t3, 7, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 8/12

Clock Cycle 86:
 Current CPU Blocking $t3
(lw, 320, $t3, 8, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 9/12

Clock Cycle 87:
 Current CPU Blocking $t3
(lw, 320, $t3, 9, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 10/12

Clock Cycle 88:
 Current CPU Blocking $t3
(lw, 320, $t3, 10, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 11/12

Clock Cycle 89:
 Current CPU Blocking $t3
(lw, 320, $t3, 11, 12, 11, )(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 12/12
$t3 = 0
Finished Instruction lw 320 $t3 on Line 11

Clock Cycle 90:
 Current CPU Blocking $t3
(sw, 948, 0, 0, 0, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Started sw 948 0 on Line 13
Completed 1/2
addi$t3,$t0,2436
$t3 = 2436

Clock Cycle 91:
 Current CPU Blocking 
(sw, 948, 0, 1, 2, 13, )(sw, 2992, 0, 0, 0, 12, )(sw, 1244, 0, 0, 0, 14, )(lw, 3228, $t1, 0, 0, 15, )
Completed 2/2
Finished Instruction sw 948 0 on Line 13

Clock Cycle 92:
 Current CPU Blocking $t1
(sw, 2992, 0, 0, 0, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Started sw 2992 0 on Line 12
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 93:
 Current CPU Blocking $t1
(sw, 2992, 0, 1, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 2/22

Clock Cycle 94:
 Current CPU Blocking $t1
(sw, 2992, 0, 2, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 3/22

Clock Cycle 95:
 Current CPU Blocking $t1
(sw, 2992, 0, 3, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 4/22

Clock Cycle 96:
 Current CPU Blocking $t1
(sw, 2992, 0, 4, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 5/22

Clock Cycle 97:
 Current CPU Blocking $t1
(sw, 2992, 0, 5, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 6/22

Clock Cycle 98:
 Current CPU Blocking $t1
(sw, 2992, 0, 6, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 7/22

Clock Cycle 99:
 Current CPU Blocking $t1
(sw, 2992, 0, 7, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 8/22

Clock Cycle 100:
 Current CPU Blocking $t1
(sw, 2992, 0, 8, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 9/22

Clock Cycle 101:
 Current CPU Blocking $t1
(sw, 2992, 0, 9, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 10/22

Clock Cycle 102:
 Current CPU Blocking $t1
(sw, 2992, 0, 10, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 11/22

Clock Cycle 103:
 Current CPU Blocking $t1
(sw, 2992, 0, 11, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 12/22

Clock Cycle 104:
 Current CPU Blocking $t1
(sw, 2992, 0, 12, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 13/22

Clock Cycle 105:
 Current CPU Blocking $t1
(sw, 2992, 0, 13, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 14/22

Clock Cycle 106:
 Current CPU Blocking $t1
(sw, 2992, 0, 14, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 15/22

Clock Cycle 107:
 Current CPU Blocking $t1
(sw, 2992, 0, 15, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 16/22

Clock Cycle 108:
 Current CPU Blocking $t1
(sw, 2992, 0, 16, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 17/22

Clock Cycle 109:
 Current CPU Blocking $t1
(sw, 2992, 0, 17, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 18/22

Clock Cycle 110:
 Current CPU Blocking $t1
(sw, 2992, 0, 18, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 19/22

Clock Cycle 111:
 Current CPU Blocking $t1
(sw, 2992, 0, 19, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 20/22

Clock Cycle 112:
 Current CPU Blocking $t1
(sw, 2992, 0, 20, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 21/22

Clock Cycle 113:
 Current CPU Blocking $t1
(sw, 2992, 0, 21, 22, 12, )(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 22/22
Finished Instruction sw 2992 0 on Line 12

Clock Cycle 114:
 Current CPU Blocking $t1
(lw, 3228, $t1, 0, 0, 15, )(sw, 1244, 0, 0, 0, 14, )
Started lw 3228 $t1 on Line 15
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 115:
 Current CPU Blocking $t1
(lw, 3228, $t1, 1, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 2/22

Clock Cycle 116:
 Current CPU Blocking $t1
(lw, 3228, $t1, 2, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 3/22

Clock Cycle 117:
 Current CPU Blocking $t1
(lw, 3228, $t1, 3, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 4/22

Clock Cycle 118:
 Current CPU Blocking $t1
(lw, 3228, $t1, 4, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 5/22

Clock Cycle 119:
 Current CPU Blocking $t1
(lw, 3228, $t1, 5, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 6/22

Clock Cycle 120:
 Current CPU Blocking $t1
(lw, 3228, $t1, 6, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 7/22

Clock Cycle 121:
 Current CPU Blocking $t1
(lw, 3228, $t1, 7, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 8/22

Clock Cycle 122:
 Current CPU Blocking $t1
(lw, 3228, $t1, 8, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 9/22

Clock Cycle 123:
 Current CPU Blocking $t1
(lw, 3228, $t1, 9, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 10/22

Clock Cycle 124:
 Current CPU Blocking $t1
(lw, 3228, $t1, 10, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 11/22

Clock Cycle 125:
 Current CPU Blocking $t1
(lw, 3228, $t1, 11, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 12/22

Clock Cycle 126:
 Current CPU Blocking $t1
(lw, 3228, $t1, 12, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 13/22

Clock Cycle 127:
 Current CPU Blocking $t1
(lw, 3228, $t1, 13, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 14/22

Clock Cycle 128:
 Current CPU Blocking $t1
(lw, 3228, $t1, 14, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 15/22

Clock Cycle 129:
 Current CPU Blocking $t1
(lw, 3228, $t1, 15, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 16/22

Clock Cycle 130:
 Current CPU Blocking $t1
(lw, 3228, $t1, 16, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 17/22

Clock Cycle 131:
 Current CPU Blocking $t1
(lw, 3228, $t1, 17, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 18/22

Clock Cycle 132:
 Current CPU Blocking $t1
(lw, 3228, $t1, 18, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 19/22

Clock Cycle 133:
 Current CPU Blocking $t1
(lw, 3228, $t1, 19, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 20/22

Clock Cycle 134:
 Current CPU Blocking $t1
(lw, 3228, $t1, 20, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 21/22

Clock Cycle 135:
 Current CPU Blocking $t1
(lw, 3228, $t1, 21, 22, 15, )(sw, 1244, 0, 0, 0, 14, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3228 $t1 on Line 15

Clock Cycle 136:
 Current CPU Blocking $t1
(sw, 1244, 0, 0, 0, 14, )
Started sw 1244 0 on Line 14
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t0,224
$t1 = 224

Clock Cycle 137:
 Current CPU Blocking 
(sw, 1244, 0, 1, 12, 14, )
Completed 2/12
addi$t3,$t4,1736
$t3 = 1736

Clock Cycle 138:
 Current CPU Blocking 
(sw, 1244, 0, 2, 12, 14, )
Completed 3/12
DRAM Request(Read) Issued for lw 2768 $t3 on Line 19

Clock Cycle 139:
 Current CPU Blocking 
(sw, 1244, 0, 3, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 4/12

Clock Cycle 140:
 Current CPU Blocking $t3
(sw, 1244, 0, 4, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 5/12

Clock Cycle 141:
 Current CPU Blocking $t3
(sw, 1244, 0, 5, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 6/12

Clock Cycle 142:
 Current CPU Blocking $t3
(sw, 1244, 0, 6, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 7/12

Clock Cycle 143:
 Current CPU Blocking $t3
(sw, 1244, 0, 7, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 8/12

Clock Cycle 144:
 Current CPU Blocking $t3
(sw, 1244, 0, 8, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 9/12

Clock Cycle 145:
 Current CPU Blocking $t3
(sw, 1244, 0, 9, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 10/12

Clock Cycle 146:
 Current CPU Blocking $t3
(sw, 1244, 0, 10, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 11/12

Clock Cycle 147:
 Current CPU Blocking $t3
(sw, 1244, 0, 11, 12, 14, )(lw, 2768, $t3, 0, 0, 19, )
Completed 12/12
Finished Instruction sw 1244 0 on Line 14

Clock Cycle 148:
 Current CPU Blocking $t3
(lw, 2768, $t3, 0, 0, 19, )
Started lw 2768 $t3 on Line 19
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 149:
 Current CPU Blocking $t3
(lw, 2768, $t3, 1, 22, 19, )
Completed 2/22

Clock Cycle 150:
 Current CPU Blocking $t3
(lw, 2768, $t3, 2, 22, 19, )
Completed 3/22

Clock Cycle 151:
 Current CPU Blocking $t3
(lw, 2768, $t3, 3, 22, 19, )
Completed 4/22

Clock Cycle 152:
 Current CPU Blocking $t3
(lw, 2768, $t3, 4, 22, 19, )
Completed 5/22

Clock Cycle 153:
 Current CPU Blocking $t3
(lw, 2768, $t3, 5, 22, 19, )
Completed 6/22

Clock Cycle 154:
 Current CPU Blocking $t3
(lw, 2768, $t3, 6, 22, 19, )
Completed 7/22

Clock Cycle 155:
 Current CPU Blocking $t3
(lw, 2768, $t3, 7, 22, 19, )
Completed 8/22

Clock Cycle 156:
 Current CPU Blocking $t3
(lw, 2768, $t3, 8, 22, 19, )
Completed 9/22

Clock Cycle 157:
 Current CPU Blocking $t3
(lw, 2768, $t3, 9, 22, 19, )
Completed 10/22

Clock Cycle 158:
 Current CPU Blocking $t3
(lw, 2768, $t3, 10, 22, 19, )
Completed 11/22

Clock Cycle 159:
 Current CPU Blocking $t3
(lw, 2768, $t3, 11, 22, 19, )
Completed 12/22

Clock Cycle 160:
 Current CPU Blocking $t3
(lw, 2768, $t3, 12, 22, 19, )
Completed 13/22

Clock Cycle 161:
 Current CPU Blocking $t3
(lw, 2768, $t3, 13, 22, 19, )
Completed 14/22

Clock Cycle 162:
 Current CPU Blocking $t3
(lw, 2768, $t3, 14, 22, 19, )
Completed 15/22

Clock Cycle 163:
 Current CPU Blocking $t3
(lw, 2768, $t3, 15, 22, 19, )
Completed 16/22

Clock Cycle 164:
 Current CPU Blocking $t3
(lw, 2768, $t3, 16, 22, 19, )
Completed 17/22

Clock Cycle 165:
 Current CPU Blocking $t3
(lw, 2768, $t3, 17, 22, 19, )
Completed 18/22

Clock Cycle 166:
 Current CPU Blocking $t3
(lw, 2768, $t3, 18, 22, 19, )
Completed 19/22

Clock Cycle 167:
 Current CPU Blocking $t3
(lw, 2768, $t3, 19, 22, 19, )
Completed 20/22

Clock Cycle 168:
 Current CPU Blocking $t3
(lw, 2768, $t3, 20, 22, 19, )
Completed 21/22

Clock Cycle 169:
 Current CPU Blocking $t3
(lw, 2768, $t3, 21, 22, 19, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2768 $t3 on Line 19

Clock Cycle 170:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 2004 $t3 on Line 20

Clock Cycle 171:
 Current CPU Blocking 
(lw, 2004, $t3, 0, 0, 20, )
Started lw 2004 $t3 on Line 20
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t1,432
$t1 = 656

Clock Cycle 172:
 Current CPU Blocking 
(lw, 2004, $t3, 1, 12, 20, )
Completed 2/12
addi$t4,$t0,2004
$t4 = 2004

Clock Cycle 173:
 Current CPU Blocking 
(lw, 2004, $t3, 2, 12, 20, )
Completed 3/12
DRAM Request(Read) Issued for lw 1272 $t1 on Line 23

Clock Cycle 174:
 Current CPU Blocking 
(lw, 2004, $t3, 3, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )
Completed 4/12
DRAM Request(Read) Issued for lw 2664 $t2 on Line 24

Clock Cycle 175:
 Current CPU Blocking 
(lw, 2004, $t3, 4, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 5/12

Clock Cycle 176:
 Current CPU Blocking $t1
(lw, 2004, $t3, 5, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 6/12

Clock Cycle 177:
 Current CPU Blocking $t1
(lw, 2004, $t3, 6, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 7/12

Clock Cycle 178:
 Current CPU Blocking $t1
(lw, 2004, $t3, 7, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 8/12

Clock Cycle 179:
 Current CPU Blocking $t1
(lw, 2004, $t3, 8, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 9/12

Clock Cycle 180:
 Current CPU Blocking $t1
(lw, 2004, $t3, 9, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 10/12

Clock Cycle 181:
 Current CPU Blocking $t1
(lw, 2004, $t3, 10, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 11/12

Clock Cycle 182:
 Current CPU Blocking $t1
(lw, 2004, $t3, 11, 12, 20, )(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2004 $t3 on Line 20

Clock Cycle 183:
 Current CPU Blocking $t1
(lw, 1272, $t1, 0, 0, 23, )(lw, 2664, $t2, 0, 0, 24, )
Started lw 1272 $t1 on Line 23
Completed 1/2

Clock Cycle 184:
 Current CPU Blocking $t1
(lw, 1272, $t1, 1, 2, 23, )(lw, 2664, $t2, 0, 0, 24, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1272 $t1 on Line 23

Clock Cycle 185:
 Current CPU Blocking $t1
(lw, 2664, $t2, 0, 0, 24, )
Started lw 2664 $t2 on Line 24
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2996 $t1 on Line 25

Clock Cycle 186:
 Current CPU Blocking 
(lw, 2664, $t2, 1, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 2/12
addi$t0,$t4,2332
$t0 = 4336

Clock Cycle 187:
 Current CPU Blocking 
(lw, 2664, $t2, 2, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 3/12
addi$t3,$t4,1128
$t3 = 3132

Clock Cycle 188:
 Current CPU Blocking 
(lw, 2664, $t2, 3, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 4/12

Clock Cycle 189:
 Current CPU Blocking $t2
(lw, 2664, $t2, 4, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 5/12

Clock Cycle 190:
 Current CPU Blocking $t2
(lw, 2664, $t2, 5, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 6/12

Clock Cycle 191:
 Current CPU Blocking $t2
(lw, 2664, $t2, 6, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 7/12

Clock Cycle 192:
 Current CPU Blocking $t2
(lw, 2664, $t2, 7, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 8/12

Clock Cycle 193:
 Current CPU Blocking $t2
(lw, 2664, $t2, 8, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 9/12

Clock Cycle 194:
 Current CPU Blocking $t2
(lw, 2664, $t2, 9, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 10/12

Clock Cycle 195:
 Current CPU Blocking $t2
(lw, 2664, $t2, 10, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 11/12

Clock Cycle 196:
 Current CPU Blocking $t2
(lw, 2664, $t2, 11, 12, 24, )(lw, 2996, $t1, 0, 0, 25, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2664 $t2 on Line 24

Clock Cycle 197:
 Current CPU Blocking $t2
(lw, 2996, $t1, 0, 0, 25, )
Started lw 2996 $t1 on Line 25
Completed 1/2
DRAM Request(Read) Issued for lw 984 $t2 on Line 28

Clock Cycle 198:
 Current CPU Blocking 
(lw, 2996, $t1, 1, 2, 25, )(lw, 984, $t2, 0, 0, 28, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2996 $t1 on Line 25
DRAM Request(Read) Issued for lw 3240 $t0 on Line 29

Clock Cycle 199:
 Current CPU Blocking 
(lw, 984, $t2, 0, 0, 28, )(lw, 3240, $t0, 0, 0, 29, )
Started lw 984 $t2 on Line 28
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 720 2004 on Line 30

Clock Cycle 200:
 Current CPU Blocking 
(lw, 984, $t2, 1, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )
Completed 2/12
DRAM Request(Write) Issued for sw 3216 0 on Line 31

Clock Cycle 201:
 Current CPU Blocking 
(lw, 984, $t2, 2, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )
Completed 3/12
DRAM Request(Read) Issued for lw 3676 $t1 on Line 32

Clock Cycle 202:
 Current CPU Blocking 
(lw, 984, $t2, 3, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 4/12

Clock Cycle 203:
 Current CPU Blocking $t2
(lw, 984, $t2, 4, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 5/12

Clock Cycle 204:
 Current CPU Blocking $t2
(lw, 984, $t2, 5, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 6/12

Clock Cycle 205:
 Current CPU Blocking $t2
(lw, 984, $t2, 6, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 7/12

Clock Cycle 206:
 Current CPU Blocking $t2
(lw, 984, $t2, 7, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 8/12

Clock Cycle 207:
 Current CPU Blocking $t2
(lw, 984, $t2, 8, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 9/12

Clock Cycle 208:
 Current CPU Blocking $t2
(lw, 984, $t2, 9, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 10/12

Clock Cycle 209:
 Current CPU Blocking $t2
(lw, 984, $t2, 10, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 11/12

Clock Cycle 210:
 Current CPU Blocking $t2
(lw, 984, $t2, 11, 12, 28, )(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Completed 12/12
$t2 = 0
Finished Instruction lw 984 $t2 on Line 28

Clock Cycle 211:
 Current CPU Blocking $t2
(sw, 720, 2004, 0, 0, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )
Started sw 720 2004 on Line 30
Completed 1/2
DRAM Request(Write) Issued for sw 2104 0 on Line 33

Clock Cycle 212:
 Current CPU Blocking 
(sw, 720, 2004, 1, 2, 30, )(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 2104, 0, 0, 0, 33, )
Completed 2/2
Finished Instruction sw 720 2004 on Line 30
DRAM Request(Read) Issued for lw 1156 $t4 on Line 34

Clock Cycle 213:
 Current CPU Blocking 
(lw, 3240, $t0, 0, 0, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Started lw 3240 $t0 on Line 29
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3720 3132 on Line 35

Clock Cycle 214:
 Current CPU Blocking 
(lw, 3240, $t0, 1, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 2/22

Clock Cycle 215:
 Current CPU Blocking $t0
(lw, 3240, $t0, 2, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 3/22

Clock Cycle 216:
 Current CPU Blocking $t0
(lw, 3240, $t0, 3, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 4/22

Clock Cycle 217:
 Current CPU Blocking $t0
(lw, 3240, $t0, 4, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 5/22

Clock Cycle 218:
 Current CPU Blocking $t0
(lw, 3240, $t0, 5, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 6/22

Clock Cycle 219:
 Current CPU Blocking $t0
(lw, 3240, $t0, 6, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 7/22

Clock Cycle 220:
 Current CPU Blocking $t0
(lw, 3240, $t0, 7, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 8/22

Clock Cycle 221:
 Current CPU Blocking $t0
(lw, 3240, $t0, 8, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 9/22

Clock Cycle 222:
 Current CPU Blocking $t0
(lw, 3240, $t0, 9, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 10/22
Memory at 720 = 2004

Clock Cycle 223:
 Current CPU Blocking $t0
(lw, 3240, $t0, 10, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 11/22

Clock Cycle 224:
 Current CPU Blocking $t0
(lw, 3240, $t0, 11, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 12/22

Clock Cycle 225:
 Current CPU Blocking $t0
(lw, 3240, $t0, 12, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 13/22

Clock Cycle 226:
 Current CPU Blocking $t0
(lw, 3240, $t0, 13, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 14/22

Clock Cycle 227:
 Current CPU Blocking $t0
(lw, 3240, $t0, 14, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 15/22

Clock Cycle 228:
 Current CPU Blocking $t0
(lw, 3240, $t0, 15, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 16/22

Clock Cycle 229:
 Current CPU Blocking $t0
(lw, 3240, $t0, 16, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 17/22

Clock Cycle 230:
 Current CPU Blocking $t0
(lw, 3240, $t0, 17, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 18/22

Clock Cycle 231:
 Current CPU Blocking $t0
(lw, 3240, $t0, 18, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 19/22

Clock Cycle 232:
 Current CPU Blocking $t0
(lw, 3240, $t0, 19, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 20/22

Clock Cycle 233:
 Current CPU Blocking $t0
(lw, 3240, $t0, 20, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 21/22

Clock Cycle 234:
 Current CPU Blocking $t0
(lw, 3240, $t0, 21, 22, 29, )(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3240 $t0 on Line 29

Clock Cycle 235:
 Current CPU Blocking $t0
(sw, 3216, 0, 0, 0, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Started sw 3216 0 on Line 31
Completed 1/2
DRAM Request(Write) Issued for sw 3076 0 on Line 36

Clock Cycle 236:
 Current CPU Blocking 
(sw, 3216, 0, 1, 2, 31, )(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 3076, 0, 0, 0, 36, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 2/2
Finished Instruction sw 3216 0 on Line 31

Clock Cycle 237:
 Current CPU Blocking $t1
(lw, 3676, $t1, 0, 0, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 3076, 0, 0, 0, 36, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Started lw 3676 $t1 on Line 32
Completed 1/2

Clock Cycle 238:
 Current CPU Blocking $t1
(lw, 3676, $t1, 1, 2, 32, )(sw, 3720, 3132, 0, 0, 35, )(sw, 3076, 0, 0, 0, 36, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3676 $t1 on Line 32

Clock Cycle 239:
 Current CPU Blocking $t1
(sw, 3720, 3132, 0, 0, 35, )(sw, 3076, 0, 0, 0, 36, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )
Started sw 3720 3132 on Line 35
Completed 1/2
DRAM Request(Write) Issued for sw 2160 0 on Line 37

Clock Cycle 240:
 Current CPU Blocking 
(sw, 3720, 3132, 1, 2, 35, )(sw, 3076, 0, 0, 0, 36, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )(sw, 2160, 0, 0, 0, 37, )
Completed 2/2
Finished Instruction sw 3720 3132 on Line 35
DRAM Request(Write) Issued for sw 1100 0 on Line 38

Clock Cycle 241:
 Current CPU Blocking 
(sw, 3076, 0, 0, 0, 36, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )(sw, 2160, 0, 0, 0, 37, )(sw, 1100, 0, 0, 0, 38, )
Started sw 3076 0 on Line 36
Completed 1/2
DRAM Request(Read) Issued for lw 2732 $t3 on Line 39

Clock Cycle 242:
 Current CPU Blocking 
(sw, 3076, 0, 1, 2, 36, )(sw, 2104, 0, 0, 0, 33, )(lw, 1156, $t4, 0, 0, 34, )(sw, 2160, 0, 0, 0, 37, )(sw, 1100, 0, 0, 0, 38, )(lw, 2732, $t3, 0, 0, 39, )
Completed 2/2
Finished Instruction sw 3076 0 on Line 36
addi$t1,$t2,3152
$t1 = 3152

Clock Cycle 243:
 Current CPU Blocking 
(sw, 2104, 0, 0, 0, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )
Started sw 2104 0 on Line 33
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 952 $t1 on Line 41

Clock Cycle 244:
 Current CPU Blocking 
(sw, 2104, 0, 1, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 2/22

Clock Cycle 245:
 Current CPU Blocking $t4
(sw, 2104, 0, 2, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 3/22

Clock Cycle 246:
 Current CPU Blocking $t4
(sw, 2104, 0, 3, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 4/22

Clock Cycle 247:
 Current CPU Blocking $t4
(sw, 2104, 0, 4, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 5/22

Clock Cycle 248:
 Current CPU Blocking $t4
(sw, 2104, 0, 5, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 6/22

Clock Cycle 249:
 Current CPU Blocking $t4
(sw, 2104, 0, 6, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 7/22

Clock Cycle 250:
 Current CPU Blocking $t4
(sw, 2104, 0, 7, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 8/22

Clock Cycle 251:
 Current CPU Blocking $t4
(sw, 2104, 0, 8, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 9/22

Clock Cycle 252:
 Current CPU Blocking $t4
(sw, 2104, 0, 9, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 10/22
Memory at 3720 = 3132

Clock Cycle 253:
 Current CPU Blocking $t4
(sw, 2104, 0, 10, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 11/22

Clock Cycle 254:
 Current CPU Blocking $t4
(sw, 2104, 0, 11, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 12/22

Clock Cycle 255:
 Current CPU Blocking $t4
(sw, 2104, 0, 12, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 13/22

Clock Cycle 256:
 Current CPU Blocking $t4
(sw, 2104, 0, 13, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 14/22

Clock Cycle 257:
 Current CPU Blocking $t4
(sw, 2104, 0, 14, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 15/22

Clock Cycle 258:
 Current CPU Blocking $t4
(sw, 2104, 0, 15, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 16/22

Clock Cycle 259:
 Current CPU Blocking $t4
(sw, 2104, 0, 16, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 17/22

Clock Cycle 260:
 Current CPU Blocking $t4
(sw, 2104, 0, 17, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 18/22

Clock Cycle 261:
 Current CPU Blocking $t4
(sw, 2104, 0, 18, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 19/22

Clock Cycle 262:
 Current CPU Blocking $t4
(sw, 2104, 0, 19, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 20/22

Clock Cycle 263:
 Current CPU Blocking $t4
(sw, 2104, 0, 20, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 21/22

Clock Cycle 264:
 Current CPU Blocking $t4
(sw, 2104, 0, 21, 22, 33, )(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 22/22
Finished Instruction sw 2104 0 on Line 33

Clock Cycle 265:
 Current CPU Blocking $t4
(sw, 2160, 0, 0, 0, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Started sw 2160 0 on Line 37
Completed 1/2

Clock Cycle 266:
 Current CPU Blocking $t4
(sw, 2160, 0, 1, 2, 37, )(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 2/2
Finished Instruction sw 2160 0 on Line 37

Clock Cycle 267:
 Current CPU Blocking $t4
(lw, 2732, $t3, 0, 0, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Started lw 2732 $t3 on Line 39
Completed 1/2

Clock Cycle 268:
 Current CPU Blocking $t4
(lw, 2732, $t3, 1, 2, 39, )(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2732 $t3 on Line 39

Clock Cycle 269:
 Current CPU Blocking $t4
(lw, 1156, $t4, 0, 0, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Started lw 1156 $t4 on Line 34
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 270:
 Current CPU Blocking $t4
(lw, 1156, $t4, 1, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 2/22

Clock Cycle 271:
 Current CPU Blocking $t4
(lw, 1156, $t4, 2, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 3/22

Clock Cycle 272:
 Current CPU Blocking $t4
(lw, 1156, $t4, 3, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 4/22

Clock Cycle 273:
 Current CPU Blocking $t4
(lw, 1156, $t4, 4, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 5/22

Clock Cycle 274:
 Current CPU Blocking $t4
(lw, 1156, $t4, 5, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 6/22

Clock Cycle 275:
 Current CPU Blocking $t4
(lw, 1156, $t4, 6, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 7/22

Clock Cycle 276:
 Current CPU Blocking $t4
(lw, 1156, $t4, 7, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 8/22

Clock Cycle 277:
 Current CPU Blocking $t4
(lw, 1156, $t4, 8, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 9/22

Clock Cycle 278:
 Current CPU Blocking $t4
(lw, 1156, $t4, 9, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 10/22

Clock Cycle 279:
 Current CPU Blocking $t4
(lw, 1156, $t4, 10, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 11/22

Clock Cycle 280:
 Current CPU Blocking $t4
(lw, 1156, $t4, 11, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 12/22

Clock Cycle 281:
 Current CPU Blocking $t4
(lw, 1156, $t4, 12, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 13/22

Clock Cycle 282:
 Current CPU Blocking $t4
(lw, 1156, $t4, 13, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 14/22

Clock Cycle 283:
 Current CPU Blocking $t4
(lw, 1156, $t4, 14, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 15/22

Clock Cycle 284:
 Current CPU Blocking $t4
(lw, 1156, $t4, 15, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 16/22

Clock Cycle 285:
 Current CPU Blocking $t4
(lw, 1156, $t4, 16, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 17/22

Clock Cycle 286:
 Current CPU Blocking $t4
(lw, 1156, $t4, 17, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 18/22

Clock Cycle 287:
 Current CPU Blocking $t4
(lw, 1156, $t4, 18, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 19/22

Clock Cycle 288:
 Current CPU Blocking $t4
(lw, 1156, $t4, 19, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 20/22

Clock Cycle 289:
 Current CPU Blocking $t4
(lw, 1156, $t4, 20, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 21/22

Clock Cycle 290:
 Current CPU Blocking $t4
(lw, 1156, $t4, 21, 22, 34, )(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1156 $t4 on Line 34

Clock Cycle 291:
 Current CPU Blocking $t4
(sw, 1100, 0, 0, 0, 38, )(lw, 952, $t1, 0, 0, 41, )
Started sw 1100 0 on Line 38
Completed 1/2
addi$t2,$t4,1276
$t2 = 1276

Clock Cycle 292:
 Current CPU Blocking 
(sw, 1100, 0, 1, 2, 38, )(lw, 952, $t1, 0, 0, 41, )
Completed 2/2
Finished Instruction sw 1100 0 on Line 38

Clock Cycle 293:
 Current CPU Blocking $t1
(lw, 952, $t1, 0, 0, 41, )
Started lw 952 $t1 on Line 41
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 294:
 Current CPU Blocking $t1
(lw, 952, $t1, 1, 22, 41, )
Completed 2/22

Clock Cycle 295:
 Current CPU Blocking $t1
(lw, 952, $t1, 2, 22, 41, )
Completed 3/22

Clock Cycle 296:
 Current CPU Blocking $t1
(lw, 952, $t1, 3, 22, 41, )
Completed 4/22

Clock Cycle 297:
 Current CPU Blocking $t1
(lw, 952, $t1, 4, 22, 41, )
Completed 5/22

Clock Cycle 298:
 Current CPU Blocking $t1
(lw, 952, $t1, 5, 22, 41, )
Completed 6/22

Clock Cycle 299:
 Current CPU Blocking $t1
(lw, 952, $t1, 6, 22, 41, )
Completed 7/22

Clock Cycle 300:
 Current CPU Blocking $t1
(lw, 952, $t1, 7, 22, 41, )
Completed 8/22

Clock Cycle 301:
 Current CPU Blocking $t1
(lw, 952, $t1, 8, 22, 41, )
Completed 9/22

Clock Cycle 302:
 Current CPU Blocking $t1
(lw, 952, $t1, 9, 22, 41, )
Completed 10/22

Clock Cycle 303:
 Current CPU Blocking $t1
(lw, 952, $t1, 10, 22, 41, )
Completed 11/22

Clock Cycle 304:
 Current CPU Blocking $t1
(lw, 952, $t1, 11, 22, 41, )
Completed 12/22

Clock Cycle 305:
 Current CPU Blocking $t1
(lw, 952, $t1, 12, 22, 41, )
Completed 13/22

Clock Cycle 306:
 Current CPU Blocking $t1
(lw, 952, $t1, 13, 22, 41, )
Completed 14/22

Clock Cycle 307:
 Current CPU Blocking $t1
(lw, 952, $t1, 14, 22, 41, )
Completed 15/22

Clock Cycle 308:
 Current CPU Blocking $t1
(lw, 952, $t1, 15, 22, 41, )
Completed 16/22

Clock Cycle 309:
 Current CPU Blocking $t1
(lw, 952, $t1, 16, 22, 41, )
Completed 17/22

Clock Cycle 310:
 Current CPU Blocking $t1
(lw, 952, $t1, 17, 22, 41, )
Completed 18/22

Clock Cycle 311:
 Current CPU Blocking $t1
(lw, 952, $t1, 18, 22, 41, )
Completed 19/22

Clock Cycle 312:
 Current CPU Blocking $t1
(lw, 952, $t1, 19, 22, 41, )
Completed 20/22

Clock Cycle 313:
 Current CPU Blocking $t1
(lw, 952, $t1, 20, 22, 41, )
Completed 21/22

Clock Cycle 314:
 Current CPU Blocking $t1
(lw, 952, $t1, 21, 22, 41, )
Completed 22/22
$t1 = 0
Finished Instruction lw 952 $t1 on Line 41

Clock Cycle 315:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 3052 0 on Line 43

Clock Cycle 316:
 Current CPU Blocking 
(sw, 3052, 0, 0, 0, 43, )
Started sw 3052 0 on Line 43
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t0,3884
$t4 = 3884

Clock Cycle 317:
 Current CPU Blocking 
(sw, 3052, 0, 1, 12, 43, )
Completed 2/12
addi$t2,$t2,688
$t2 = 1964

Clock Cycle 318:
 Current CPU Blocking 
(sw, 3052, 0, 2, 12, 43, )
Completed 3/12
addi$t1,$t0,2732
$t1 = 2732

Clock Cycle 319:
 Current CPU Blocking 
(sw, 3052, 0, 3, 12, 43, )
Completed 4/12
DRAM Request(Write) Issued for sw 2544 3884 on Line 47

Clock Cycle 320:
 Current CPU Blocking 
(sw, 3052, 0, 4, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )
Completed 5/12
addi$t1,$t3,1332
$t1 = 1332

Clock Cycle 321:
 Current CPU Blocking 
(sw, 3052, 0, 5, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )
Completed 6/12
DRAM Request(Read) Issued for lw 328 $t3 on Line 49

Clock Cycle 322:
 Current CPU Blocking 
(sw, 3052, 0, 6, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )(lw, 328, $t3, 0, 0, 49, )
Completed 7/12

Clock Cycle 323:
 Current CPU Blocking $t3
(sw, 3052, 0, 7, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )(lw, 328, $t3, 0, 0, 49, )
Completed 8/12

Clock Cycle 324:
 Current CPU Blocking $t3
(sw, 3052, 0, 8, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )(lw, 328, $t3, 0, 0, 49, )
Completed 9/12

Clock Cycle 325:
 Current CPU Blocking $t3
(sw, 3052, 0, 9, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )(lw, 328, $t3, 0, 0, 49, )
Completed 10/12

Clock Cycle 326:
 Current CPU Blocking $t3
(sw, 3052, 0, 10, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )(lw, 328, $t3, 0, 0, 49, )
Completed 11/12

Clock Cycle 327:
 Current CPU Blocking $t3
(sw, 3052, 0, 11, 12, 43, )(sw, 2544, 3884, 0, 0, 47, )(lw, 328, $t3, 0, 0, 49, )
Completed 12/12
Finished Instruction sw 3052 0 on Line 43

Clock Cycle 328:
 Current CPU Blocking $t3
(sw, 2544, 3884, 0, 0, 47, )(lw, 328, $t3, 0, 0, 49, )
Started sw 2544 3884 on Line 47
Completed 1/2

Clock Cycle 329:
 Current CPU Blocking $t3
(sw, 2544, 3884, 1, 2, 47, )(lw, 328, $t3, 0, 0, 49, )
Completed 2/2
Finished Instruction sw 2544 3884 on Line 47

Clock Cycle 330:
 Current CPU Blocking $t3
(lw, 328, $t3, 0, 0, 49, )
Started lw 328 $t3 on Line 49
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 331:
 Current CPU Blocking $t3
(lw, 328, $t3, 1, 22, 49, )
Completed 2/22

Clock Cycle 332:
 Current CPU Blocking $t3
(lw, 328, $t3, 2, 22, 49, )
Completed 3/22

Clock Cycle 333:
 Current CPU Blocking $t3
(lw, 328, $t3, 3, 22, 49, )
Completed 4/22

Clock Cycle 334:
 Current CPU Blocking $t3
(lw, 328, $t3, 4, 22, 49, )
Completed 5/22

Clock Cycle 335:
 Current CPU Blocking $t3
(lw, 328, $t3, 5, 22, 49, )
Completed 6/22

Clock Cycle 336:
 Current CPU Blocking $t3
(lw, 328, $t3, 6, 22, 49, )
Completed 7/22

Clock Cycle 337:
 Current CPU Blocking $t3
(lw, 328, $t3, 7, 22, 49, )
Completed 8/22

Clock Cycle 338:
 Current CPU Blocking $t3
(lw, 328, $t3, 8, 22, 49, )
Completed 9/22

Clock Cycle 339:
 Current CPU Blocking $t3
(lw, 328, $t3, 9, 22, 49, )
Completed 10/22
Memory at 2544 = 3884

Clock Cycle 340:
 Current CPU Blocking $t3
(lw, 328, $t3, 10, 22, 49, )
Completed 11/22

Clock Cycle 341:
 Current CPU Blocking $t3
(lw, 328, $t3, 11, 22, 49, )
Completed 12/22

Clock Cycle 342:
 Current CPU Blocking $t3
(lw, 328, $t3, 12, 22, 49, )
Completed 13/22

Clock Cycle 343:
 Current CPU Blocking $t3
(lw, 328, $t3, 13, 22, 49, )
Completed 14/22

Clock Cycle 344:
 Current CPU Blocking $t3
(lw, 328, $t3, 14, 22, 49, )
Completed 15/22

Clock Cycle 345:
 Current CPU Blocking $t3
(lw, 328, $t3, 15, 22, 49, )
Completed 16/22

Clock Cycle 346:
 Current CPU Blocking $t3
(lw, 328, $t3, 16, 22, 49, )
Completed 17/22

Clock Cycle 347:
 Current CPU Blocking $t3
(lw, 328, $t3, 17, 22, 49, )
Completed 18/22

Clock Cycle 348:
 Current CPU Blocking $t3
(lw, 328, $t3, 18, 22, 49, )
Completed 19/22

Clock Cycle 349:
 Current CPU Blocking $t3
(lw, 328, $t3, 19, 22, 49, )
Completed 20/22

Clock Cycle 350:
 Current CPU Blocking $t3
(lw, 328, $t3, 20, 22, 49, )
Completed 21/22

Clock Cycle 351:
 Current CPU Blocking $t3
(lw, 328, $t3, 21, 22, 49, )
Completed 22/22
$t3 = 0
Finished Instruction lw 328 $t3 on Line 49

Clock Cycle 352:
 Current CPU Blocking $t3

addi$t3,$t0,376
$t3 = 376

Clock Cycle 353:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3120 $t0 on Line 51

Clock Cycle 354:
 Current CPU Blocking 
(lw, 3120, $t0, 0, 0, 51, )
Started lw 3120 $t0 on Line 51
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 355:
 Current CPU Blocking $t0
(lw, 3120, $t0, 1, 12, 51, )
Completed 2/12

Clock Cycle 356:
 Current CPU Blocking $t0
(lw, 3120, $t0, 2, 12, 51, )
Completed 3/12

Clock Cycle 357:
 Current CPU Blocking $t0
(lw, 3120, $t0, 3, 12, 51, )
Completed 4/12

Clock Cycle 358:
 Current CPU Blocking $t0
(lw, 3120, $t0, 4, 12, 51, )
Completed 5/12

Clock Cycle 359:
 Current CPU Blocking $t0
(lw, 3120, $t0, 5, 12, 51, )
Completed 6/12

Clock Cycle 360:
 Current CPU Blocking $t0
(lw, 3120, $t0, 6, 12, 51, )
Completed 7/12

Clock Cycle 361:
 Current CPU Blocking $t0
(lw, 3120, $t0, 7, 12, 51, )
Completed 8/12

Clock Cycle 362:
 Current CPU Blocking $t0
(lw, 3120, $t0, 8, 12, 51, )
Completed 9/12

Clock Cycle 363:
 Current CPU Blocking $t0
(lw, 3120, $t0, 9, 12, 51, )
Completed 10/12

Clock Cycle 364:
 Current CPU Blocking $t0
(lw, 3120, $t0, 10, 12, 51, )
Completed 11/12

Clock Cycle 365:
 Current CPU Blocking $t0
(lw, 3120, $t0, 11, 12, 51, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3120 $t0 on Line 51

Clock Cycle 366:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 736 0 on Line 52

Clock Cycle 367:
 Current CPU Blocking 
(sw, 736, 0, 0, 0, 52, )
Started sw 736 0 on Line 52
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t0,3944
$t0 = 3944

Clock Cycle 368:
 Current CPU Blocking 
(sw, 736, 0, 1, 12, 52, )
Completed 2/12
DRAM Request(Read) Issued for lw 1208 $t0 on Line 54

Clock Cycle 369:
 Current CPU Blocking 
(sw, 736, 0, 2, 12, 52, )(lw, 1208, $t0, 0, 0, 54, )
Completed 3/12
DRAM Request(Write) Issued for sw 3332 376 on Line 55

Clock Cycle 370:
 Current CPU Blocking 
(sw, 736, 0, 3, 12, 52, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )
Completed 4/12
DRAM Request(Read) Issued for lw 2748 $t3 on Line 56

Clock Cycle 371:
 Current CPU Blocking 
(sw, 736, 0, 4, 12, 52, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(lw, 2748, $t3, 0, 0, 56, )
Completed 5/12
DRAM Request(Write) Issued for sw 1820 1332 on Line 57

Clock Cycle 372:
 Current CPU Blocking 
(sw, 736, 0, 5, 12, 52, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(lw, 2748, $t3, 0, 0, 56, )(sw, 1820, 1332, 0, 0, 57, )
Completed 6/12

Clock Cycle 373:
 Current CPU Blocking $t3
(sw, 736, 0, 6, 12, 52, )(lw, 2748, $t3, 0, 0, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 7/12

Clock Cycle 374:
 Current CPU Blocking $t3
(sw, 736, 0, 7, 12, 52, )(lw, 2748, $t3, 0, 0, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 8/12

Clock Cycle 375:
 Current CPU Blocking $t3
(sw, 736, 0, 8, 12, 52, )(lw, 2748, $t3, 0, 0, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 9/12

Clock Cycle 376:
 Current CPU Blocking $t3
(sw, 736, 0, 9, 12, 52, )(lw, 2748, $t3, 0, 0, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 10/12

Clock Cycle 377:
 Current CPU Blocking $t3
(sw, 736, 0, 10, 12, 52, )(lw, 2748, $t3, 0, 0, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 11/12

Clock Cycle 378:
 Current CPU Blocking $t3
(sw, 736, 0, 11, 12, 52, )(lw, 2748, $t3, 0, 0, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 12/12
Finished Instruction sw 736 0 on Line 52

Clock Cycle 379:
 Current CPU Blocking $t3
(lw, 2748, $t3, 0, 0, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Started lw 2748 $t3 on Line 56
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 380:
 Current CPU Blocking $t3
(lw, 2748, $t3, 1, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 2/22

Clock Cycle 381:
 Current CPU Blocking $t3
(lw, 2748, $t3, 2, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 3/22

Clock Cycle 382:
 Current CPU Blocking $t3
(lw, 2748, $t3, 3, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 4/22

Clock Cycle 383:
 Current CPU Blocking $t3
(lw, 2748, $t3, 4, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 5/22

Clock Cycle 384:
 Current CPU Blocking $t3
(lw, 2748, $t3, 5, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 6/22

Clock Cycle 385:
 Current CPU Blocking $t3
(lw, 2748, $t3, 6, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 7/22

Clock Cycle 386:
 Current CPU Blocking $t3
(lw, 2748, $t3, 7, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 8/22

Clock Cycle 387:
 Current CPU Blocking $t3
(lw, 2748, $t3, 8, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 9/22

Clock Cycle 388:
 Current CPU Blocking $t3
(lw, 2748, $t3, 9, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 10/22

Clock Cycle 389:
 Current CPU Blocking $t3
(lw, 2748, $t3, 10, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 11/22

Clock Cycle 390:
 Current CPU Blocking $t3
(lw, 2748, $t3, 11, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 12/22

Clock Cycle 391:
 Current CPU Blocking $t3
(lw, 2748, $t3, 12, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 13/22

Clock Cycle 392:
 Current CPU Blocking $t3
(lw, 2748, $t3, 13, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 14/22

Clock Cycle 393:
 Current CPU Blocking $t3
(lw, 2748, $t3, 14, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 15/22

Clock Cycle 394:
 Current CPU Blocking $t3
(lw, 2748, $t3, 15, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 16/22

Clock Cycle 395:
 Current CPU Blocking $t3
(lw, 2748, $t3, 16, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 17/22

Clock Cycle 396:
 Current CPU Blocking $t3
(lw, 2748, $t3, 17, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 18/22

Clock Cycle 397:
 Current CPU Blocking $t3
(lw, 2748, $t3, 18, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 19/22

Clock Cycle 398:
 Current CPU Blocking $t3
(lw, 2748, $t3, 19, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 20/22

Clock Cycle 399:
 Current CPU Blocking $t3
(lw, 2748, $t3, 20, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 21/22

Clock Cycle 400:
 Current CPU Blocking $t3
(lw, 2748, $t3, 21, 22, 56, )(lw, 1208, $t0, 0, 0, 54, )(sw, 3332, 376, 0, 0, 55, )(sw, 1820, 1332, 0, 0, 57, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2748 $t3 on Line 56

Clock Cycle 401:
 Current CPU Blocking $t3
(lw, 1208, $t0, 0, 0, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Started lw 1208 $t0 on Line 54
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t2,2752
$t3 = 4716

Clock Cycle 402:
 Current CPU Blocking 
(lw, 1208, $t0, 1, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 2/12
addi$t4,$t2,2668
$t4 = 4632

Clock Cycle 403:
 Current CPU Blocking 
(lw, 1208, $t0, 2, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 3/12

Clock Cycle 404:
 Current CPU Blocking $t0
(lw, 1208, $t0, 3, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 4/12

Clock Cycle 405:
 Current CPU Blocking $t0
(lw, 1208, $t0, 4, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 5/12

Clock Cycle 406:
 Current CPU Blocking $t0
(lw, 1208, $t0, 5, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 6/12

Clock Cycle 407:
 Current CPU Blocking $t0
(lw, 1208, $t0, 6, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 7/12

Clock Cycle 408:
 Current CPU Blocking $t0
(lw, 1208, $t0, 7, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 8/12

Clock Cycle 409:
 Current CPU Blocking $t0
(lw, 1208, $t0, 8, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 9/12

Clock Cycle 410:
 Current CPU Blocking $t0
(lw, 1208, $t0, 9, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 10/12

Clock Cycle 411:
 Current CPU Blocking $t0
(lw, 1208, $t0, 10, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 11/12

Clock Cycle 412:
 Current CPU Blocking $t0
(lw, 1208, $t0, 11, 12, 54, )(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1208 $t0 on Line 54

Clock Cycle 413:
 Current CPU Blocking $t0
(sw, 1820, 1332, 0, 0, 57, )(sw, 3332, 376, 0, 0, 55, )
Started sw 1820 1332 on Line 57
Completed 1/2
addi$t0,$t1,2648
$t0 = 3980

Clock Cycle 414:
 Current CPU Blocking 
(sw, 1820, 1332, 1, 2, 57, )(sw, 3332, 376, 0, 0, 55, )
Completed 2/2
Finished Instruction sw 1820 1332 on Line 57
DRAM Request(Write) Issued for sw 1404 4716 on Line 61

Clock Cycle 415:
 Current CPU Blocking 
(sw, 3332, 376, 0, 0, 55, )(sw, 1404, 4716, 0, 0, 61, )
Started sw 3332 376 on Line 55
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t0,1780
$t0 = 5760

Clock Cycle 416:
 Current CPU Blocking 
(sw, 3332, 376, 1, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )
Completed 2/22
DRAM Request(Read) Issued for lw 1952 $t3 on Line 63

Clock Cycle 417:
 Current CPU Blocking 
(sw, 3332, 376, 2, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )
Completed 3/22
DRAM Request(Write) Issued for sw 32 1964 on Line 64

Clock Cycle 418:
 Current CPU Blocking 
(sw, 3332, 376, 3, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 4/22
addi$t4,$t1,648
$t4 = 1980

Clock Cycle 419:
 Current CPU Blocking 
(sw, 3332, 376, 4, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 5/22

Clock Cycle 420:
 Current CPU Blocking $t3
(sw, 3332, 376, 5, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 6/22

Clock Cycle 421:
 Current CPU Blocking $t3
(sw, 3332, 376, 6, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 7/22

Clock Cycle 422:
 Current CPU Blocking $t3
(sw, 3332, 376, 7, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 8/22

Clock Cycle 423:
 Current CPU Blocking $t3
(sw, 3332, 376, 8, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 9/22

Clock Cycle 424:
 Current CPU Blocking $t3
(sw, 3332, 376, 9, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 10/22
Memory at 1820 = 1332

Clock Cycle 425:
 Current CPU Blocking $t3
(sw, 3332, 376, 10, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 11/22

Clock Cycle 426:
 Current CPU Blocking $t3
(sw, 3332, 376, 11, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 12/22

Clock Cycle 427:
 Current CPU Blocking $t3
(sw, 3332, 376, 12, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 13/22

Clock Cycle 428:
 Current CPU Blocking $t3
(sw, 3332, 376, 13, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 14/22

Clock Cycle 429:
 Current CPU Blocking $t3
(sw, 3332, 376, 14, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 15/22

Clock Cycle 430:
 Current CPU Blocking $t3
(sw, 3332, 376, 15, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 16/22

Clock Cycle 431:
 Current CPU Blocking $t3
(sw, 3332, 376, 16, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 17/22

Clock Cycle 432:
 Current CPU Blocking $t3
(sw, 3332, 376, 17, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 18/22

Clock Cycle 433:
 Current CPU Blocking $t3
(sw, 3332, 376, 18, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 19/22

Clock Cycle 434:
 Current CPU Blocking $t3
(sw, 3332, 376, 19, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 20/22

Clock Cycle 435:
 Current CPU Blocking $t3
(sw, 3332, 376, 20, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 21/22

Clock Cycle 436:
 Current CPU Blocking $t3
(sw, 3332, 376, 21, 22, 55, )(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 22/22
Finished Instruction sw 3332 376 on Line 55

Clock Cycle 437:
 Current CPU Blocking $t3
(sw, 1404, 4716, 0, 0, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Started sw 1404 4716 on Line 61
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 438:
 Current CPU Blocking $t3
(sw, 1404, 4716, 1, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 2/22

Clock Cycle 439:
 Current CPU Blocking $t3
(sw, 1404, 4716, 2, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 3/22

Clock Cycle 440:
 Current CPU Blocking $t3
(sw, 1404, 4716, 3, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 4/22

Clock Cycle 441:
 Current CPU Blocking $t3
(sw, 1404, 4716, 4, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 5/22

Clock Cycle 442:
 Current CPU Blocking $t3
(sw, 1404, 4716, 5, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 6/22

Clock Cycle 443:
 Current CPU Blocking $t3
(sw, 1404, 4716, 6, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 7/22

Clock Cycle 444:
 Current CPU Blocking $t3
(sw, 1404, 4716, 7, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 8/22

Clock Cycle 445:
 Current CPU Blocking $t3
(sw, 1404, 4716, 8, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 9/22

Clock Cycle 446:
 Current CPU Blocking $t3
(sw, 1404, 4716, 9, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 10/22
Memory at 3332 = 376

Clock Cycle 447:
 Current CPU Blocking $t3
(sw, 1404, 4716, 10, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 11/22

Clock Cycle 448:
 Current CPU Blocking $t3
(sw, 1404, 4716, 11, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 12/22

Clock Cycle 449:
 Current CPU Blocking $t3
(sw, 1404, 4716, 12, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 13/22

Clock Cycle 450:
 Current CPU Blocking $t3
(sw, 1404, 4716, 13, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 14/22

Clock Cycle 451:
 Current CPU Blocking $t3
(sw, 1404, 4716, 14, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 15/22

Clock Cycle 452:
 Current CPU Blocking $t3
(sw, 1404, 4716, 15, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 16/22

Clock Cycle 453:
 Current CPU Blocking $t3
(sw, 1404, 4716, 16, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 17/22

Clock Cycle 454:
 Current CPU Blocking $t3
(sw, 1404, 4716, 17, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 18/22

Clock Cycle 455:
 Current CPU Blocking $t3
(sw, 1404, 4716, 18, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 19/22

Clock Cycle 456:
 Current CPU Blocking $t3
(sw, 1404, 4716, 19, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 20/22

Clock Cycle 457:
 Current CPU Blocking $t3
(sw, 1404, 4716, 20, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 21/22

Clock Cycle 458:
 Current CPU Blocking $t3
(sw, 1404, 4716, 21, 22, 61, )(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 22/22
Finished Instruction sw 1404 4716 on Line 61

Clock Cycle 459:
 Current CPU Blocking $t3
(lw, 1952, $t3, 0, 0, 63, )(sw, 32, 1964, 0, 0, 64, )
Started lw 1952 $t3 on Line 63
Completed 1/2

Clock Cycle 460:
 Current CPU Blocking $t3
(lw, 1952, $t3, 1, 2, 63, )(sw, 32, 1964, 0, 0, 64, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1952 $t3 on Line 63

Clock Cycle 461:
 Current CPU Blocking $t3
(sw, 32, 1964, 0, 0, 64, )
Started sw 32 1964 on Line 64
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t3,1848
$t4 = 1848

Clock Cycle 462:
 Current CPU Blocking 
(sw, 32, 1964, 1, 22, 64, )
Completed 2/22
addi$t4,$t1,48
$t4 = 1380

Clock Cycle 463:
 Current CPU Blocking 
(sw, 32, 1964, 2, 22, 64, )
Completed 3/22
DRAM Request(Write) Issued for sw 616 1964 on Line 68

Clock Cycle 464:
 Current CPU Blocking 
(sw, 32, 1964, 3, 22, 64, )(sw, 616, 1964, 0, 0, 68, )
Completed 4/22
DRAM Request(Read) Issued for lw 1200 $t0 on Line 69

Clock Cycle 465:
 Current CPU Blocking 
(sw, 32, 1964, 4, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )
Completed 5/22
DRAM Request(Write) Issued for sw 2440 1332 on Line 70

Clock Cycle 466:
 Current CPU Blocking 
(sw, 32, 1964, 5, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 6/22

Clock Cycle 467:
 Current CPU Blocking $t0
(sw, 32, 1964, 6, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 7/22

Clock Cycle 468:
 Current CPU Blocking $t0
(sw, 32, 1964, 7, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 8/22

Clock Cycle 469:
 Current CPU Blocking $t0
(sw, 32, 1964, 8, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 9/22

Clock Cycle 470:
 Current CPU Blocking $t0
(sw, 32, 1964, 9, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 10/22
Memory at 1404 = 4716

Clock Cycle 471:
 Current CPU Blocking $t0
(sw, 32, 1964, 10, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 11/22

Clock Cycle 472:
 Current CPU Blocking $t0
(sw, 32, 1964, 11, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 12/22

Clock Cycle 473:
 Current CPU Blocking $t0
(sw, 32, 1964, 12, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 13/22

Clock Cycle 474:
 Current CPU Blocking $t0
(sw, 32, 1964, 13, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 14/22

Clock Cycle 475:
 Current CPU Blocking $t0
(sw, 32, 1964, 14, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 15/22

Clock Cycle 476:
 Current CPU Blocking $t0
(sw, 32, 1964, 15, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 16/22

Clock Cycle 477:
 Current CPU Blocking $t0
(sw, 32, 1964, 16, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 17/22

Clock Cycle 478:
 Current CPU Blocking $t0
(sw, 32, 1964, 17, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 18/22

Clock Cycle 479:
 Current CPU Blocking $t0
(sw, 32, 1964, 18, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 19/22

Clock Cycle 480:
 Current CPU Blocking $t0
(sw, 32, 1964, 19, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 20/22

Clock Cycle 481:
 Current CPU Blocking $t0
(sw, 32, 1964, 20, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 21/22

Clock Cycle 482:
 Current CPU Blocking $t0
(sw, 32, 1964, 21, 22, 64, )(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 22/22
Finished Instruction sw 32 1964 on Line 64

Clock Cycle 483:
 Current CPU Blocking $t0
(sw, 616, 1964, 0, 0, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Started sw 616 1964 on Line 68
Completed 1/2

Clock Cycle 484:
 Current CPU Blocking $t0
(sw, 616, 1964, 1, 2, 68, )(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 2/2
Finished Instruction sw 616 1964 on Line 68

Clock Cycle 485:
 Current CPU Blocking $t0
(lw, 1200, $t0, 0, 0, 69, )(sw, 2440, 1332, 0, 0, 70, )
Started lw 1200 $t0 on Line 69
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 486:
 Current CPU Blocking $t0
(lw, 1200, $t0, 1, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 2/22

Clock Cycle 487:
 Current CPU Blocking $t0
(lw, 1200, $t0, 2, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 3/22

Clock Cycle 488:
 Current CPU Blocking $t0
(lw, 1200, $t0, 3, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 4/22

Clock Cycle 489:
 Current CPU Blocking $t0
(lw, 1200, $t0, 4, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 5/22

Clock Cycle 490:
 Current CPU Blocking $t0
(lw, 1200, $t0, 5, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 6/22

Clock Cycle 491:
 Current CPU Blocking $t0
(lw, 1200, $t0, 6, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 7/22

Clock Cycle 492:
 Current CPU Blocking $t0
(lw, 1200, $t0, 7, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 8/22

Clock Cycle 493:
 Current CPU Blocking $t0
(lw, 1200, $t0, 8, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 9/22

Clock Cycle 494:
 Current CPU Blocking $t0
(lw, 1200, $t0, 9, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 10/22
Memory at 32 = 1964
Memory at 616 = 1964

Clock Cycle 495:
 Current CPU Blocking $t0
(lw, 1200, $t0, 10, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 11/22

Clock Cycle 496:
 Current CPU Blocking $t0
(lw, 1200, $t0, 11, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 12/22

Clock Cycle 497:
 Current CPU Blocking $t0
(lw, 1200, $t0, 12, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 13/22

Clock Cycle 498:
 Current CPU Blocking $t0
(lw, 1200, $t0, 13, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 14/22

Clock Cycle 499:
 Current CPU Blocking $t0
(lw, 1200, $t0, 14, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 15/22

Clock Cycle 500:
 Current CPU Blocking $t0
(lw, 1200, $t0, 15, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 16/22

Clock Cycle 501:
 Current CPU Blocking $t0
(lw, 1200, $t0, 16, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 17/22

Clock Cycle 502:
 Current CPU Blocking $t0
(lw, 1200, $t0, 17, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 18/22

Clock Cycle 503:
 Current CPU Blocking $t0
(lw, 1200, $t0, 18, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 19/22

Clock Cycle 504:
 Current CPU Blocking $t0
(lw, 1200, $t0, 19, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 20/22

Clock Cycle 505:
 Current CPU Blocking $t0
(lw, 1200, $t0, 20, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 21/22

Clock Cycle 506:
 Current CPU Blocking $t0
(lw, 1200, $t0, 21, 22, 69, )(sw, 2440, 1332, 0, 0, 70, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1200 $t0 on Line 69

Clock Cycle 507:
 Current CPU Blocking $t0
(sw, 2440, 1332, 0, 0, 70, )
Started sw 2440 1332 on Line 70
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2696 0 on Line 71

Clock Cycle 508:
 Current CPU Blocking 
(sw, 2440, 1332, 1, 12, 70, )(sw, 2696, 0, 0, 0, 71, )
Completed 2/12
addi$t2,$t4,3228
$t2 = 4608

Clock Cycle 509:
 Current CPU Blocking 
(sw, 2440, 1332, 2, 12, 70, )(sw, 2696, 0, 0, 0, 71, )
Completed 3/12
addi$t4,$t2,1976
$t4 = 6584

Clock Cycle 510:
 Current CPU Blocking 
(sw, 2440, 1332, 3, 12, 70, )(sw, 2696, 0, 0, 0, 71, )
Completed 4/12
DRAM Request(Read) Issued for lw 3948 $t1 on Line 74

Clock Cycle 511:
 Current CPU Blocking 
(sw, 2440, 1332, 4, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 5/12
addi$t2,$t0,3128
$t2 = 3128

Clock Cycle 512:
 Current CPU Blocking 
(sw, 2440, 1332, 5, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 6/12

Clock Cycle 513:
 Current CPU Blocking $t1
(sw, 2440, 1332, 6, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 7/12

Clock Cycle 514:
 Current CPU Blocking $t1
(sw, 2440, 1332, 7, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 8/12

Clock Cycle 515:
 Current CPU Blocking $t1
(sw, 2440, 1332, 8, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 9/12

Clock Cycle 516:
 Current CPU Blocking $t1
(sw, 2440, 1332, 9, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 10/12

Clock Cycle 517:
 Current CPU Blocking $t1
(sw, 2440, 1332, 10, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 11/12

Clock Cycle 518:
 Current CPU Blocking $t1
(sw, 2440, 1332, 11, 12, 70, )(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 12/12
Finished Instruction sw 2440 1332 on Line 70

Clock Cycle 519:
 Current CPU Blocking $t1
(sw, 2696, 0, 0, 0, 71, )(lw, 3948, $t1, 0, 0, 74, )
Started sw 2696 0 on Line 71
Completed 1/2

Clock Cycle 520:
 Current CPU Blocking $t1
(sw, 2696, 0, 1, 2, 71, )(lw, 3948, $t1, 0, 0, 74, )
Completed 2/2
Finished Instruction sw 2696 0 on Line 71

Clock Cycle 521:
 Current CPU Blocking $t1
(lw, 3948, $t1, 0, 0, 74, )
Started lw 3948 $t1 on Line 74
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 522:
 Current CPU Blocking $t1
(lw, 3948, $t1, 1, 22, 74, )
Completed 2/22

Clock Cycle 523:
 Current CPU Blocking $t1
(lw, 3948, $t1, 2, 22, 74, )
Completed 3/22

Clock Cycle 524:
 Current CPU Blocking $t1
(lw, 3948, $t1, 3, 22, 74, )
Completed 4/22

Clock Cycle 525:
 Current CPU Blocking $t1
(lw, 3948, $t1, 4, 22, 74, )
Completed 5/22

Clock Cycle 526:
 Current CPU Blocking $t1
(lw, 3948, $t1, 5, 22, 74, )
Completed 6/22

Clock Cycle 527:
 Current CPU Blocking $t1
(lw, 3948, $t1, 6, 22, 74, )
Completed 7/22

Clock Cycle 528:
 Current CPU Blocking $t1
(lw, 3948, $t1, 7, 22, 74, )
Completed 8/22

Clock Cycle 529:
 Current CPU Blocking $t1
(lw, 3948, $t1, 8, 22, 74, )
Completed 9/22

Clock Cycle 530:
 Current CPU Blocking $t1
(lw, 3948, $t1, 9, 22, 74, )
Completed 10/22
Memory at 2440 = 1332

Clock Cycle 531:
 Current CPU Blocking $t1
(lw, 3948, $t1, 10, 22, 74, )
Completed 11/22

Clock Cycle 532:
 Current CPU Blocking $t1
(lw, 3948, $t1, 11, 22, 74, )
Completed 12/22

Clock Cycle 533:
 Current CPU Blocking $t1
(lw, 3948, $t1, 12, 22, 74, )
Completed 13/22

Clock Cycle 534:
 Current CPU Blocking $t1
(lw, 3948, $t1, 13, 22, 74, )
Completed 14/22

Clock Cycle 535:
 Current CPU Blocking $t1
(lw, 3948, $t1, 14, 22, 74, )
Completed 15/22

Clock Cycle 536:
 Current CPU Blocking $t1
(lw, 3948, $t1, 15, 22, 74, )
Completed 16/22

Clock Cycle 537:
 Current CPU Blocking $t1
(lw, 3948, $t1, 16, 22, 74, )
Completed 17/22

Clock Cycle 538:
 Current CPU Blocking $t1
(lw, 3948, $t1, 17, 22, 74, )
Completed 18/22

Clock Cycle 539:
 Current CPU Blocking $t1
(lw, 3948, $t1, 18, 22, 74, )
Completed 19/22

Clock Cycle 540:
 Current CPU Blocking $t1
(lw, 3948, $t1, 19, 22, 74, )
Completed 20/22

Clock Cycle 541:
 Current CPU Blocking $t1
(lw, 3948, $t1, 20, 22, 74, )
Completed 21/22

Clock Cycle 542:
 Current CPU Blocking $t1
(lw, 3948, $t1, 21, 22, 74, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3948 $t1 on Line 74

Clock Cycle 543:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 3972 0 on Line 76

Clock Cycle 544:
 Current CPU Blocking 
(sw, 3972, 0, 0, 0, 76, )
Started sw 3972 0 on Line 76
Completed 1/2
DRAM Request(Read) Issued for lw 1792 $t4 on Line 77

Clock Cycle 545:
 Current CPU Blocking 
(sw, 3972, 0, 1, 2, 76, )(lw, 1792, $t4, 0, 0, 77, )
Completed 2/2
Finished Instruction sw 3972 0 on Line 76
addi$t3,$t3,3448
$t3 = 3448

Clock Cycle 546:
 Current CPU Blocking 
(lw, 1792, $t4, 0, 0, 77, )
Started lw 1792 $t4 on Line 77
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 524 $t0 on Line 79

Clock Cycle 547:
 Current CPU Blocking 
(lw, 1792, $t4, 1, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 2/22

Clock Cycle 548:
 Current CPU Blocking $t0
(lw, 1792, $t4, 2, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 3/22

Clock Cycle 549:
 Current CPU Blocking $t0
(lw, 1792, $t4, 3, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 4/22

Clock Cycle 550:
 Current CPU Blocking $t0
(lw, 1792, $t4, 4, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 5/22

Clock Cycle 551:
 Current CPU Blocking $t0
(lw, 1792, $t4, 5, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 6/22

Clock Cycle 552:
 Current CPU Blocking $t0
(lw, 1792, $t4, 6, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 7/22

Clock Cycle 553:
 Current CPU Blocking $t0
(lw, 1792, $t4, 7, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 8/22

Clock Cycle 554:
 Current CPU Blocking $t0
(lw, 1792, $t4, 8, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 9/22

Clock Cycle 555:
 Current CPU Blocking $t0
(lw, 1792, $t4, 9, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 10/22

Clock Cycle 556:
 Current CPU Blocking $t0
(lw, 1792, $t4, 10, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 11/22

Clock Cycle 557:
 Current CPU Blocking $t0
(lw, 1792, $t4, 11, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 12/22

Clock Cycle 558:
 Current CPU Blocking $t0
(lw, 1792, $t4, 12, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 13/22

Clock Cycle 559:
 Current CPU Blocking $t0
(lw, 1792, $t4, 13, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 14/22

Clock Cycle 560:
 Current CPU Blocking $t0
(lw, 1792, $t4, 14, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 15/22

Clock Cycle 561:
 Current CPU Blocking $t0
(lw, 1792, $t4, 15, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 16/22

Clock Cycle 562:
 Current CPU Blocking $t0
(lw, 1792, $t4, 16, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 17/22

Clock Cycle 563:
 Current CPU Blocking $t0
(lw, 1792, $t4, 17, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 18/22

Clock Cycle 564:
 Current CPU Blocking $t0
(lw, 1792, $t4, 18, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 19/22

Clock Cycle 565:
 Current CPU Blocking $t0
(lw, 1792, $t4, 19, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 20/22

Clock Cycle 566:
 Current CPU Blocking $t0
(lw, 1792, $t4, 20, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 21/22

Clock Cycle 567:
 Current CPU Blocking $t0
(lw, 1792, $t4, 21, 22, 77, )(lw, 524, $t0, 0, 0, 79, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1792 $t4 on Line 77

Clock Cycle 568:
 Current CPU Blocking $t0
(lw, 524, $t0, 0, 0, 79, )
Started lw 524 $t0 on Line 79
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 569:
 Current CPU Blocking $t0
(lw, 524, $t0, 1, 12, 79, )
Completed 2/12

Clock Cycle 570:
 Current CPU Blocking $t0
(lw, 524, $t0, 2, 12, 79, )
Completed 3/12

Clock Cycle 571:
 Current CPU Blocking $t0
(lw, 524, $t0, 3, 12, 79, )
Completed 4/12

Clock Cycle 572:
 Current CPU Blocking $t0
(lw, 524, $t0, 4, 12, 79, )
Completed 5/12

Clock Cycle 573:
 Current CPU Blocking $t0
(lw, 524, $t0, 5, 12, 79, )
Completed 6/12

Clock Cycle 574:
 Current CPU Blocking $t0
(lw, 524, $t0, 6, 12, 79, )
Completed 7/12

Clock Cycle 575:
 Current CPU Blocking $t0
(lw, 524, $t0, 7, 12, 79, )
Completed 8/12

Clock Cycle 576:
 Current CPU Blocking $t0
(lw, 524, $t0, 8, 12, 79, )
Completed 9/12

Clock Cycle 577:
 Current CPU Blocking $t0
(lw, 524, $t0, 9, 12, 79, )
Completed 10/12

Clock Cycle 578:
 Current CPU Blocking $t0
(lw, 524, $t0, 10, 12, 79, )
Completed 11/12

Clock Cycle 579:
 Current CPU Blocking $t0
(lw, 524, $t0, 11, 12, 79, )
Completed 12/12
$t0 = 0
Finished Instruction lw 524 $t0 on Line 79

Clock Cycle 580:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 1916 0 on Line 80

Clock Cycle 581:
 Current CPU Blocking 
(sw, 1916, 0, 0, 0, 80, )
Started sw 1916 0 on Line 80
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2328 $t4 on Line 81

Clock Cycle 582:
 Current CPU Blocking 
(sw, 1916, 0, 1, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )
Completed 2/12
DRAM Request(Write) Issued for sw 2480 0 on Line 82

Clock Cycle 583:
 Current CPU Blocking 
(sw, 1916, 0, 2, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 3/12

Clock Cycle 584:
 Current CPU Blocking $t4
(sw, 1916, 0, 3, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 4/12

Clock Cycle 585:
 Current CPU Blocking $t4
(sw, 1916, 0, 4, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 5/12

Clock Cycle 586:
 Current CPU Blocking $t4
(sw, 1916, 0, 5, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 6/12

Clock Cycle 587:
 Current CPU Blocking $t4
(sw, 1916, 0, 6, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 7/12

Clock Cycle 588:
 Current CPU Blocking $t4
(sw, 1916, 0, 7, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 8/12

Clock Cycle 589:
 Current CPU Blocking $t4
(sw, 1916, 0, 8, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 9/12

Clock Cycle 590:
 Current CPU Blocking $t4
(sw, 1916, 0, 9, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 10/12

Clock Cycle 591:
 Current CPU Blocking $t4
(sw, 1916, 0, 10, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 11/12

Clock Cycle 592:
 Current CPU Blocking $t4
(sw, 1916, 0, 11, 12, 80, )(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 12/12
Finished Instruction sw 1916 0 on Line 80

Clock Cycle 593:
 Current CPU Blocking $t4
(lw, 2328, $t4, 0, 0, 81, )(sw, 2480, 0, 0, 0, 82, )
Started lw 2328 $t4 on Line 81
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 594:
 Current CPU Blocking $t4
(lw, 2328, $t4, 1, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 2/22

Clock Cycle 595:
 Current CPU Blocking $t4
(lw, 2328, $t4, 2, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 3/22

Clock Cycle 596:
 Current CPU Blocking $t4
(lw, 2328, $t4, 3, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 4/22

Clock Cycle 597:
 Current CPU Blocking $t4
(lw, 2328, $t4, 4, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 5/22

Clock Cycle 598:
 Current CPU Blocking $t4
(lw, 2328, $t4, 5, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 6/22

Clock Cycle 599:
 Current CPU Blocking $t4
(lw, 2328, $t4, 6, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 7/22

Clock Cycle 600:
 Current CPU Blocking $t4
(lw, 2328, $t4, 7, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 8/22

Clock Cycle 601:
 Current CPU Blocking $t4
(lw, 2328, $t4, 8, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 9/22

Clock Cycle 602:
 Current CPU Blocking $t4
(lw, 2328, $t4, 9, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 10/22

Clock Cycle 603:
 Current CPU Blocking $t4
(lw, 2328, $t4, 10, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 11/22

Clock Cycle 604:
 Current CPU Blocking $t4
(lw, 2328, $t4, 11, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 12/22

Clock Cycle 605:
 Current CPU Blocking $t4
(lw, 2328, $t4, 12, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 13/22

Clock Cycle 606:
 Current CPU Blocking $t4
(lw, 2328, $t4, 13, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 14/22

Clock Cycle 607:
 Current CPU Blocking $t4
(lw, 2328, $t4, 14, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 15/22

Clock Cycle 608:
 Current CPU Blocking $t4
(lw, 2328, $t4, 15, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 16/22

Clock Cycle 609:
 Current CPU Blocking $t4
(lw, 2328, $t4, 16, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 17/22

Clock Cycle 610:
 Current CPU Blocking $t4
(lw, 2328, $t4, 17, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 18/22

Clock Cycle 611:
 Current CPU Blocking $t4
(lw, 2328, $t4, 18, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 19/22

Clock Cycle 612:
 Current CPU Blocking $t4
(lw, 2328, $t4, 19, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 20/22

Clock Cycle 613:
 Current CPU Blocking $t4
(lw, 2328, $t4, 20, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 21/22

Clock Cycle 614:
 Current CPU Blocking $t4
(lw, 2328, $t4, 21, 22, 81, )(sw, 2480, 0, 0, 0, 82, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2328 $t4 on Line 81

Clock Cycle 615:
 Current CPU Blocking $t4
(sw, 2480, 0, 0, 0, 82, )
Started sw 2480 0 on Line 82
Completed 1/2
DRAM Request(Read) Issued for lw 3256 $t4 on Line 83

Clock Cycle 616:
 Current CPU Blocking 
(sw, 2480, 0, 1, 2, 82, )(lw, 3256, $t4, 0, 0, 83, )
Completed 2/2
Finished Instruction sw 2480 0 on Line 82

Clock Cycle 617:
 Current CPU Blocking $t4
(lw, 3256, $t4, 0, 0, 83, )
Started lw 3256 $t4 on Line 83
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 618:
 Current CPU Blocking $t4
(lw, 3256, $t4, 1, 22, 83, )
Completed 2/22

Clock Cycle 619:
 Current CPU Blocking $t4
(lw, 3256, $t4, 2, 22, 83, )
Completed 3/22

Clock Cycle 620:
 Current CPU Blocking $t4
(lw, 3256, $t4, 3, 22, 83, )
Completed 4/22

Clock Cycle 621:
 Current CPU Blocking $t4
(lw, 3256, $t4, 4, 22, 83, )
Completed 5/22

Clock Cycle 622:
 Current CPU Blocking $t4
(lw, 3256, $t4, 5, 22, 83, )
Completed 6/22

Clock Cycle 623:
 Current CPU Blocking $t4
(lw, 3256, $t4, 6, 22, 83, )
Completed 7/22

Clock Cycle 624:
 Current CPU Blocking $t4
(lw, 3256, $t4, 7, 22, 83, )
Completed 8/22

Clock Cycle 625:
 Current CPU Blocking $t4
(lw, 3256, $t4, 8, 22, 83, )
Completed 9/22

Clock Cycle 626:
 Current CPU Blocking $t4
(lw, 3256, $t4, 9, 22, 83, )
Completed 10/22

Clock Cycle 627:
 Current CPU Blocking $t4
(lw, 3256, $t4, 10, 22, 83, )
Completed 11/22

Clock Cycle 628:
 Current CPU Blocking $t4
(lw, 3256, $t4, 11, 22, 83, )
Completed 12/22

Clock Cycle 629:
 Current CPU Blocking $t4
(lw, 3256, $t4, 12, 22, 83, )
Completed 13/22

Clock Cycle 630:
 Current CPU Blocking $t4
(lw, 3256, $t4, 13, 22, 83, )
Completed 14/22

Clock Cycle 631:
 Current CPU Blocking $t4
(lw, 3256, $t4, 14, 22, 83, )
Completed 15/22

Clock Cycle 632:
 Current CPU Blocking $t4
(lw, 3256, $t4, 15, 22, 83, )
Completed 16/22

Clock Cycle 633:
 Current CPU Blocking $t4
(lw, 3256, $t4, 16, 22, 83, )
Completed 17/22

Clock Cycle 634:
 Current CPU Blocking $t4
(lw, 3256, $t4, 17, 22, 83, )
Completed 18/22

Clock Cycle 635:
 Current CPU Blocking $t4
(lw, 3256, $t4, 18, 22, 83, )
Completed 19/22

Clock Cycle 636:
 Current CPU Blocking $t4
(lw, 3256, $t4, 19, 22, 83, )
Completed 20/22

Clock Cycle 637:
 Current CPU Blocking $t4
(lw, 3256, $t4, 20, 22, 83, )
Completed 21/22

Clock Cycle 638:
 Current CPU Blocking $t4
(lw, 3256, $t4, 21, 22, 83, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3256 $t4 on Line 83

Clock Cycle 639:
 Current CPU Blocking $t4

addi$t4,$t0,1116
$t4 = 1116

Clock Cycle 640:
 Current CPU Blocking 

addi$t3,$t0,3168
$t3 = 3168

Clock Cycle 641:
 Current CPU Blocking 

addi$t2,$t4,1344
$t2 = 2460

Clock Cycle 642:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3820 3168 on Line 87

Clock Cycle 643:
 Current CPU Blocking 
(sw, 3820, 3168, 0, 0, 87, )
Started sw 3820 3168 on Line 87
Completed 1/2
DRAM Request(Read) Issued for lw 3160 $t4 on Line 88

Clock Cycle 644:
 Current CPU Blocking 
(sw, 3820, 3168, 1, 2, 87, )(lw, 3160, $t4, 0, 0, 88, )
Completed 2/2
Finished Instruction sw 3820 3168 on Line 87
DRAM Request(Read) Issued for lw 2800 $t3 on Line 89

Clock Cycle 645:
 Current CPU Blocking 
(lw, 3160, $t4, 0, 0, 88, )(lw, 2800, $t3, 0, 0, 89, )
Started lw 3160 $t4 on Line 88
Completed 1/2

Clock Cycle 646:
 Current CPU Blocking $t3
(lw, 3160, $t4, 1, 2, 88, )(lw, 2800, $t3, 0, 0, 89, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3160 $t4 on Line 88

Clock Cycle 647:
 Current CPU Blocking $t3
(lw, 2800, $t3, 0, 0, 89, )
Started lw 2800 $t3 on Line 89
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 648:
 Current CPU Blocking $t3
(lw, 2800, $t3, 1, 22, 89, )
Completed 2/22

Clock Cycle 649:
 Current CPU Blocking $t3
(lw, 2800, $t3, 2, 22, 89, )
Completed 3/22

Clock Cycle 650:
 Current CPU Blocking $t3
(lw, 2800, $t3, 3, 22, 89, )
Completed 4/22

Clock Cycle 651:
 Current CPU Blocking $t3
(lw, 2800, $t3, 4, 22, 89, )
Completed 5/22

Clock Cycle 652:
 Current CPU Blocking $t3
(lw, 2800, $t3, 5, 22, 89, )
Completed 6/22

Clock Cycle 653:
 Current CPU Blocking $t3
(lw, 2800, $t3, 6, 22, 89, )
Completed 7/22

Clock Cycle 654:
 Current CPU Blocking $t3
(lw, 2800, $t3, 7, 22, 89, )
Completed 8/22

Clock Cycle 655:
 Current CPU Blocking $t3
(lw, 2800, $t3, 8, 22, 89, )
Completed 9/22

Clock Cycle 656:
 Current CPU Blocking $t3
(lw, 2800, $t3, 9, 22, 89, )
Completed 10/22
Memory at 3820 = 3168

Clock Cycle 657:
 Current CPU Blocking $t3
(lw, 2800, $t3, 10, 22, 89, )
Completed 11/22

Clock Cycle 658:
 Current CPU Blocking $t3
(lw, 2800, $t3, 11, 22, 89, )
Completed 12/22

Clock Cycle 659:
 Current CPU Blocking $t3
(lw, 2800, $t3, 12, 22, 89, )
Completed 13/22

Clock Cycle 660:
 Current CPU Blocking $t3
(lw, 2800, $t3, 13, 22, 89, )
Completed 14/22

Clock Cycle 661:
 Current CPU Blocking $t3
(lw, 2800, $t3, 14, 22, 89, )
Completed 15/22

Clock Cycle 662:
 Current CPU Blocking $t3
(lw, 2800, $t3, 15, 22, 89, )
Completed 16/22

Clock Cycle 663:
 Current CPU Blocking $t3
(lw, 2800, $t3, 16, 22, 89, )
Completed 17/22

Clock Cycle 664:
 Current CPU Blocking $t3
(lw, 2800, $t3, 17, 22, 89, )
Completed 18/22

Clock Cycle 665:
 Current CPU Blocking $t3
(lw, 2800, $t3, 18, 22, 89, )
Completed 19/22

Clock Cycle 666:
 Current CPU Blocking $t3
(lw, 2800, $t3, 19, 22, 89, )
Completed 20/22

Clock Cycle 667:
 Current CPU Blocking $t3
(lw, 2800, $t3, 20, 22, 89, )
Completed 21/22

Clock Cycle 668:
 Current CPU Blocking $t3
(lw, 2800, $t3, 21, 22, 89, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2800 $t3 on Line 89

Clock Cycle 669:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 1748 0 on Line 90

Clock Cycle 670:
 Current CPU Blocking 
(sw, 1748, 0, 0, 0, 90, )
Started sw 1748 0 on Line 90
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t0,1492
$t3 = 1492

Clock Cycle 671:
 Current CPU Blocking 
(sw, 1748, 0, 1, 12, 90, )
Completed 2/12
DRAM Request(Read) Issued for lw 1096 $t0 on Line 92

Clock Cycle 672:
 Current CPU Blocking 
(sw, 1748, 0, 2, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 3/12
addi$t3,$t1,16
$t3 = 16

Clock Cycle 673:
 Current CPU Blocking 
(sw, 1748, 0, 3, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 4/12

Clock Cycle 674:
 Current CPU Blocking $t0
(sw, 1748, 0, 4, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 5/12

Clock Cycle 675:
 Current CPU Blocking $t0
(sw, 1748, 0, 5, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 6/12

Clock Cycle 676:
 Current CPU Blocking $t0
(sw, 1748, 0, 6, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 7/12

Clock Cycle 677:
 Current CPU Blocking $t0
(sw, 1748, 0, 7, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 8/12

Clock Cycle 678:
 Current CPU Blocking $t0
(sw, 1748, 0, 8, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 9/12

Clock Cycle 679:
 Current CPU Blocking $t0
(sw, 1748, 0, 9, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 10/12

Clock Cycle 680:
 Current CPU Blocking $t0
(sw, 1748, 0, 10, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 11/12

Clock Cycle 681:
 Current CPU Blocking $t0
(sw, 1748, 0, 11, 12, 90, )(lw, 1096, $t0, 0, 0, 92, )
Completed 12/12
Finished Instruction sw 1748 0 on Line 90

Clock Cycle 682:
 Current CPU Blocking $t0
(lw, 1096, $t0, 0, 0, 92, )
Started lw 1096 $t0 on Line 92
Completed 1/2

Clock Cycle 683:
 Current CPU Blocking $t0
(lw, 1096, $t0, 1, 2, 92, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1096 $t0 on Line 92

Clock Cycle 684:
 Current CPU Blocking $t0

addi$t4,$t0,2852
$t4 = 2852

Clock Cycle 685:
 Current CPU Blocking 

addi$t0,$t1,520
$t0 = 520

Clock Cycle 686:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 3184 $t0 on Line 96

Clock Cycle 687:
 Current CPU Blocking 
(lw, 3184, $t0, 0, 0, 96, )
Started lw 3184 $t0 on Line 96
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t4,1144
$t3 = 3996

Clock Cycle 688:
 Current CPU Blocking 
(lw, 3184, $t0, 1, 22, 96, )
Completed 2/22

Clock Cycle 689:
 Current CPU Blocking $t0
(lw, 3184, $t0, 2, 22, 96, )
Completed 3/22

Clock Cycle 690:
 Current CPU Blocking $t0
(lw, 3184, $t0, 3, 22, 96, )
Completed 4/22

Clock Cycle 691:
 Current CPU Blocking $t0
(lw, 3184, $t0, 4, 22, 96, )
Completed 5/22

Clock Cycle 692:
 Current CPU Blocking $t0
(lw, 3184, $t0, 5, 22, 96, )
Completed 6/22

Clock Cycle 693:
 Current CPU Blocking $t0
(lw, 3184, $t0, 6, 22, 96, )
Completed 7/22

Clock Cycle 694:
 Current CPU Blocking $t0
(lw, 3184, $t0, 7, 22, 96, )
Completed 8/22

Clock Cycle 695:
 Current CPU Blocking $t0
(lw, 3184, $t0, 8, 22, 96, )
Completed 9/22

Clock Cycle 696:
 Current CPU Blocking $t0
(lw, 3184, $t0, 9, 22, 96, )
Completed 10/22

Clock Cycle 697:
 Current CPU Blocking $t0
(lw, 3184, $t0, 10, 22, 96, )
Completed 11/22

Clock Cycle 698:
 Current CPU Blocking $t0
(lw, 3184, $t0, 11, 22, 96, )
Completed 12/22

Clock Cycle 699:
 Current CPU Blocking $t0
(lw, 3184, $t0, 12, 22, 96, )
Completed 13/22

Clock Cycle 700:
 Current CPU Blocking $t0
(lw, 3184, $t0, 13, 22, 96, )
Completed 14/22

Clock Cycle 701:
 Current CPU Blocking $t0
(lw, 3184, $t0, 14, 22, 96, )
Completed 15/22

Clock Cycle 702:
 Current CPU Blocking $t0
(lw, 3184, $t0, 15, 22, 96, )
Completed 16/22

Clock Cycle 703:
 Current CPU Blocking $t0
(lw, 3184, $t0, 16, 22, 96, )
Completed 17/22

Clock Cycle 704:
 Current CPU Blocking $t0
(lw, 3184, $t0, 17, 22, 96, )
Completed 18/22

Clock Cycle 705:
 Current CPU Blocking $t0
(lw, 3184, $t0, 18, 22, 96, )
Completed 19/22

Clock Cycle 706:
 Current CPU Blocking $t0
(lw, 3184, $t0, 19, 22, 96, )
Completed 20/22

Clock Cycle 707:
 Current CPU Blocking $t0
(lw, 3184, $t0, 20, 22, 96, )
Completed 21/22

Clock Cycle 708:
 Current CPU Blocking $t0
(lw, 3184, $t0, 21, 22, 96, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3184 $t0 on Line 96

Clock Cycle 709:
 Current CPU Blocking $t0

addi$t0,$t1,972
$t0 = 972

Clock Cycle 710:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1572 $t2 on Line 99

Clock Cycle 711:
 Current CPU Blocking 
(lw, 1572, $t2, 0, 0, 99, )
Started lw 1572 $t2 on Line 99
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t1,3088
$t1 = 3088

Clock Cycle 712:
 Current CPU Blocking 
(lw, 1572, $t2, 1, 12, 99, )
Completed 2/12
DRAM Request(Write) Issued for sw 3700 972 on Line 101

Clock Cycle 713:
 Current CPU Blocking 
(lw, 1572, $t2, 2, 12, 99, )(sw, 3700, 972, 0, 0, 101, )
Completed 3/12
DRAM Request(Write) Issued for sw 3880 3996 on Line 102

Clock Cycle 714:
 Current CPU Blocking 
(lw, 1572, $t2, 3, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )
Completed 4/12
DRAM Request(Read) Issued for lw 412 $t0 on Line 103

Clock Cycle 715:
 Current CPU Blocking 
(lw, 1572, $t2, 4, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 5/12

Clock Cycle 716:
 Current CPU Blocking $t2
(lw, 1572, $t2, 5, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 6/12

Clock Cycle 717:
 Current CPU Blocking $t2
(lw, 1572, $t2, 6, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 7/12

Clock Cycle 718:
 Current CPU Blocking $t2
(lw, 1572, $t2, 7, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 8/12

Clock Cycle 719:
 Current CPU Blocking $t2
(lw, 1572, $t2, 8, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 9/12

Clock Cycle 720:
 Current CPU Blocking $t2
(lw, 1572, $t2, 9, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 10/12

Clock Cycle 721:
 Current CPU Blocking $t2
(lw, 1572, $t2, 10, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 11/12

Clock Cycle 722:
 Current CPU Blocking $t2
(lw, 1572, $t2, 11, 12, 99, )(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1572 $t2 on Line 99

Clock Cycle 723:
 Current CPU Blocking $t2
(sw, 3700, 972, 0, 0, 101, )(sw, 3880, 3996, 0, 0, 102, )(lw, 412, $t0, 0, 0, 103, )
Started sw 3700 972 on Line 101
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3636 0 on Line 104

Clock Cycle 724:
 Current CPU Blocking 
(sw, 3700, 972, 1, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 2/12

Clock Cycle 725:
 Current CPU Blocking $t0
(sw, 3700, 972, 2, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 3/12

Clock Cycle 726:
 Current CPU Blocking $t0
(sw, 3700, 972, 3, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 4/12

Clock Cycle 727:
 Current CPU Blocking $t0
(sw, 3700, 972, 4, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 5/12

Clock Cycle 728:
 Current CPU Blocking $t0
(sw, 3700, 972, 5, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 6/12

Clock Cycle 729:
 Current CPU Blocking $t0
(sw, 3700, 972, 6, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 7/12

Clock Cycle 730:
 Current CPU Blocking $t0
(sw, 3700, 972, 7, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 8/12

Clock Cycle 731:
 Current CPU Blocking $t0
(sw, 3700, 972, 8, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 9/12

Clock Cycle 732:
 Current CPU Blocking $t0
(sw, 3700, 972, 9, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 10/12

Clock Cycle 733:
 Current CPU Blocking $t0
(sw, 3700, 972, 10, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 11/12

Clock Cycle 734:
 Current CPU Blocking $t0
(sw, 3700, 972, 11, 12, 101, )(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 12/12
Finished Instruction sw 3700 972 on Line 101

Clock Cycle 735:
 Current CPU Blocking $t0
(sw, 3880, 3996, 0, 0, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Started sw 3880 3996 on Line 102
Completed 1/2

Clock Cycle 736:
 Current CPU Blocking $t0
(sw, 3880, 3996, 1, 2, 102, )(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 2/2
Finished Instruction sw 3880 3996 on Line 102

Clock Cycle 737:
 Current CPU Blocking $t0
(sw, 3636, 0, 0, 0, 104, )(lw, 412, $t0, 0, 0, 103, )
Started sw 3636 0 on Line 104
Completed 1/2

Clock Cycle 738:
 Current CPU Blocking $t0
(sw, 3636, 0, 1, 2, 104, )(lw, 412, $t0, 0, 0, 103, )
Completed 2/2
Finished Instruction sw 3636 0 on Line 104

Clock Cycle 739:
 Current CPU Blocking $t0
(lw, 412, $t0, 0, 0, 103, )
Started lw 412 $t0 on Line 103
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 740:
 Current CPU Blocking $t0
(lw, 412, $t0, 1, 22, 103, )
Completed 2/22

Clock Cycle 741:
 Current CPU Blocking $t0
(lw, 412, $t0, 2, 22, 103, )
Completed 3/22

Clock Cycle 742:
 Current CPU Blocking $t0
(lw, 412, $t0, 3, 22, 103, )
Completed 4/22

Clock Cycle 743:
 Current CPU Blocking $t0
(lw, 412, $t0, 4, 22, 103, )
Completed 5/22

Clock Cycle 744:
 Current CPU Blocking $t0
(lw, 412, $t0, 5, 22, 103, )
Completed 6/22

Clock Cycle 745:
 Current CPU Blocking $t0
(lw, 412, $t0, 6, 22, 103, )
Completed 7/22

Clock Cycle 746:
 Current CPU Blocking $t0
(lw, 412, $t0, 7, 22, 103, )
Completed 8/22

Clock Cycle 747:
 Current CPU Blocking $t0
(lw, 412, $t0, 8, 22, 103, )
Completed 9/22

Clock Cycle 748:
 Current CPU Blocking $t0
(lw, 412, $t0, 9, 22, 103, )
Completed 10/22
Memory at 3700 = 972
Memory at 3880 = 3996

Clock Cycle 749:
 Current CPU Blocking $t0
(lw, 412, $t0, 10, 22, 103, )
Completed 11/22

Clock Cycle 750:
 Current CPU Blocking $t0
(lw, 412, $t0, 11, 22, 103, )
Completed 12/22

Clock Cycle 751:
 Current CPU Blocking $t0
(lw, 412, $t0, 12, 22, 103, )
Completed 13/22

Clock Cycle 752:
 Current CPU Blocking $t0
(lw, 412, $t0, 13, 22, 103, )
Completed 14/22

Clock Cycle 753:
 Current CPU Blocking $t0
(lw, 412, $t0, 14, 22, 103, )
Completed 15/22

Clock Cycle 754:
 Current CPU Blocking $t0
(lw, 412, $t0, 15, 22, 103, )
Completed 16/22

Clock Cycle 755:
 Current CPU Blocking $t0
(lw, 412, $t0, 16, 22, 103, )
Completed 17/22

Clock Cycle 756:
 Current CPU Blocking $t0
(lw, 412, $t0, 17, 22, 103, )
Completed 18/22

Clock Cycle 757:
 Current CPU Blocking $t0
(lw, 412, $t0, 18, 22, 103, )
Completed 19/22

Clock Cycle 758:
 Current CPU Blocking $t0
(lw, 412, $t0, 19, 22, 103, )
Completed 20/22

Clock Cycle 759:
 Current CPU Blocking $t0
(lw, 412, $t0, 20, 22, 103, )
Completed 21/22

Clock Cycle 760:
 Current CPU Blocking $t0
(lw, 412, $t0, 21, 22, 103, )
Completed 22/22
$t0 = 0
Finished Instruction lw 412 $t0 on Line 103

Clock Cycle 761:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 220 0 on Line 105

Clock Cycle 762:
 Current CPU Blocking 
(sw, 220, 0, 0, 0, 105, )
Started sw 220 0 on Line 105
Completed 1/2
DRAM Request(Read) Issued for lw 1420 $t4 on Line 106

Clock Cycle 763:
 Current CPU Blocking 
(sw, 220, 0, 1, 2, 105, )(lw, 1420, $t4, 0, 0, 106, )
Completed 2/2
Finished Instruction sw 220 0 on Line 105
addi$t0,$t1,3848
$t0 = 6936

Clock Cycle 764:
 Current CPU Blocking 
(lw, 1420, $t4, 0, 0, 106, )
Started lw 1420 $t4 on Line 106
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 765:
 Current CPU Blocking $t4
(lw, 1420, $t4, 1, 22, 106, )
Completed 2/22

Clock Cycle 766:
 Current CPU Blocking $t4
(lw, 1420, $t4, 2, 22, 106, )
Completed 3/22

Clock Cycle 767:
 Current CPU Blocking $t4
(lw, 1420, $t4, 3, 22, 106, )
Completed 4/22

Clock Cycle 768:
 Current CPU Blocking $t4
(lw, 1420, $t4, 4, 22, 106, )
Completed 5/22

Clock Cycle 769:
 Current CPU Blocking $t4
(lw, 1420, $t4, 5, 22, 106, )
Completed 6/22

Clock Cycle 770:
 Current CPU Blocking $t4
(lw, 1420, $t4, 6, 22, 106, )
Completed 7/22

Clock Cycle 771:
 Current CPU Blocking $t4
(lw, 1420, $t4, 7, 22, 106, )
Completed 8/22

Clock Cycle 772:
 Current CPU Blocking $t4
(lw, 1420, $t4, 8, 22, 106, )
Completed 9/22

Clock Cycle 773:
 Current CPU Blocking $t4
(lw, 1420, $t4, 9, 22, 106, )
Completed 10/22

Clock Cycle 774:
 Current CPU Blocking $t4
(lw, 1420, $t4, 10, 22, 106, )
Completed 11/22

Clock Cycle 775:
 Current CPU Blocking $t4
(lw, 1420, $t4, 11, 22, 106, )
Completed 12/22

Clock Cycle 776:
 Current CPU Blocking $t4
(lw, 1420, $t4, 12, 22, 106, )
Completed 13/22

Clock Cycle 777:
 Current CPU Blocking $t4
(lw, 1420, $t4, 13, 22, 106, )
Completed 14/22

Clock Cycle 778:
 Current CPU Blocking $t4
(lw, 1420, $t4, 14, 22, 106, )
Completed 15/22

Clock Cycle 779:
 Current CPU Blocking $t4
(lw, 1420, $t4, 15, 22, 106, )
Completed 16/22

Clock Cycle 780:
 Current CPU Blocking $t4
(lw, 1420, $t4, 16, 22, 106, )
Completed 17/22

Clock Cycle 781:
 Current CPU Blocking $t4
(lw, 1420, $t4, 17, 22, 106, )
Completed 18/22

Clock Cycle 782:
 Current CPU Blocking $t4
(lw, 1420, $t4, 18, 22, 106, )
Completed 19/22

Clock Cycle 783:
 Current CPU Blocking $t4
(lw, 1420, $t4, 19, 22, 106, )
Completed 20/22

Clock Cycle 784:
 Current CPU Blocking $t4
(lw, 1420, $t4, 20, 22, 106, )
Completed 21/22

Clock Cycle 785:
 Current CPU Blocking $t4
(lw, 1420, $t4, 21, 22, 106, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1420 $t4 on Line 106

Clock Cycle 786:
 Current CPU Blocking $t4

DRAM Request(Write) Issued for sw 3376 0 on Line 108

Clock Cycle 787:
 Current CPU Blocking 
(sw, 3376, 0, 0, 0, 108, )
Started sw 3376 0 on Line 108
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1620 0 on Line 109

Clock Cycle 788:
 Current CPU Blocking 
(sw, 3376, 0, 1, 12, 108, )(sw, 1620, 0, 0, 0, 109, )
Completed 2/12
addi$t4,$t0,608
$t4 = 7544

Clock Cycle 789:
 Current CPU Blocking 
(sw, 3376, 0, 2, 12, 108, )(sw, 1620, 0, 0, 0, 109, )
Completed 3/12
DRAM Request(Write) Issued for sw 984 7544 on Line 111

Clock Cycle 790:
 Current CPU Blocking 
(sw, 3376, 0, 3, 12, 108, )(sw, 1620, 0, 0, 0, 109, )(sw, 984, 7544, 0, 0, 111, )
Completed 4/12
DRAM Request(Read) Issued for lw 404 $t3 on Line 112

Clock Cycle 791:
 Current CPU Blocking 
(sw, 3376, 0, 4, 12, 108, )(sw, 1620, 0, 0, 0, 109, )(sw, 984, 7544, 0, 0, 111, )(lw, 404, $t3, 0, 0, 112, )
Completed 5/12
DRAM Request(Read) Issued for lw 1804 $t2 on Line 113

Clock Cycle 792:
 Current CPU Blocking 
(sw, 3376, 0, 5, 12, 108, )(sw, 1620, 0, 0, 0, 109, )(sw, 984, 7544, 0, 0, 111, )(lw, 404, $t3, 0, 0, 112, )(lw, 1804, $t2, 0, 0, 113, )
Completed 6/12

Clock Cycle 793:
 Current CPU Blocking $t3
(sw, 3376, 0, 6, 12, 108, )(sw, 984, 7544, 0, 0, 111, )(sw, 1620, 0, 0, 0, 109, )(lw, 404, $t3, 0, 0, 112, )(lw, 1804, $t2, 0, 0, 113, )
Completed 7/12

Clock Cycle 794:
 Current CPU Blocking $t3
(sw, 3376, 0, 7, 12, 108, )(sw, 984, 7544, 0, 0, 111, )(sw, 1620, 0, 0, 0, 109, )(lw, 404, $t3, 0, 0, 112, )(lw, 1804, $t2, 0, 0, 113, )
Completed 8/12

Clock Cycle 795:
 Current CPU Blocking $t3
(sw, 3376, 0, 8, 12, 108, )(sw, 984, 7544, 0, 0, 111, )(sw, 1620, 0, 0, 0, 109, )(lw, 404, $t3, 0, 0, 112, )(lw, 1804, $t2, 0, 0, 113, )
Completed 9/12

Clock Cycle 796:
 Current CPU Blocking $t3
(sw, 3376, 0, 9, 12, 108, )(sw, 984, 7544, 0, 0, 111, )(sw, 1620, 0, 0, 0, 109, )(lw, 404, $t3, 0, 0, 112, )(lw, 1804, $t2, 0, 0, 113, )
Completed 10/12

Clock Cycle 797:
 Current CPU Blocking $t3
(sw, 3376, 0, 10, 12, 108, )(sw, 984, 7544, 0, 0, 111, )(sw, 1620, 0, 0, 0, 109, )(lw, 404, $t3, 0, 0, 112, )(lw, 1804, $t2, 0, 0, 113, )
Completed 11/12

Clock Cycle 798:
 Current CPU Blocking $t3
(sw, 3376, 0, 11, 12, 108, )(sw, 984, 7544, 0, 0, 111, )(sw, 1620, 0, 0, 0, 109, )(lw, 404, $t3, 0, 0, 112, )(lw, 1804, $t2, 0, 0, 113, )
Completed 12/12
Finished Instruction sw 3376 0 on Line 108

Clock Cycle 799:
 Current CPU Blocking $t3
(sw, 984, 7544, 0, 0, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Started sw 984 7544 on Line 111
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 800:
 Current CPU Blocking $t3
(sw, 984, 7544, 1, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 2/22

Clock Cycle 801:
 Current CPU Blocking $t3
(sw, 984, 7544, 2, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 3/22

Clock Cycle 802:
 Current CPU Blocking $t3
(sw, 984, 7544, 3, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 4/22

Clock Cycle 803:
 Current CPU Blocking $t3
(sw, 984, 7544, 4, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 5/22

Clock Cycle 804:
 Current CPU Blocking $t3
(sw, 984, 7544, 5, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 6/22

Clock Cycle 805:
 Current CPU Blocking $t3
(sw, 984, 7544, 6, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 7/22

Clock Cycle 806:
 Current CPU Blocking $t3
(sw, 984, 7544, 7, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 8/22

Clock Cycle 807:
 Current CPU Blocking $t3
(sw, 984, 7544, 8, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 9/22

Clock Cycle 808:
 Current CPU Blocking $t3
(sw, 984, 7544, 9, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 10/22

Clock Cycle 809:
 Current CPU Blocking $t3
(sw, 984, 7544, 10, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 11/22

Clock Cycle 810:
 Current CPU Blocking $t3
(sw, 984, 7544, 11, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 12/22

Clock Cycle 811:
 Current CPU Blocking $t3
(sw, 984, 7544, 12, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 13/22

Clock Cycle 812:
 Current CPU Blocking $t3
(sw, 984, 7544, 13, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 14/22

Clock Cycle 813:
 Current CPU Blocking $t3
(sw, 984, 7544, 14, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 15/22

Clock Cycle 814:
 Current CPU Blocking $t3
(sw, 984, 7544, 15, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 16/22

Clock Cycle 815:
 Current CPU Blocking $t3
(sw, 984, 7544, 16, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 17/22

Clock Cycle 816:
 Current CPU Blocking $t3
(sw, 984, 7544, 17, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 18/22

Clock Cycle 817:
 Current CPU Blocking $t3
(sw, 984, 7544, 18, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 19/22

Clock Cycle 818:
 Current CPU Blocking $t3
(sw, 984, 7544, 19, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 20/22

Clock Cycle 819:
 Current CPU Blocking $t3
(sw, 984, 7544, 20, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 21/22

Clock Cycle 820:
 Current CPU Blocking $t3
(sw, 984, 7544, 21, 22, 111, )(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 22/22
Finished Instruction sw 984 7544 on Line 111

Clock Cycle 821:
 Current CPU Blocking $t3
(lw, 404, $t3, 0, 0, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Started lw 404 $t3 on Line 112
Completed 1/2

Clock Cycle 822:
 Current CPU Blocking $t3
(lw, 404, $t3, 1, 2, 112, )(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Completed 2/2
$t3 = 0
Finished Instruction lw 404 $t3 on Line 112

Clock Cycle 823:
 Current CPU Blocking $t3
(sw, 1620, 0, 0, 0, 109, )(lw, 1804, $t2, 0, 0, 113, )
Started sw 1620 0 on Line 109
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2460 0 on Line 114

Clock Cycle 824:
 Current CPU Blocking 
(sw, 1620, 0, 1, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 2460, 0, 0, 0, 114, )
Completed 2/22
addi$t1,$t4,160
$t1 = 7704

Clock Cycle 825:
 Current CPU Blocking 
(sw, 1620, 0, 2, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 2460, 0, 0, 0, 114, )
Completed 3/22
addi$t4,$t0,2212
$t4 = 9148

Clock Cycle 826:
 Current CPU Blocking 
(sw, 1620, 0, 3, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 2460, 0, 0, 0, 114, )
Completed 4/22
addi$t4,$t1,2484
$t4 = 10188

Clock Cycle 827:
 Current CPU Blocking 
(sw, 1620, 0, 4, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 2460, 0, 0, 0, 114, )
Completed 5/22
addi$t1,$t4,2040
$t1 = 12228

Clock Cycle 828:
 Current CPU Blocking 
(sw, 1620, 0, 5, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 2460, 0, 0, 0, 114, )
Completed 6/22
addi$t1,$t3,1020
$t1 = 1020

Clock Cycle 829:
 Current CPU Blocking 
(sw, 1620, 0, 6, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 2460, 0, 0, 0, 114, )
Completed 7/22
DRAM Request(Read) Issued for lw 2408 $t3 on Line 120

Clock Cycle 830:
 Current CPU Blocking 
(sw, 1620, 0, 7, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 8/22
DRAM Request(Write) Issued for sw 1356 6936 on Line 121

Clock Cycle 831:
 Current CPU Blocking 
(sw, 1620, 0, 8, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 9/22

Clock Cycle 832:
 Current CPU Blocking $t3
(sw, 1620, 0, 9, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 10/22
Memory at 984 = 7544

Clock Cycle 833:
 Current CPU Blocking $t3
(sw, 1620, 0, 10, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 11/22

Clock Cycle 834:
 Current CPU Blocking $t3
(sw, 1620, 0, 11, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 12/22

Clock Cycle 835:
 Current CPU Blocking $t3
(sw, 1620, 0, 12, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 13/22

Clock Cycle 836:
 Current CPU Blocking $t3
(sw, 1620, 0, 13, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 14/22

Clock Cycle 837:
 Current CPU Blocking $t3
(sw, 1620, 0, 14, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 15/22

Clock Cycle 838:
 Current CPU Blocking $t3
(sw, 1620, 0, 15, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 16/22

Clock Cycle 839:
 Current CPU Blocking $t3
(sw, 1620, 0, 16, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 17/22

Clock Cycle 840:
 Current CPU Blocking $t3
(sw, 1620, 0, 17, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 18/22

Clock Cycle 841:
 Current CPU Blocking $t3
(sw, 1620, 0, 18, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 19/22

Clock Cycle 842:
 Current CPU Blocking $t3
(sw, 1620, 0, 19, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 20/22

Clock Cycle 843:
 Current CPU Blocking $t3
(sw, 1620, 0, 20, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 21/22

Clock Cycle 844:
 Current CPU Blocking $t3
(sw, 1620, 0, 21, 22, 109, )(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 22/22
Finished Instruction sw 1620 0 on Line 109

Clock Cycle 845:
 Current CPU Blocking $t3
(lw, 1804, $t2, 0, 0, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Started lw 1804 $t2 on Line 113
Completed 1/2

Clock Cycle 846:
 Current CPU Blocking $t3
(lw, 1804, $t2, 1, 2, 113, )(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1804 $t2 on Line 113

Clock Cycle 847:
 Current CPU Blocking $t3
(sw, 1356, 6936, 0, 0, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Started sw 1356 6936 on Line 121
Completed 1/2

Clock Cycle 848:
 Current CPU Blocking $t3
(sw, 1356, 6936, 1, 2, 121, )(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 2/2
Finished Instruction sw 1356 6936 on Line 121

Clock Cycle 849:
 Current CPU Blocking $t3
(sw, 2460, 0, 0, 0, 114, )(lw, 2408, $t3, 0, 0, 120, )
Started sw 2460 0 on Line 114
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 850:
 Current CPU Blocking $t3
(sw, 2460, 0, 1, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 2/22

Clock Cycle 851:
 Current CPU Blocking $t3
(sw, 2460, 0, 2, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 3/22

Clock Cycle 852:
 Current CPU Blocking $t3
(sw, 2460, 0, 3, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 4/22

Clock Cycle 853:
 Current CPU Blocking $t3
(sw, 2460, 0, 4, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 5/22

Clock Cycle 854:
 Current CPU Blocking $t3
(sw, 2460, 0, 5, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 6/22

Clock Cycle 855:
 Current CPU Blocking $t3
(sw, 2460, 0, 6, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 7/22

Clock Cycle 856:
 Current CPU Blocking $t3
(sw, 2460, 0, 7, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 8/22

Clock Cycle 857:
 Current CPU Blocking $t3
(sw, 2460, 0, 8, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 9/22

Clock Cycle 858:
 Current CPU Blocking $t3
(sw, 2460, 0, 9, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 10/22
Memory at 1356 = 6936

Clock Cycle 859:
 Current CPU Blocking $t3
(sw, 2460, 0, 10, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 11/22

Clock Cycle 860:
 Current CPU Blocking $t3
(sw, 2460, 0, 11, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 12/22

Clock Cycle 861:
 Current CPU Blocking $t3
(sw, 2460, 0, 12, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 13/22

Clock Cycle 862:
 Current CPU Blocking $t3
(sw, 2460, 0, 13, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 14/22

Clock Cycle 863:
 Current CPU Blocking $t3
(sw, 2460, 0, 14, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 15/22

Clock Cycle 864:
 Current CPU Blocking $t3
(sw, 2460, 0, 15, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 16/22

Clock Cycle 865:
 Current CPU Blocking $t3
(sw, 2460, 0, 16, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 17/22

Clock Cycle 866:
 Current CPU Blocking $t3
(sw, 2460, 0, 17, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 18/22

Clock Cycle 867:
 Current CPU Blocking $t3
(sw, 2460, 0, 18, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 19/22

Clock Cycle 868:
 Current CPU Blocking $t3
(sw, 2460, 0, 19, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 20/22

Clock Cycle 869:
 Current CPU Blocking $t3
(sw, 2460, 0, 20, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 21/22

Clock Cycle 870:
 Current CPU Blocking $t3
(sw, 2460, 0, 21, 22, 114, )(lw, 2408, $t3, 0, 0, 120, )
Completed 22/22
Finished Instruction sw 2460 0 on Line 114

Clock Cycle 871:
 Current CPU Blocking $t3
(lw, 2408, $t3, 0, 0, 120, )
Started lw 2408 $t3 on Line 120
Completed 1/2

Clock Cycle 872:
 Current CPU Blocking $t3
(lw, 2408, $t3, 1, 2, 120, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2408 $t3 on Line 120

Clock Cycle 873:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 3924 $t3 on Line 122

Clock Cycle 874:
 Current CPU Blocking 
(lw, 3924, $t3, 0, 0, 122, )
Started lw 3924 $t3 on Line 122
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,3672
$t4 = 10608

Clock Cycle 875:
 Current CPU Blocking 
(lw, 3924, $t3, 1, 22, 122, )
Completed 2/22
DRAM Request(Read) Issued for lw 3840 $t1 on Line 124

Clock Cycle 876:
 Current CPU Blocking 
(lw, 3924, $t3, 2, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 3/22

Clock Cycle 877:
 Current CPU Blocking $t1
(lw, 3924, $t3, 3, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 4/22

Clock Cycle 878:
 Current CPU Blocking $t1
(lw, 3924, $t3, 4, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 5/22

Clock Cycle 879:
 Current CPU Blocking $t1
(lw, 3924, $t3, 5, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 6/22

Clock Cycle 880:
 Current CPU Blocking $t1
(lw, 3924, $t3, 6, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 7/22

Clock Cycle 881:
 Current CPU Blocking $t1
(lw, 3924, $t3, 7, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 8/22

Clock Cycle 882:
 Current CPU Blocking $t1
(lw, 3924, $t3, 8, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 9/22

Clock Cycle 883:
 Current CPU Blocking $t1
(lw, 3924, $t3, 9, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 10/22

Clock Cycle 884:
 Current CPU Blocking $t1
(lw, 3924, $t3, 10, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 11/22

Clock Cycle 885:
 Current CPU Blocking $t1
(lw, 3924, $t3, 11, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 12/22

Clock Cycle 886:
 Current CPU Blocking $t1
(lw, 3924, $t3, 12, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 13/22

Clock Cycle 887:
 Current CPU Blocking $t1
(lw, 3924, $t3, 13, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 14/22

Clock Cycle 888:
 Current CPU Blocking $t1
(lw, 3924, $t3, 14, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 15/22

Clock Cycle 889:
 Current CPU Blocking $t1
(lw, 3924, $t3, 15, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 16/22

Clock Cycle 890:
 Current CPU Blocking $t1
(lw, 3924, $t3, 16, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 17/22

Clock Cycle 891:
 Current CPU Blocking $t1
(lw, 3924, $t3, 17, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 18/22

Clock Cycle 892:
 Current CPU Blocking $t1
(lw, 3924, $t3, 18, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 19/22

Clock Cycle 893:
 Current CPU Blocking $t1
(lw, 3924, $t3, 19, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 20/22

Clock Cycle 894:
 Current CPU Blocking $t1
(lw, 3924, $t3, 20, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 21/22

Clock Cycle 895:
 Current CPU Blocking $t1
(lw, 3924, $t3, 21, 22, 122, )(lw, 3840, $t1, 0, 0, 124, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3924 $t3 on Line 122

Clock Cycle 896:
 Current CPU Blocking $t1
(lw, 3840, $t1, 0, 0, 124, )
Started lw 3840 $t1 on Line 124
Completed 1/2

Clock Cycle 897:
 Current CPU Blocking $t1
(lw, 3840, $t1, 1, 2, 124, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3840 $t1 on Line 124

Clock Cycle 898:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 2640 $t1 on Line 125

Clock Cycle 899:
 Current CPU Blocking 
(lw, 2640, $t1, 0, 0, 125, )
Started lw 2640 $t1 on Line 125
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t3,3004
$t2 = 3004

Clock Cycle 900:
 Current CPU Blocking 
(lw, 2640, $t1, 1, 12, 125, )
Completed 2/12

Clock Cycle 901:
 Current CPU Blocking $t1
(lw, 2640, $t1, 2, 12, 125, )
Completed 3/12

Clock Cycle 902:
 Current CPU Blocking $t1
(lw, 2640, $t1, 3, 12, 125, )
Completed 4/12

Clock Cycle 903:
 Current CPU Blocking $t1
(lw, 2640, $t1, 4, 12, 125, )
Completed 5/12

Clock Cycle 904:
 Current CPU Blocking $t1
(lw, 2640, $t1, 5, 12, 125, )
Completed 6/12

Clock Cycle 905:
 Current CPU Blocking $t1
(lw, 2640, $t1, 6, 12, 125, )
Completed 7/12

Clock Cycle 906:
 Current CPU Blocking $t1
(lw, 2640, $t1, 7, 12, 125, )
Completed 8/12

Clock Cycle 907:
 Current CPU Blocking $t1
(lw, 2640, $t1, 8, 12, 125, )
Completed 9/12

Clock Cycle 908:
 Current CPU Blocking $t1
(lw, 2640, $t1, 9, 12, 125, )
Completed 10/12

Clock Cycle 909:
 Current CPU Blocking $t1
(lw, 2640, $t1, 10, 12, 125, )
Completed 11/12

Clock Cycle 910:
 Current CPU Blocking $t1
(lw, 2640, $t1, 11, 12, 125, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2640 $t1 on Line 125

Clock Cycle 911:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 3036 0 on Line 127

Clock Cycle 912:
 Current CPU Blocking 
(sw, 3036, 0, 0, 0, 127, )
Started sw 3036 0 on Line 127
Completed 1/2
addi$t1,$t4,344
$t1 = 10952

Clock Cycle 913:
 Current CPU Blocking 
(sw, 3036, 0, 1, 2, 127, )
Completed 2/2
Finished Instruction sw 3036 0 on Line 127
DRAM Request(Write) Issued for sw 1376 10952 on Line 129

Clock Cycle 914:
 Current CPU Blocking 
(sw, 1376, 10952, 0, 0, 129, )
Started sw 1376 10952 on Line 129
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t0,3084
$t1 = 10020

Clock Cycle 915:
 Current CPU Blocking 
(sw, 1376, 10952, 1, 22, 129, )
Completed 2/22
DRAM Request(Read) Issued for lw 3764 $t0 on Line 131

Clock Cycle 916:
 Current CPU Blocking 
(sw, 1376, 10952, 2, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 3/22

Clock Cycle 917:
 Current CPU Blocking $t0
(sw, 1376, 10952, 3, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 4/22

Clock Cycle 918:
 Current CPU Blocking $t0
(sw, 1376, 10952, 4, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 5/22

Clock Cycle 919:
 Current CPU Blocking $t0
(sw, 1376, 10952, 5, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 6/22

Clock Cycle 920:
 Current CPU Blocking $t0
(sw, 1376, 10952, 6, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 7/22

Clock Cycle 921:
 Current CPU Blocking $t0
(sw, 1376, 10952, 7, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 8/22

Clock Cycle 922:
 Current CPU Blocking $t0
(sw, 1376, 10952, 8, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 9/22

Clock Cycle 923:
 Current CPU Blocking $t0
(sw, 1376, 10952, 9, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 10/22

Clock Cycle 924:
 Current CPU Blocking $t0
(sw, 1376, 10952, 10, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 11/22

Clock Cycle 925:
 Current CPU Blocking $t0
(sw, 1376, 10952, 11, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 12/22

Clock Cycle 926:
 Current CPU Blocking $t0
(sw, 1376, 10952, 12, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 13/22

Clock Cycle 927:
 Current CPU Blocking $t0
(sw, 1376, 10952, 13, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 14/22

Clock Cycle 928:
 Current CPU Blocking $t0
(sw, 1376, 10952, 14, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 15/22

Clock Cycle 929:
 Current CPU Blocking $t0
(sw, 1376, 10952, 15, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 16/22

Clock Cycle 930:
 Current CPU Blocking $t0
(sw, 1376, 10952, 16, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 17/22

Clock Cycle 931:
 Current CPU Blocking $t0
(sw, 1376, 10952, 17, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 18/22

Clock Cycle 932:
 Current CPU Blocking $t0
(sw, 1376, 10952, 18, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 19/22

Clock Cycle 933:
 Current CPU Blocking $t0
(sw, 1376, 10952, 19, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 20/22

Clock Cycle 934:
 Current CPU Blocking $t0
(sw, 1376, 10952, 20, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 21/22

Clock Cycle 935:
 Current CPU Blocking $t0
(sw, 1376, 10952, 21, 22, 129, )(lw, 3764, $t0, 0, 0, 131, )
Completed 22/22
Finished Instruction sw 1376 10952 on Line 129

Clock Cycle 936:
 Current CPU Blocking $t0
(lw, 3764, $t0, 0, 0, 131, )
Started lw 3764 $t0 on Line 131
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 937:
 Current CPU Blocking $t0
(lw, 3764, $t0, 1, 22, 131, )
Completed 2/22

Clock Cycle 938:
 Current CPU Blocking $t0
(lw, 3764, $t0, 2, 22, 131, )
Completed 3/22

Clock Cycle 939:
 Current CPU Blocking $t0
(lw, 3764, $t0, 3, 22, 131, )
Completed 4/22

Clock Cycle 940:
 Current CPU Blocking $t0
(lw, 3764, $t0, 4, 22, 131, )
Completed 5/22

Clock Cycle 941:
 Current CPU Blocking $t0
(lw, 3764, $t0, 5, 22, 131, )
Completed 6/22

Clock Cycle 942:
 Current CPU Blocking $t0
(lw, 3764, $t0, 6, 22, 131, )
Completed 7/22

Clock Cycle 943:
 Current CPU Blocking $t0
(lw, 3764, $t0, 7, 22, 131, )
Completed 8/22

Clock Cycle 944:
 Current CPU Blocking $t0
(lw, 3764, $t0, 8, 22, 131, )
Completed 9/22

Clock Cycle 945:
 Current CPU Blocking $t0
(lw, 3764, $t0, 9, 22, 131, )
Completed 10/22
Memory at 1376 = 10952

Clock Cycle 946:
 Current CPU Blocking $t0
(lw, 3764, $t0, 10, 22, 131, )
Completed 11/22

Clock Cycle 947:
 Current CPU Blocking $t0
(lw, 3764, $t0, 11, 22, 131, )
Completed 12/22

Clock Cycle 948:
 Current CPU Blocking $t0
(lw, 3764, $t0, 12, 22, 131, )
Completed 13/22

Clock Cycle 949:
 Current CPU Blocking $t0
(lw, 3764, $t0, 13, 22, 131, )
Completed 14/22

Clock Cycle 950:
 Current CPU Blocking $t0
(lw, 3764, $t0, 14, 22, 131, )
Completed 15/22

Clock Cycle 951:
 Current CPU Blocking $t0
(lw, 3764, $t0, 15, 22, 131, )
Completed 16/22

Clock Cycle 952:
 Current CPU Blocking $t0
(lw, 3764, $t0, 16, 22, 131, )
Completed 17/22

Clock Cycle 953:
 Current CPU Blocking $t0
(lw, 3764, $t0, 17, 22, 131, )
Completed 18/22

Clock Cycle 954:
 Current CPU Blocking $t0
(lw, 3764, $t0, 18, 22, 131, )
Completed 19/22

Clock Cycle 955:
 Current CPU Blocking $t0
(lw, 3764, $t0, 19, 22, 131, )
Completed 20/22

Clock Cycle 956:
 Current CPU Blocking $t0
(lw, 3764, $t0, 20, 22, 131, )
Completed 21/22

Clock Cycle 957:
 Current CPU Blocking $t0
(lw, 3764, $t0, 21, 22, 131, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3764 $t0 on Line 131

Clock Cycle 958:
 Current CPU Blocking $t0

addi$t0,$t2,792
$t0 = 3796

Clock Cycle 959:
 Current CPU Blocking 

addi$t3,$t3,576
$t3 = 576

Clock Cycle 960:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1868 $t3 on Line 134

Clock Cycle 961:
 Current CPU Blocking 
(lw, 1868, $t3, 0, 0, 134, )
Started lw 1868 $t3 on Line 134
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 962:
 Current CPU Blocking $t3
(lw, 1868, $t3, 1, 12, 134, )
Completed 2/12

Clock Cycle 963:
 Current CPU Blocking $t3
(lw, 1868, $t3, 2, 12, 134, )
Completed 3/12

Clock Cycle 964:
 Current CPU Blocking $t3
(lw, 1868, $t3, 3, 12, 134, )
Completed 4/12

Clock Cycle 965:
 Current CPU Blocking $t3
(lw, 1868, $t3, 4, 12, 134, )
Completed 5/12

Clock Cycle 966:
 Current CPU Blocking $t3
(lw, 1868, $t3, 5, 12, 134, )
Completed 6/12

Clock Cycle 967:
 Current CPU Blocking $t3
(lw, 1868, $t3, 6, 12, 134, )
Completed 7/12

Clock Cycle 968:
 Current CPU Blocking $t3
(lw, 1868, $t3, 7, 12, 134, )
Completed 8/12

Clock Cycle 969:
 Current CPU Blocking $t3
(lw, 1868, $t3, 8, 12, 134, )
Completed 9/12

Clock Cycle 970:
 Current CPU Blocking $t3
(lw, 1868, $t3, 9, 12, 134, )
Completed 10/12

Clock Cycle 971:
 Current CPU Blocking $t3
(lw, 1868, $t3, 10, 12, 134, )
Completed 11/12

Clock Cycle 972:
 Current CPU Blocking $t3
(lw, 1868, $t3, 11, 12, 134, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1868 $t3 on Line 134

Clock Cycle 973:
 Current CPU Blocking $t3

addi$t3,$t3,3396
$t3 = 3396

Clock Cycle 974:
 Current CPU Blocking 

addi$t4,$t0,2388
$t4 = 6184

Clock Cycle 975:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2756 10020 on Line 137

Clock Cycle 976:
 Current CPU Blocking 
(sw, 2756, 10020, 0, 0, 137, )
Started sw 2756 10020 on Line 137
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t0,3388
$t3 = 7184

Clock Cycle 977:
 Current CPU Blocking 
(sw, 2756, 10020, 1, 12, 137, )
Completed 2/12
DRAM Request(Write) Issued for sw 1996 3796 on Line 139

Clock Cycle 978:
 Current CPU Blocking 
(sw, 2756, 10020, 2, 12, 137, )(sw, 1996, 3796, 0, 0, 139, )
Completed 3/12
DRAM Request(Read) Issued for lw 3976 $t4 on Line 140

Clock Cycle 979:
 Current CPU Blocking 
(sw, 2756, 10020, 3, 12, 137, )(sw, 1996, 3796, 0, 0, 139, )(lw, 3976, $t4, 0, 0, 140, )
Completed 4/12
DRAM Request(Write) Issued for sw 3784 7184 on Line 141

Clock Cycle 980:
 Current CPU Blocking 
(sw, 2756, 10020, 4, 12, 137, )(sw, 1996, 3796, 0, 0, 139, )(lw, 3976, $t4, 0, 0, 140, )(sw, 3784, 7184, 0, 0, 141, )
Completed 5/12
DRAM Request(Write) Issued for sw 2256 7184 on Line 142

Clock Cycle 981:
 Current CPU Blocking 
(sw, 2756, 10020, 5, 12, 137, )(sw, 2256, 7184, 0, 0, 142, )(sw, 1996, 3796, 0, 0, 139, )(lw, 3976, $t4, 0, 0, 140, )(sw, 3784, 7184, 0, 0, 141, )
Completed 6/12
DRAM Request(Read) Issued for lw 816 $t3 on Line 143

Clock Cycle 982:
 Current CPU Blocking 
(sw, 2756, 10020, 6, 12, 137, )(sw, 2256, 7184, 0, 0, 142, )(sw, 1996, 3796, 0, 0, 139, )(lw, 3976, $t4, 0, 0, 140, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )
Completed 7/12
DRAM Request(Write) Issued for sw 732 3796 on Line 144

Clock Cycle 983:
 Current CPU Blocking 
(sw, 2756, 10020, 7, 12, 137, )(sw, 2256, 7184, 0, 0, 142, )(sw, 1996, 3796, 0, 0, 139, )(lw, 3976, $t4, 0, 0, 140, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 8/12

Clock Cycle 984:
 Current CPU Blocking $t4
(sw, 2756, 10020, 8, 12, 137, )(sw, 2256, 7184, 0, 0, 142, )(lw, 3976, $t4, 0, 0, 140, )(sw, 1996, 3796, 0, 0, 139, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 9/12

Clock Cycle 985:
 Current CPU Blocking $t4
(sw, 2756, 10020, 9, 12, 137, )(sw, 2256, 7184, 0, 0, 142, )(lw, 3976, $t4, 0, 0, 140, )(sw, 1996, 3796, 0, 0, 139, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 10/12

Clock Cycle 986:
 Current CPU Blocking $t4
(sw, 2756, 10020, 10, 12, 137, )(sw, 2256, 7184, 0, 0, 142, )(lw, 3976, $t4, 0, 0, 140, )(sw, 1996, 3796, 0, 0, 139, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 11/12

Clock Cycle 987:
 Current CPU Blocking $t4
(sw, 2756, 10020, 11, 12, 137, )(sw, 2256, 7184, 0, 0, 142, )(lw, 3976, $t4, 0, 0, 140, )(sw, 1996, 3796, 0, 0, 139, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 12/12
Finished Instruction sw 2756 10020 on Line 137

Clock Cycle 988:
 Current CPU Blocking $t4
(sw, 2256, 7184, 0, 0, 142, )(lw, 3976, $t4, 0, 0, 140, )(sw, 1996, 3796, 0, 0, 139, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Started sw 2256 7184 on Line 142
Completed 1/2

Clock Cycle 989:
 Current CPU Blocking $t4
(sw, 2256, 7184, 1, 2, 142, )(lw, 3976, $t4, 0, 0, 140, )(sw, 1996, 3796, 0, 0, 139, )(sw, 3784, 7184, 0, 0, 141, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 2/2
Finished Instruction sw 2256 7184 on Line 142

Clock Cycle 990:
 Current CPU Blocking $t4
(lw, 3976, $t4, 0, 0, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Started lw 3976 $t4 on Line 140
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 991:
 Current CPU Blocking $t4
(lw, 3976, $t4, 1, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 2/22

Clock Cycle 992:
 Current CPU Blocking $t4
(lw, 3976, $t4, 2, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 3/22

Clock Cycle 993:
 Current CPU Blocking $t4
(lw, 3976, $t4, 3, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 4/22

Clock Cycle 994:
 Current CPU Blocking $t4
(lw, 3976, $t4, 4, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 5/22

Clock Cycle 995:
 Current CPU Blocking $t4
(lw, 3976, $t4, 5, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 6/22

Clock Cycle 996:
 Current CPU Blocking $t4
(lw, 3976, $t4, 6, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 7/22

Clock Cycle 997:
 Current CPU Blocking $t4
(lw, 3976, $t4, 7, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 8/22

Clock Cycle 998:
 Current CPU Blocking $t4
(lw, 3976, $t4, 8, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 9/22

Clock Cycle 999:
 Current CPU Blocking $t4
(lw, 3976, $t4, 9, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 10/22
Memory at 2256 = 7184
Memory at 2756 = 10020

Clock Cycle 1000:
 Current CPU Blocking $t4
(lw, 3976, $t4, 10, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 11/22

Clock Cycle 1001:
 Current CPU Blocking $t4
(lw, 3976, $t4, 11, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 12/22

Clock Cycle 1002:
 Current CPU Blocking $t4
(lw, 3976, $t4, 12, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 13/22

Clock Cycle 1003:
 Current CPU Blocking $t4
(lw, 3976, $t4, 13, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 14/22

Clock Cycle 1004:
 Current CPU Blocking $t4
(lw, 3976, $t4, 14, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 15/22

Clock Cycle 1005:
 Current CPU Blocking $t4
(lw, 3976, $t4, 15, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 16/22

Clock Cycle 1006:
 Current CPU Blocking $t4
(lw, 3976, $t4, 16, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 17/22

Clock Cycle 1007:
 Current CPU Blocking $t4
(lw, 3976, $t4, 17, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 18/22

Clock Cycle 1008:
 Current CPU Blocking $t4
(lw, 3976, $t4, 18, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 19/22

Clock Cycle 1009:
 Current CPU Blocking $t4
(lw, 3976, $t4, 19, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 20/22

Clock Cycle 1010:
 Current CPU Blocking $t4
(lw, 3976, $t4, 20, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 21/22

Clock Cycle 1011:
 Current CPU Blocking $t4
(lw, 3976, $t4, 21, 22, 140, )(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3976 $t4 on Line 140

Clock Cycle 1012:
 Current CPU Blocking $t4
(sw, 3784, 7184, 0, 0, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Started sw 3784 7184 on Line 141
Completed 1/2
addi$t4,$t4,3648
$t4 = 3648

Clock Cycle 1013:
 Current CPU Blocking 
(sw, 3784, 7184, 1, 2, 141, )(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 2/2
Finished Instruction sw 3784 7184 on Line 141

Clock Cycle 1014:
 Current CPU Blocking $t3
(sw, 1996, 3796, 0, 0, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Started sw 1996 3796 on Line 139
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1015:
 Current CPU Blocking $t3
(sw, 1996, 3796, 1, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 2/22

Clock Cycle 1016:
 Current CPU Blocking $t3
(sw, 1996, 3796, 2, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 3/22

Clock Cycle 1017:
 Current CPU Blocking $t3
(sw, 1996, 3796, 3, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 4/22

Clock Cycle 1018:
 Current CPU Blocking $t3
(sw, 1996, 3796, 4, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 5/22

Clock Cycle 1019:
 Current CPU Blocking $t3
(sw, 1996, 3796, 5, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 6/22

Clock Cycle 1020:
 Current CPU Blocking $t3
(sw, 1996, 3796, 6, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 7/22

Clock Cycle 1021:
 Current CPU Blocking $t3
(sw, 1996, 3796, 7, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 8/22

Clock Cycle 1022:
 Current CPU Blocking $t3
(sw, 1996, 3796, 8, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 9/22

Clock Cycle 1023:
 Current CPU Blocking $t3
(sw, 1996, 3796, 9, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 10/22
Memory at 3784 = 7184

Clock Cycle 1024:
 Current CPU Blocking $t3
(sw, 1996, 3796, 10, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 11/22

Clock Cycle 1025:
 Current CPU Blocking $t3
(sw, 1996, 3796, 11, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 12/22

Clock Cycle 1026:
 Current CPU Blocking $t3
(sw, 1996, 3796, 12, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 13/22

Clock Cycle 1027:
 Current CPU Blocking $t3
(sw, 1996, 3796, 13, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 14/22

Clock Cycle 1028:
 Current CPU Blocking $t3
(sw, 1996, 3796, 14, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 15/22

Clock Cycle 1029:
 Current CPU Blocking $t3
(sw, 1996, 3796, 15, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 16/22

Clock Cycle 1030:
 Current CPU Blocking $t3
(sw, 1996, 3796, 16, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 17/22

Clock Cycle 1031:
 Current CPU Blocking $t3
(sw, 1996, 3796, 17, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 18/22

Clock Cycle 1032:
 Current CPU Blocking $t3
(sw, 1996, 3796, 18, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 19/22

Clock Cycle 1033:
 Current CPU Blocking $t3
(sw, 1996, 3796, 19, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 20/22

Clock Cycle 1034:
 Current CPU Blocking $t3
(sw, 1996, 3796, 20, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 21/22

Clock Cycle 1035:
 Current CPU Blocking $t3
(sw, 1996, 3796, 21, 22, 139, )(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 22/22
Finished Instruction sw 1996 3796 on Line 139

Clock Cycle 1036:
 Current CPU Blocking $t3
(lw, 816, $t3, 0, 0, 143, )(sw, 732, 3796, 0, 0, 144, )
Started lw 816 $t3 on Line 143
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1037:
 Current CPU Blocking $t3
(lw, 816, $t3, 1, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 2/22

Clock Cycle 1038:
 Current CPU Blocking $t3
(lw, 816, $t3, 2, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 3/22

Clock Cycle 1039:
 Current CPU Blocking $t3
(lw, 816, $t3, 3, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 4/22

Clock Cycle 1040:
 Current CPU Blocking $t3
(lw, 816, $t3, 4, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 5/22

Clock Cycle 1041:
 Current CPU Blocking $t3
(lw, 816, $t3, 5, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 6/22

Clock Cycle 1042:
 Current CPU Blocking $t3
(lw, 816, $t3, 6, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 7/22

Clock Cycle 1043:
 Current CPU Blocking $t3
(lw, 816, $t3, 7, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 8/22

Clock Cycle 1044:
 Current CPU Blocking $t3
(lw, 816, $t3, 8, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 9/22

Clock Cycle 1045:
 Current CPU Blocking $t3
(lw, 816, $t3, 9, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 10/22
Memory at 1996 = 3796

Clock Cycle 1046:
 Current CPU Blocking $t3
(lw, 816, $t3, 10, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 11/22

Clock Cycle 1047:
 Current CPU Blocking $t3
(lw, 816, $t3, 11, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 12/22

Clock Cycle 1048:
 Current CPU Blocking $t3
(lw, 816, $t3, 12, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 13/22

Clock Cycle 1049:
 Current CPU Blocking $t3
(lw, 816, $t3, 13, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 14/22

Clock Cycle 1050:
 Current CPU Blocking $t3
(lw, 816, $t3, 14, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 15/22

Clock Cycle 1051:
 Current CPU Blocking $t3
(lw, 816, $t3, 15, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 16/22

Clock Cycle 1052:
 Current CPU Blocking $t3
(lw, 816, $t3, 16, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 17/22

Clock Cycle 1053:
 Current CPU Blocking $t3
(lw, 816, $t3, 17, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 18/22

Clock Cycle 1054:
 Current CPU Blocking $t3
(lw, 816, $t3, 18, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 19/22

Clock Cycle 1055:
 Current CPU Blocking $t3
(lw, 816, $t3, 19, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 20/22

Clock Cycle 1056:
 Current CPU Blocking $t3
(lw, 816, $t3, 20, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 21/22

Clock Cycle 1057:
 Current CPU Blocking $t3
(lw, 816, $t3, 21, 22, 143, )(sw, 732, 3796, 0, 0, 144, )
Completed 22/22
$t3 = 0
Finished Instruction lw 816 $t3 on Line 143

Clock Cycle 1058:
 Current CPU Blocking $t3
(sw, 732, 3796, 0, 0, 144, )
Started sw 732 3796 on Line 144
Completed 1/2
DRAM Request(Write) Issued for sw 640 0 on Line 146

Clock Cycle 1059:
 Current CPU Blocking 
(sw, 732, 3796, 1, 2, 144, )(sw, 640, 0, 0, 0, 146, )
Completed 2/2
Finished Instruction sw 732 3796 on Line 144
addi$t2,$t0,3804
$t2 = 7600

Clock Cycle 1060:
 Current CPU Blocking 
(sw, 640, 0, 0, 0, 146, )
Started sw 640 0 on Line 146
Completed 1/2
DRAM Request(Read) Issued for lw 2996 $t2 on Line 148

Clock Cycle 1061:
 Current CPU Blocking 
(sw, 640, 0, 1, 2, 146, )(lw, 2996, $t2, 0, 0, 148, )
Completed 2/2
Finished Instruction sw 640 0 on Line 146
DRAM Request(Write) Issued for sw 3636 0 on Line 149

Clock Cycle 1062:
 Current CPU Blocking 
(lw, 2996, $t2, 0, 0, 148, )(sw, 3636, 0, 0, 0, 149, )
Started lw 2996 $t2 on Line 148
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t3,3908
$t3 = 3908

Clock Cycle 1063:
 Current CPU Blocking 
(lw, 2996, $t2, 1, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 2/22

Clock Cycle 1064:
 Current CPU Blocking $t2
(lw, 2996, $t2, 2, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 3/22

Clock Cycle 1065:
 Current CPU Blocking $t2
(lw, 2996, $t2, 3, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 4/22

Clock Cycle 1066:
 Current CPU Blocking $t2
(lw, 2996, $t2, 4, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 5/22

Clock Cycle 1067:
 Current CPU Blocking $t2
(lw, 2996, $t2, 5, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 6/22

Clock Cycle 1068:
 Current CPU Blocking $t2
(lw, 2996, $t2, 6, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 7/22

Clock Cycle 1069:
 Current CPU Blocking $t2
(lw, 2996, $t2, 7, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 8/22

Clock Cycle 1070:
 Current CPU Blocking $t2
(lw, 2996, $t2, 8, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 9/22

Clock Cycle 1071:
 Current CPU Blocking $t2
(lw, 2996, $t2, 9, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 10/22
Memory at 732 = 3796

Clock Cycle 1072:
 Current CPU Blocking $t2
(lw, 2996, $t2, 10, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 11/22

Clock Cycle 1073:
 Current CPU Blocking $t2
(lw, 2996, $t2, 11, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 12/22

Clock Cycle 1074:
 Current CPU Blocking $t2
(lw, 2996, $t2, 12, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 13/22

Clock Cycle 1075:
 Current CPU Blocking $t2
(lw, 2996, $t2, 13, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 14/22

Clock Cycle 1076:
 Current CPU Blocking $t2
(lw, 2996, $t2, 14, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 15/22

Clock Cycle 1077:
 Current CPU Blocking $t2
(lw, 2996, $t2, 15, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 16/22

Clock Cycle 1078:
 Current CPU Blocking $t2
(lw, 2996, $t2, 16, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 17/22

Clock Cycle 1079:
 Current CPU Blocking $t2
(lw, 2996, $t2, 17, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 18/22

Clock Cycle 1080:
 Current CPU Blocking $t2
(lw, 2996, $t2, 18, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 19/22

Clock Cycle 1081:
 Current CPU Blocking $t2
(lw, 2996, $t2, 19, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 20/22

Clock Cycle 1082:
 Current CPU Blocking $t2
(lw, 2996, $t2, 20, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 21/22

Clock Cycle 1083:
 Current CPU Blocking $t2
(lw, 2996, $t2, 21, 22, 148, )(sw, 3636, 0, 0, 0, 149, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2996 $t2 on Line 148

Clock Cycle 1084:
 Current CPU Blocking $t2
(sw, 3636, 0, 0, 0, 149, )
Started sw 3636 0 on Line 149
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t2,1816
$t0 = 1816

Clock Cycle 1085:
 Current CPU Blocking 
(sw, 3636, 0, 1, 12, 149, )
Completed 2/12
addi$t1,$t1,2412
$t1 = 12432

Clock Cycle 1086:
 Current CPU Blocking 
(sw, 3636, 0, 2, 12, 149, )
Completed 3/12
DRAM Request(Read) Issued for lw 3036 $t0 on Line 153

Clock Cycle 1087:
 Current CPU Blocking 
(sw, 3636, 0, 3, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 4/12

Clock Cycle 1088:
 Current CPU Blocking $t0
(sw, 3636, 0, 4, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 5/12

Clock Cycle 1089:
 Current CPU Blocking $t0
(sw, 3636, 0, 5, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 6/12

Clock Cycle 1090:
 Current CPU Blocking $t0
(sw, 3636, 0, 6, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 7/12

Clock Cycle 1091:
 Current CPU Blocking $t0
(sw, 3636, 0, 7, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 8/12

Clock Cycle 1092:
 Current CPU Blocking $t0
(sw, 3636, 0, 8, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 9/12

Clock Cycle 1093:
 Current CPU Blocking $t0
(sw, 3636, 0, 9, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 10/12

Clock Cycle 1094:
 Current CPU Blocking $t0
(sw, 3636, 0, 10, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 11/12

Clock Cycle 1095:
 Current CPU Blocking $t0
(sw, 3636, 0, 11, 12, 149, )(lw, 3036, $t0, 0, 0, 153, )
Completed 12/12
Finished Instruction sw 3636 0 on Line 149

Clock Cycle 1096:
 Current CPU Blocking $t0
(lw, 3036, $t0, 0, 0, 153, )
Started lw 3036 $t0 on Line 153
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1097:
 Current CPU Blocking $t0
(lw, 3036, $t0, 1, 22, 153, )
Completed 2/22

Clock Cycle 1098:
 Current CPU Blocking $t0
(lw, 3036, $t0, 2, 22, 153, )
Completed 3/22

Clock Cycle 1099:
 Current CPU Blocking $t0
(lw, 3036, $t0, 3, 22, 153, )
Completed 4/22

Clock Cycle 1100:
 Current CPU Blocking $t0
(lw, 3036, $t0, 4, 22, 153, )
Completed 5/22

Clock Cycle 1101:
 Current CPU Blocking $t0
(lw, 3036, $t0, 5, 22, 153, )
Completed 6/22

Clock Cycle 1102:
 Current CPU Blocking $t0
(lw, 3036, $t0, 6, 22, 153, )
Completed 7/22

Clock Cycle 1103:
 Current CPU Blocking $t0
(lw, 3036, $t0, 7, 22, 153, )
Completed 8/22

Clock Cycle 1104:
 Current CPU Blocking $t0
(lw, 3036, $t0, 8, 22, 153, )
Completed 9/22

Clock Cycle 1105:
 Current CPU Blocking $t0
(lw, 3036, $t0, 9, 22, 153, )
Completed 10/22

Clock Cycle 1106:
 Current CPU Blocking $t0
(lw, 3036, $t0, 10, 22, 153, )
Completed 11/22

Clock Cycle 1107:
 Current CPU Blocking $t0
(lw, 3036, $t0, 11, 22, 153, )
Completed 12/22

Clock Cycle 1108:
 Current CPU Blocking $t0
(lw, 3036, $t0, 12, 22, 153, )
Completed 13/22

Clock Cycle 1109:
 Current CPU Blocking $t0
(lw, 3036, $t0, 13, 22, 153, )
Completed 14/22

Clock Cycle 1110:
 Current CPU Blocking $t0
(lw, 3036, $t0, 14, 22, 153, )
Completed 15/22

Clock Cycle 1111:
 Current CPU Blocking $t0
(lw, 3036, $t0, 15, 22, 153, )
Completed 16/22

Clock Cycle 1112:
 Current CPU Blocking $t0
(lw, 3036, $t0, 16, 22, 153, )
Completed 17/22

Clock Cycle 1113:
 Current CPU Blocking $t0
(lw, 3036, $t0, 17, 22, 153, )
Completed 18/22

Clock Cycle 1114:
 Current CPU Blocking $t0
(lw, 3036, $t0, 18, 22, 153, )
Completed 19/22

Clock Cycle 1115:
 Current CPU Blocking $t0
(lw, 3036, $t0, 19, 22, 153, )
Completed 20/22

Clock Cycle 1116:
 Current CPU Blocking $t0
(lw, 3036, $t0, 20, 22, 153, )
Completed 21/22

Clock Cycle 1117:
 Current CPU Blocking $t0
(lw, 3036, $t0, 21, 22, 153, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3036 $t0 on Line 153

Clock Cycle 1118:
 Current CPU Blocking $t0

addi$t0,$t4,3148
$t0 = 6796

Clock Cycle 1119:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2724 $t2 on Line 155

Clock Cycle 1120:
 Current CPU Blocking 
(lw, 2724, $t2, 0, 0, 155, )
Started lw 2724 $t2 on Line 155
Completed 1/2
addi$t1,$t3,372
$t1 = 4280

Clock Cycle 1121:
 Current CPU Blocking 
(lw, 2724, $t2, 1, 2, 155, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2724 $t2 on Line 155
DRAM Request(Write) Issued for sw 1500 3648 on Line 157

Clock Cycle 1122:
 Current CPU Blocking 
(sw, 1500, 3648, 0, 0, 157, )
Started sw 1500 3648 on Line 157
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 360 $t0 on Line 158

Clock Cycle 1123:
 Current CPU Blocking 
(sw, 1500, 3648, 1, 12, 157, )(lw, 360, $t0, 0, 0, 158, )
Completed 2/12
DRAM Request(Write) Issued for sw 768 0 on Line 159

Clock Cycle 1124:
 Current CPU Blocking 
(sw, 1500, 3648, 2, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 3/12

Clock Cycle 1125:
 Current CPU Blocking $t0
(sw, 1500, 3648, 3, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 4/12

Clock Cycle 1126:
 Current CPU Blocking $t0
(sw, 1500, 3648, 4, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 5/12

Clock Cycle 1127:
 Current CPU Blocking $t0
(sw, 1500, 3648, 5, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 6/12

Clock Cycle 1128:
 Current CPU Blocking $t0
(sw, 1500, 3648, 6, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 7/12

Clock Cycle 1129:
 Current CPU Blocking $t0
(sw, 1500, 3648, 7, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 8/12

Clock Cycle 1130:
 Current CPU Blocking $t0
(sw, 1500, 3648, 8, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 9/12

Clock Cycle 1131:
 Current CPU Blocking $t0
(sw, 1500, 3648, 9, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 10/12

Clock Cycle 1132:
 Current CPU Blocking $t0
(sw, 1500, 3648, 10, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 11/12

Clock Cycle 1133:
 Current CPU Blocking $t0
(sw, 1500, 3648, 11, 12, 157, )(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 12/12
Finished Instruction sw 1500 3648 on Line 157

Clock Cycle 1134:
 Current CPU Blocking $t0
(lw, 360, $t0, 0, 0, 158, )(sw, 768, 0, 0, 0, 159, )
Started lw 360 $t0 on Line 158
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1135:
 Current CPU Blocking $t0
(lw, 360, $t0, 1, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 2/22

Clock Cycle 1136:
 Current CPU Blocking $t0
(lw, 360, $t0, 2, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 3/22

Clock Cycle 1137:
 Current CPU Blocking $t0
(lw, 360, $t0, 3, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 4/22

Clock Cycle 1138:
 Current CPU Blocking $t0
(lw, 360, $t0, 4, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 5/22

Clock Cycle 1139:
 Current CPU Blocking $t0
(lw, 360, $t0, 5, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 6/22

Clock Cycle 1140:
 Current CPU Blocking $t0
(lw, 360, $t0, 6, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 7/22

Clock Cycle 1141:
 Current CPU Blocking $t0
(lw, 360, $t0, 7, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 8/22

Clock Cycle 1142:
 Current CPU Blocking $t0
(lw, 360, $t0, 8, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 9/22

Clock Cycle 1143:
 Current CPU Blocking $t0
(lw, 360, $t0, 9, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 10/22
Memory at 1500 = 3648

Clock Cycle 1144:
 Current CPU Blocking $t0
(lw, 360, $t0, 10, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 11/22

Clock Cycle 1145:
 Current CPU Blocking $t0
(lw, 360, $t0, 11, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 12/22

Clock Cycle 1146:
 Current CPU Blocking $t0
(lw, 360, $t0, 12, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 13/22

Clock Cycle 1147:
 Current CPU Blocking $t0
(lw, 360, $t0, 13, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 14/22

Clock Cycle 1148:
 Current CPU Blocking $t0
(lw, 360, $t0, 14, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 15/22

Clock Cycle 1149:
 Current CPU Blocking $t0
(lw, 360, $t0, 15, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 16/22

Clock Cycle 1150:
 Current CPU Blocking $t0
(lw, 360, $t0, 16, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 17/22

Clock Cycle 1151:
 Current CPU Blocking $t0
(lw, 360, $t0, 17, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 18/22

Clock Cycle 1152:
 Current CPU Blocking $t0
(lw, 360, $t0, 18, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 19/22

Clock Cycle 1153:
 Current CPU Blocking $t0
(lw, 360, $t0, 19, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 20/22

Clock Cycle 1154:
 Current CPU Blocking $t0
(lw, 360, $t0, 20, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 21/22

Clock Cycle 1155:
 Current CPU Blocking $t0
(lw, 360, $t0, 21, 22, 158, )(sw, 768, 0, 0, 0, 159, )
Completed 22/22
$t0 = 0
Finished Instruction lw 360 $t0 on Line 158

Clock Cycle 1156:
 Current CPU Blocking $t0
(sw, 768, 0, 0, 0, 159, )
Started sw 768 0 on Line 159
Completed 1/2
addi$t1,$t0,1704
$t1 = 1704

Clock Cycle 1157:
 Current CPU Blocking 
(sw, 768, 0, 1, 2, 159, )
Completed 2/2
Finished Instruction sw 768 0 on Line 159
DRAM Request(Read) Issued for lw 244 $t1 on Line 161

Clock Cycle 1158:
 Current CPU Blocking 
(lw, 244, $t1, 0, 0, 161, )
Started lw 244 $t1 on Line 161
Completed 1/2
addi$t4,$t0,2168
$t4 = 2168

Clock Cycle 1159:
 Current CPU Blocking 
(lw, 244, $t1, 1, 2, 161, )
Completed 2/2
$t1 = 0
Finished Instruction lw 244 $t1 on Line 161
DRAM Request(Write) Issued for sw 908 0 on Line 163

Clock Cycle 1160:
 Current CPU Blocking 
(sw, 908, 0, 0, 0, 163, )
Started sw 908 0 on Line 163
Completed 1/2
DRAM Request(Write) Issued for sw 500 0 on Line 164

Clock Cycle 1161:
 Current CPU Blocking 
(sw, 908, 0, 1, 2, 163, )(sw, 500, 0, 0, 0, 164, )
Completed 2/2
Finished Instruction sw 908 0 on Line 163
addi$t4,$t3,1248
$t4 = 5156

Clock Cycle 1162:
 Current CPU Blocking 
(sw, 500, 0, 0, 0, 164, )
Started sw 500 0 on Line 164
Completed 1/2
DRAM Request(Write) Issued for sw 2104 0 on Line 166

Clock Cycle 1163:
 Current CPU Blocking 
(sw, 500, 0, 1, 2, 164, )(sw, 2104, 0, 0, 0, 166, )
Completed 2/2
Finished Instruction sw 500 0 on Line 164
DRAM Request(Read) Issued for lw 792 $t4 on Line 167

Clock Cycle 1164:
 Current CPU Blocking 
(sw, 2104, 0, 0, 0, 166, )(lw, 792, $t4, 0, 0, 167, )
Started sw 2104 0 on Line 166
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2800 0 on Line 168

Clock Cycle 1165:
 Current CPU Blocking 
(sw, 2104, 0, 1, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )
Completed 2/22
addi$t2,$t0,2008
$t2 = 2008

Clock Cycle 1166:
 Current CPU Blocking 
(sw, 2104, 0, 2, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )
Completed 3/22
addi$t2,$t1,2484
$t2 = 2484

Clock Cycle 1167:
 Current CPU Blocking 
(sw, 2104, 0, 3, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )
Completed 4/22
addi$t2,$t2,3292
$t2 = 5776

Clock Cycle 1168:
 Current CPU Blocking 
(sw, 2104, 0, 4, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )
Completed 5/22
DRAM Request(Read) Issued for lw 1276 $t2 on Line 172

Clock Cycle 1169:
 Current CPU Blocking 
(sw, 2104, 0, 5, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 6/22

Clock Cycle 1170:
 Current CPU Blocking $t4
(sw, 2104, 0, 6, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 7/22

Clock Cycle 1171:
 Current CPU Blocking $t4
(sw, 2104, 0, 7, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 8/22

Clock Cycle 1172:
 Current CPU Blocking $t4
(sw, 2104, 0, 8, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 9/22

Clock Cycle 1173:
 Current CPU Blocking $t4
(sw, 2104, 0, 9, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 10/22

Clock Cycle 1174:
 Current CPU Blocking $t4
(sw, 2104, 0, 10, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 11/22

Clock Cycle 1175:
 Current CPU Blocking $t4
(sw, 2104, 0, 11, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 12/22

Clock Cycle 1176:
 Current CPU Blocking $t4
(sw, 2104, 0, 12, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 13/22

Clock Cycle 1177:
 Current CPU Blocking $t4
(sw, 2104, 0, 13, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 14/22

Clock Cycle 1178:
 Current CPU Blocking $t4
(sw, 2104, 0, 14, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 15/22

Clock Cycle 1179:
 Current CPU Blocking $t4
(sw, 2104, 0, 15, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 16/22

Clock Cycle 1180:
 Current CPU Blocking $t4
(sw, 2104, 0, 16, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 17/22

Clock Cycle 1181:
 Current CPU Blocking $t4
(sw, 2104, 0, 17, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 18/22

Clock Cycle 1182:
 Current CPU Blocking $t4
(sw, 2104, 0, 18, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 19/22

Clock Cycle 1183:
 Current CPU Blocking $t4
(sw, 2104, 0, 19, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 20/22

Clock Cycle 1184:
 Current CPU Blocking $t4
(sw, 2104, 0, 20, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 21/22

Clock Cycle 1185:
 Current CPU Blocking $t4
(sw, 2104, 0, 21, 22, 166, )(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 22/22
Finished Instruction sw 2104 0 on Line 166

Clock Cycle 1186:
 Current CPU Blocking $t4
(sw, 2800, 0, 0, 0, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Started sw 2800 0 on Line 168
Completed 1/2

Clock Cycle 1187:
 Current CPU Blocking $t4
(sw, 2800, 0, 1, 2, 168, )(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 2/2
Finished Instruction sw 2800 0 on Line 168

Clock Cycle 1188:
 Current CPU Blocking $t4
(lw, 792, $t4, 0, 0, 167, )(lw, 1276, $t2, 0, 0, 172, )
Started lw 792 $t4 on Line 167
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1189:
 Current CPU Blocking $t4
(lw, 792, $t4, 1, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 2/22

Clock Cycle 1190:
 Current CPU Blocking $t4
(lw, 792, $t4, 2, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 3/22

Clock Cycle 1191:
 Current CPU Blocking $t4
(lw, 792, $t4, 3, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 4/22

Clock Cycle 1192:
 Current CPU Blocking $t4
(lw, 792, $t4, 4, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 5/22

Clock Cycle 1193:
 Current CPU Blocking $t4
(lw, 792, $t4, 5, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 6/22

Clock Cycle 1194:
 Current CPU Blocking $t4
(lw, 792, $t4, 6, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 7/22

Clock Cycle 1195:
 Current CPU Blocking $t4
(lw, 792, $t4, 7, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 8/22

Clock Cycle 1196:
 Current CPU Blocking $t4
(lw, 792, $t4, 8, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 9/22

Clock Cycle 1197:
 Current CPU Blocking $t4
(lw, 792, $t4, 9, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 10/22

Clock Cycle 1198:
 Current CPU Blocking $t4
(lw, 792, $t4, 10, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 11/22

Clock Cycle 1199:
 Current CPU Blocking $t4
(lw, 792, $t4, 11, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 12/22

Clock Cycle 1200:
 Current CPU Blocking $t4
(lw, 792, $t4, 12, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 13/22

Clock Cycle 1201:
 Current CPU Blocking $t4
(lw, 792, $t4, 13, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 14/22

Clock Cycle 1202:
 Current CPU Blocking $t4
(lw, 792, $t4, 14, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 15/22

Clock Cycle 1203:
 Current CPU Blocking $t4
(lw, 792, $t4, 15, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 16/22

Clock Cycle 1204:
 Current CPU Blocking $t4
(lw, 792, $t4, 16, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 17/22

Clock Cycle 1205:
 Current CPU Blocking $t4
(lw, 792, $t4, 17, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 18/22

Clock Cycle 1206:
 Current CPU Blocking $t4
(lw, 792, $t4, 18, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 19/22

Clock Cycle 1207:
 Current CPU Blocking $t4
(lw, 792, $t4, 19, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 20/22

Clock Cycle 1208:
 Current CPU Blocking $t4
(lw, 792, $t4, 20, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 21/22

Clock Cycle 1209:
 Current CPU Blocking $t4
(lw, 792, $t4, 21, 22, 167, )(lw, 1276, $t2, 0, 0, 172, )
Completed 22/22
$t4 = 0
Finished Instruction lw 792 $t4 on Line 167

Clock Cycle 1210:
 Current CPU Blocking $t4
(lw, 1276, $t2, 0, 0, 172, )
Started lw 1276 $t2 on Line 172
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t4,808
$t1 = 808

Clock Cycle 1211:
 Current CPU Blocking 
(lw, 1276, $t2, 1, 12, 172, )
Completed 2/12
DRAM Request(Write) Issued for sw 3300 3908 on Line 174

Clock Cycle 1212:
 Current CPU Blocking 
(lw, 1276, $t2, 2, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )
Completed 3/12
addi$t0,$t1,760
$t0 = 1568

Clock Cycle 1213:
 Current CPU Blocking 
(lw, 1276, $t2, 3, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )
Completed 4/12
DRAM Request(Write) Issued for sw 3984 1568 on Line 176

Clock Cycle 1214:
 Current CPU Blocking 
(lw, 1276, $t2, 4, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )
Completed 5/12
addi$t1,$t3,1584
$t1 = 5492

Clock Cycle 1215:
 Current CPU Blocking 
(lw, 1276, $t2, 5, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )
Completed 6/12
DRAM Request(Write) Issued for sw 2308 3908 on Line 178

Clock Cycle 1216:
 Current CPU Blocking 
(lw, 1276, $t2, 6, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )
Completed 7/12

Clock Cycle 1217:
 Current CPU Blocking $t2
(lw, 1276, $t2, 7, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )
Completed 8/12

Clock Cycle 1218:
 Current CPU Blocking $t2
(lw, 1276, $t2, 8, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )
Completed 9/12

Clock Cycle 1219:
 Current CPU Blocking $t2
(lw, 1276, $t2, 9, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )
Completed 10/12

Clock Cycle 1220:
 Current CPU Blocking $t2
(lw, 1276, $t2, 10, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )
Completed 11/12

Clock Cycle 1221:
 Current CPU Blocking $t2
(lw, 1276, $t2, 11, 12, 172, )(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1276 $t2 on Line 172

Clock Cycle 1222:
 Current CPU Blocking $t2
(sw, 3300, 3908, 0, 0, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )
Started sw 3300 3908 on Line 174
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2688 $t2 on Line 179

Clock Cycle 1223:
 Current CPU Blocking 
(sw, 3300, 3908, 1, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 2/12
DRAM Request(Read) Issued for lw 132 $t1 on Line 180

Clock Cycle 1224:
 Current CPU Blocking 
(sw, 3300, 3908, 2, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 132, $t1, 0, 0, 180, )
Completed 3/12
DRAM Request(Read) Issued for lw 640 $t0 on Line 181

Clock Cycle 1225:
 Current CPU Blocking 
(sw, 3300, 3908, 3, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 132, $t1, 0, 0, 180, )(lw, 640, $t0, 0, 0, 181, )
Completed 4/12

Clock Cycle 1226:
 Current CPU Blocking $t1
(sw, 3300, 3908, 4, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 5/12

Clock Cycle 1227:
 Current CPU Blocking $t1
(sw, 3300, 3908, 5, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 6/12

Clock Cycle 1228:
 Current CPU Blocking $t1
(sw, 3300, 3908, 6, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 7/12

Clock Cycle 1229:
 Current CPU Blocking $t1
(sw, 3300, 3908, 7, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 8/12

Clock Cycle 1230:
 Current CPU Blocking $t1
(sw, 3300, 3908, 8, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 9/12

Clock Cycle 1231:
 Current CPU Blocking $t1
(sw, 3300, 3908, 9, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 10/12

Clock Cycle 1232:
 Current CPU Blocking $t1
(sw, 3300, 3908, 10, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 11/12

Clock Cycle 1233:
 Current CPU Blocking $t1
(sw, 3300, 3908, 11, 12, 174, )(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 12/12
Finished Instruction sw 3300 3908 on Line 174

Clock Cycle 1234:
 Current CPU Blocking $t1
(sw, 3984, 1568, 0, 0, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Started sw 3984 1568 on Line 176
Completed 1/2

Clock Cycle 1235:
 Current CPU Blocking $t1
(sw, 3984, 1568, 1, 2, 176, )(lw, 132, $t1, 0, 0, 180, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 640, $t0, 0, 0, 181, )
Completed 2/2
Finished Instruction sw 3984 1568 on Line 176

Clock Cycle 1236:
 Current CPU Blocking $t1
(lw, 132, $t1, 0, 0, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Started lw 132 $t1 on Line 180
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1237:
 Current CPU Blocking $t1
(lw, 132, $t1, 1, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 2/22

Clock Cycle 1238:
 Current CPU Blocking $t1
(lw, 132, $t1, 2, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 3/22

Clock Cycle 1239:
 Current CPU Blocking $t1
(lw, 132, $t1, 3, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 4/22

Clock Cycle 1240:
 Current CPU Blocking $t1
(lw, 132, $t1, 4, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 5/22

Clock Cycle 1241:
 Current CPU Blocking $t1
(lw, 132, $t1, 5, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 6/22

Clock Cycle 1242:
 Current CPU Blocking $t1
(lw, 132, $t1, 6, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 7/22

Clock Cycle 1243:
 Current CPU Blocking $t1
(lw, 132, $t1, 7, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 8/22

Clock Cycle 1244:
 Current CPU Blocking $t1
(lw, 132, $t1, 8, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 9/22

Clock Cycle 1245:
 Current CPU Blocking $t1
(lw, 132, $t1, 9, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 10/22
Memory at 3300 = 3908
Memory at 3984 = 1568

Clock Cycle 1246:
 Current CPU Blocking $t1
(lw, 132, $t1, 10, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 11/22

Clock Cycle 1247:
 Current CPU Blocking $t1
(lw, 132, $t1, 11, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 12/22

Clock Cycle 1248:
 Current CPU Blocking $t1
(lw, 132, $t1, 12, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 13/22

Clock Cycle 1249:
 Current CPU Blocking $t1
(lw, 132, $t1, 13, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 14/22

Clock Cycle 1250:
 Current CPU Blocking $t1
(lw, 132, $t1, 14, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 15/22

Clock Cycle 1251:
 Current CPU Blocking $t1
(lw, 132, $t1, 15, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 16/22

Clock Cycle 1252:
 Current CPU Blocking $t1
(lw, 132, $t1, 16, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 17/22

Clock Cycle 1253:
 Current CPU Blocking $t1
(lw, 132, $t1, 17, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 18/22

Clock Cycle 1254:
 Current CPU Blocking $t1
(lw, 132, $t1, 18, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 19/22

Clock Cycle 1255:
 Current CPU Blocking $t1
(lw, 132, $t1, 19, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 20/22

Clock Cycle 1256:
 Current CPU Blocking $t1
(lw, 132, $t1, 20, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 21/22

Clock Cycle 1257:
 Current CPU Blocking $t1
(lw, 132, $t1, 21, 22, 180, )(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Completed 22/22
$t1 = 0
Finished Instruction lw 132 $t1 on Line 180

Clock Cycle 1258:
 Current CPU Blocking $t1
(lw, 640, $t0, 0, 0, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )
Started lw 640 $t0 on Line 181
Completed 1/2
DRAM Request(Read) Issued for lw 1252 $t1 on Line 182

Clock Cycle 1259:
 Current CPU Blocking 
(lw, 640, $t0, 1, 2, 181, )(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 2/2
$t0 = 0
Finished Instruction lw 640 $t0 on Line 181

Clock Cycle 1260:
 Current CPU Blocking $t2
(sw, 2308, 3908, 0, 0, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Started sw 2308 3908 on Line 178
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 1261:
 Current CPU Blocking $t2
(sw, 2308, 3908, 1, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 2/12

Clock Cycle 1262:
 Current CPU Blocking $t2
(sw, 2308, 3908, 2, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 3/12

Clock Cycle 1263:
 Current CPU Blocking $t2
(sw, 2308, 3908, 3, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 4/12

Clock Cycle 1264:
 Current CPU Blocking $t2
(sw, 2308, 3908, 4, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 5/12

Clock Cycle 1265:
 Current CPU Blocking $t2
(sw, 2308, 3908, 5, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 6/12

Clock Cycle 1266:
 Current CPU Blocking $t2
(sw, 2308, 3908, 6, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 7/12

Clock Cycle 1267:
 Current CPU Blocking $t2
(sw, 2308, 3908, 7, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 8/12

Clock Cycle 1268:
 Current CPU Blocking $t2
(sw, 2308, 3908, 8, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 9/12

Clock Cycle 1269:
 Current CPU Blocking $t2
(sw, 2308, 3908, 9, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 10/12

Clock Cycle 1270:
 Current CPU Blocking $t2
(sw, 2308, 3908, 10, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 11/12

Clock Cycle 1271:
 Current CPU Blocking $t2
(sw, 2308, 3908, 11, 12, 178, )(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 12/12
Finished Instruction sw 2308 3908 on Line 178

Clock Cycle 1272:
 Current CPU Blocking $t2
(lw, 2688, $t2, 0, 0, 179, )(lw, 1252, $t1, 0, 0, 182, )
Started lw 2688 $t2 on Line 179
Completed 1/2

Clock Cycle 1273:
 Current CPU Blocking $t2
(lw, 2688, $t2, 1, 2, 179, )(lw, 1252, $t1, 0, 0, 182, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2688 $t2 on Line 179

Clock Cycle 1274:
 Current CPU Blocking $t2
(lw, 1252, $t1, 0, 0, 182, )
Started lw 1252 $t1 on Line 182
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2900 0 on Line 183

Clock Cycle 1275:
 Current CPU Blocking 
(lw, 1252, $t1, 1, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 2/22

Clock Cycle 1276:
 Current CPU Blocking $t1
(lw, 1252, $t1, 2, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 3/22

Clock Cycle 1277:
 Current CPU Blocking $t1
(lw, 1252, $t1, 3, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 4/22

Clock Cycle 1278:
 Current CPU Blocking $t1
(lw, 1252, $t1, 4, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 5/22

Clock Cycle 1279:
 Current CPU Blocking $t1
(lw, 1252, $t1, 5, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 6/22

Clock Cycle 1280:
 Current CPU Blocking $t1
(lw, 1252, $t1, 6, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 7/22

Clock Cycle 1281:
 Current CPU Blocking $t1
(lw, 1252, $t1, 7, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 8/22

Clock Cycle 1282:
 Current CPU Blocking $t1
(lw, 1252, $t1, 8, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 9/22

Clock Cycle 1283:
 Current CPU Blocking $t1
(lw, 1252, $t1, 9, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 10/22
Memory at 2308 = 3908

Clock Cycle 1284:
 Current CPU Blocking $t1
(lw, 1252, $t1, 10, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 11/22

Clock Cycle 1285:
 Current CPU Blocking $t1
(lw, 1252, $t1, 11, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 12/22

Clock Cycle 1286:
 Current CPU Blocking $t1
(lw, 1252, $t1, 12, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 13/22

Clock Cycle 1287:
 Current CPU Blocking $t1
(lw, 1252, $t1, 13, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 14/22

Clock Cycle 1288:
 Current CPU Blocking $t1
(lw, 1252, $t1, 14, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 15/22

Clock Cycle 1289:
 Current CPU Blocking $t1
(lw, 1252, $t1, 15, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 16/22

Clock Cycle 1290:
 Current CPU Blocking $t1
(lw, 1252, $t1, 16, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 17/22

Clock Cycle 1291:
 Current CPU Blocking $t1
(lw, 1252, $t1, 17, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 18/22

Clock Cycle 1292:
 Current CPU Blocking $t1
(lw, 1252, $t1, 18, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 19/22

Clock Cycle 1293:
 Current CPU Blocking $t1
(lw, 1252, $t1, 19, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 20/22

Clock Cycle 1294:
 Current CPU Blocking $t1
(lw, 1252, $t1, 20, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 21/22

Clock Cycle 1295:
 Current CPU Blocking $t1
(lw, 1252, $t1, 21, 22, 182, )(sw, 2900, 0, 0, 0, 183, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1252 $t1 on Line 182

Clock Cycle 1296:
 Current CPU Blocking $t1
(sw, 2900, 0, 0, 0, 183, )
Started sw 2900 0 on Line 183
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1860 $t1 on Line 184

Clock Cycle 1297:
 Current CPU Blocking 
(sw, 2900, 0, 1, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 2/12

Clock Cycle 1298:
 Current CPU Blocking $t1
(sw, 2900, 0, 2, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 3/12

Clock Cycle 1299:
 Current CPU Blocking $t1
(sw, 2900, 0, 3, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 4/12

Clock Cycle 1300:
 Current CPU Blocking $t1
(sw, 2900, 0, 4, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 5/12

Clock Cycle 1301:
 Current CPU Blocking $t1
(sw, 2900, 0, 5, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 6/12

Clock Cycle 1302:
 Current CPU Blocking $t1
(sw, 2900, 0, 6, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 7/12

Clock Cycle 1303:
 Current CPU Blocking $t1
(sw, 2900, 0, 7, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 8/12

Clock Cycle 1304:
 Current CPU Blocking $t1
(sw, 2900, 0, 8, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 9/12

Clock Cycle 1305:
 Current CPU Blocking $t1
(sw, 2900, 0, 9, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 10/12

Clock Cycle 1306:
 Current CPU Blocking $t1
(sw, 2900, 0, 10, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 11/12

Clock Cycle 1307:
 Current CPU Blocking $t1
(sw, 2900, 0, 11, 12, 183, )(lw, 1860, $t1, 0, 0, 184, )
Completed 12/12
Finished Instruction sw 2900 0 on Line 183

Clock Cycle 1308:
 Current CPU Blocking $t1
(lw, 1860, $t1, 0, 0, 184, )
Started lw 1860 $t1 on Line 184
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1309:
 Current CPU Blocking $t1
(lw, 1860, $t1, 1, 22, 184, )
Completed 2/22

Clock Cycle 1310:
 Current CPU Blocking $t1
(lw, 1860, $t1, 2, 22, 184, )
Completed 3/22

Clock Cycle 1311:
 Current CPU Blocking $t1
(lw, 1860, $t1, 3, 22, 184, )
Completed 4/22

Clock Cycle 1312:
 Current CPU Blocking $t1
(lw, 1860, $t1, 4, 22, 184, )
Completed 5/22

Clock Cycle 1313:
 Current CPU Blocking $t1
(lw, 1860, $t1, 5, 22, 184, )
Completed 6/22

Clock Cycle 1314:
 Current CPU Blocking $t1
(lw, 1860, $t1, 6, 22, 184, )
Completed 7/22

Clock Cycle 1315:
 Current CPU Blocking $t1
(lw, 1860, $t1, 7, 22, 184, )
Completed 8/22

Clock Cycle 1316:
 Current CPU Blocking $t1
(lw, 1860, $t1, 8, 22, 184, )
Completed 9/22

Clock Cycle 1317:
 Current CPU Blocking $t1
(lw, 1860, $t1, 9, 22, 184, )
Completed 10/22

Clock Cycle 1318:
 Current CPU Blocking $t1
(lw, 1860, $t1, 10, 22, 184, )
Completed 11/22

Clock Cycle 1319:
 Current CPU Blocking $t1
(lw, 1860, $t1, 11, 22, 184, )
Completed 12/22

Clock Cycle 1320:
 Current CPU Blocking $t1
(lw, 1860, $t1, 12, 22, 184, )
Completed 13/22

Clock Cycle 1321:
 Current CPU Blocking $t1
(lw, 1860, $t1, 13, 22, 184, )
Completed 14/22

Clock Cycle 1322:
 Current CPU Blocking $t1
(lw, 1860, $t1, 14, 22, 184, )
Completed 15/22

Clock Cycle 1323:
 Current CPU Blocking $t1
(lw, 1860, $t1, 15, 22, 184, )
Completed 16/22

Clock Cycle 1324:
 Current CPU Blocking $t1
(lw, 1860, $t1, 16, 22, 184, )
Completed 17/22

Clock Cycle 1325:
 Current CPU Blocking $t1
(lw, 1860, $t1, 17, 22, 184, )
Completed 18/22

Clock Cycle 1326:
 Current CPU Blocking $t1
(lw, 1860, $t1, 18, 22, 184, )
Completed 19/22

Clock Cycle 1327:
 Current CPU Blocking $t1
(lw, 1860, $t1, 19, 22, 184, )
Completed 20/22

Clock Cycle 1328:
 Current CPU Blocking $t1
(lw, 1860, $t1, 20, 22, 184, )
Completed 21/22

Clock Cycle 1329:
 Current CPU Blocking $t1
(lw, 1860, $t1, 21, 22, 184, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1860 $t1 on Line 184

Clock Cycle 1330:
 Current CPU Blocking $t1

addi$t1,$t4,3432
$t1 = 3432

Clock Cycle 1331:
 Current CPU Blocking 

addi$t3,$t2,2232
$t3 = 2232

Clock Cycle 1332:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3136 0 on Line 187

Clock Cycle 1333:
 Current CPU Blocking 
(sw, 3136, 0, 0, 0, 187, )
Started sw 3136 0 on Line 187
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2108 $t2 on Line 188

Clock Cycle 1334:
 Current CPU Blocking 
(sw, 3136, 0, 1, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 2/12

Clock Cycle 1335:
 Current CPU Blocking $t2
(sw, 3136, 0, 2, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 3/12

Clock Cycle 1336:
 Current CPU Blocking $t2
(sw, 3136, 0, 3, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 4/12

Clock Cycle 1337:
 Current CPU Blocking $t2
(sw, 3136, 0, 4, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 5/12

Clock Cycle 1338:
 Current CPU Blocking $t2
(sw, 3136, 0, 5, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 6/12

Clock Cycle 1339:
 Current CPU Blocking $t2
(sw, 3136, 0, 6, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 7/12

Clock Cycle 1340:
 Current CPU Blocking $t2
(sw, 3136, 0, 7, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 8/12

Clock Cycle 1341:
 Current CPU Blocking $t2
(sw, 3136, 0, 8, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 9/12

Clock Cycle 1342:
 Current CPU Blocking $t2
(sw, 3136, 0, 9, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 10/12

Clock Cycle 1343:
 Current CPU Blocking $t2
(sw, 3136, 0, 10, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 11/12

Clock Cycle 1344:
 Current CPU Blocking $t2
(sw, 3136, 0, 11, 12, 187, )(lw, 2108, $t2, 0, 0, 188, )
Completed 12/12
Finished Instruction sw 3136 0 on Line 187

Clock Cycle 1345:
 Current CPU Blocking $t2
(lw, 2108, $t2, 0, 0, 188, )
Started lw 2108 $t2 on Line 188
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1346:
 Current CPU Blocking $t2
(lw, 2108, $t2, 1, 22, 188, )
Completed 2/22

Clock Cycle 1347:
 Current CPU Blocking $t2
(lw, 2108, $t2, 2, 22, 188, )
Completed 3/22

Clock Cycle 1348:
 Current CPU Blocking $t2
(lw, 2108, $t2, 3, 22, 188, )
Completed 4/22

Clock Cycle 1349:
 Current CPU Blocking $t2
(lw, 2108, $t2, 4, 22, 188, )
Completed 5/22

Clock Cycle 1350:
 Current CPU Blocking $t2
(lw, 2108, $t2, 5, 22, 188, )
Completed 6/22

Clock Cycle 1351:
 Current CPU Blocking $t2
(lw, 2108, $t2, 6, 22, 188, )
Completed 7/22

Clock Cycle 1352:
 Current CPU Blocking $t2
(lw, 2108, $t2, 7, 22, 188, )
Completed 8/22

Clock Cycle 1353:
 Current CPU Blocking $t2
(lw, 2108, $t2, 8, 22, 188, )
Completed 9/22

Clock Cycle 1354:
 Current CPU Blocking $t2
(lw, 2108, $t2, 9, 22, 188, )
Completed 10/22

Clock Cycle 1355:
 Current CPU Blocking $t2
(lw, 2108, $t2, 10, 22, 188, )
Completed 11/22

Clock Cycle 1356:
 Current CPU Blocking $t2
(lw, 2108, $t2, 11, 22, 188, )
Completed 12/22

Clock Cycle 1357:
 Current CPU Blocking $t2
(lw, 2108, $t2, 12, 22, 188, )
Completed 13/22

Clock Cycle 1358:
 Current CPU Blocking $t2
(lw, 2108, $t2, 13, 22, 188, )
Completed 14/22

Clock Cycle 1359:
 Current CPU Blocking $t2
(lw, 2108, $t2, 14, 22, 188, )
Completed 15/22

Clock Cycle 1360:
 Current CPU Blocking $t2
(lw, 2108, $t2, 15, 22, 188, )
Completed 16/22

Clock Cycle 1361:
 Current CPU Blocking $t2
(lw, 2108, $t2, 16, 22, 188, )
Completed 17/22

Clock Cycle 1362:
 Current CPU Blocking $t2
(lw, 2108, $t2, 17, 22, 188, )
Completed 18/22

Clock Cycle 1363:
 Current CPU Blocking $t2
(lw, 2108, $t2, 18, 22, 188, )
Completed 19/22

Clock Cycle 1364:
 Current CPU Blocking $t2
(lw, 2108, $t2, 19, 22, 188, )
Completed 20/22

Clock Cycle 1365:
 Current CPU Blocking $t2
(lw, 2108, $t2, 20, 22, 188, )
Completed 21/22

Clock Cycle 1366:
 Current CPU Blocking $t2
(lw, 2108, $t2, 21, 22, 188, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2108 $t2 on Line 188

Clock Cycle 1367:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 436 $t2 on Line 189

Clock Cycle 1368:
 Current CPU Blocking 
(lw, 436, $t2, 0, 0, 189, )
Started lw 436 $t2 on Line 189
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2236 $t0 on Line 190

Clock Cycle 1369:
 Current CPU Blocking 
(lw, 436, $t2, 1, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 2/12

Clock Cycle 1370:
 Current CPU Blocking $t0
(lw, 436, $t2, 2, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 3/12

Clock Cycle 1371:
 Current CPU Blocking $t0
(lw, 436, $t2, 3, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 4/12

Clock Cycle 1372:
 Current CPU Blocking $t0
(lw, 436, $t2, 4, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 5/12

Clock Cycle 1373:
 Current CPU Blocking $t0
(lw, 436, $t2, 5, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 6/12

Clock Cycle 1374:
 Current CPU Blocking $t0
(lw, 436, $t2, 6, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 7/12

Clock Cycle 1375:
 Current CPU Blocking $t0
(lw, 436, $t2, 7, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 8/12

Clock Cycle 1376:
 Current CPU Blocking $t0
(lw, 436, $t2, 8, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 9/12

Clock Cycle 1377:
 Current CPU Blocking $t0
(lw, 436, $t2, 9, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 10/12

Clock Cycle 1378:
 Current CPU Blocking $t0
(lw, 436, $t2, 10, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 11/12

Clock Cycle 1379:
 Current CPU Blocking $t0
(lw, 436, $t2, 11, 12, 189, )(lw, 2236, $t0, 0, 0, 190, )
Completed 12/12
$t2 = 0
Finished Instruction lw 436 $t2 on Line 189

Clock Cycle 1380:
 Current CPU Blocking $t0
(lw, 2236, $t0, 0, 0, 190, )
Started lw 2236 $t0 on Line 190
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 1381:
 Current CPU Blocking $t0
(lw, 2236, $t0, 1, 12, 190, )
Completed 2/12

Clock Cycle 1382:
 Current CPU Blocking $t0
(lw, 2236, $t0, 2, 12, 190, )
Completed 3/12

Clock Cycle 1383:
 Current CPU Blocking $t0
(lw, 2236, $t0, 3, 12, 190, )
Completed 4/12

Clock Cycle 1384:
 Current CPU Blocking $t0
(lw, 2236, $t0, 4, 12, 190, )
Completed 5/12

Clock Cycle 1385:
 Current CPU Blocking $t0
(lw, 2236, $t0, 5, 12, 190, )
Completed 6/12

Clock Cycle 1386:
 Current CPU Blocking $t0
(lw, 2236, $t0, 6, 12, 190, )
Completed 7/12

Clock Cycle 1387:
 Current CPU Blocking $t0
(lw, 2236, $t0, 7, 12, 190, )
Completed 8/12

Clock Cycle 1388:
 Current CPU Blocking $t0
(lw, 2236, $t0, 8, 12, 190, )
Completed 9/12

Clock Cycle 1389:
 Current CPU Blocking $t0
(lw, 2236, $t0, 9, 12, 190, )
Completed 10/12

Clock Cycle 1390:
 Current CPU Blocking $t0
(lw, 2236, $t0, 10, 12, 190, )
Completed 11/12

Clock Cycle 1391:
 Current CPU Blocking $t0
(lw, 2236, $t0, 11, 12, 190, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2236 $t0 on Line 190

Clock Cycle 1392:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 3480 $t0 on Line 191

Clock Cycle 1393:
 Current CPU Blocking 
(lw, 3480, $t0, 0, 0, 191, )
Started lw 3480 $t0 on Line 191
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t3,1536
$t1 = 3768

Clock Cycle 1394:
 Current CPU Blocking 
(lw, 3480, $t0, 1, 12, 191, )
Completed 2/12

Clock Cycle 1395:
 Current CPU Blocking $t0
(lw, 3480, $t0, 2, 12, 191, )
Completed 3/12

Clock Cycle 1396:
 Current CPU Blocking $t0
(lw, 3480, $t0, 3, 12, 191, )
Completed 4/12

Clock Cycle 1397:
 Current CPU Blocking $t0
(lw, 3480, $t0, 4, 12, 191, )
Completed 5/12

Clock Cycle 1398:
 Current CPU Blocking $t0
(lw, 3480, $t0, 5, 12, 191, )
Completed 6/12

Clock Cycle 1399:
 Current CPU Blocking $t0
(lw, 3480, $t0, 6, 12, 191, )
Completed 7/12

Clock Cycle 1400:
 Current CPU Blocking $t0
(lw, 3480, $t0, 7, 12, 191, )
Completed 8/12

Clock Cycle 1401:
 Current CPU Blocking $t0
(lw, 3480, $t0, 8, 12, 191, )
Completed 9/12

Clock Cycle 1402:
 Current CPU Blocking $t0
(lw, 3480, $t0, 9, 12, 191, )
Completed 10/12

Clock Cycle 1403:
 Current CPU Blocking $t0
(lw, 3480, $t0, 10, 12, 191, )
Completed 11/12

Clock Cycle 1404:
 Current CPU Blocking $t0
(lw, 3480, $t0, 11, 12, 191, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3480 $t0 on Line 191

Clock Cycle 1405:
 Current CPU Blocking $t0

addi$t0,$t0,2072
$t0 = 2072

Clock Cycle 1406:
 Current CPU Blocking 

addi$t0,$t4,136
$t0 = 136

Clock Cycle 1407:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1000 0 on Line 195

Clock Cycle 1408:
 Current CPU Blocking 
(sw, 1000, 0, 0, 0, 195, )
Started sw 1000 0 on Line 195
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t0,532
$t4 = 668

Clock Cycle 1409:
 Current CPU Blocking 
(sw, 1000, 0, 1, 12, 195, )
Completed 2/12
DRAM Request(Write) Issued for sw 3944 0 on Line 197

Clock Cycle 1410:
 Current CPU Blocking 
(sw, 1000, 0, 2, 12, 195, )(sw, 3944, 0, 0, 0, 197, )
Completed 3/12
DRAM Request(Read) Issued for lw 3100 $t0 on Line 198

Clock Cycle 1411:
 Current CPU Blocking 
(sw, 1000, 0, 3, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 4/12

Clock Cycle 1412:
 Current CPU Blocking $t0
(sw, 1000, 0, 4, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 5/12

Clock Cycle 1413:
 Current CPU Blocking $t0
(sw, 1000, 0, 5, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 6/12

Clock Cycle 1414:
 Current CPU Blocking $t0
(sw, 1000, 0, 6, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 7/12

Clock Cycle 1415:
 Current CPU Blocking $t0
(sw, 1000, 0, 7, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 8/12

Clock Cycle 1416:
 Current CPU Blocking $t0
(sw, 1000, 0, 8, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 9/12

Clock Cycle 1417:
 Current CPU Blocking $t0
(sw, 1000, 0, 9, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 10/12

Clock Cycle 1418:
 Current CPU Blocking $t0
(sw, 1000, 0, 10, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 11/12

Clock Cycle 1419:
 Current CPU Blocking $t0
(sw, 1000, 0, 11, 12, 195, )(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 12/12
Finished Instruction sw 1000 0 on Line 195

Clock Cycle 1420:
 Current CPU Blocking $t0
(sw, 3944, 0, 0, 0, 197, )(lw, 3100, $t0, 0, 0, 198, )
Started sw 3944 0 on Line 197
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1421:
 Current CPU Blocking $t0
(sw, 3944, 0, 1, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 2/22

Clock Cycle 1422:
 Current CPU Blocking $t0
(sw, 3944, 0, 2, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 3/22

Clock Cycle 1423:
 Current CPU Blocking $t0
(sw, 3944, 0, 3, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 4/22

Clock Cycle 1424:
 Current CPU Blocking $t0
(sw, 3944, 0, 4, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 5/22

Clock Cycle 1425:
 Current CPU Blocking $t0
(sw, 3944, 0, 5, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 6/22

Clock Cycle 1426:
 Current CPU Blocking $t0
(sw, 3944, 0, 6, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 7/22

Clock Cycle 1427:
 Current CPU Blocking $t0
(sw, 3944, 0, 7, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 8/22

Clock Cycle 1428:
 Current CPU Blocking $t0
(sw, 3944, 0, 8, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 9/22

Clock Cycle 1429:
 Current CPU Blocking $t0
(sw, 3944, 0, 9, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 10/22

Clock Cycle 1430:
 Current CPU Blocking $t0
(sw, 3944, 0, 10, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 11/22

Clock Cycle 1431:
 Current CPU Blocking $t0
(sw, 3944, 0, 11, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 12/22

Clock Cycle 1432:
 Current CPU Blocking $t0
(sw, 3944, 0, 12, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 13/22

Clock Cycle 1433:
 Current CPU Blocking $t0
(sw, 3944, 0, 13, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 14/22

Clock Cycle 1434:
 Current CPU Blocking $t0
(sw, 3944, 0, 14, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 15/22

Clock Cycle 1435:
 Current CPU Blocking $t0
(sw, 3944, 0, 15, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 16/22

Clock Cycle 1436:
 Current CPU Blocking $t0
(sw, 3944, 0, 16, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 17/22

Clock Cycle 1437:
 Current CPU Blocking $t0
(sw, 3944, 0, 17, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 18/22

Clock Cycle 1438:
 Current CPU Blocking $t0
(sw, 3944, 0, 18, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 19/22

Clock Cycle 1439:
 Current CPU Blocking $t0
(sw, 3944, 0, 19, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 20/22

Clock Cycle 1440:
 Current CPU Blocking $t0
(sw, 3944, 0, 20, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 21/22

Clock Cycle 1441:
 Current CPU Blocking $t0
(sw, 3944, 0, 21, 22, 197, )(lw, 3100, $t0, 0, 0, 198, )
Completed 22/22
Finished Instruction sw 3944 0 on Line 197

Clock Cycle 1442:
 Current CPU Blocking $t0
(lw, 3100, $t0, 0, 0, 198, )
Started lw 3100 $t0 on Line 198
Completed 1/2

Clock Cycle 1443:
 Current CPU Blocking $t0
(lw, 3100, $t0, 1, 2, 198, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3100 $t0 on Line 198

Clock Cycle 1444:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 1280 0 on Line 199

Clock Cycle 1445:
 Current CPU Blocking 
(sw, 1280, 0, 0, 0, 199, )
Started sw 1280 0 on Line 199
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t2,2812
$t1 = 2812

Clock Cycle 1446:
 Current CPU Blocking 
(sw, 1280, 0, 1, 22, 199, )
Completed 2/22
addi$t0,$t3,2876
$t0 = 5108

Clock Cycle 1447:
 Current CPU Blocking 
(sw, 1280, 0, 2, 22, 199, )
Completed 3/22
DRAM Request(Read) Issued for lw 1456 $t3 on Line 202

Clock Cycle 1448:
 Current CPU Blocking 
(sw, 1280, 0, 3, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 4/22

Clock Cycle 1449:
 Current CPU Blocking $t3
(sw, 1280, 0, 4, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 5/22

Clock Cycle 1450:
 Current CPU Blocking $t3
(sw, 1280, 0, 5, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 6/22

Clock Cycle 1451:
 Current CPU Blocking $t3
(sw, 1280, 0, 6, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 7/22

Clock Cycle 1452:
 Current CPU Blocking $t3
(sw, 1280, 0, 7, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 8/22

Clock Cycle 1453:
 Current CPU Blocking $t3
(sw, 1280, 0, 8, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 9/22

Clock Cycle 1454:
 Current CPU Blocking $t3
(sw, 1280, 0, 9, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 10/22

Clock Cycle 1455:
 Current CPU Blocking $t3
(sw, 1280, 0, 10, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 11/22

Clock Cycle 1456:
 Current CPU Blocking $t3
(sw, 1280, 0, 11, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 12/22

Clock Cycle 1457:
 Current CPU Blocking $t3
(sw, 1280, 0, 12, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 13/22

Clock Cycle 1458:
 Current CPU Blocking $t3
(sw, 1280, 0, 13, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 14/22

Clock Cycle 1459:
 Current CPU Blocking $t3
(sw, 1280, 0, 14, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 15/22

Clock Cycle 1460:
 Current CPU Blocking $t3
(sw, 1280, 0, 15, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 16/22

Clock Cycle 1461:
 Current CPU Blocking $t3
(sw, 1280, 0, 16, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 17/22

Clock Cycle 1462:
 Current CPU Blocking $t3
(sw, 1280, 0, 17, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 18/22

Clock Cycle 1463:
 Current CPU Blocking $t3
(sw, 1280, 0, 18, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 19/22

Clock Cycle 1464:
 Current CPU Blocking $t3
(sw, 1280, 0, 19, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 20/22

Clock Cycle 1465:
 Current CPU Blocking $t3
(sw, 1280, 0, 20, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 21/22

Clock Cycle 1466:
 Current CPU Blocking $t3
(sw, 1280, 0, 21, 22, 199, )(lw, 1456, $t3, 0, 0, 202, )
Completed 22/22
Finished Instruction sw 1280 0 on Line 199

Clock Cycle 1467:
 Current CPU Blocking $t3
(lw, 1456, $t3, 0, 0, 202, )
Started lw 1456 $t3 on Line 202
Completed 1/2

Clock Cycle 1468:
 Current CPU Blocking $t3
(lw, 1456, $t3, 1, 2, 202, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1456 $t3 on Line 202

Clock Cycle 1469:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 2288 $t3 on Line 203

Clock Cycle 1470:
 Current CPU Blocking 
(lw, 2288, $t3, 0, 0, 203, )
Started lw 2288 $t3 on Line 203
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3668 0 on Line 204

Clock Cycle 1471:
 Current CPU Blocking 
(lw, 2288, $t3, 1, 22, 203, )(sw, 3668, 0, 0, 0, 204, )
Completed 2/22
DRAM Request(Write) Issued for sw 1112 668 on Line 205

Clock Cycle 1472:
 Current CPU Blocking 
(lw, 2288, $t3, 2, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )
Completed 3/22
addi$t4,$t0,1356
$t4 = 6464

Clock Cycle 1473:
 Current CPU Blocking 
(lw, 2288, $t3, 3, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )
Completed 4/22
addi$t1,$t2,2368
$t1 = 2368

Clock Cycle 1474:
 Current CPU Blocking 
(lw, 2288, $t3, 4, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )
Completed 5/22
addi$t4,$t1,688
$t4 = 3056

Clock Cycle 1475:
 Current CPU Blocking 
(lw, 2288, $t3, 5, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )
Completed 6/22
DRAM Request(Write) Issued for sw 1412 0 on Line 209

Clock Cycle 1476:
 Current CPU Blocking 
(lw, 2288, $t3, 6, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 7/22
addi$t1,$t1,680
$t1 = 3048

Clock Cycle 1477:
 Current CPU Blocking 
(lw, 2288, $t3, 7, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 8/22
addi$t1,$t0,512
$t1 = 5620

Clock Cycle 1478:
 Current CPU Blocking 
(lw, 2288, $t3, 8, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 9/22
DRAM Request(Read) Issued for lw 3724 $t0 on Line 212

Clock Cycle 1479:
 Current CPU Blocking 
(lw, 2288, $t3, 9, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 10/22

Clock Cycle 1480:
 Current CPU Blocking $t0
(lw, 2288, $t3, 10, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 11/22

Clock Cycle 1481:
 Current CPU Blocking $t0
(lw, 2288, $t3, 11, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 12/22

Clock Cycle 1482:
 Current CPU Blocking $t0
(lw, 2288, $t3, 12, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 13/22

Clock Cycle 1483:
 Current CPU Blocking $t0
(lw, 2288, $t3, 13, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 14/22

Clock Cycle 1484:
 Current CPU Blocking $t0
(lw, 2288, $t3, 14, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 15/22

Clock Cycle 1485:
 Current CPU Blocking $t0
(lw, 2288, $t3, 15, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 16/22

Clock Cycle 1486:
 Current CPU Blocking $t0
(lw, 2288, $t3, 16, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 17/22

Clock Cycle 1487:
 Current CPU Blocking $t0
(lw, 2288, $t3, 17, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 18/22

Clock Cycle 1488:
 Current CPU Blocking $t0
(lw, 2288, $t3, 18, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 19/22

Clock Cycle 1489:
 Current CPU Blocking $t0
(lw, 2288, $t3, 19, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 20/22

Clock Cycle 1490:
 Current CPU Blocking $t0
(lw, 2288, $t3, 20, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 21/22

Clock Cycle 1491:
 Current CPU Blocking $t0
(lw, 2288, $t3, 21, 22, 203, )(sw, 3668, 0, 0, 0, 204, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 3724, $t0, 0, 0, 212, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2288 $t3 on Line 203

Clock Cycle 1492:
 Current CPU Blocking $t0
(sw, 3668, 0, 0, 0, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Started sw 3668 0 on Line 204
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 1493:
 Current CPU Blocking $t0
(sw, 3668, 0, 1, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 2/12

Clock Cycle 1494:
 Current CPU Blocking $t0
(sw, 3668, 0, 2, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 3/12

Clock Cycle 1495:
 Current CPU Blocking $t0
(sw, 3668, 0, 3, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 4/12

Clock Cycle 1496:
 Current CPU Blocking $t0
(sw, 3668, 0, 4, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 5/12

Clock Cycle 1497:
 Current CPU Blocking $t0
(sw, 3668, 0, 5, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 6/12

Clock Cycle 1498:
 Current CPU Blocking $t0
(sw, 3668, 0, 6, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 7/12

Clock Cycle 1499:
 Current CPU Blocking $t0
(sw, 3668, 0, 7, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 8/12

Clock Cycle 1500:
 Current CPU Blocking $t0
(sw, 3668, 0, 8, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 9/12

Clock Cycle 1501:
 Current CPU Blocking $t0
(sw, 3668, 0, 9, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 10/12

Clock Cycle 1502:
 Current CPU Blocking $t0
(sw, 3668, 0, 10, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 11/12

Clock Cycle 1503:
 Current CPU Blocking $t0
(sw, 3668, 0, 11, 12, 204, )(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 12/12
Finished Instruction sw 3668 0 on Line 204

Clock Cycle 1504:
 Current CPU Blocking $t0
(lw, 3724, $t0, 0, 0, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Started lw 3724 $t0 on Line 212
Completed 1/2

Clock Cycle 1505:
 Current CPU Blocking $t0
(lw, 3724, $t0, 1, 2, 212, )(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3724 $t0 on Line 212

Clock Cycle 1506:
 Current CPU Blocking $t0
(sw, 1112, 668, 0, 0, 205, )(sw, 1412, 0, 0, 0, 209, )
Started sw 1112 668 on Line 205
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 636 $t0 on Line 213

Clock Cycle 1507:
 Current CPU Blocking 
(sw, 1112, 668, 1, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 2/22
addi$t1,$t2,1032
$t1 = 1032

Clock Cycle 1508:
 Current CPU Blocking 
(sw, 1112, 668, 2, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 3/22

Clock Cycle 1509:
 Current CPU Blocking $t0
(sw, 1112, 668, 3, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 4/22

Clock Cycle 1510:
 Current CPU Blocking $t0
(sw, 1112, 668, 4, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 5/22

Clock Cycle 1511:
 Current CPU Blocking $t0
(sw, 1112, 668, 5, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 6/22

Clock Cycle 1512:
 Current CPU Blocking $t0
(sw, 1112, 668, 6, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 7/22

Clock Cycle 1513:
 Current CPU Blocking $t0
(sw, 1112, 668, 7, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 8/22

Clock Cycle 1514:
 Current CPU Blocking $t0
(sw, 1112, 668, 8, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 9/22

Clock Cycle 1515:
 Current CPU Blocking $t0
(sw, 1112, 668, 9, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 10/22

Clock Cycle 1516:
 Current CPU Blocking $t0
(sw, 1112, 668, 10, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 11/22

Clock Cycle 1517:
 Current CPU Blocking $t0
(sw, 1112, 668, 11, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 12/22

Clock Cycle 1518:
 Current CPU Blocking $t0
(sw, 1112, 668, 12, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 13/22

Clock Cycle 1519:
 Current CPU Blocking $t0
(sw, 1112, 668, 13, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 14/22

Clock Cycle 1520:
 Current CPU Blocking $t0
(sw, 1112, 668, 14, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 15/22

Clock Cycle 1521:
 Current CPU Blocking $t0
(sw, 1112, 668, 15, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 16/22

Clock Cycle 1522:
 Current CPU Blocking $t0
(sw, 1112, 668, 16, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 17/22

Clock Cycle 1523:
 Current CPU Blocking $t0
(sw, 1112, 668, 17, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 18/22

Clock Cycle 1524:
 Current CPU Blocking $t0
(sw, 1112, 668, 18, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 19/22

Clock Cycle 1525:
 Current CPU Blocking $t0
(sw, 1112, 668, 19, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 20/22

Clock Cycle 1526:
 Current CPU Blocking $t0
(sw, 1112, 668, 20, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 21/22

Clock Cycle 1527:
 Current CPU Blocking $t0
(sw, 1112, 668, 21, 22, 205, )(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 22/22
Finished Instruction sw 1112 668 on Line 205

Clock Cycle 1528:
 Current CPU Blocking $t0
(sw, 1412, 0, 0, 0, 209, )(lw, 636, $t0, 0, 0, 213, )
Started sw 1412 0 on Line 209
Completed 1/2

Clock Cycle 1529:
 Current CPU Blocking $t0
(sw, 1412, 0, 1, 2, 209, )(lw, 636, $t0, 0, 0, 213, )
Completed 2/2
Finished Instruction sw 1412 0 on Line 209

Clock Cycle 1530:
 Current CPU Blocking $t0
(lw, 636, $t0, 0, 0, 213, )
Started lw 636 $t0 on Line 213
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1531:
 Current CPU Blocking $t0
(lw, 636, $t0, 1, 22, 213, )
Completed 2/22

Clock Cycle 1532:
 Current CPU Blocking $t0
(lw, 636, $t0, 2, 22, 213, )
Completed 3/22

Clock Cycle 1533:
 Current CPU Blocking $t0
(lw, 636, $t0, 3, 22, 213, )
Completed 4/22

Clock Cycle 1534:
 Current CPU Blocking $t0
(lw, 636, $t0, 4, 22, 213, )
Completed 5/22

Clock Cycle 1535:
 Current CPU Blocking $t0
(lw, 636, $t0, 5, 22, 213, )
Completed 6/22

Clock Cycle 1536:
 Current CPU Blocking $t0
(lw, 636, $t0, 6, 22, 213, )
Completed 7/22

Clock Cycle 1537:
 Current CPU Blocking $t0
(lw, 636, $t0, 7, 22, 213, )
Completed 8/22

Clock Cycle 1538:
 Current CPU Blocking $t0
(lw, 636, $t0, 8, 22, 213, )
Completed 9/22

Clock Cycle 1539:
 Current CPU Blocking $t0
(lw, 636, $t0, 9, 22, 213, )
Completed 10/22
Memory at 1112 = 668

Clock Cycle 1540:
 Current CPU Blocking $t0
(lw, 636, $t0, 10, 22, 213, )
Completed 11/22

Clock Cycle 1541:
 Current CPU Blocking $t0
(lw, 636, $t0, 11, 22, 213, )
Completed 12/22

Clock Cycle 1542:
 Current CPU Blocking $t0
(lw, 636, $t0, 12, 22, 213, )
Completed 13/22

Clock Cycle 1543:
 Current CPU Blocking $t0
(lw, 636, $t0, 13, 22, 213, )
Completed 14/22

Clock Cycle 1544:
 Current CPU Blocking $t0
(lw, 636, $t0, 14, 22, 213, )
Completed 15/22

Clock Cycle 1545:
 Current CPU Blocking $t0
(lw, 636, $t0, 15, 22, 213, )
Completed 16/22

Clock Cycle 1546:
 Current CPU Blocking $t0
(lw, 636, $t0, 16, 22, 213, )
Completed 17/22

Clock Cycle 1547:
 Current CPU Blocking $t0
(lw, 636, $t0, 17, 22, 213, )
Completed 18/22

Clock Cycle 1548:
 Current CPU Blocking $t0
(lw, 636, $t0, 18, 22, 213, )
Completed 19/22

Clock Cycle 1549:
 Current CPU Blocking $t0
(lw, 636, $t0, 19, 22, 213, )
Completed 20/22

Clock Cycle 1550:
 Current CPU Blocking $t0
(lw, 636, $t0, 20, 22, 213, )
Completed 21/22

Clock Cycle 1551:
 Current CPU Blocking $t0
(lw, 636, $t0, 21, 22, 213, )
Completed 22/22
$t0 = 0
Finished Instruction lw 636 $t0 on Line 213

Clock Cycle 1552:
 Current CPU Blocking $t0

addi$t1,$t0,3316
$t1 = 3316

Clock Cycle 1553:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3836 0 on Line 216

Clock Cycle 1554:
 Current CPU Blocking 
(sw, 3836, 0, 0, 0, 216, )
Started sw 3836 0 on Line 216
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3512 $t1 on Line 217

Clock Cycle 1555:
 Current CPU Blocking 
(sw, 3836, 0, 1, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )
Completed 2/12
DRAM Request(Write) Issued for sw 324 0 on Line 218

Clock Cycle 1556:
 Current CPU Blocking 
(sw, 3836, 0, 2, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 3/12

Clock Cycle 1557:
 Current CPU Blocking $t1
(sw, 3836, 0, 3, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 4/12

Clock Cycle 1558:
 Current CPU Blocking $t1
(sw, 3836, 0, 4, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 5/12

Clock Cycle 1559:
 Current CPU Blocking $t1
(sw, 3836, 0, 5, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 6/12

Clock Cycle 1560:
 Current CPU Blocking $t1
(sw, 3836, 0, 6, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 7/12

Clock Cycle 1561:
 Current CPU Blocking $t1
(sw, 3836, 0, 7, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 8/12

Clock Cycle 1562:
 Current CPU Blocking $t1
(sw, 3836, 0, 8, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 9/12

Clock Cycle 1563:
 Current CPU Blocking $t1
(sw, 3836, 0, 9, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 10/12

Clock Cycle 1564:
 Current CPU Blocking $t1
(sw, 3836, 0, 10, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 11/12

Clock Cycle 1565:
 Current CPU Blocking $t1
(sw, 3836, 0, 11, 12, 216, )(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 12/12
Finished Instruction sw 3836 0 on Line 216

Clock Cycle 1566:
 Current CPU Blocking $t1
(lw, 3512, $t1, 0, 0, 217, )(sw, 324, 0, 0, 0, 218, )
Started lw 3512 $t1 on Line 217
Completed 1/2

Clock Cycle 1567:
 Current CPU Blocking $t1
(lw, 3512, $t1, 1, 2, 217, )(sw, 324, 0, 0, 0, 218, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 217

Clock Cycle 1568:
 Current CPU Blocking $t1
(sw, 324, 0, 0, 0, 218, )
Started sw 324 0 on Line 218
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1608 0 on Line 219

Clock Cycle 1569:
 Current CPU Blocking 
(sw, 324, 0, 1, 22, 218, )(sw, 1608, 0, 0, 0, 219, )
Completed 2/22
addi$t4,$t2,412
$t4 = 412

Clock Cycle 1570:
 Current CPU Blocking 
(sw, 324, 0, 2, 22, 218, )(sw, 1608, 0, 0, 0, 219, )
Completed 3/22
DRAM Request(Write) Issued for sw 2828 412 on Line 221

Clock Cycle 1571:
 Current CPU Blocking 
(sw, 324, 0, 3, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )
Completed 4/22
DRAM Request(Write) Issued for sw 3404 412 on Line 222

Clock Cycle 1572:
 Current CPU Blocking 
(sw, 324, 0, 4, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 5/22
addi$t3,$t4,724
$t3 = 1136

Clock Cycle 1573:
 Current CPU Blocking 
(sw, 324, 0, 5, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 6/22
addi$t2,$t2,232
$t2 = 232

Clock Cycle 1574:
 Current CPU Blocking 
(sw, 324, 0, 6, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 7/22
DRAM Request(Read) Issued for lw 1524 $t3 on Line 225

Clock Cycle 1575:
 Current CPU Blocking 
(sw, 324, 0, 7, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )
Completed 8/22
DRAM Request(Read) Issued for lw 1720 $t2 on Line 226

Clock Cycle 1576:
 Current CPU Blocking 
(sw, 324, 0, 8, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 9/22

Clock Cycle 1577:
 Current CPU Blocking $t2
(sw, 324, 0, 9, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 10/22

Clock Cycle 1578:
 Current CPU Blocking $t2
(sw, 324, 0, 10, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 11/22

Clock Cycle 1579:
 Current CPU Blocking $t2
(sw, 324, 0, 11, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 12/22

Clock Cycle 1580:
 Current CPU Blocking $t2
(sw, 324, 0, 12, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 13/22

Clock Cycle 1581:
 Current CPU Blocking $t2
(sw, 324, 0, 13, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 14/22

Clock Cycle 1582:
 Current CPU Blocking $t2
(sw, 324, 0, 14, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 15/22

Clock Cycle 1583:
 Current CPU Blocking $t2
(sw, 324, 0, 15, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 16/22

Clock Cycle 1584:
 Current CPU Blocking $t2
(sw, 324, 0, 16, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 17/22

Clock Cycle 1585:
 Current CPU Blocking $t2
(sw, 324, 0, 17, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 18/22

Clock Cycle 1586:
 Current CPU Blocking $t2
(sw, 324, 0, 18, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 19/22

Clock Cycle 1587:
 Current CPU Blocking $t2
(sw, 324, 0, 19, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 20/22

Clock Cycle 1588:
 Current CPU Blocking $t2
(sw, 324, 0, 20, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 21/22

Clock Cycle 1589:
 Current CPU Blocking $t2
(sw, 324, 0, 21, 22, 218, )(sw, 1608, 0, 0, 0, 219, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1524, $t3, 0, 0, 225, )(lw, 1720, $t2, 0, 0, 226, )
Completed 22/22
Finished Instruction sw 324 0 on Line 218

Clock Cycle 1590:
 Current CPU Blocking $t2
(sw, 1608, 0, 0, 0, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Started sw 1608 0 on Line 219
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1591:
 Current CPU Blocking $t2
(sw, 1608, 0, 1, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 2/22

Clock Cycle 1592:
 Current CPU Blocking $t2
(sw, 1608, 0, 2, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 3/22

Clock Cycle 1593:
 Current CPU Blocking $t2
(sw, 1608, 0, 3, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 4/22

Clock Cycle 1594:
 Current CPU Blocking $t2
(sw, 1608, 0, 4, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 5/22

Clock Cycle 1595:
 Current CPU Blocking $t2
(sw, 1608, 0, 5, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 6/22

Clock Cycle 1596:
 Current CPU Blocking $t2
(sw, 1608, 0, 6, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 7/22

Clock Cycle 1597:
 Current CPU Blocking $t2
(sw, 1608, 0, 7, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 8/22

Clock Cycle 1598:
 Current CPU Blocking $t2
(sw, 1608, 0, 8, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 9/22

Clock Cycle 1599:
 Current CPU Blocking $t2
(sw, 1608, 0, 9, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 10/22

Clock Cycle 1600:
 Current CPU Blocking $t2
(sw, 1608, 0, 10, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 11/22

Clock Cycle 1601:
 Current CPU Blocking $t2
(sw, 1608, 0, 11, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 12/22

Clock Cycle 1602:
 Current CPU Blocking $t2
(sw, 1608, 0, 12, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 13/22

Clock Cycle 1603:
 Current CPU Blocking $t2
(sw, 1608, 0, 13, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 14/22

Clock Cycle 1604:
 Current CPU Blocking $t2
(sw, 1608, 0, 14, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 15/22

Clock Cycle 1605:
 Current CPU Blocking $t2
(sw, 1608, 0, 15, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 16/22

Clock Cycle 1606:
 Current CPU Blocking $t2
(sw, 1608, 0, 16, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 17/22

Clock Cycle 1607:
 Current CPU Blocking $t2
(sw, 1608, 0, 17, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 18/22

Clock Cycle 1608:
 Current CPU Blocking $t2
(sw, 1608, 0, 18, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 19/22

Clock Cycle 1609:
 Current CPU Blocking $t2
(sw, 1608, 0, 19, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 20/22

Clock Cycle 1610:
 Current CPU Blocking $t2
(sw, 1608, 0, 20, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 21/22

Clock Cycle 1611:
 Current CPU Blocking $t2
(sw, 1608, 0, 21, 22, 219, )(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 22/22
Finished Instruction sw 1608 0 on Line 219

Clock Cycle 1612:
 Current CPU Blocking $t2
(lw, 1720, $t2, 0, 0, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Started lw 1720 $t2 on Line 226
Completed 1/2

Clock Cycle 1613:
 Current CPU Blocking $t2
(lw, 1720, $t2, 1, 2, 226, )(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1720 $t2 on Line 226

Clock Cycle 1614:
 Current CPU Blocking $t2
(lw, 1524, $t3, 0, 0, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Started lw 1524 $t3 on Line 225
Completed 1/2
addi$t2,$t4,1952
$t2 = 2364

Clock Cycle 1615:
 Current CPU Blocking 
(lw, 1524, $t3, 1, 2, 225, )(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1524 $t3 on Line 225
DRAM Request(Read) Issued for lw 1188 $t4 on Line 228

Clock Cycle 1616:
 Current CPU Blocking 
(sw, 2828, 412, 0, 0, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )
Started sw 2828 412 on Line 221
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 764 2364 on Line 229

Clock Cycle 1617:
 Current CPU Blocking 
(sw, 2828, 412, 1, 22, 221, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )
Completed 2/22
DRAM Request(Write) Issued for sw 2332 0 on Line 230

Clock Cycle 1618:
 Current CPU Blocking 
(sw, 2828, 412, 2, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )
Completed 3/22
DRAM Request(Read) Issued for lw 3352 $t3 on Line 231

Clock Cycle 1619:
 Current CPU Blocking 
(sw, 2828, 412, 3, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )
Completed 4/22
DRAM Request(Write) Issued for sw 396 2364 on Line 232

Clock Cycle 1620:
 Current CPU Blocking 
(sw, 2828, 412, 4, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 5/22

Clock Cycle 1621:
 Current CPU Blocking $t3
(sw, 2828, 412, 5, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 6/22

Clock Cycle 1622:
 Current CPU Blocking $t3
(sw, 2828, 412, 6, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 7/22

Clock Cycle 1623:
 Current CPU Blocking $t3
(sw, 2828, 412, 7, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 8/22

Clock Cycle 1624:
 Current CPU Blocking $t3
(sw, 2828, 412, 8, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 9/22

Clock Cycle 1625:
 Current CPU Blocking $t3
(sw, 2828, 412, 9, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 10/22

Clock Cycle 1626:
 Current CPU Blocking $t3
(sw, 2828, 412, 10, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 11/22

Clock Cycle 1627:
 Current CPU Blocking $t3
(sw, 2828, 412, 11, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 12/22

Clock Cycle 1628:
 Current CPU Blocking $t3
(sw, 2828, 412, 12, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 13/22

Clock Cycle 1629:
 Current CPU Blocking $t3
(sw, 2828, 412, 13, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 14/22

Clock Cycle 1630:
 Current CPU Blocking $t3
(sw, 2828, 412, 14, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 15/22

Clock Cycle 1631:
 Current CPU Blocking $t3
(sw, 2828, 412, 15, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 16/22

Clock Cycle 1632:
 Current CPU Blocking $t3
(sw, 2828, 412, 16, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 17/22

Clock Cycle 1633:
 Current CPU Blocking $t3
(sw, 2828, 412, 17, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 18/22

Clock Cycle 1634:
 Current CPU Blocking $t3
(sw, 2828, 412, 18, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 19/22

Clock Cycle 1635:
 Current CPU Blocking $t3
(sw, 2828, 412, 19, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 20/22

Clock Cycle 1636:
 Current CPU Blocking $t3
(sw, 2828, 412, 20, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 21/22

Clock Cycle 1637:
 Current CPU Blocking $t3
(sw, 2828, 412, 21, 22, 221, )(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 22/22
Finished Instruction sw 2828 412 on Line 221

Clock Cycle 1638:
 Current CPU Blocking $t3
(sw, 2332, 0, 0, 0, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Started sw 2332 0 on Line 230
Completed 1/2

Clock Cycle 1639:
 Current CPU Blocking $t3
(sw, 2332, 0, 1, 2, 230, )(sw, 3404, 412, 0, 0, 222, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(lw, 3352, $t3, 0, 0, 231, )(sw, 396, 2364, 0, 0, 232, )
Completed 2/2
Finished Instruction sw 2332 0 on Line 230

Clock Cycle 1640:
 Current CPU Blocking $t3
(sw, 3404, 412, 0, 0, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Started sw 3404 412 on Line 222
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1641:
 Current CPU Blocking $t3
(sw, 3404, 412, 1, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 2/22

Clock Cycle 1642:
 Current CPU Blocking $t3
(sw, 3404, 412, 2, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 3/22

Clock Cycle 1643:
 Current CPU Blocking $t3
(sw, 3404, 412, 3, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 4/22

Clock Cycle 1644:
 Current CPU Blocking $t3
(sw, 3404, 412, 4, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 5/22

Clock Cycle 1645:
 Current CPU Blocking $t3
(sw, 3404, 412, 5, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 6/22

Clock Cycle 1646:
 Current CPU Blocking $t3
(sw, 3404, 412, 6, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 7/22

Clock Cycle 1647:
 Current CPU Blocking $t3
(sw, 3404, 412, 7, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 8/22

Clock Cycle 1648:
 Current CPU Blocking $t3
(sw, 3404, 412, 8, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 9/22

Clock Cycle 1649:
 Current CPU Blocking $t3
(sw, 3404, 412, 9, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 10/22
Memory at 2828 = 412

Clock Cycle 1650:
 Current CPU Blocking $t3
(sw, 3404, 412, 10, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 11/22

Clock Cycle 1651:
 Current CPU Blocking $t3
(sw, 3404, 412, 11, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 12/22

Clock Cycle 1652:
 Current CPU Blocking $t3
(sw, 3404, 412, 12, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 13/22

Clock Cycle 1653:
 Current CPU Blocking $t3
(sw, 3404, 412, 13, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 14/22

Clock Cycle 1654:
 Current CPU Blocking $t3
(sw, 3404, 412, 14, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 15/22

Clock Cycle 1655:
 Current CPU Blocking $t3
(sw, 3404, 412, 15, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 16/22

Clock Cycle 1656:
 Current CPU Blocking $t3
(sw, 3404, 412, 16, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 17/22

Clock Cycle 1657:
 Current CPU Blocking $t3
(sw, 3404, 412, 17, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 18/22

Clock Cycle 1658:
 Current CPU Blocking $t3
(sw, 3404, 412, 18, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 19/22

Clock Cycle 1659:
 Current CPU Blocking $t3
(sw, 3404, 412, 19, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 20/22

Clock Cycle 1660:
 Current CPU Blocking $t3
(sw, 3404, 412, 20, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 21/22

Clock Cycle 1661:
 Current CPU Blocking $t3
(sw, 3404, 412, 21, 22, 222, )(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 22/22
Finished Instruction sw 3404 412 on Line 222

Clock Cycle 1662:
 Current CPU Blocking $t3
(lw, 3352, $t3, 0, 0, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Started lw 3352 $t3 on Line 231
Completed 1/2

Clock Cycle 1663:
 Current CPU Blocking $t3
(lw, 3352, $t3, 1, 2, 231, )(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3352 $t3 on Line 231

Clock Cycle 1664:
 Current CPU Blocking $t3
(lw, 1188, $t4, 0, 0, 228, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Started lw 1188 $t4 on Line 228
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1132 0 on Line 233

Clock Cycle 1665:
 Current CPU Blocking 
(lw, 1188, $t4, 1, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )
Completed 2/22
DRAM Request(Read) Issued for lw 928 $t0 on Line 234

Clock Cycle 1666:
 Current CPU Blocking 
(lw, 1188, $t4, 2, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )
Completed 3/22
DRAM Request(Write) Issued for sw 1068 0 on Line 235

Clock Cycle 1667:
 Current CPU Blocking 
(lw, 1188, $t4, 3, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )
Completed 4/22
DRAM Request(Read) Issued for lw 356 $t3 on Line 236

Clock Cycle 1668:
 Current CPU Blocking 
(lw, 1188, $t4, 4, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )
Completed 5/22
DRAM Request(Read) Issued for lw 148 $t1 on Line 237

Clock Cycle 1669:
 Current CPU Blocking 
(lw, 1188, $t4, 5, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )
Completed 6/22
DRAM Request(Write) Issued for sw 268 2364 on Line 238

Clock Cycle 1670:
 Current CPU Blocking 
(lw, 1188, $t4, 6, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 7/22

Clock Cycle 1671:
 Current CPU Blocking $t0
(lw, 1188, $t4, 7, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 8/22

Clock Cycle 1672:
 Current CPU Blocking $t0
(lw, 1188, $t4, 8, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 9/22

Clock Cycle 1673:
 Current CPU Blocking $t0
(lw, 1188, $t4, 9, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 10/22
Memory at 3404 = 412

Clock Cycle 1674:
 Current CPU Blocking $t0
(lw, 1188, $t4, 10, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 11/22

Clock Cycle 1675:
 Current CPU Blocking $t0
(lw, 1188, $t4, 11, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 12/22

Clock Cycle 1676:
 Current CPU Blocking $t0
(lw, 1188, $t4, 12, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 13/22

Clock Cycle 1677:
 Current CPU Blocking $t0
(lw, 1188, $t4, 13, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 14/22

Clock Cycle 1678:
 Current CPU Blocking $t0
(lw, 1188, $t4, 14, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 15/22

Clock Cycle 1679:
 Current CPU Blocking $t0
(lw, 1188, $t4, 15, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 16/22

Clock Cycle 1680:
 Current CPU Blocking $t0
(lw, 1188, $t4, 16, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 17/22

Clock Cycle 1681:
 Current CPU Blocking $t0
(lw, 1188, $t4, 17, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 18/22

Clock Cycle 1682:
 Current CPU Blocking $t0
(lw, 1188, $t4, 18, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 19/22

Clock Cycle 1683:
 Current CPU Blocking $t0
(lw, 1188, $t4, 19, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 20/22

Clock Cycle 1684:
 Current CPU Blocking $t0
(lw, 1188, $t4, 20, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 21/22

Clock Cycle 1685:
 Current CPU Blocking $t0
(lw, 1188, $t4, 21, 22, 228, )(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1188 $t4 on Line 228

Clock Cycle 1686:
 Current CPU Blocking $t0
(sw, 1132, 0, 0, 0, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started sw 1132 0 on Line 233
Completed 1/2

Clock Cycle 1687:
 Current CPU Blocking $t0
(sw, 1132, 0, 1, 2, 233, )(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 2/2
Finished Instruction sw 1132 0 on Line 233

Clock Cycle 1688:
 Current CPU Blocking $t0
(sw, 1068, 0, 0, 0, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started sw 1068 0 on Line 235
Completed 1/2

Clock Cycle 1689:
 Current CPU Blocking $t0
(sw, 1068, 0, 1, 2, 235, )(sw, 764, 2364, 0, 0, 229, )(sw, 396, 2364, 0, 0, 232, )(lw, 928, $t0, 0, 0, 234, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 2/2
Finished Instruction sw 1068 0 on Line 235

Clock Cycle 1690:
 Current CPU Blocking $t0
(sw, 764, 2364, 0, 0, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started sw 764 2364 on Line 229
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1691:
 Current CPU Blocking $t0
(sw, 764, 2364, 1, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 2/22

Clock Cycle 1692:
 Current CPU Blocking $t0
(sw, 764, 2364, 2, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 3/22

Clock Cycle 1693:
 Current CPU Blocking $t0
(sw, 764, 2364, 3, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 4/22

Clock Cycle 1694:
 Current CPU Blocking $t0
(sw, 764, 2364, 4, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 5/22

Clock Cycle 1695:
 Current CPU Blocking $t0
(sw, 764, 2364, 5, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 6/22

Clock Cycle 1696:
 Current CPU Blocking $t0
(sw, 764, 2364, 6, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 7/22

Clock Cycle 1697:
 Current CPU Blocking $t0
(sw, 764, 2364, 7, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 8/22

Clock Cycle 1698:
 Current CPU Blocking $t0
(sw, 764, 2364, 8, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 9/22

Clock Cycle 1699:
 Current CPU Blocking $t0
(sw, 764, 2364, 9, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 10/22

Clock Cycle 1700:
 Current CPU Blocking $t0
(sw, 764, 2364, 10, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 11/22

Clock Cycle 1701:
 Current CPU Blocking $t0
(sw, 764, 2364, 11, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 12/22

Clock Cycle 1702:
 Current CPU Blocking $t0
(sw, 764, 2364, 12, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 13/22

Clock Cycle 1703:
 Current CPU Blocking $t0
(sw, 764, 2364, 13, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 14/22

Clock Cycle 1704:
 Current CPU Blocking $t0
(sw, 764, 2364, 14, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 15/22

Clock Cycle 1705:
 Current CPU Blocking $t0
(sw, 764, 2364, 15, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 16/22

Clock Cycle 1706:
 Current CPU Blocking $t0
(sw, 764, 2364, 16, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 17/22

Clock Cycle 1707:
 Current CPU Blocking $t0
(sw, 764, 2364, 17, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 18/22

Clock Cycle 1708:
 Current CPU Blocking $t0
(sw, 764, 2364, 18, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 19/22

Clock Cycle 1709:
 Current CPU Blocking $t0
(sw, 764, 2364, 19, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 20/22

Clock Cycle 1710:
 Current CPU Blocking $t0
(sw, 764, 2364, 20, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 21/22

Clock Cycle 1711:
 Current CPU Blocking $t0
(sw, 764, 2364, 21, 22, 229, )(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 22/22
Finished Instruction sw 764 2364 on Line 229

Clock Cycle 1712:
 Current CPU Blocking $t0
(lw, 928, $t0, 0, 0, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started lw 928 $t0 on Line 234
Completed 1/2

Clock Cycle 1713:
 Current CPU Blocking $t0
(lw, 928, $t0, 1, 2, 234, )(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 2/2
$t0 = 0
Finished Instruction lw 928 $t0 on Line 234

Clock Cycle 1714:
 Current CPU Blocking $t0
(sw, 396, 2364, 0, 0, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started sw 396 2364 on Line 232
Completed 1/2
DRAM Request(Read) Issued for lw 744 $t0 on Line 239

Clock Cycle 1715:
 Current CPU Blocking 
(sw, 396, 2364, 1, 2, 232, )(lw, 356, $t3, 0, 0, 236, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )(lw, 744, $t0, 0, 0, 239, )
Completed 2/2
Finished Instruction sw 396 2364 on Line 232

Clock Cycle 1716:
 Current CPU Blocking $t0
(lw, 356, $t3, 0, 0, 236, )(lw, 744, $t0, 0, 0, 239, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started lw 356 $t3 on Line 236
Completed 1/2

Clock Cycle 1717:
 Current CPU Blocking $t0
(lw, 356, $t3, 1, 2, 236, )(lw, 744, $t0, 0, 0, 239, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 2/2
$t3 = 0
Finished Instruction lw 356 $t3 on Line 236

Clock Cycle 1718:
 Current CPU Blocking $t0
(lw, 744, $t0, 0, 0, 239, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started lw 744 $t0 on Line 239
Completed 1/2

Clock Cycle 1719:
 Current CPU Blocking $t0
(lw, 744, $t0, 1, 2, 239, )(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 2/2
$t0 = 0
Finished Instruction lw 744 $t0 on Line 239

Clock Cycle 1720:
 Current CPU Blocking $t0
(lw, 148, $t1, 0, 0, 237, )(sw, 268, 2364, 0, 0, 238, )
Started lw 148 $t1 on Line 237
Completed 1/2
addi$t2,$t0,1636
$t2 = 1636

Clock Cycle 1721:
 Current CPU Blocking 
(lw, 148, $t1, 1, 2, 237, )(sw, 268, 2364, 0, 0, 238, )
Completed 2/2
$t1 = 0
Finished Instruction lw 148 $t1 on Line 237
DRAM Request(Write) Issued for sw 1156 0 on Line 241

Clock Cycle 1722:
 Current CPU Blocking 
(sw, 268, 2364, 0, 0, 238, )(sw, 1156, 0, 0, 0, 241, )
Started sw 268 2364 on Line 238
Completed 1/2
addi$t3,$t0,3760
$t3 = 3760

Clock Cycle 1723:
 Current CPU Blocking 
(sw, 268, 2364, 1, 2, 238, )(sw, 1156, 0, 0, 0, 241, )
Completed 2/2
Finished Instruction sw 268 2364 on Line 238
addi$t0,$t2,2844
$t0 = 4480

Clock Cycle 1724:
 Current CPU Blocking 
(sw, 1156, 0, 0, 0, 241, )
Started sw 1156 0 on Line 241
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1492 1636 on Line 244

Clock Cycle 1725:
 Current CPU Blocking 
(sw, 1156, 0, 1, 22, 241, )(sw, 1492, 1636, 0, 0, 244, )
Completed 2/22
DRAM Request(Read) Issued for lw 2120 $t3 on Line 245

Clock Cycle 1726:
 Current CPU Blocking 
(sw, 1156, 0, 2, 22, 241, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 3/22
DRAM Request(Read) Issued for lw 1684 $t0 on Line 246

Clock Cycle 1727:
 Current CPU Blocking 
(sw, 1156, 0, 3, 22, 241, )(sw, 1492, 1636, 0, 0, 244, )(lw, 1684, $t0, 0, 0, 246, )(lw, 2120, $t3, 0, 0, 245, )
Completed 4/22

Clock Cycle 1728:
 Current CPU Blocking $t0
(sw, 1156, 0, 4, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 5/22

Clock Cycle 1729:
 Current CPU Blocking $t0
(sw, 1156, 0, 5, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 6/22

Clock Cycle 1730:
 Current CPU Blocking $t0
(sw, 1156, 0, 6, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 7/22

Clock Cycle 1731:
 Current CPU Blocking $t0
(sw, 1156, 0, 7, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 8/22

Clock Cycle 1732:
 Current CPU Blocking $t0
(sw, 1156, 0, 8, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 9/22

Clock Cycle 1733:
 Current CPU Blocking $t0
(sw, 1156, 0, 9, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 10/22
Memory at 268 = 2364
Memory at 396 = 2364
Memory at 764 = 2364

Clock Cycle 1734:
 Current CPU Blocking $t0
(sw, 1156, 0, 10, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 11/22

Clock Cycle 1735:
 Current CPU Blocking $t0
(sw, 1156, 0, 11, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 12/22

Clock Cycle 1736:
 Current CPU Blocking $t0
(sw, 1156, 0, 12, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 13/22

Clock Cycle 1737:
 Current CPU Blocking $t0
(sw, 1156, 0, 13, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 14/22

Clock Cycle 1738:
 Current CPU Blocking $t0
(sw, 1156, 0, 14, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 15/22

Clock Cycle 1739:
 Current CPU Blocking $t0
(sw, 1156, 0, 15, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 16/22

Clock Cycle 1740:
 Current CPU Blocking $t0
(sw, 1156, 0, 16, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 17/22

Clock Cycle 1741:
 Current CPU Blocking $t0
(sw, 1156, 0, 17, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 18/22

Clock Cycle 1742:
 Current CPU Blocking $t0
(sw, 1156, 0, 18, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 19/22

Clock Cycle 1743:
 Current CPU Blocking $t0
(sw, 1156, 0, 19, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 20/22

Clock Cycle 1744:
 Current CPU Blocking $t0
(sw, 1156, 0, 20, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 21/22

Clock Cycle 1745:
 Current CPU Blocking $t0
(sw, 1156, 0, 21, 22, 241, )(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 22/22
Finished Instruction sw 1156 0 on Line 241

Clock Cycle 1746:
 Current CPU Blocking $t0
(lw, 1684, $t0, 0, 0, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Started lw 1684 $t0 on Line 246
Completed 1/2

Clock Cycle 1747:
 Current CPU Blocking $t0
(lw, 1684, $t0, 1, 2, 246, )(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1684 $t0 on Line 246

Clock Cycle 1748:
 Current CPU Blocking $t0
(sw, 1492, 1636, 0, 0, 244, )(lw, 2120, $t3, 0, 0, 245, )
Started sw 1492 1636 on Line 244
Completed 1/2
DRAM Request(Read) Issued for lw 2116 $t0 on Line 247

Clock Cycle 1749:
 Current CPU Blocking 
(sw, 1492, 1636, 1, 2, 244, )(lw, 2120, $t3, 0, 0, 245, )(lw, 2116, $t0, 0, 0, 247, )
Completed 2/2
Finished Instruction sw 1492 1636 on Line 244
DRAM Request(Write) Issued for sw 160 0 on Line 248

Clock Cycle 1750:
 Current CPU Blocking 
(lw, 2120, $t3, 0, 0, 245, )(lw, 2116, $t0, 0, 0, 247, )(sw, 160, 0, 0, 0, 248, )
Started lw 2120 $t3 on Line 245
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3016 $t1 on Line 249

Clock Cycle 1751:
 Current CPU Blocking 
(lw, 2120, $t3, 1, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 2/22

Clock Cycle 1752:
 Current CPU Blocking $t3
(lw, 2120, $t3, 2, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 3/22

Clock Cycle 1753:
 Current CPU Blocking $t3
(lw, 2120, $t3, 3, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 4/22

Clock Cycle 1754:
 Current CPU Blocking $t3
(lw, 2120, $t3, 4, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 5/22

Clock Cycle 1755:
 Current CPU Blocking $t3
(lw, 2120, $t3, 5, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 6/22

Clock Cycle 1756:
 Current CPU Blocking $t3
(lw, 2120, $t3, 6, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 7/22

Clock Cycle 1757:
 Current CPU Blocking $t3
(lw, 2120, $t3, 7, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 8/22

Clock Cycle 1758:
 Current CPU Blocking $t3
(lw, 2120, $t3, 8, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 9/22

Clock Cycle 1759:
 Current CPU Blocking $t3
(lw, 2120, $t3, 9, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 10/22
Memory at 1492 = 1636

Clock Cycle 1760:
 Current CPU Blocking $t3
(lw, 2120, $t3, 10, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 11/22

Clock Cycle 1761:
 Current CPU Blocking $t3
(lw, 2120, $t3, 11, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 12/22

Clock Cycle 1762:
 Current CPU Blocking $t3
(lw, 2120, $t3, 12, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 13/22

Clock Cycle 1763:
 Current CPU Blocking $t3
(lw, 2120, $t3, 13, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 14/22

Clock Cycle 1764:
 Current CPU Blocking $t3
(lw, 2120, $t3, 14, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 15/22

Clock Cycle 1765:
 Current CPU Blocking $t3
(lw, 2120, $t3, 15, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 16/22

Clock Cycle 1766:
 Current CPU Blocking $t3
(lw, 2120, $t3, 16, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 17/22

Clock Cycle 1767:
 Current CPU Blocking $t3
(lw, 2120, $t3, 17, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 18/22

Clock Cycle 1768:
 Current CPU Blocking $t3
(lw, 2120, $t3, 18, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 19/22

Clock Cycle 1769:
 Current CPU Blocking $t3
(lw, 2120, $t3, 19, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 20/22

Clock Cycle 1770:
 Current CPU Blocking $t3
(lw, 2120, $t3, 20, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 21/22

Clock Cycle 1771:
 Current CPU Blocking $t3
(lw, 2120, $t3, 21, 22, 245, )(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2120 $t3 on Line 245

Clock Cycle 1772:
 Current CPU Blocking $t3
(lw, 2116, $t0, 0, 0, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )
Started lw 2116 $t0 on Line 247
Completed 1/2
DRAM Request(Write) Issued for sw 144 0 on Line 250

Clock Cycle 1773:
 Current CPU Blocking 
(lw, 2116, $t0, 1, 2, 247, )(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )(sw, 144, 0, 0, 0, 250, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2116 $t0 on Line 247
DRAM Request(Write) Issued for sw 992 1636 on Line 251

Clock Cycle 1774:
 Current CPU Blocking 
(lw, 3016, $t1, 0, 0, 249, )(sw, 160, 0, 0, 0, 248, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )
Started lw 3016 $t1 on Line 249
Completed 1/2
addi$t4,$t0,108
$t4 = 108

Clock Cycle 1775:
 Current CPU Blocking 
(lw, 3016, $t1, 1, 2, 249, )(sw, 160, 0, 0, 0, 248, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3016 $t1 on Line 249
addi$t0,$t2,1588
$t0 = 3224

Clock Cycle 1776:
 Current CPU Blocking 
(sw, 160, 0, 0, 0, 248, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )
Started sw 160 0 on Line 248
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1776 0 on Line 254

Clock Cycle 1777:
 Current CPU Blocking 
(sw, 160, 0, 1, 12, 248, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 1776, 0, 0, 0, 254, )
Completed 2/12
DRAM Request(Read) Issued for lw 412 $t0 on Line 255

Clock Cycle 1778:
 Current CPU Blocking 
(sw, 160, 0, 2, 12, 248, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(lw, 412, $t0, 0, 0, 255, )(sw, 1776, 0, 0, 0, 254, )
Completed 3/12
DRAM Request(Write) Issued for sw 580 0 on Line 256

Clock Cycle 1779:
 Current CPU Blocking 
(sw, 160, 0, 3, 12, 248, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(lw, 412, $t0, 0, 0, 255, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 4/12

Clock Cycle 1780:
 Current CPU Blocking $t0
(sw, 160, 0, 4, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 5/12

Clock Cycle 1781:
 Current CPU Blocking $t0
(sw, 160, 0, 5, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 6/12

Clock Cycle 1782:
 Current CPU Blocking $t0
(sw, 160, 0, 6, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 7/12

Clock Cycle 1783:
 Current CPU Blocking $t0
(sw, 160, 0, 7, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 8/12

Clock Cycle 1784:
 Current CPU Blocking $t0
(sw, 160, 0, 8, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 9/12

Clock Cycle 1785:
 Current CPU Blocking $t0
(sw, 160, 0, 9, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 10/12

Clock Cycle 1786:
 Current CPU Blocking $t0
(sw, 160, 0, 10, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 11/12

Clock Cycle 1787:
 Current CPU Blocking $t0
(sw, 160, 0, 11, 12, 248, )(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 12/12
Finished Instruction sw 160 0 on Line 248

Clock Cycle 1788:
 Current CPU Blocking $t0
(lw, 412, $t0, 0, 0, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Started lw 412 $t0 on Line 255
Completed 1/2

Clock Cycle 1789:
 Current CPU Blocking $t0
(lw, 412, $t0, 1, 2, 255, )(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Completed 2/2
$t0 = 0
Finished Instruction lw 412 $t0 on Line 255

Clock Cycle 1790:
 Current CPU Blocking $t0
(sw, 144, 0, 0, 0, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )
Started sw 144 0 on Line 250
Completed 1/2
DRAM Request(Write) Issued for sw 3784 0 on Line 257

Clock Cycle 1791:
 Current CPU Blocking 
(sw, 144, 0, 1, 2, 250, )(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )(sw, 3784, 0, 0, 0, 257, )
Completed 2/2
Finished Instruction sw 144 0 on Line 250
DRAM Request(Write) Issued for sw 2948 0 on Line 258

Clock Cycle 1792:
 Current CPU Blocking 
(sw, 992, 1636, 0, 0, 251, )(sw, 580, 0, 0, 0, 256, )(sw, 1776, 0, 0, 0, 254, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Started sw 992 1636 on Line 251
Completed 1/2
DRAM Request(Read) Issued for lw 96 $t1 on Line 259

Clock Cycle 1793:
 Current CPU Blocking 
(sw, 992, 1636, 1, 2, 251, )(sw, 580, 0, 0, 0, 256, )(lw, 96, $t1, 0, 0, 259, )(sw, 1776, 0, 0, 0, 254, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 2/2
Finished Instruction sw 992 1636 on Line 251
addi$t2,$t2,664
$t2 = 2300

Clock Cycle 1794:
 Current CPU Blocking 
(sw, 580, 0, 0, 0, 256, )(lw, 96, $t1, 0, 0, 259, )(sw, 1776, 0, 0, 0, 254, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Started sw 580 0 on Line 256
Completed 1/2
DRAM Request(Read) Issued for lw 1328 $t2 on Line 261

Clock Cycle 1795:
 Current CPU Blocking 
(sw, 580, 0, 1, 2, 256, )(lw, 96, $t1, 0, 0, 259, )(sw, 1776, 0, 0, 0, 254, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )(lw, 1328, $t2, 0, 0, 261, )
Completed 2/2
Finished Instruction sw 580 0 on Line 256

Clock Cycle 1796:
 Current CPU Blocking $t2
(lw, 96, $t1, 0, 0, 259, )(sw, 1776, 0, 0, 0, 254, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )(lw, 1328, $t2, 0, 0, 261, )
Started lw 96 $t1 on Line 259
Completed 1/2

Clock Cycle 1797:
 Current CPU Blocking $t2
(lw, 96, $t1, 1, 2, 259, )(sw, 1776, 0, 0, 0, 254, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )(lw, 1328, $t2, 0, 0, 261, )
Completed 2/2
$t1 = 0
Finished Instruction lw 96 $t1 on Line 259

Clock Cycle 1798:
 Current CPU Blocking $t2
(sw, 1776, 0, 0, 0, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Started sw 1776 0 on Line 254
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1799:
 Current CPU Blocking $t2
(sw, 1776, 0, 1, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 2/22

Clock Cycle 1800:
 Current CPU Blocking $t2
(sw, 1776, 0, 2, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 3/22

Clock Cycle 1801:
 Current CPU Blocking $t2
(sw, 1776, 0, 3, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 4/22

Clock Cycle 1802:
 Current CPU Blocking $t2
(sw, 1776, 0, 4, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 5/22

Clock Cycle 1803:
 Current CPU Blocking $t2
(sw, 1776, 0, 5, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 6/22

Clock Cycle 1804:
 Current CPU Blocking $t2
(sw, 1776, 0, 6, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 7/22

Clock Cycle 1805:
 Current CPU Blocking $t2
(sw, 1776, 0, 7, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 8/22

Clock Cycle 1806:
 Current CPU Blocking $t2
(sw, 1776, 0, 8, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 9/22

Clock Cycle 1807:
 Current CPU Blocking $t2
(sw, 1776, 0, 9, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 10/22
Memory at 992 = 1636

Clock Cycle 1808:
 Current CPU Blocking $t2
(sw, 1776, 0, 10, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 11/22

Clock Cycle 1809:
 Current CPU Blocking $t2
(sw, 1776, 0, 11, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 12/22

Clock Cycle 1810:
 Current CPU Blocking $t2
(sw, 1776, 0, 12, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 13/22

Clock Cycle 1811:
 Current CPU Blocking $t2
(sw, 1776, 0, 13, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 14/22

Clock Cycle 1812:
 Current CPU Blocking $t2
(sw, 1776, 0, 14, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 15/22

Clock Cycle 1813:
 Current CPU Blocking $t2
(sw, 1776, 0, 15, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 16/22

Clock Cycle 1814:
 Current CPU Blocking $t2
(sw, 1776, 0, 16, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 17/22

Clock Cycle 1815:
 Current CPU Blocking $t2
(sw, 1776, 0, 17, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 18/22

Clock Cycle 1816:
 Current CPU Blocking $t2
(sw, 1776, 0, 18, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 19/22

Clock Cycle 1817:
 Current CPU Blocking $t2
(sw, 1776, 0, 19, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 20/22

Clock Cycle 1818:
 Current CPU Blocking $t2
(sw, 1776, 0, 20, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 21/22

Clock Cycle 1819:
 Current CPU Blocking $t2
(sw, 1776, 0, 21, 22, 254, )(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 22/22
Finished Instruction sw 1776 0 on Line 254

Clock Cycle 1820:
 Current CPU Blocking $t2
(lw, 1328, $t2, 0, 0, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Started lw 1328 $t2 on Line 261
Completed 1/2

Clock Cycle 1821:
 Current CPU Blocking $t2
(lw, 1328, $t2, 1, 2, 261, )(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1328 $t2 on Line 261

Clock Cycle 1822:
 Current CPU Blocking $t2
(sw, 3784, 0, 0, 0, 257, )(sw, 2948, 0, 0, 0, 258, )
Started sw 3784 0 on Line 257
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 44 $t2 on Line 262

Clock Cycle 1823:
 Current CPU Blocking 
(sw, 3784, 0, 1, 22, 257, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )
Completed 2/22
DRAM Request(Read) Issued for lw 3684 $t0 on Line 263

Clock Cycle 1824:
 Current CPU Blocking 
(sw, 3784, 0, 2, 22, 257, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )
Completed 3/22
DRAM Request(Write) Issued for sw 980 0 on Line 264

Clock Cycle 1825:
 Current CPU Blocking 
(sw, 3784, 0, 3, 22, 257, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 4/22
addi$t3,$t4,2084
$t3 = 2192

Clock Cycle 1826:
 Current CPU Blocking 
(sw, 3784, 0, 4, 22, 257, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 5/22
DRAM Request(Write) Issued for sw 2056 2192 on Line 266

Clock Cycle 1827:
 Current CPU Blocking 
(sw, 3784, 0, 5, 22, 257, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 6/22
DRAM Request(Read) Issued for lw 3524 $t4 on Line 267

Clock Cycle 1828:
 Current CPU Blocking 
(sw, 3784, 0, 6, 22, 257, )(lw, 3684, $t0, 0, 0, 263, )(lw, 3524, $t4, 0, 0, 267, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 7/22

Clock Cycle 1829:
 Current CPU Blocking $t4
(sw, 3784, 0, 7, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 8/22

Clock Cycle 1830:
 Current CPU Blocking $t4
(sw, 3784, 0, 8, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 9/22

Clock Cycle 1831:
 Current CPU Blocking $t4
(sw, 3784, 0, 9, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 10/22

Clock Cycle 1832:
 Current CPU Blocking $t4
(sw, 3784, 0, 10, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 11/22

Clock Cycle 1833:
 Current CPU Blocking $t4
(sw, 3784, 0, 11, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 12/22

Clock Cycle 1834:
 Current CPU Blocking $t4
(sw, 3784, 0, 12, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 13/22

Clock Cycle 1835:
 Current CPU Blocking $t4
(sw, 3784, 0, 13, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 14/22

Clock Cycle 1836:
 Current CPU Blocking $t4
(sw, 3784, 0, 14, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 15/22

Clock Cycle 1837:
 Current CPU Blocking $t4
(sw, 3784, 0, 15, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 16/22

Clock Cycle 1838:
 Current CPU Blocking $t4
(sw, 3784, 0, 16, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 17/22

Clock Cycle 1839:
 Current CPU Blocking $t4
(sw, 3784, 0, 17, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 18/22

Clock Cycle 1840:
 Current CPU Blocking $t4
(sw, 3784, 0, 18, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 19/22

Clock Cycle 1841:
 Current CPU Blocking $t4
(sw, 3784, 0, 19, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 20/22

Clock Cycle 1842:
 Current CPU Blocking $t4
(sw, 3784, 0, 20, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 21/22

Clock Cycle 1843:
 Current CPU Blocking $t4
(sw, 3784, 0, 21, 22, 257, )(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 22/22
Finished Instruction sw 3784 0 on Line 257

Clock Cycle 1844:
 Current CPU Blocking $t4
(lw, 3524, $t4, 0, 0, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Started lw 3524 $t4 on Line 267
Completed 1/2

Clock Cycle 1845:
 Current CPU Blocking $t4
(lw, 3524, $t4, 1, 2, 267, )(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3524 $t4 on Line 267

Clock Cycle 1846:
 Current CPU Blocking $t4
(lw, 3684, $t0, 0, 0, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )
Started lw 3684 $t0 on Line 263
Completed 1/2
DRAM Request(Read) Issued for lw 2832 $t4 on Line 268

Clock Cycle 1847:
 Current CPU Blocking 
(lw, 3684, $t0, 1, 2, 263, )(sw, 2948, 0, 0, 0, 258, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3684 $t0 on Line 263

Clock Cycle 1848:
 Current CPU Blocking $t2
(sw, 2948, 0, 0, 0, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Started sw 2948 0 on Line 258
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1849:
 Current CPU Blocking $t2
(sw, 2948, 0, 1, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 2/22

Clock Cycle 1850:
 Current CPU Blocking $t2
(sw, 2948, 0, 2, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 3/22

Clock Cycle 1851:
 Current CPU Blocking $t2
(sw, 2948, 0, 3, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 4/22

Clock Cycle 1852:
 Current CPU Blocking $t2
(sw, 2948, 0, 4, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 5/22

Clock Cycle 1853:
 Current CPU Blocking $t2
(sw, 2948, 0, 5, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 6/22

Clock Cycle 1854:
 Current CPU Blocking $t2
(sw, 2948, 0, 6, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 7/22

Clock Cycle 1855:
 Current CPU Blocking $t2
(sw, 2948, 0, 7, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 8/22

Clock Cycle 1856:
 Current CPU Blocking $t2
(sw, 2948, 0, 8, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 9/22

Clock Cycle 1857:
 Current CPU Blocking $t2
(sw, 2948, 0, 9, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 10/22
Memory at 3784 = 0

Clock Cycle 1858:
 Current CPU Blocking $t2
(sw, 2948, 0, 10, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 11/22

Clock Cycle 1859:
 Current CPU Blocking $t2
(sw, 2948, 0, 11, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 12/22

Clock Cycle 1860:
 Current CPU Blocking $t2
(sw, 2948, 0, 12, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 13/22

Clock Cycle 1861:
 Current CPU Blocking $t2
(sw, 2948, 0, 13, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 14/22

Clock Cycle 1862:
 Current CPU Blocking $t2
(sw, 2948, 0, 14, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 15/22

Clock Cycle 1863:
 Current CPU Blocking $t2
(sw, 2948, 0, 15, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 16/22

Clock Cycle 1864:
 Current CPU Blocking $t2
(sw, 2948, 0, 16, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 17/22

Clock Cycle 1865:
 Current CPU Blocking $t2
(sw, 2948, 0, 17, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 18/22

Clock Cycle 1866:
 Current CPU Blocking $t2
(sw, 2948, 0, 18, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 19/22

Clock Cycle 1867:
 Current CPU Blocking $t2
(sw, 2948, 0, 19, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 20/22

Clock Cycle 1868:
 Current CPU Blocking $t2
(sw, 2948, 0, 20, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 21/22

Clock Cycle 1869:
 Current CPU Blocking $t2
(sw, 2948, 0, 21, 22, 258, )(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 22/22
Finished Instruction sw 2948 0 on Line 258

Clock Cycle 1870:
 Current CPU Blocking $t2
(sw, 2056, 2192, 0, 0, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Started sw 2056 2192 on Line 266
Completed 1/2

Clock Cycle 1871:
 Current CPU Blocking $t2
(sw, 2056, 2192, 1, 2, 266, )(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 2/2
Finished Instruction sw 2056 2192 on Line 266

Clock Cycle 1872:
 Current CPU Blocking $t2
(lw, 2832, $t4, 0, 0, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Started lw 2832 $t4 on Line 268
Completed 1/2

Clock Cycle 1873:
 Current CPU Blocking $t2
(lw, 2832, $t4, 1, 2, 268, )(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2832 $t4 on Line 268

Clock Cycle 1874:
 Current CPU Blocking $t2
(lw, 44, $t2, 0, 0, 262, )(sw, 980, 0, 0, 0, 264, )
Started lw 44 $t2 on Line 262
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1875:
 Current CPU Blocking $t2
(lw, 44, $t2, 1, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 2/22

Clock Cycle 1876:
 Current CPU Blocking $t2
(lw, 44, $t2, 2, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 3/22

Clock Cycle 1877:
 Current CPU Blocking $t2
(lw, 44, $t2, 3, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 4/22

Clock Cycle 1878:
 Current CPU Blocking $t2
(lw, 44, $t2, 4, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 5/22

Clock Cycle 1879:
 Current CPU Blocking $t2
(lw, 44, $t2, 5, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 6/22

Clock Cycle 1880:
 Current CPU Blocking $t2
(lw, 44, $t2, 6, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 7/22

Clock Cycle 1881:
 Current CPU Blocking $t2
(lw, 44, $t2, 7, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 8/22

Clock Cycle 1882:
 Current CPU Blocking $t2
(lw, 44, $t2, 8, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 9/22

Clock Cycle 1883:
 Current CPU Blocking $t2
(lw, 44, $t2, 9, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 10/22
Memory at 2056 = 2192

Clock Cycle 1884:
 Current CPU Blocking $t2
(lw, 44, $t2, 10, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 11/22

Clock Cycle 1885:
 Current CPU Blocking $t2
(lw, 44, $t2, 11, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 12/22

Clock Cycle 1886:
 Current CPU Blocking $t2
(lw, 44, $t2, 12, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 13/22

Clock Cycle 1887:
 Current CPU Blocking $t2
(lw, 44, $t2, 13, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 14/22

Clock Cycle 1888:
 Current CPU Blocking $t2
(lw, 44, $t2, 14, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 15/22

Clock Cycle 1889:
 Current CPU Blocking $t2
(lw, 44, $t2, 15, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 16/22

Clock Cycle 1890:
 Current CPU Blocking $t2
(lw, 44, $t2, 16, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 17/22

Clock Cycle 1891:
 Current CPU Blocking $t2
(lw, 44, $t2, 17, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 18/22

Clock Cycle 1892:
 Current CPU Blocking $t2
(lw, 44, $t2, 18, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 19/22

Clock Cycle 1893:
 Current CPU Blocking $t2
(lw, 44, $t2, 19, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 20/22

Clock Cycle 1894:
 Current CPU Blocking $t2
(lw, 44, $t2, 20, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 21/22

Clock Cycle 1895:
 Current CPU Blocking $t2
(lw, 44, $t2, 21, 22, 262, )(sw, 980, 0, 0, 0, 264, )
Completed 22/22
$t2 = 0
Finished Instruction lw 44 $t2 on Line 262

Clock Cycle 1896:
 Current CPU Blocking $t2
(sw, 980, 0, 0, 0, 264, )
Started sw 980 0 on Line 264
Completed 1/2
addi$t3,$t2,3800
$t3 = 3800

Clock Cycle 1897:
 Current CPU Blocking 
(sw, 980, 0, 1, 2, 264, )
Completed 2/2
Finished Instruction sw 980 0 on Line 264
DRAM Request(Write) Issued for sw 2584 3800 on Line 270

Clock Cycle 1898:
 Current CPU Blocking 
(sw, 2584, 3800, 0, 0, 270, )
Started sw 2584 3800 on Line 270
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2724 0 on Line 271

Clock Cycle 1899:
 Current CPU Blocking 
(sw, 2584, 3800, 1, 22, 270, )(sw, 2724, 0, 0, 0, 271, )
Completed 2/22
addi$t4,$t2,3196
$t4 = 3196

Clock Cycle 1900:
 Current CPU Blocking 
(sw, 2584, 3800, 2, 22, 270, )(sw, 2724, 0, 0, 0, 271, )
Completed 3/22
DRAM Request(Write) Issued for sw 1288 3800 on Line 273

Clock Cycle 1901:
 Current CPU Blocking 
(sw, 2584, 3800, 3, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )
Completed 4/22
addi$t2,$t2,3912
$t2 = 3912

Clock Cycle 1902:
 Current CPU Blocking 
(sw, 2584, 3800, 4, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )
Completed 5/22
DRAM Request(Write) Issued for sw 1632 3196 on Line 275

Clock Cycle 1903:
 Current CPU Blocking 
(sw, 2584, 3800, 5, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )
Completed 6/22
DRAM Request(Read) Issued for lw 1460 $t0 on Line 276

Clock Cycle 1904:
 Current CPU Blocking 
(sw, 2584, 3800, 6, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )
Completed 7/22
DRAM Request(Read) Issued for lw 3200 $t4 on Line 277

Clock Cycle 1905:
 Current CPU Blocking 
(sw, 2584, 3800, 7, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 8/22

Clock Cycle 1906:
 Current CPU Blocking $t0
(sw, 2584, 3800, 8, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 9/22

Clock Cycle 1907:
 Current CPU Blocking $t0
(sw, 2584, 3800, 9, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 10/22

Clock Cycle 1908:
 Current CPU Blocking $t0
(sw, 2584, 3800, 10, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 11/22

Clock Cycle 1909:
 Current CPU Blocking $t0
(sw, 2584, 3800, 11, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 12/22

Clock Cycle 1910:
 Current CPU Blocking $t0
(sw, 2584, 3800, 12, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 13/22

Clock Cycle 1911:
 Current CPU Blocking $t0
(sw, 2584, 3800, 13, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 14/22

Clock Cycle 1912:
 Current CPU Blocking $t0
(sw, 2584, 3800, 14, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 15/22

Clock Cycle 1913:
 Current CPU Blocking $t0
(sw, 2584, 3800, 15, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 16/22

Clock Cycle 1914:
 Current CPU Blocking $t0
(sw, 2584, 3800, 16, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 17/22

Clock Cycle 1915:
 Current CPU Blocking $t0
(sw, 2584, 3800, 17, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 18/22

Clock Cycle 1916:
 Current CPU Blocking $t0
(sw, 2584, 3800, 18, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 19/22

Clock Cycle 1917:
 Current CPU Blocking $t0
(sw, 2584, 3800, 19, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 20/22

Clock Cycle 1918:
 Current CPU Blocking $t0
(sw, 2584, 3800, 20, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 21/22

Clock Cycle 1919:
 Current CPU Blocking $t0
(sw, 2584, 3800, 21, 22, 270, )(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 22/22
Finished Instruction sw 2584 3800 on Line 270

Clock Cycle 1920:
 Current CPU Blocking $t0
(sw, 2724, 0, 0, 0, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Started sw 2724 0 on Line 271
Completed 1/2

Clock Cycle 1921:
 Current CPU Blocking $t0
(sw, 2724, 0, 1, 2, 271, )(sw, 1288, 3800, 0, 0, 273, )(sw, 1632, 3196, 0, 0, 275, )(lw, 1460, $t0, 0, 0, 276, )(lw, 3200, $t4, 0, 0, 277, )
Completed 2/2
Finished Instruction sw 2724 0 on Line 271

Clock Cycle 1922:
 Current CPU Blocking $t0
(sw, 1288, 3800, 0, 0, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Started sw 1288 3800 on Line 273
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1923:
 Current CPU Blocking $t0
(sw, 1288, 3800, 1, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 2/22

Clock Cycle 1924:
 Current CPU Blocking $t0
(sw, 1288, 3800, 2, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 3/22

Clock Cycle 1925:
 Current CPU Blocking $t0
(sw, 1288, 3800, 3, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 4/22

Clock Cycle 1926:
 Current CPU Blocking $t0
(sw, 1288, 3800, 4, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 5/22

Clock Cycle 1927:
 Current CPU Blocking $t0
(sw, 1288, 3800, 5, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 6/22

Clock Cycle 1928:
 Current CPU Blocking $t0
(sw, 1288, 3800, 6, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 7/22

Clock Cycle 1929:
 Current CPU Blocking $t0
(sw, 1288, 3800, 7, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 8/22

Clock Cycle 1930:
 Current CPU Blocking $t0
(sw, 1288, 3800, 8, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 9/22

Clock Cycle 1931:
 Current CPU Blocking $t0
(sw, 1288, 3800, 9, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 10/22
Memory at 2584 = 3800

Clock Cycle 1932:
 Current CPU Blocking $t0
(sw, 1288, 3800, 10, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 11/22

Clock Cycle 1933:
 Current CPU Blocking $t0
(sw, 1288, 3800, 11, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 12/22

Clock Cycle 1934:
 Current CPU Blocking $t0
(sw, 1288, 3800, 12, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 13/22

Clock Cycle 1935:
 Current CPU Blocking $t0
(sw, 1288, 3800, 13, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 14/22

Clock Cycle 1936:
 Current CPU Blocking $t0
(sw, 1288, 3800, 14, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 15/22

Clock Cycle 1937:
 Current CPU Blocking $t0
(sw, 1288, 3800, 15, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 16/22

Clock Cycle 1938:
 Current CPU Blocking $t0
(sw, 1288, 3800, 16, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 17/22

Clock Cycle 1939:
 Current CPU Blocking $t0
(sw, 1288, 3800, 17, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 18/22

Clock Cycle 1940:
 Current CPU Blocking $t0
(sw, 1288, 3800, 18, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 19/22

Clock Cycle 1941:
 Current CPU Blocking $t0
(sw, 1288, 3800, 19, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 20/22

Clock Cycle 1942:
 Current CPU Blocking $t0
(sw, 1288, 3800, 20, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 21/22

Clock Cycle 1943:
 Current CPU Blocking $t0
(sw, 1288, 3800, 21, 22, 273, )(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 22/22
Finished Instruction sw 1288 3800 on Line 273

Clock Cycle 1944:
 Current CPU Blocking $t0
(lw, 1460, $t0, 0, 0, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Started lw 1460 $t0 on Line 276
Completed 1/2

Clock Cycle 1945:
 Current CPU Blocking $t0
(lw, 1460, $t0, 1, 2, 276, )(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1460 $t0 on Line 276

Clock Cycle 1946:
 Current CPU Blocking $t0
(sw, 1632, 3196, 0, 0, 275, )(lw, 3200, $t4, 0, 0, 277, )
Started sw 1632 3196 on Line 275
Completed 1/2
DRAM Request(Write) Issued for sw 1564 0 on Line 278

Clock Cycle 1947:
 Current CPU Blocking 
(sw, 1632, 3196, 1, 2, 275, )(sw, 1564, 0, 0, 0, 278, )(lw, 3200, $t4, 0, 0, 277, )
Completed 2/2
Finished Instruction sw 1632 3196 on Line 275
DRAM Request(Read) Issued for lw 3344 $t0 on Line 279

Clock Cycle 1948:
 Current CPU Blocking 
(sw, 1564, 0, 0, 0, 278, )(lw, 3200, $t4, 0, 0, 277, )(lw, 3344, $t0, 0, 0, 279, )
Started sw 1564 0 on Line 278
Completed 1/2

Clock Cycle 1949:
 Current CPU Blocking $t0
(sw, 1564, 0, 1, 2, 278, )(lw, 3200, $t4, 0, 0, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 2/2
Finished Instruction sw 1564 0 on Line 278

Clock Cycle 1950:
 Current CPU Blocking $t0
(lw, 3200, $t4, 0, 0, 277, )(lw, 3344, $t0, 0, 0, 279, )
Started lw 3200 $t4 on Line 277
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1951:
 Current CPU Blocking $t0
(lw, 3200, $t4, 1, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 2/22

Clock Cycle 1952:
 Current CPU Blocking $t0
(lw, 3200, $t4, 2, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 3/22

Clock Cycle 1953:
 Current CPU Blocking $t0
(lw, 3200, $t4, 3, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 4/22

Clock Cycle 1954:
 Current CPU Blocking $t0
(lw, 3200, $t4, 4, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 5/22

Clock Cycle 1955:
 Current CPU Blocking $t0
(lw, 3200, $t4, 5, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 6/22

Clock Cycle 1956:
 Current CPU Blocking $t0
(lw, 3200, $t4, 6, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 7/22

Clock Cycle 1957:
 Current CPU Blocking $t0
(lw, 3200, $t4, 7, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 8/22

Clock Cycle 1958:
 Current CPU Blocking $t0
(lw, 3200, $t4, 8, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 9/22

Clock Cycle 1959:
 Current CPU Blocking $t0
(lw, 3200, $t4, 9, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 10/22
Memory at 1288 = 3800
Memory at 1632 = 3196

Clock Cycle 1960:
 Current CPU Blocking $t0
(lw, 3200, $t4, 10, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 11/22

Clock Cycle 1961:
 Current CPU Blocking $t0
(lw, 3200, $t4, 11, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 12/22

Clock Cycle 1962:
 Current CPU Blocking $t0
(lw, 3200, $t4, 12, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 13/22

Clock Cycle 1963:
 Current CPU Blocking $t0
(lw, 3200, $t4, 13, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 14/22

Clock Cycle 1964:
 Current CPU Blocking $t0
(lw, 3200, $t4, 14, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 15/22

Clock Cycle 1965:
 Current CPU Blocking $t0
(lw, 3200, $t4, 15, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 16/22

Clock Cycle 1966:
 Current CPU Blocking $t0
(lw, 3200, $t4, 16, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 17/22

Clock Cycle 1967:
 Current CPU Blocking $t0
(lw, 3200, $t4, 17, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 18/22

Clock Cycle 1968:
 Current CPU Blocking $t0
(lw, 3200, $t4, 18, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 19/22

Clock Cycle 1969:
 Current CPU Blocking $t0
(lw, 3200, $t4, 19, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 20/22

Clock Cycle 1970:
 Current CPU Blocking $t0
(lw, 3200, $t4, 20, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 21/22

Clock Cycle 1971:
 Current CPU Blocking $t0
(lw, 3200, $t4, 21, 22, 277, )(lw, 3344, $t0, 0, 0, 279, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3200 $t4 on Line 277

Clock Cycle 1972:
 Current CPU Blocking $t0
(lw, 3344, $t0, 0, 0, 279, )
Started lw 3344 $t0 on Line 279
Completed 1/2

Clock Cycle 1973:
 Current CPU Blocking $t0
(lw, 3344, $t0, 1, 2, 279, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3344 $t0 on Line 279

Clock Cycle 1974:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 4000 $t0 on Line 280

Clock Cycle 1975:
 Current CPU Blocking 
(lw, 4000, $t0, 0, 0, 280, )
Started lw 4000 $t0 on Line 280
Completed 1/2
addi$t2,$t3,612
$t2 = 4412

Clock Cycle 1976:
 Current CPU Blocking 
(lw, 4000, $t0, 1, 2, 280, )
Completed 2/2
$t0 = 0
Finished Instruction lw 4000 $t0 on Line 280
addi$t4,$t4,1976
$t4 = 1976

Clock Cycle 1977:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1720 $t4 on Line 283

Clock Cycle 1978:
 Current CPU Blocking 
(lw, 1720, $t4, 0, 0, 283, )
Started lw 1720 $t4 on Line 283
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 500 4412 on Line 284

Clock Cycle 1979:
 Current CPU Blocking 
(lw, 1720, $t4, 1, 12, 283, )(sw, 500, 4412, 0, 0, 284, )
Completed 2/12
DRAM Request(Write) Issued for sw 640 4412 on Line 285

Clock Cycle 1980:
 Current CPU Blocking 
(lw, 1720, $t4, 2, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )
Completed 3/12
DRAM Request(Read) Issued for lw 3712 $t0 on Line 286

Clock Cycle 1981:
 Current CPU Blocking 
(lw, 1720, $t4, 3, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 4/12
DRAM Request(Read) Issued for lw 500 $t2 on Line 287

Clock Cycle 1982:
 Current CPU Blocking 
(lw, 1720, $t4, 4, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 5/12

Clock Cycle 1983:
 Current CPU Blocking $t2
(lw, 1720, $t4, 5, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 6/12

Clock Cycle 1984:
 Current CPU Blocking $t2
(lw, 1720, $t4, 6, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 7/12

Clock Cycle 1985:
 Current CPU Blocking $t2
(lw, 1720, $t4, 7, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 8/12

Clock Cycle 1986:
 Current CPU Blocking $t2
(lw, 1720, $t4, 8, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 9/12

Clock Cycle 1987:
 Current CPU Blocking $t2
(lw, 1720, $t4, 9, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 10/12

Clock Cycle 1988:
 Current CPU Blocking $t2
(lw, 1720, $t4, 10, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 11/12

Clock Cycle 1989:
 Current CPU Blocking $t2
(lw, 1720, $t4, 11, 12, 283, )(sw, 500, 4412, 0, 0, 284, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )(lw, 500, $t2, 0, 0, 287, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1720 $t4 on Line 283

Clock Cycle 1990:
 Current CPU Blocking $t2
(sw, 500, 4412, 0, 0, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Started sw 500 4412 on Line 284
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 1991:
 Current CPU Blocking $t2
(sw, 500, 4412, 1, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 2/12

Clock Cycle 1992:
 Current CPU Blocking $t2
(sw, 500, 4412, 2, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 3/12

Clock Cycle 1993:
 Current CPU Blocking $t2
(sw, 500, 4412, 3, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 4/12

Clock Cycle 1994:
 Current CPU Blocking $t2
(sw, 500, 4412, 4, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 5/12

Clock Cycle 1995:
 Current CPU Blocking $t2
(sw, 500, 4412, 5, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 6/12

Clock Cycle 1996:
 Current CPU Blocking $t2
(sw, 500, 4412, 6, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 7/12

Clock Cycle 1997:
 Current CPU Blocking $t2
(sw, 500, 4412, 7, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 8/12

Clock Cycle 1998:
 Current CPU Blocking $t2
(sw, 500, 4412, 8, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 9/12

Clock Cycle 1999:
 Current CPU Blocking $t2
(sw, 500, 4412, 9, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 10/12

Clock Cycle 2000:
 Current CPU Blocking $t2
(sw, 500, 4412, 10, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 11/12

Clock Cycle 2001:
 Current CPU Blocking $t2
(sw, 500, 4412, 11, 12, 284, )(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 12/12
Finished Instruction sw 500 4412 on Line 284

Clock Cycle 2002:
 Current CPU Blocking $t2
(lw, 500, $t2, 0, 0, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Started lw 500 $t2 on Line 287
Completed 1/2

Clock Cycle 2003:
 Current CPU Blocking $t2
(lw, 500, $t2, 1, 2, 287, )(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Completed 2/2
$t2 = 4412
Finished Instruction lw 500 $t2 on Line 287

Clock Cycle 2004:
 Current CPU Blocking $t2
(sw, 640, 4412, 0, 0, 285, )(lw, 3712, $t0, 0, 0, 286, )
Started sw 640 4412 on Line 285
Completed 1/2
DRAM Request(Write) Issued for sw 1580 4412 on Line 288

Clock Cycle 2005:
 Current CPU Blocking 
(sw, 640, 4412, 1, 2, 285, )(lw, 3712, $t0, 0, 0, 286, )(sw, 1580, 4412, 0, 0, 288, )
Completed 2/2
Finished Instruction sw 640 4412 on Line 285
DRAM Request(Read) Issued for lw 3216 $t3 on Line 289

Clock Cycle 2006:
 Current CPU Blocking 
(lw, 3712, $t0, 0, 0, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )
Started lw 3712 $t0 on Line 286
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 24 $t4 on Line 290

Clock Cycle 2007:
 Current CPU Blocking 
(lw, 3712, $t0, 1, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )
Completed 2/22
DRAM Request(Write) Issued for sw 2472 0 on Line 291

Clock Cycle 2008:
 Current CPU Blocking 
(lw, 3712, $t0, 2, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )
Completed 3/22
DRAM Request(Write) Issued for sw 2848 4412 on Line 292

Clock Cycle 2009:
 Current CPU Blocking 
(lw, 3712, $t0, 3, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 4/22

Clock Cycle 2010:
 Current CPU Blocking $t0
(lw, 3712, $t0, 4, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 5/22

Clock Cycle 2011:
 Current CPU Blocking $t0
(lw, 3712, $t0, 5, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 6/22

Clock Cycle 2012:
 Current CPU Blocking $t0
(lw, 3712, $t0, 6, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 7/22

Clock Cycle 2013:
 Current CPU Blocking $t0
(lw, 3712, $t0, 7, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 8/22

Clock Cycle 2014:
 Current CPU Blocking $t0
(lw, 3712, $t0, 8, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 9/22

Clock Cycle 2015:
 Current CPU Blocking $t0
(lw, 3712, $t0, 9, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 10/22
Memory at 500 = 4412
Memory at 640 = 4412

Clock Cycle 2016:
 Current CPU Blocking $t0
(lw, 3712, $t0, 10, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 11/22

Clock Cycle 2017:
 Current CPU Blocking $t0
(lw, 3712, $t0, 11, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 12/22

Clock Cycle 2018:
 Current CPU Blocking $t0
(lw, 3712, $t0, 12, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 13/22

Clock Cycle 2019:
 Current CPU Blocking $t0
(lw, 3712, $t0, 13, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 14/22

Clock Cycle 2020:
 Current CPU Blocking $t0
(lw, 3712, $t0, 14, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 15/22

Clock Cycle 2021:
 Current CPU Blocking $t0
(lw, 3712, $t0, 15, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 16/22

Clock Cycle 2022:
 Current CPU Blocking $t0
(lw, 3712, $t0, 16, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 17/22

Clock Cycle 2023:
 Current CPU Blocking $t0
(lw, 3712, $t0, 17, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 18/22

Clock Cycle 2024:
 Current CPU Blocking $t0
(lw, 3712, $t0, 18, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 19/22

Clock Cycle 2025:
 Current CPU Blocking $t0
(lw, 3712, $t0, 19, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 20/22

Clock Cycle 2026:
 Current CPU Blocking $t0
(lw, 3712, $t0, 20, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 21/22

Clock Cycle 2027:
 Current CPU Blocking $t0
(lw, 3712, $t0, 21, 22, 286, )(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3712 $t0 on Line 286

Clock Cycle 2028:
 Current CPU Blocking $t0
(lw, 3216, $t3, 0, 0, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Started lw 3216 $t3 on Line 289
Completed 1/2
addi$t0,$t2,3340
$t0 = 7752

Clock Cycle 2029:
 Current CPU Blocking 
(lw, 3216, $t3, 1, 2, 289, )(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3216 $t3 on Line 289
DRAM Request(Read) Issued for lw 2656 $t0 on Line 294

Clock Cycle 2030:
 Current CPU Blocking 
(sw, 1580, 4412, 0, 0, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Started sw 1580 4412 on Line 288
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 2031:
 Current CPU Blocking $t4
(sw, 1580, 4412, 1, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 2/12

Clock Cycle 2032:
 Current CPU Blocking $t4
(sw, 1580, 4412, 2, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 3/12

Clock Cycle 2033:
 Current CPU Blocking $t4
(sw, 1580, 4412, 3, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 4/12

Clock Cycle 2034:
 Current CPU Blocking $t4
(sw, 1580, 4412, 4, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 5/12

Clock Cycle 2035:
 Current CPU Blocking $t4
(sw, 1580, 4412, 5, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 6/12

Clock Cycle 2036:
 Current CPU Blocking $t4
(sw, 1580, 4412, 6, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 7/12

Clock Cycle 2037:
 Current CPU Blocking $t4
(sw, 1580, 4412, 7, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 8/12

Clock Cycle 2038:
 Current CPU Blocking $t4
(sw, 1580, 4412, 8, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 9/12

Clock Cycle 2039:
 Current CPU Blocking $t4
(sw, 1580, 4412, 9, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 10/12

Clock Cycle 2040:
 Current CPU Blocking $t4
(sw, 1580, 4412, 10, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 11/12

Clock Cycle 2041:
 Current CPU Blocking $t4
(sw, 1580, 4412, 11, 12, 288, )(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 12/12
Finished Instruction sw 1580 4412 on Line 288

Clock Cycle 2042:
 Current CPU Blocking $t4
(lw, 24, $t4, 0, 0, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Started lw 24 $t4 on Line 290
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2043:
 Current CPU Blocking $t4
(lw, 24, $t4, 1, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 2/22

Clock Cycle 2044:
 Current CPU Blocking $t4
(lw, 24, $t4, 2, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 3/22

Clock Cycle 2045:
 Current CPU Blocking $t4
(lw, 24, $t4, 3, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 4/22

Clock Cycle 2046:
 Current CPU Blocking $t4
(lw, 24, $t4, 4, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 5/22

Clock Cycle 2047:
 Current CPU Blocking $t4
(lw, 24, $t4, 5, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 6/22

Clock Cycle 2048:
 Current CPU Blocking $t4
(lw, 24, $t4, 6, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 7/22

Clock Cycle 2049:
 Current CPU Blocking $t4
(lw, 24, $t4, 7, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 8/22

Clock Cycle 2050:
 Current CPU Blocking $t4
(lw, 24, $t4, 8, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 9/22

Clock Cycle 2051:
 Current CPU Blocking $t4
(lw, 24, $t4, 9, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 10/22
Memory at 1580 = 4412

Clock Cycle 2052:
 Current CPU Blocking $t4
(lw, 24, $t4, 10, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 11/22

Clock Cycle 2053:
 Current CPU Blocking $t4
(lw, 24, $t4, 11, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 12/22

Clock Cycle 2054:
 Current CPU Blocking $t4
(lw, 24, $t4, 12, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 13/22

Clock Cycle 2055:
 Current CPU Blocking $t4
(lw, 24, $t4, 13, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 14/22

Clock Cycle 2056:
 Current CPU Blocking $t4
(lw, 24, $t4, 14, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 15/22

Clock Cycle 2057:
 Current CPU Blocking $t4
(lw, 24, $t4, 15, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 16/22

Clock Cycle 2058:
 Current CPU Blocking $t4
(lw, 24, $t4, 16, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 17/22

Clock Cycle 2059:
 Current CPU Blocking $t4
(lw, 24, $t4, 17, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 18/22

Clock Cycle 2060:
 Current CPU Blocking $t4
(lw, 24, $t4, 18, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 19/22

Clock Cycle 2061:
 Current CPU Blocking $t4
(lw, 24, $t4, 19, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 20/22

Clock Cycle 2062:
 Current CPU Blocking $t4
(lw, 24, $t4, 20, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 21/22

Clock Cycle 2063:
 Current CPU Blocking $t4
(lw, 24, $t4, 21, 22, 290, )(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 22/22
$t4 = 0
Finished Instruction lw 24 $t4 on Line 290

Clock Cycle 2064:
 Current CPU Blocking $t4
(sw, 2472, 0, 0, 0, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Started sw 2472 0 on Line 291
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t4,3436
$t2 = 3436

Clock Cycle 2065:
 Current CPU Blocking 
(sw, 2472, 0, 1, 12, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )
Completed 2/12
DRAM Request(Read) Issued for lw 3000 $t3 on Line 296

Clock Cycle 2066:
 Current CPU Blocking 
(sw, 2472, 0, 2, 12, 291, )(sw, 2848, 4412, 0, 0, 292, )(lw, 2656, $t0, 0, 0, 294, )(lw, 3000, $t3, 0, 0, 296, )
Completed 3/12

Clock Cycle 2067:
 Current CPU Blocking $t0
(sw, 2472, 0, 3, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 4/12

Clock Cycle 2068:
 Current CPU Blocking $t0
(sw, 2472, 0, 4, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 5/12

Clock Cycle 2069:
 Current CPU Blocking $t0
(sw, 2472, 0, 5, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 6/12

Clock Cycle 2070:
 Current CPU Blocking $t0
(sw, 2472, 0, 6, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 7/12

Clock Cycle 2071:
 Current CPU Blocking $t0
(sw, 2472, 0, 7, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 8/12

Clock Cycle 2072:
 Current CPU Blocking $t0
(sw, 2472, 0, 8, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 9/12

Clock Cycle 2073:
 Current CPU Blocking $t0
(sw, 2472, 0, 9, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 10/12

Clock Cycle 2074:
 Current CPU Blocking $t0
(sw, 2472, 0, 10, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 11/12

Clock Cycle 2075:
 Current CPU Blocking $t0
(sw, 2472, 0, 11, 12, 291, )(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 12/12
Finished Instruction sw 2472 0 on Line 291

Clock Cycle 2076:
 Current CPU Blocking $t0
(lw, 2656, $t0, 0, 0, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Started lw 2656 $t0 on Line 294
Completed 1/2

Clock Cycle 2077:
 Current CPU Blocking $t0
(lw, 2656, $t0, 1, 2, 294, )(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2656 $t0 on Line 294

Clock Cycle 2078:
 Current CPU Blocking $t0
(sw, 2848, 4412, 0, 0, 292, )(lw, 3000, $t3, 0, 0, 296, )
Started sw 2848 4412 on Line 292
Completed 1/2
addi$t0,$t4,3860
$t0 = 3860

Clock Cycle 2079:
 Current CPU Blocking 
(sw, 2848, 4412, 1, 2, 292, )(lw, 3000, $t3, 0, 0, 296, )
Completed 2/2
Finished Instruction sw 2848 4412 on Line 292
addi$t1,$t4,2544
$t1 = 2544

Clock Cycle 2080:
 Current CPU Blocking 
(lw, 3000, $t3, 0, 0, 296, )
Started lw 3000 $t3 on Line 296
Completed 1/2

Clock Cycle 2081:
 Current CPU Blocking $t3
(lw, 3000, $t3, 1, 2, 296, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3000 $t3 on Line 296

Clock Cycle 2082:
 Current CPU Blocking $t3

addi$t2,$t3,2020
$t2 = 2020

Clock Cycle 2083:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2188 0 on Line 300

Clock Cycle 2084:
 Current CPU Blocking 
(sw, 2188, 0, 0, 0, 300, )
Started sw 2188 0 on Line 300
Completed 1/2
DRAM Request(Read) Issued for lw 1336 $t3 on Line 301

Clock Cycle 2085:
 Current CPU Blocking 
(sw, 2188, 0, 1, 2, 300, )(lw, 1336, $t3, 0, 0, 301, )
Completed 2/2
Finished Instruction sw 2188 0 on Line 300
DRAM Request(Write) Issued for sw 1892 3860 on Line 302

Clock Cycle 2086:
 Current CPU Blocking 
(lw, 1336, $t3, 0, 0, 301, )(sw, 1892, 3860, 0, 0, 302, )
Started lw 1336 $t3 on Line 301
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 788 2020 on Line 303

Clock Cycle 2087:
 Current CPU Blocking 
(lw, 1336, $t3, 1, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 788, 2020, 0, 0, 303, )
Completed 2/22
DRAM Request(Write) Issued for sw 1344 2544 on Line 304

Clock Cycle 2088:
 Current CPU Blocking 
(lw, 1336, $t3, 2, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )
Completed 3/22
DRAM Request(Read) Issued for lw 756 $t1 on Line 305

Clock Cycle 2089:
 Current CPU Blocking 
(lw, 1336, $t3, 3, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 4/22

Clock Cycle 2090:
 Current CPU Blocking $t3
(lw, 1336, $t3, 4, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 5/22

Clock Cycle 2091:
 Current CPU Blocking $t3
(lw, 1336, $t3, 5, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 6/22

Clock Cycle 2092:
 Current CPU Blocking $t3
(lw, 1336, $t3, 6, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 7/22

Clock Cycle 2093:
 Current CPU Blocking $t3
(lw, 1336, $t3, 7, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 8/22

Clock Cycle 2094:
 Current CPU Blocking $t3
(lw, 1336, $t3, 8, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 9/22

Clock Cycle 2095:
 Current CPU Blocking $t3
(lw, 1336, $t3, 9, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 10/22
Memory at 2848 = 4412

Clock Cycle 2096:
 Current CPU Blocking $t3
(lw, 1336, $t3, 10, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 11/22

Clock Cycle 2097:
 Current CPU Blocking $t3
(lw, 1336, $t3, 11, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 12/22

Clock Cycle 2098:
 Current CPU Blocking $t3
(lw, 1336, $t3, 12, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 13/22

Clock Cycle 2099:
 Current CPU Blocking $t3
(lw, 1336, $t3, 13, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 14/22

Clock Cycle 2100:
 Current CPU Blocking $t3
(lw, 1336, $t3, 14, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 15/22

Clock Cycle 2101:
 Current CPU Blocking $t3
(lw, 1336, $t3, 15, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 16/22

Clock Cycle 2102:
 Current CPU Blocking $t3
(lw, 1336, $t3, 16, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 17/22

Clock Cycle 2103:
 Current CPU Blocking $t3
(lw, 1336, $t3, 17, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 18/22

Clock Cycle 2104:
 Current CPU Blocking $t3
(lw, 1336, $t3, 18, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 19/22

Clock Cycle 2105:
 Current CPU Blocking $t3
(lw, 1336, $t3, 19, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 20/22

Clock Cycle 2106:
 Current CPU Blocking $t3
(lw, 1336, $t3, 20, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 21/22

Clock Cycle 2107:
 Current CPU Blocking $t3
(lw, 1336, $t3, 21, 22, 301, )(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1336 $t3 on Line 301

Clock Cycle 2108:
 Current CPU Blocking $t3
(sw, 1892, 3860, 0, 0, 302, )(sw, 1344, 2544, 0, 0, 304, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Started sw 1892 3860 on Line 302
Completed 1/2
DRAM Request(Read) Issued for lw 1636 $t3 on Line 306

Clock Cycle 2109:
 Current CPU Blocking 
(sw, 1892, 3860, 1, 2, 302, )(sw, 1344, 2544, 0, 0, 304, )(lw, 1636, $t3, 0, 0, 306, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 2/2
Finished Instruction sw 1892 3860 on Line 302
addi$t2,$t2,568
$t2 = 2588

Clock Cycle 2110:
 Current CPU Blocking 
(sw, 1344, 2544, 0, 0, 304, )(lw, 1636, $t3, 0, 0, 306, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Started sw 1344 2544 on Line 304
Completed 1/2

Clock Cycle 2111:
 Current CPU Blocking $t3
(sw, 1344, 2544, 1, 2, 304, )(lw, 1636, $t3, 0, 0, 306, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 2/2
Finished Instruction sw 1344 2544 on Line 304

Clock Cycle 2112:
 Current CPU Blocking $t3
(lw, 1636, $t3, 0, 0, 306, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Started lw 1636 $t3 on Line 306
Completed 1/2

Clock Cycle 2113:
 Current CPU Blocking $t3
(lw, 1636, $t3, 1, 2, 306, )(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1636 $t3 on Line 306

Clock Cycle 2114:
 Current CPU Blocking $t3
(sw, 788, 2020, 0, 0, 303, )(lw, 756, $t1, 0, 0, 305, )
Started sw 788 2020 on Line 303
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 40 0 on Line 308

Clock Cycle 2115:
 Current CPU Blocking 
(sw, 788, 2020, 1, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 2/22
addi$t4,$t4,1276
$t4 = 1276

Clock Cycle 2116:
 Current CPU Blocking 
(sw, 788, 2020, 2, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 3/22

Clock Cycle 2117:
 Current CPU Blocking $t1
(sw, 788, 2020, 3, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 4/22

Clock Cycle 2118:
 Current CPU Blocking $t1
(sw, 788, 2020, 4, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 5/22

Clock Cycle 2119:
 Current CPU Blocking $t1
(sw, 788, 2020, 5, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 6/22

Clock Cycle 2120:
 Current CPU Blocking $t1
(sw, 788, 2020, 6, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 7/22

Clock Cycle 2121:
 Current CPU Blocking $t1
(sw, 788, 2020, 7, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 8/22

Clock Cycle 2122:
 Current CPU Blocking $t1
(sw, 788, 2020, 8, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 9/22

Clock Cycle 2123:
 Current CPU Blocking $t1
(sw, 788, 2020, 9, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 10/22
Memory at 1344 = 2544
Memory at 1892 = 3860

Clock Cycle 2124:
 Current CPU Blocking $t1
(sw, 788, 2020, 10, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 11/22

Clock Cycle 2125:
 Current CPU Blocking $t1
(sw, 788, 2020, 11, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 12/22

Clock Cycle 2126:
 Current CPU Blocking $t1
(sw, 788, 2020, 12, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 13/22

Clock Cycle 2127:
 Current CPU Blocking $t1
(sw, 788, 2020, 13, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 14/22

Clock Cycle 2128:
 Current CPU Blocking $t1
(sw, 788, 2020, 14, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 15/22

Clock Cycle 2129:
 Current CPU Blocking $t1
(sw, 788, 2020, 15, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 16/22

Clock Cycle 2130:
 Current CPU Blocking $t1
(sw, 788, 2020, 16, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 17/22

Clock Cycle 2131:
 Current CPU Blocking $t1
(sw, 788, 2020, 17, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 18/22

Clock Cycle 2132:
 Current CPU Blocking $t1
(sw, 788, 2020, 18, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 19/22

Clock Cycle 2133:
 Current CPU Blocking $t1
(sw, 788, 2020, 19, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 20/22

Clock Cycle 2134:
 Current CPU Blocking $t1
(sw, 788, 2020, 20, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 21/22

Clock Cycle 2135:
 Current CPU Blocking $t1
(sw, 788, 2020, 21, 22, 303, )(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 22/22
Finished Instruction sw 788 2020 on Line 303

Clock Cycle 2136:
 Current CPU Blocking $t1
(lw, 756, $t1, 0, 0, 305, )(sw, 40, 0, 0, 0, 308, )
Started lw 756 $t1 on Line 305
Completed 1/2

Clock Cycle 2137:
 Current CPU Blocking $t1
(lw, 756, $t1, 1, 2, 305, )(sw, 40, 0, 0, 0, 308, )
Completed 2/2
$t1 = 0
Finished Instruction lw 756 $t1 on Line 305

Clock Cycle 2138:
 Current CPU Blocking $t1
(sw, 40, 0, 0, 0, 308, )
Started sw 40 0 on Line 308
Completed 1/2
addi$t1,$t2,2156
$t1 = 4744

Clock Cycle 2139:
 Current CPU Blocking 
(sw, 40, 0, 1, 2, 308, )
Completed 2/2
Finished Instruction sw 40 0 on Line 308
DRAM Request(Write) Issued for sw 3256 0 on Line 311

Clock Cycle 2140:
 Current CPU Blocking 
(sw, 3256, 0, 0, 0, 311, )
Started sw 3256 0 on Line 311
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1160 $t0 on Line 312

Clock Cycle 2141:
 Current CPU Blocking 
(sw, 3256, 0, 1, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 2/22

Clock Cycle 2142:
 Current CPU Blocking $t0
(sw, 3256, 0, 2, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 3/22

Clock Cycle 2143:
 Current CPU Blocking $t0
(sw, 3256, 0, 3, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 4/22

Clock Cycle 2144:
 Current CPU Blocking $t0
(sw, 3256, 0, 4, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 5/22

Clock Cycle 2145:
 Current CPU Blocking $t0
(sw, 3256, 0, 5, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 6/22

Clock Cycle 2146:
 Current CPU Blocking $t0
(sw, 3256, 0, 6, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 7/22

Clock Cycle 2147:
 Current CPU Blocking $t0
(sw, 3256, 0, 7, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 8/22

Clock Cycle 2148:
 Current CPU Blocking $t0
(sw, 3256, 0, 8, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 9/22

Clock Cycle 2149:
 Current CPU Blocking $t0
(sw, 3256, 0, 9, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 10/22
Memory at 788 = 2020

Clock Cycle 2150:
 Current CPU Blocking $t0
(sw, 3256, 0, 10, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 11/22

Clock Cycle 2151:
 Current CPU Blocking $t0
(sw, 3256, 0, 11, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 12/22

Clock Cycle 2152:
 Current CPU Blocking $t0
(sw, 3256, 0, 12, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 13/22

Clock Cycle 2153:
 Current CPU Blocking $t0
(sw, 3256, 0, 13, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 14/22

Clock Cycle 2154:
 Current CPU Blocking $t0
(sw, 3256, 0, 14, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 15/22

Clock Cycle 2155:
 Current CPU Blocking $t0
(sw, 3256, 0, 15, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 16/22

Clock Cycle 2156:
 Current CPU Blocking $t0
(sw, 3256, 0, 16, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 17/22

Clock Cycle 2157:
 Current CPU Blocking $t0
(sw, 3256, 0, 17, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 18/22

Clock Cycle 2158:
 Current CPU Blocking $t0
(sw, 3256, 0, 18, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 19/22

Clock Cycle 2159:
 Current CPU Blocking $t0
(sw, 3256, 0, 19, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 20/22

Clock Cycle 2160:
 Current CPU Blocking $t0
(sw, 3256, 0, 20, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 21/22

Clock Cycle 2161:
 Current CPU Blocking $t0
(sw, 3256, 0, 21, 22, 311, )(lw, 1160, $t0, 0, 0, 312, )
Completed 22/22
Finished Instruction sw 3256 0 on Line 311

Clock Cycle 2162:
 Current CPU Blocking $t0
(lw, 1160, $t0, 0, 0, 312, )
Started lw 1160 $t0 on Line 312
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2163:
 Current CPU Blocking $t0
(lw, 1160, $t0, 1, 22, 312, )
Completed 2/22

Clock Cycle 2164:
 Current CPU Blocking $t0
(lw, 1160, $t0, 2, 22, 312, )
Completed 3/22

Clock Cycle 2165:
 Current CPU Blocking $t0
(lw, 1160, $t0, 3, 22, 312, )
Completed 4/22

Clock Cycle 2166:
 Current CPU Blocking $t0
(lw, 1160, $t0, 4, 22, 312, )
Completed 5/22

Clock Cycle 2167:
 Current CPU Blocking $t0
(lw, 1160, $t0, 5, 22, 312, )
Completed 6/22

Clock Cycle 2168:
 Current CPU Blocking $t0
(lw, 1160, $t0, 6, 22, 312, )
Completed 7/22

Clock Cycle 2169:
 Current CPU Blocking $t0
(lw, 1160, $t0, 7, 22, 312, )
Completed 8/22

Clock Cycle 2170:
 Current CPU Blocking $t0
(lw, 1160, $t0, 8, 22, 312, )
Completed 9/22

Clock Cycle 2171:
 Current CPU Blocking $t0
(lw, 1160, $t0, 9, 22, 312, )
Completed 10/22

Clock Cycle 2172:
 Current CPU Blocking $t0
(lw, 1160, $t0, 10, 22, 312, )
Completed 11/22

Clock Cycle 2173:
 Current CPU Blocking $t0
(lw, 1160, $t0, 11, 22, 312, )
Completed 12/22

Clock Cycle 2174:
 Current CPU Blocking $t0
(lw, 1160, $t0, 12, 22, 312, )
Completed 13/22

Clock Cycle 2175:
 Current CPU Blocking $t0
(lw, 1160, $t0, 13, 22, 312, )
Completed 14/22

Clock Cycle 2176:
 Current CPU Blocking $t0
(lw, 1160, $t0, 14, 22, 312, )
Completed 15/22

Clock Cycle 2177:
 Current CPU Blocking $t0
(lw, 1160, $t0, 15, 22, 312, )
Completed 16/22

Clock Cycle 2178:
 Current CPU Blocking $t0
(lw, 1160, $t0, 16, 22, 312, )
Completed 17/22

Clock Cycle 2179:
 Current CPU Blocking $t0
(lw, 1160, $t0, 17, 22, 312, )
Completed 18/22

Clock Cycle 2180:
 Current CPU Blocking $t0
(lw, 1160, $t0, 18, 22, 312, )
Completed 19/22

Clock Cycle 2181:
 Current CPU Blocking $t0
(lw, 1160, $t0, 19, 22, 312, )
Completed 20/22

Clock Cycle 2182:
 Current CPU Blocking $t0
(lw, 1160, $t0, 20, 22, 312, )
Completed 21/22

Clock Cycle 2183:
 Current CPU Blocking $t0
(lw, 1160, $t0, 21, 22, 312, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1160 $t0 on Line 312

Clock Cycle 2184:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 264 0 on Line 313

Clock Cycle 2185:
 Current CPU Blocking 
(sw, 264, 0, 0, 0, 313, )
Started sw 264 0 on Line 313
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3636 0 on Line 314

Clock Cycle 2186:
 Current CPU Blocking 
(sw, 264, 0, 1, 12, 313, )(sw, 3636, 0, 0, 0, 314, )
Completed 2/12
DRAM Request(Read) Issued for lw 2780 $t1 on Line 315

Clock Cycle 2187:
 Current CPU Blocking 
(sw, 264, 0, 2, 12, 313, )(sw, 3636, 0, 0, 0, 314, )(lw, 2780, $t1, 0, 0, 315, )
Completed 3/12
addi$t0,$t3,8
$t0 = 8

Clock Cycle 2188:
 Current CPU Blocking 
(sw, 264, 0, 3, 12, 313, )(sw, 3636, 0, 0, 0, 314, )(lw, 2780, $t1, 0, 0, 315, )
Completed 4/12
addi$t2,$t2,3084
$t2 = 5672

Clock Cycle 2189:
 Current CPU Blocking 
(sw, 264, 0, 4, 12, 313, )(sw, 3636, 0, 0, 0, 314, )(lw, 2780, $t1, 0, 0, 315, )
Completed 5/12
DRAM Request(Read) Issued for lw 3116 $t4 on Line 318

Clock Cycle 2190:
 Current CPU Blocking 
(sw, 264, 0, 5, 12, 313, )(sw, 3636, 0, 0, 0, 314, )(lw, 2780, $t1, 0, 0, 315, )(lw, 3116, $t4, 0, 0, 318, )
Completed 6/12
DRAM Request(Read) Issued for lw 3048 $t0 on Line 319

Clock Cycle 2191:
 Current CPU Blocking 
(sw, 264, 0, 6, 12, 313, )(sw, 3636, 0, 0, 0, 314, )(lw, 2780, $t1, 0, 0, 315, )(lw, 3116, $t4, 0, 0, 318, )(lw, 3048, $t0, 0, 0, 319, )
Completed 7/12

Clock Cycle 2192:
 Current CPU Blocking $t0
(sw, 264, 0, 7, 12, 313, )(lw, 2780, $t1, 0, 0, 315, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 3048, $t0, 0, 0, 319, )
Completed 8/12

Clock Cycle 2193:
 Current CPU Blocking $t0
(sw, 264, 0, 8, 12, 313, )(lw, 2780, $t1, 0, 0, 315, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 3048, $t0, 0, 0, 319, )
Completed 9/12

Clock Cycle 2194:
 Current CPU Blocking $t0
(sw, 264, 0, 9, 12, 313, )(lw, 2780, $t1, 0, 0, 315, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 3048, $t0, 0, 0, 319, )
Completed 10/12

Clock Cycle 2195:
 Current CPU Blocking $t0
(sw, 264, 0, 10, 12, 313, )(lw, 2780, $t1, 0, 0, 315, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 3048, $t0, 0, 0, 319, )
Completed 11/12

Clock Cycle 2196:
 Current CPU Blocking $t0
(sw, 264, 0, 11, 12, 313, )(lw, 2780, $t1, 0, 0, 315, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 3048, $t0, 0, 0, 319, )
Completed 12/12
Finished Instruction sw 264 0 on Line 313

Clock Cycle 2197:
 Current CPU Blocking $t0
(lw, 2780, $t1, 0, 0, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Started lw 2780 $t1 on Line 315
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2198:
 Current CPU Blocking $t0
(lw, 2780, $t1, 1, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 2/22

Clock Cycle 2199:
 Current CPU Blocking $t0
(lw, 2780, $t1, 2, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 3/22

Clock Cycle 2200:
 Current CPU Blocking $t0
(lw, 2780, $t1, 3, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 4/22

Clock Cycle 2201:
 Current CPU Blocking $t0
(lw, 2780, $t1, 4, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 5/22

Clock Cycle 2202:
 Current CPU Blocking $t0
(lw, 2780, $t1, 5, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 6/22

Clock Cycle 2203:
 Current CPU Blocking $t0
(lw, 2780, $t1, 6, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 7/22

Clock Cycle 2204:
 Current CPU Blocking $t0
(lw, 2780, $t1, 7, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 8/22

Clock Cycle 2205:
 Current CPU Blocking $t0
(lw, 2780, $t1, 8, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 9/22

Clock Cycle 2206:
 Current CPU Blocking $t0
(lw, 2780, $t1, 9, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 10/22

Clock Cycle 2207:
 Current CPU Blocking $t0
(lw, 2780, $t1, 10, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 11/22

Clock Cycle 2208:
 Current CPU Blocking $t0
(lw, 2780, $t1, 11, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 12/22

Clock Cycle 2209:
 Current CPU Blocking $t0
(lw, 2780, $t1, 12, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 13/22

Clock Cycle 2210:
 Current CPU Blocking $t0
(lw, 2780, $t1, 13, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 14/22

Clock Cycle 2211:
 Current CPU Blocking $t0
(lw, 2780, $t1, 14, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 15/22

Clock Cycle 2212:
 Current CPU Blocking $t0
(lw, 2780, $t1, 15, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 16/22

Clock Cycle 2213:
 Current CPU Blocking $t0
(lw, 2780, $t1, 16, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 17/22

Clock Cycle 2214:
 Current CPU Blocking $t0
(lw, 2780, $t1, 17, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 18/22

Clock Cycle 2215:
 Current CPU Blocking $t0
(lw, 2780, $t1, 18, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 19/22

Clock Cycle 2216:
 Current CPU Blocking $t0
(lw, 2780, $t1, 19, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 20/22

Clock Cycle 2217:
 Current CPU Blocking $t0
(lw, 2780, $t1, 20, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 21/22

Clock Cycle 2218:
 Current CPU Blocking $t0
(lw, 2780, $t1, 21, 22, 315, )(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2780 $t1 on Line 315

Clock Cycle 2219:
 Current CPU Blocking $t0
(lw, 3048, $t0, 0, 0, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Started lw 3048 $t0 on Line 319
Completed 1/2

Clock Cycle 2220:
 Current CPU Blocking $t0
(lw, 3048, $t0, 1, 2, 319, )(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3048 $t0 on Line 319

Clock Cycle 2221:
 Current CPU Blocking $t0
(sw, 3636, 0, 0, 0, 314, )(lw, 3116, $t4, 0, 0, 318, )
Started sw 3636 0 on Line 314
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1256 $t0 on Line 320

Clock Cycle 2222:
 Current CPU Blocking 
(sw, 3636, 0, 1, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 2/12
addi$t2,$t2,1472
$t2 = 7144

Clock Cycle 2223:
 Current CPU Blocking 
(sw, 3636, 0, 2, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 3/12

Clock Cycle 2224:
 Current CPU Blocking $t0
(sw, 3636, 0, 3, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 4/12

Clock Cycle 2225:
 Current CPU Blocking $t0
(sw, 3636, 0, 4, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 5/12

Clock Cycle 2226:
 Current CPU Blocking $t0
(sw, 3636, 0, 5, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 6/12

Clock Cycle 2227:
 Current CPU Blocking $t0
(sw, 3636, 0, 6, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 7/12

Clock Cycle 2228:
 Current CPU Blocking $t0
(sw, 3636, 0, 7, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 8/12

Clock Cycle 2229:
 Current CPU Blocking $t0
(sw, 3636, 0, 8, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 9/12

Clock Cycle 2230:
 Current CPU Blocking $t0
(sw, 3636, 0, 9, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 10/12

Clock Cycle 2231:
 Current CPU Blocking $t0
(sw, 3636, 0, 10, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 11/12

Clock Cycle 2232:
 Current CPU Blocking $t0
(sw, 3636, 0, 11, 12, 314, )(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 12/12
Finished Instruction sw 3636 0 on Line 314

Clock Cycle 2233:
 Current CPU Blocking $t0
(lw, 3116, $t4, 0, 0, 318, )(lw, 1256, $t0, 0, 0, 320, )
Started lw 3116 $t4 on Line 318
Completed 1/2

Clock Cycle 2234:
 Current CPU Blocking $t0
(lw, 3116, $t4, 1, 2, 318, )(lw, 1256, $t0, 0, 0, 320, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3116 $t4 on Line 318

Clock Cycle 2235:
 Current CPU Blocking $t0
(lw, 1256, $t0, 0, 0, 320, )
Started lw 1256 $t0 on Line 320
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2236:
 Current CPU Blocking $t0
(lw, 1256, $t0, 1, 22, 320, )
Completed 2/22

Clock Cycle 2237:
 Current CPU Blocking $t0
(lw, 1256, $t0, 2, 22, 320, )
Completed 3/22

Clock Cycle 2238:
 Current CPU Blocking $t0
(lw, 1256, $t0, 3, 22, 320, )
Completed 4/22

Clock Cycle 2239:
 Current CPU Blocking $t0
(lw, 1256, $t0, 4, 22, 320, )
Completed 5/22

Clock Cycle 2240:
 Current CPU Blocking $t0
(lw, 1256, $t0, 5, 22, 320, )
Completed 6/22

Clock Cycle 2241:
 Current CPU Blocking $t0
(lw, 1256, $t0, 6, 22, 320, )
Completed 7/22

Clock Cycle 2242:
 Current CPU Blocking $t0
(lw, 1256, $t0, 7, 22, 320, )
Completed 8/22

Clock Cycle 2243:
 Current CPU Blocking $t0
(lw, 1256, $t0, 8, 22, 320, )
Completed 9/22

Clock Cycle 2244:
 Current CPU Blocking $t0
(lw, 1256, $t0, 9, 22, 320, )
Completed 10/22

Clock Cycle 2245:
 Current CPU Blocking $t0
(lw, 1256, $t0, 10, 22, 320, )
Completed 11/22

Clock Cycle 2246:
 Current CPU Blocking $t0
(lw, 1256, $t0, 11, 22, 320, )
Completed 12/22

Clock Cycle 2247:
 Current CPU Blocking $t0
(lw, 1256, $t0, 12, 22, 320, )
Completed 13/22

Clock Cycle 2248:
 Current CPU Blocking $t0
(lw, 1256, $t0, 13, 22, 320, )
Completed 14/22

Clock Cycle 2249:
 Current CPU Blocking $t0
(lw, 1256, $t0, 14, 22, 320, )
Completed 15/22

Clock Cycle 2250:
 Current CPU Blocking $t0
(lw, 1256, $t0, 15, 22, 320, )
Completed 16/22

Clock Cycle 2251:
 Current CPU Blocking $t0
(lw, 1256, $t0, 16, 22, 320, )
Completed 17/22

Clock Cycle 2252:
 Current CPU Blocking $t0
(lw, 1256, $t0, 17, 22, 320, )
Completed 18/22

Clock Cycle 2253:
 Current CPU Blocking $t0
(lw, 1256, $t0, 18, 22, 320, )
Completed 19/22

Clock Cycle 2254:
 Current CPU Blocking $t0
(lw, 1256, $t0, 19, 22, 320, )
Completed 20/22

Clock Cycle 2255:
 Current CPU Blocking $t0
(lw, 1256, $t0, 20, 22, 320, )
Completed 21/22

Clock Cycle 2256:
 Current CPU Blocking $t0
(lw, 1256, $t0, 21, 22, 320, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1256 $t0 on Line 320

Clock Cycle 2257:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 2752 0 on Line 322

Clock Cycle 2258:
 Current CPU Blocking 
(sw, 2752, 0, 0, 0, 322, )
Started sw 2752 0 on Line 322
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2880 0 on Line 323

Clock Cycle 2259:
 Current CPU Blocking 
(sw, 2752, 0, 1, 12, 322, )(sw, 2880, 0, 0, 0, 323, )
Completed 2/12
DRAM Request(Read) Issued for lw 2196 $t0 on Line 324

Clock Cycle 2260:
 Current CPU Blocking 
(sw, 2752, 0, 2, 12, 322, )(sw, 2880, 0, 0, 0, 323, )(lw, 2196, $t0, 0, 0, 324, )
Completed 3/12
addi$t4,$t4,2904
$t4 = 2904

Clock Cycle 2261:
 Current CPU Blocking 
(sw, 2752, 0, 3, 12, 322, )(sw, 2880, 0, 0, 0, 323, )(lw, 2196, $t0, 0, 0, 324, )
Completed 4/12
DRAM Request(Read) Issued for lw 808 $t2 on Line 326

Clock Cycle 2262:
 Current CPU Blocking 
(sw, 2752, 0, 4, 12, 322, )(sw, 2880, 0, 0, 0, 323, )(lw, 2196, $t0, 0, 0, 324, )(lw, 808, $t2, 0, 0, 326, )
Completed 5/12

Clock Cycle 2263:
 Current CPU Blocking $t0
(sw, 2752, 0, 5, 12, 322, )(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 6/12

Clock Cycle 2264:
 Current CPU Blocking $t0
(sw, 2752, 0, 6, 12, 322, )(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 7/12

Clock Cycle 2265:
 Current CPU Blocking $t0
(sw, 2752, 0, 7, 12, 322, )(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 8/12

Clock Cycle 2266:
 Current CPU Blocking $t0
(sw, 2752, 0, 8, 12, 322, )(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 9/12

Clock Cycle 2267:
 Current CPU Blocking $t0
(sw, 2752, 0, 9, 12, 322, )(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 10/12

Clock Cycle 2268:
 Current CPU Blocking $t0
(sw, 2752, 0, 10, 12, 322, )(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 11/12

Clock Cycle 2269:
 Current CPU Blocking $t0
(sw, 2752, 0, 11, 12, 322, )(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 12/12
Finished Instruction sw 2752 0 on Line 322

Clock Cycle 2270:
 Current CPU Blocking $t0
(lw, 2196, $t0, 0, 0, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Started lw 2196 $t0 on Line 324
Completed 1/2

Clock Cycle 2271:
 Current CPU Blocking $t0
(lw, 2196, $t0, 1, 2, 324, )(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2196 $t0 on Line 324

Clock Cycle 2272:
 Current CPU Blocking $t0
(sw, 2880, 0, 0, 0, 323, )(lw, 808, $t2, 0, 0, 326, )
Started sw 2880 0 on Line 323
Completed 1/2
addi$t0,$t3,2076
$t0 = 2076

Clock Cycle 2273:
 Current CPU Blocking 
(sw, 2880, 0, 1, 2, 323, )(lw, 808, $t2, 0, 0, 326, )
Completed 2/2
Finished Instruction sw 2880 0 on Line 323
addi$t4,$t0,836
$t4 = 2912

Clock Cycle 2274:
 Current CPU Blocking 
(lw, 808, $t2, 0, 0, 326, )
Started lw 808 $t2 on Line 326
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2275:
 Current CPU Blocking $t2
(lw, 808, $t2, 1, 22, 326, )
Completed 2/22

Clock Cycle 2276:
 Current CPU Blocking $t2
(lw, 808, $t2, 2, 22, 326, )
Completed 3/22

Clock Cycle 2277:
 Current CPU Blocking $t2
(lw, 808, $t2, 3, 22, 326, )
Completed 4/22

Clock Cycle 2278:
 Current CPU Blocking $t2
(lw, 808, $t2, 4, 22, 326, )
Completed 5/22

Clock Cycle 2279:
 Current CPU Blocking $t2
(lw, 808, $t2, 5, 22, 326, )
Completed 6/22

Clock Cycle 2280:
 Current CPU Blocking $t2
(lw, 808, $t2, 6, 22, 326, )
Completed 7/22

Clock Cycle 2281:
 Current CPU Blocking $t2
(lw, 808, $t2, 7, 22, 326, )
Completed 8/22

Clock Cycle 2282:
 Current CPU Blocking $t2
(lw, 808, $t2, 8, 22, 326, )
Completed 9/22

Clock Cycle 2283:
 Current CPU Blocking $t2
(lw, 808, $t2, 9, 22, 326, )
Completed 10/22

Clock Cycle 2284:
 Current CPU Blocking $t2
(lw, 808, $t2, 10, 22, 326, )
Completed 11/22

Clock Cycle 2285:
 Current CPU Blocking $t2
(lw, 808, $t2, 11, 22, 326, )
Completed 12/22

Clock Cycle 2286:
 Current CPU Blocking $t2
(lw, 808, $t2, 12, 22, 326, )
Completed 13/22

Clock Cycle 2287:
 Current CPU Blocking $t2
(lw, 808, $t2, 13, 22, 326, )
Completed 14/22

Clock Cycle 2288:
 Current CPU Blocking $t2
(lw, 808, $t2, 14, 22, 326, )
Completed 15/22

Clock Cycle 2289:
 Current CPU Blocking $t2
(lw, 808, $t2, 15, 22, 326, )
Completed 16/22

Clock Cycle 2290:
 Current CPU Blocking $t2
(lw, 808, $t2, 16, 22, 326, )
Completed 17/22

Clock Cycle 2291:
 Current CPU Blocking $t2
(lw, 808, $t2, 17, 22, 326, )
Completed 18/22

Clock Cycle 2292:
 Current CPU Blocking $t2
(lw, 808, $t2, 18, 22, 326, )
Completed 19/22

Clock Cycle 2293:
 Current CPU Blocking $t2
(lw, 808, $t2, 19, 22, 326, )
Completed 20/22

Clock Cycle 2294:
 Current CPU Blocking $t2
(lw, 808, $t2, 20, 22, 326, )
Completed 21/22

Clock Cycle 2295:
 Current CPU Blocking $t2
(lw, 808, $t2, 21, 22, 326, )
Completed 22/22
$t2 = 0
Finished Instruction lw 808 $t2 on Line 326

Clock Cycle 2296:
 Current CPU Blocking $t2

addi$t2,$t1,2960
$t2 = 2960

Clock Cycle 2297:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2824 2076 on Line 330

Clock Cycle 2298:
 Current CPU Blocking 
(sw, 2824, 2076, 0, 0, 330, )
Started sw 2824 2076 on Line 330
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1176 $t2 on Line 331

Clock Cycle 2299:
 Current CPU Blocking 
(sw, 2824, 2076, 1, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )
Completed 2/12
DRAM Request(Write) Issued for sw 3676 2076 on Line 332

Clock Cycle 2300:
 Current CPU Blocking 
(sw, 2824, 2076, 2, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )(sw, 3676, 2076, 0, 0, 332, )
Completed 3/12
DRAM Request(Write) Issued for sw 1644 0 on Line 333

Clock Cycle 2301:
 Current CPU Blocking 
(sw, 2824, 2076, 3, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )(sw, 3676, 2076, 0, 0, 332, )(sw, 1644, 0, 0, 0, 333, )
Completed 4/12
addi$t0,$t0,3304
$t0 = 5380

Clock Cycle 2302:
 Current CPU Blocking 
(sw, 2824, 2076, 4, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )(sw, 3676, 2076, 0, 0, 332, )(sw, 1644, 0, 0, 0, 333, )
Completed 5/12
addi$t3,$t4,2556
$t3 = 5468

Clock Cycle 2303:
 Current CPU Blocking 
(sw, 2824, 2076, 5, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )(sw, 3676, 2076, 0, 0, 332, )(sw, 1644, 0, 0, 0, 333, )
Completed 6/12
addi$t1,$t3,1108
$t1 = 6576

Clock Cycle 2304:
 Current CPU Blocking 
(sw, 2824, 2076, 6, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )(sw, 3676, 2076, 0, 0, 332, )(sw, 1644, 0, 0, 0, 333, )
Completed 7/12
DRAM Request(Read) Issued for lw 1664 $t1 on Line 337

Clock Cycle 2305:
 Current CPU Blocking 
(sw, 2824, 2076, 7, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )(sw, 3676, 2076, 0, 0, 332, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 8/12
DRAM Request(Read) Issued for lw 3676 $t0 on Line 338

Clock Cycle 2306:
 Current CPU Blocking 
(sw, 2824, 2076, 8, 12, 330, )(lw, 1176, $t2, 0, 0, 331, )(sw, 3676, 2076, 0, 0, 332, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )(lw, 3676, $t0, 0, 0, 338, )
Completed 9/12

Clock Cycle 2307:
 Current CPU Blocking $t0
(sw, 2824, 2076, 9, 12, 330, )(sw, 3676, 2076, 0, 0, 332, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )(lw, 3676, $t0, 0, 0, 338, )
Completed 10/12

Clock Cycle 2308:
 Current CPU Blocking $t0
(sw, 2824, 2076, 10, 12, 330, )(sw, 3676, 2076, 0, 0, 332, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )(lw, 3676, $t0, 0, 0, 338, )
Completed 11/12

Clock Cycle 2309:
 Current CPU Blocking $t0
(sw, 2824, 2076, 11, 12, 330, )(sw, 3676, 2076, 0, 0, 332, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )(lw, 3676, $t0, 0, 0, 338, )
Completed 12/12
Finished Instruction sw 2824 2076 on Line 330

Clock Cycle 2310:
 Current CPU Blocking $t0
(sw, 3676, 2076, 0, 0, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Started sw 3676 2076 on Line 332
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2311:
 Current CPU Blocking $t0
(sw, 3676, 2076, 1, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 2/22

Clock Cycle 2312:
 Current CPU Blocking $t0
(sw, 3676, 2076, 2, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 3/22

Clock Cycle 2313:
 Current CPU Blocking $t0
(sw, 3676, 2076, 3, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 4/22

Clock Cycle 2314:
 Current CPU Blocking $t0
(sw, 3676, 2076, 4, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 5/22

Clock Cycle 2315:
 Current CPU Blocking $t0
(sw, 3676, 2076, 5, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 6/22

Clock Cycle 2316:
 Current CPU Blocking $t0
(sw, 3676, 2076, 6, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 7/22

Clock Cycle 2317:
 Current CPU Blocking $t0
(sw, 3676, 2076, 7, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 8/22

Clock Cycle 2318:
 Current CPU Blocking $t0
(sw, 3676, 2076, 8, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 9/22

Clock Cycle 2319:
 Current CPU Blocking $t0
(sw, 3676, 2076, 9, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 10/22
Memory at 2824 = 2076

Clock Cycle 2320:
 Current CPU Blocking $t0
(sw, 3676, 2076, 10, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 11/22

Clock Cycle 2321:
 Current CPU Blocking $t0
(sw, 3676, 2076, 11, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 12/22

Clock Cycle 2322:
 Current CPU Blocking $t0
(sw, 3676, 2076, 12, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 13/22

Clock Cycle 2323:
 Current CPU Blocking $t0
(sw, 3676, 2076, 13, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 14/22

Clock Cycle 2324:
 Current CPU Blocking $t0
(sw, 3676, 2076, 14, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 15/22

Clock Cycle 2325:
 Current CPU Blocking $t0
(sw, 3676, 2076, 15, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 16/22

Clock Cycle 2326:
 Current CPU Blocking $t0
(sw, 3676, 2076, 16, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 17/22

Clock Cycle 2327:
 Current CPU Blocking $t0
(sw, 3676, 2076, 17, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 18/22

Clock Cycle 2328:
 Current CPU Blocking $t0
(sw, 3676, 2076, 18, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 19/22

Clock Cycle 2329:
 Current CPU Blocking $t0
(sw, 3676, 2076, 19, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 20/22

Clock Cycle 2330:
 Current CPU Blocking $t0
(sw, 3676, 2076, 20, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 21/22

Clock Cycle 2331:
 Current CPU Blocking $t0
(sw, 3676, 2076, 21, 22, 332, )(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 22/22
Finished Instruction sw 3676 2076 on Line 332

Clock Cycle 2332:
 Current CPU Blocking $t0
(lw, 3676, $t0, 0, 0, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Started lw 3676 $t0 on Line 338
Completed 1/2

Clock Cycle 2333:
 Current CPU Blocking $t0
(lw, 3676, $t0, 1, 2, 338, )(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 2/2
$t0 = 2076
Finished Instruction lw 3676 $t0 on Line 338

Clock Cycle 2334:
 Current CPU Blocking $t0
(lw, 1176, $t2, 0, 0, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Started lw 1176 $t2 on Line 331
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t4,3400
$t0 = 6312

Clock Cycle 2335:
 Current CPU Blocking 
(lw, 1176, $t2, 1, 22, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 2/22
addi$t4,$t0,1868
$t4 = 8180

Clock Cycle 2336:
 Current CPU Blocking 
(lw, 1176, $t2, 2, 22, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )
Completed 3/22
DRAM Request(Read) Issued for lw 228 $t4 on Line 341

Clock Cycle 2337:
 Current CPU Blocking 
(lw, 1176, $t2, 3, 22, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )(lw, 228, $t4, 0, 0, 341, )
Completed 4/22
DRAM Request(Write) Issued for sw 120 5468 on Line 342

Clock Cycle 2338:
 Current CPU Blocking 
(lw, 1176, $t2, 4, 22, 331, )(sw, 1644, 0, 0, 0, 333, )(lw, 1664, $t1, 0, 0, 337, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 5/22

Clock Cycle 2339:
 Current CPU Blocking $t1
(lw, 1176, $t2, 5, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 6/22

Clock Cycle 2340:
 Current CPU Blocking $t1
(lw, 1176, $t2, 6, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 7/22

Clock Cycle 2341:
 Current CPU Blocking $t1
(lw, 1176, $t2, 7, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 8/22

Clock Cycle 2342:
 Current CPU Blocking $t1
(lw, 1176, $t2, 8, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 9/22

Clock Cycle 2343:
 Current CPU Blocking $t1
(lw, 1176, $t2, 9, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 10/22
Memory at 3676 = 2076

Clock Cycle 2344:
 Current CPU Blocking $t1
(lw, 1176, $t2, 10, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 11/22

Clock Cycle 2345:
 Current CPU Blocking $t1
(lw, 1176, $t2, 11, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 12/22

Clock Cycle 2346:
 Current CPU Blocking $t1
(lw, 1176, $t2, 12, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 13/22

Clock Cycle 2347:
 Current CPU Blocking $t1
(lw, 1176, $t2, 13, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 14/22

Clock Cycle 2348:
 Current CPU Blocking $t1
(lw, 1176, $t2, 14, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 15/22

Clock Cycle 2349:
 Current CPU Blocking $t1
(lw, 1176, $t2, 15, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 16/22

Clock Cycle 2350:
 Current CPU Blocking $t1
(lw, 1176, $t2, 16, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 17/22

Clock Cycle 2351:
 Current CPU Blocking $t1
(lw, 1176, $t2, 17, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 18/22

Clock Cycle 2352:
 Current CPU Blocking $t1
(lw, 1176, $t2, 18, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 19/22

Clock Cycle 2353:
 Current CPU Blocking $t1
(lw, 1176, $t2, 19, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 20/22

Clock Cycle 2354:
 Current CPU Blocking $t1
(lw, 1176, $t2, 20, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 21/22

Clock Cycle 2355:
 Current CPU Blocking $t1
(lw, 1176, $t2, 21, 22, 331, )(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1176 $t2 on Line 331

Clock Cycle 2356:
 Current CPU Blocking $t1
(lw, 1664, $t1, 0, 0, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Started lw 1664 $t1 on Line 337
Completed 1/2

Clock Cycle 2357:
 Current CPU Blocking $t1
(lw, 1664, $t1, 1, 2, 337, )(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1664 $t1 on Line 337

Clock Cycle 2358:
 Current CPU Blocking $t1
(sw, 1644, 0, 0, 0, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )
Started sw 1644 0 on Line 333
Completed 1/2
DRAM Request(Write) Issued for sw 3324 0 on Line 343

Clock Cycle 2359:
 Current CPU Blocking 
(sw, 1644, 0, 1, 2, 333, )(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 2/2
Finished Instruction sw 1644 0 on Line 333

Clock Cycle 2360:
 Current CPU Blocking $t4
(lw, 228, $t4, 0, 0, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Started lw 228 $t4 on Line 341
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2361:
 Current CPU Blocking $t4
(lw, 228, $t4, 1, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 2/22

Clock Cycle 2362:
 Current CPU Blocking $t4
(lw, 228, $t4, 2, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 3/22

Clock Cycle 2363:
 Current CPU Blocking $t4
(lw, 228, $t4, 3, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 4/22

Clock Cycle 2364:
 Current CPU Blocking $t4
(lw, 228, $t4, 4, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 5/22

Clock Cycle 2365:
 Current CPU Blocking $t4
(lw, 228, $t4, 5, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 6/22

Clock Cycle 2366:
 Current CPU Blocking $t4
(lw, 228, $t4, 6, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 7/22

Clock Cycle 2367:
 Current CPU Blocking $t4
(lw, 228, $t4, 7, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 8/22

Clock Cycle 2368:
 Current CPU Blocking $t4
(lw, 228, $t4, 8, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 9/22

Clock Cycle 2369:
 Current CPU Blocking $t4
(lw, 228, $t4, 9, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 10/22

Clock Cycle 2370:
 Current CPU Blocking $t4
(lw, 228, $t4, 10, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 11/22

Clock Cycle 2371:
 Current CPU Blocking $t4
(lw, 228, $t4, 11, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 12/22

Clock Cycle 2372:
 Current CPU Blocking $t4
(lw, 228, $t4, 12, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 13/22

Clock Cycle 2373:
 Current CPU Blocking $t4
(lw, 228, $t4, 13, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 14/22

Clock Cycle 2374:
 Current CPU Blocking $t4
(lw, 228, $t4, 14, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 15/22

Clock Cycle 2375:
 Current CPU Blocking $t4
(lw, 228, $t4, 15, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 16/22

Clock Cycle 2376:
 Current CPU Blocking $t4
(lw, 228, $t4, 16, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 17/22

Clock Cycle 2377:
 Current CPU Blocking $t4
(lw, 228, $t4, 17, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 18/22

Clock Cycle 2378:
 Current CPU Blocking $t4
(lw, 228, $t4, 18, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 19/22

Clock Cycle 2379:
 Current CPU Blocking $t4
(lw, 228, $t4, 19, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 20/22

Clock Cycle 2380:
 Current CPU Blocking $t4
(lw, 228, $t4, 20, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 21/22

Clock Cycle 2381:
 Current CPU Blocking $t4
(lw, 228, $t4, 21, 22, 341, )(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Completed 22/22
$t4 = 0
Finished Instruction lw 228 $t4 on Line 341

Clock Cycle 2382:
 Current CPU Blocking $t4
(sw, 120, 5468, 0, 0, 342, )(sw, 3324, 0, 0, 0, 343, )
Started sw 120 5468 on Line 342
Completed 1/2
DRAM Request(Write) Issued for sw 2376 0 on Line 344

Clock Cycle 2383:
 Current CPU Blocking 
(sw, 120, 5468, 1, 2, 342, )(sw, 3324, 0, 0, 0, 343, )(sw, 2376, 0, 0, 0, 344, )
Completed 2/2
Finished Instruction sw 120 5468 on Line 342
DRAM Request(Read) Issued for lw 256 $t0 on Line 345

Clock Cycle 2384:
 Current CPU Blocking 
(sw, 3324, 0, 0, 0, 343, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )
Started sw 3324 0 on Line 343
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2848 $t1 on Line 346

Clock Cycle 2385:
 Current CPU Blocking 
(sw, 3324, 0, 1, 22, 343, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )
Completed 2/22
DRAM Request(Read) Issued for lw 3300 $t2 on Line 347

Clock Cycle 2386:
 Current CPU Blocking 
(sw, 3324, 0, 2, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )
Completed 3/22
DRAM Request(Read) Issued for lw 3664 $t3 on Line 348

Clock Cycle 2387:
 Current CPU Blocking 
(sw, 3324, 0, 3, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )
Completed 4/22
DRAM Request(Write) Issued for sw 960 0 on Line 349

Clock Cycle 2388:
 Current CPU Blocking 
(sw, 3324, 0, 4, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 5/22

Clock Cycle 2389:
 Current CPU Blocking $t2
(sw, 3324, 0, 5, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 6/22

Clock Cycle 2390:
 Current CPU Blocking $t2
(sw, 3324, 0, 6, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 7/22

Clock Cycle 2391:
 Current CPU Blocking $t2
(sw, 3324, 0, 7, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 8/22

Clock Cycle 2392:
 Current CPU Blocking $t2
(sw, 3324, 0, 8, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 9/22

Clock Cycle 2393:
 Current CPU Blocking $t2
(sw, 3324, 0, 9, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 10/22
Memory at 120 = 5468

Clock Cycle 2394:
 Current CPU Blocking $t2
(sw, 3324, 0, 10, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 11/22

Clock Cycle 2395:
 Current CPU Blocking $t2
(sw, 3324, 0, 11, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 12/22

Clock Cycle 2396:
 Current CPU Blocking $t2
(sw, 3324, 0, 12, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 13/22

Clock Cycle 2397:
 Current CPU Blocking $t2
(sw, 3324, 0, 13, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 14/22

Clock Cycle 2398:
 Current CPU Blocking $t2
(sw, 3324, 0, 14, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 15/22

Clock Cycle 2399:
 Current CPU Blocking $t2
(sw, 3324, 0, 15, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 16/22

Clock Cycle 2400:
 Current CPU Blocking $t2
(sw, 3324, 0, 16, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 17/22

Clock Cycle 2401:
 Current CPU Blocking $t2
(sw, 3324, 0, 17, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 18/22

Clock Cycle 2402:
 Current CPU Blocking $t2
(sw, 3324, 0, 18, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 19/22

Clock Cycle 2403:
 Current CPU Blocking $t2
(sw, 3324, 0, 19, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 20/22

Clock Cycle 2404:
 Current CPU Blocking $t2
(sw, 3324, 0, 20, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 21/22

Clock Cycle 2405:
 Current CPU Blocking $t2
(sw, 3324, 0, 21, 22, 343, )(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 22/22
Finished Instruction sw 3324 0 on Line 343

Clock Cycle 2406:
 Current CPU Blocking $t2
(lw, 3300, $t2, 0, 0, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Started lw 3300 $t2 on Line 347
Completed 1/2

Clock Cycle 2407:
 Current CPU Blocking $t2
(lw, 3300, $t2, 1, 2, 347, )(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 2/2
$t2 = 3908
Finished Instruction lw 3300 $t2 on Line 347

Clock Cycle 2408:
 Current CPU Blocking $t2
(lw, 3664, $t3, 0, 0, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Started lw 3664 $t3 on Line 348
Completed 1/2
addi$t2,$t2,3984
$t2 = 7892

Clock Cycle 2409:
 Current CPU Blocking 
(lw, 3664, $t3, 1, 2, 348, )(sw, 2376, 0, 0, 0, 344, )(lw, 256, $t0, 0, 0, 345, )(lw, 2848, $t1, 0, 0, 346, )(sw, 960, 0, 0, 0, 349, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3664 $t3 on Line 348

Clock Cycle 2410:
 Current CPU Blocking $t3
(sw, 2376, 0, 0, 0, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Started sw 2376 0 on Line 344
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2411:
 Current CPU Blocking $t0
(sw, 2376, 0, 1, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 2/22

Clock Cycle 2412:
 Current CPU Blocking $t0
(sw, 2376, 0, 2, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 3/22

Clock Cycle 2413:
 Current CPU Blocking $t0
(sw, 2376, 0, 3, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 4/22

Clock Cycle 2414:
 Current CPU Blocking $t0
(sw, 2376, 0, 4, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 5/22

Clock Cycle 2415:
 Current CPU Blocking $t0
(sw, 2376, 0, 5, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 6/22

Clock Cycle 2416:
 Current CPU Blocking $t0
(sw, 2376, 0, 6, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 7/22

Clock Cycle 2417:
 Current CPU Blocking $t0
(sw, 2376, 0, 7, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 8/22

Clock Cycle 2418:
 Current CPU Blocking $t0
(sw, 2376, 0, 8, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 9/22

Clock Cycle 2419:
 Current CPU Blocking $t0
(sw, 2376, 0, 9, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 10/22

Clock Cycle 2420:
 Current CPU Blocking $t0
(sw, 2376, 0, 10, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 11/22

Clock Cycle 2421:
 Current CPU Blocking $t0
(sw, 2376, 0, 11, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 12/22

Clock Cycle 2422:
 Current CPU Blocking $t0
(sw, 2376, 0, 12, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 13/22

Clock Cycle 2423:
 Current CPU Blocking $t0
(sw, 2376, 0, 13, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 14/22

Clock Cycle 2424:
 Current CPU Blocking $t0
(sw, 2376, 0, 14, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 15/22

Clock Cycle 2425:
 Current CPU Blocking $t0
(sw, 2376, 0, 15, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 16/22

Clock Cycle 2426:
 Current CPU Blocking $t0
(sw, 2376, 0, 16, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 17/22

Clock Cycle 2427:
 Current CPU Blocking $t0
(sw, 2376, 0, 17, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 18/22

Clock Cycle 2428:
 Current CPU Blocking $t0
(sw, 2376, 0, 18, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 19/22

Clock Cycle 2429:
 Current CPU Blocking $t0
(sw, 2376, 0, 19, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 20/22

Clock Cycle 2430:
 Current CPU Blocking $t0
(sw, 2376, 0, 20, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 21/22

Clock Cycle 2431:
 Current CPU Blocking $t0
(sw, 2376, 0, 21, 22, 344, )(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 22/22
Finished Instruction sw 2376 0 on Line 344

Clock Cycle 2432:
 Current CPU Blocking $t0
(lw, 2848, $t1, 0, 0, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Started lw 2848 $t1 on Line 346
Completed 1/2

Clock Cycle 2433:
 Current CPU Blocking $t0
(lw, 2848, $t1, 1, 2, 346, )(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 2/2
$t1 = 4412
Finished Instruction lw 2848 $t1 on Line 346

Clock Cycle 2434:
 Current CPU Blocking $t0
(lw, 256, $t0, 0, 0, 345, )(sw, 960, 0, 0, 0, 349, )
Started lw 256 $t0 on Line 345
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2435:
 Current CPU Blocking $t0
(lw, 256, $t0, 1, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 2/22

Clock Cycle 2436:
 Current CPU Blocking $t0
(lw, 256, $t0, 2, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 3/22

Clock Cycle 2437:
 Current CPU Blocking $t0
(lw, 256, $t0, 3, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 4/22

Clock Cycle 2438:
 Current CPU Blocking $t0
(lw, 256, $t0, 4, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 5/22

Clock Cycle 2439:
 Current CPU Blocking $t0
(lw, 256, $t0, 5, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 6/22

Clock Cycle 2440:
 Current CPU Blocking $t0
(lw, 256, $t0, 6, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 7/22

Clock Cycle 2441:
 Current CPU Blocking $t0
(lw, 256, $t0, 7, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 8/22

Clock Cycle 2442:
 Current CPU Blocking $t0
(lw, 256, $t0, 8, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 9/22

Clock Cycle 2443:
 Current CPU Blocking $t0
(lw, 256, $t0, 9, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 10/22

Clock Cycle 2444:
 Current CPU Blocking $t0
(lw, 256, $t0, 10, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 11/22

Clock Cycle 2445:
 Current CPU Blocking $t0
(lw, 256, $t0, 11, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 12/22

Clock Cycle 2446:
 Current CPU Blocking $t0
(lw, 256, $t0, 12, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 13/22

Clock Cycle 2447:
 Current CPU Blocking $t0
(lw, 256, $t0, 13, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 14/22

Clock Cycle 2448:
 Current CPU Blocking $t0
(lw, 256, $t0, 14, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 15/22

Clock Cycle 2449:
 Current CPU Blocking $t0
(lw, 256, $t0, 15, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 16/22

Clock Cycle 2450:
 Current CPU Blocking $t0
(lw, 256, $t0, 16, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 17/22

Clock Cycle 2451:
 Current CPU Blocking $t0
(lw, 256, $t0, 17, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 18/22

Clock Cycle 2452:
 Current CPU Blocking $t0
(lw, 256, $t0, 18, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 19/22

Clock Cycle 2453:
 Current CPU Blocking $t0
(lw, 256, $t0, 19, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 20/22

Clock Cycle 2454:
 Current CPU Blocking $t0
(lw, 256, $t0, 20, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 21/22

Clock Cycle 2455:
 Current CPU Blocking $t0
(lw, 256, $t0, 21, 22, 345, )(sw, 960, 0, 0, 0, 349, )
Completed 22/22
$t0 = 0
Finished Instruction lw 256 $t0 on Line 345

Clock Cycle 2456:
 Current CPU Blocking $t0
(sw, 960, 0, 0, 0, 349, )
Started sw 960 0 on Line 349
Completed 1/2
addi$t3,$t0,1976
$t3 = 1976

Clock Cycle 2457:
 Current CPU Blocking 
(sw, 960, 0, 1, 2, 349, )
Completed 2/2
Finished Instruction sw 960 0 on Line 349
DRAM Request(Write) Issued for sw 840 0 on Line 352

Clock Cycle 2458:
 Current CPU Blocking 
(sw, 840, 0, 0, 0, 352, )
Started sw 840 0 on Line 352
Completed 1/2
DRAM Request(Write) Issued for sw 1692 0 on Line 353

Clock Cycle 2459:
 Current CPU Blocking 
(sw, 840, 0, 1, 2, 352, )(sw, 1692, 0, 0, 0, 353, )
Completed 2/2
Finished Instruction sw 840 0 on Line 352
addi$t4,$t2,2536
$t4 = 10428

Clock Cycle 2460:
 Current CPU Blocking 
(sw, 1692, 0, 0, 0, 353, )
Started sw 1692 0 on Line 353
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t1,3268
$t2 = 7680

Clock Cycle 2461:
 Current CPU Blocking 
(sw, 1692, 0, 1, 22, 353, )
Completed 2/22
addi$t2,$t2,1888
$t2 = 9568

Clock Cycle 2462:
 Current CPU Blocking 
(sw, 1692, 0, 2, 22, 353, )
Completed 3/22
addi$t0,$t2,392
$t0 = 9960

Clock Cycle 2463:
 Current CPU Blocking 
(sw, 1692, 0, 3, 22, 353, )
Completed 4/22
DRAM Request(Write) Issued for sw 2824 9568 on Line 358

Clock Cycle 2464:
 Current CPU Blocking 
(sw, 1692, 0, 4, 22, 353, )(sw, 2824, 9568, 0, 0, 358, )
Completed 5/22
addi$t0,$t3,1036
$t0 = 3012

Clock Cycle 2465:
 Current CPU Blocking 
(sw, 1692, 0, 5, 22, 353, )(sw, 2824, 9568, 0, 0, 358, )
Completed 6/22
DRAM Request(Write) Issued for sw 1048 10428 on Line 360

Clock Cycle 2466:
 Current CPU Blocking 
(sw, 1692, 0, 6, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(sw, 2824, 9568, 0, 0, 358, )
Completed 7/22
DRAM Request(Read) Issued for lw 1876 $t1 on Line 361

Clock Cycle 2467:
 Current CPU Blocking 
(sw, 1692, 0, 7, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(sw, 2824, 9568, 0, 0, 358, )
Completed 8/22
addi$t2,$t0,2300
$t2 = 5312

Clock Cycle 2468:
 Current CPU Blocking 
(sw, 1692, 0, 8, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(sw, 2824, 9568, 0, 0, 358, )
Completed 9/22
DRAM Request(Read) Issued for lw 1648 $t2 on Line 363

Clock Cycle 2469:
 Current CPU Blocking 
(sw, 1692, 0, 9, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 2824, 9568, 0, 0, 358, )
Completed 10/22
DRAM Request(Write) Issued for sw 1780 1976 on Line 364

Clock Cycle 2470:
 Current CPU Blocking 
(sw, 1692, 0, 10, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(sw, 2824, 9568, 0, 0, 358, )
Completed 11/22
DRAM Request(Read) Issued for lw 496 $t0 on Line 365

Clock Cycle 2471:
 Current CPU Blocking 
(sw, 1692, 0, 11, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(sw, 2824, 9568, 0, 0, 358, )(lw, 496, $t0, 0, 0, 365, )
Completed 12/22
DRAM Request(Write) Issued for sw 40 10428 on Line 366

Clock Cycle 2472:
 Current CPU Blocking 
(sw, 1692, 0, 12, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(sw, 2824, 9568, 0, 0, 358, )(lw, 496, $t0, 0, 0, 365, )(sw, 40, 10428, 0, 0, 366, )
Completed 13/22

Clock Cycle 2473:
 Current CPU Blocking $t0
(sw, 1692, 0, 13, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 14/22

Clock Cycle 2474:
 Current CPU Blocking $t0
(sw, 1692, 0, 14, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 15/22

Clock Cycle 2475:
 Current CPU Blocking $t0
(sw, 1692, 0, 15, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 16/22

Clock Cycle 2476:
 Current CPU Blocking $t0
(sw, 1692, 0, 16, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 17/22

Clock Cycle 2477:
 Current CPU Blocking $t0
(sw, 1692, 0, 17, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 18/22

Clock Cycle 2478:
 Current CPU Blocking $t0
(sw, 1692, 0, 18, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 19/22

Clock Cycle 2479:
 Current CPU Blocking $t0
(sw, 1692, 0, 19, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 20/22

Clock Cycle 2480:
 Current CPU Blocking $t0
(sw, 1692, 0, 20, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 21/22

Clock Cycle 2481:
 Current CPU Blocking $t0
(sw, 1692, 0, 21, 22, 353, )(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 22/22
Finished Instruction sw 1692 0 on Line 353

Clock Cycle 2482:
 Current CPU Blocking $t0
(sw, 1048, 10428, 0, 0, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Started sw 1048 10428 on Line 360
Completed 1/2

Clock Cycle 2483:
 Current CPU Blocking $t0
(sw, 1048, 10428, 1, 2, 360, )(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 2/2
Finished Instruction sw 1048 10428 on Line 360

Clock Cycle 2484:
 Current CPU Blocking $t0
(lw, 1876, $t1, 0, 0, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Started lw 1876 $t1 on Line 361
Completed 1/2

Clock Cycle 2485:
 Current CPU Blocking $t0
(lw, 1876, $t1, 1, 2, 361, )(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1876 $t1 on Line 361

Clock Cycle 2486:
 Current CPU Blocking $t0
(lw, 1648, $t2, 0, 0, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Started lw 1648 $t2 on Line 363
Completed 1/2

Clock Cycle 2487:
 Current CPU Blocking $t0
(lw, 1648, $t2, 1, 2, 363, )(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1648 $t2 on Line 363

Clock Cycle 2488:
 Current CPU Blocking $t0
(sw, 1780, 1976, 0, 0, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Started sw 1780 1976 on Line 364
Completed 1/2

Clock Cycle 2489:
 Current CPU Blocking $t0
(sw, 1780, 1976, 1, 2, 364, )(lw, 496, $t0, 0, 0, 365, )(sw, 2824, 9568, 0, 0, 358, )(sw, 40, 10428, 0, 0, 366, )
Completed 2/2
Finished Instruction sw 1780 1976 on Line 364

Clock Cycle 2490:
 Current CPU Blocking $t0
(lw, 496, $t0, 0, 0, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Started lw 496 $t0 on Line 365
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2491:
 Current CPU Blocking $t0
(lw, 496, $t0, 1, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 2/22

Clock Cycle 2492:
 Current CPU Blocking $t0
(lw, 496, $t0, 2, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 3/22

Clock Cycle 2493:
 Current CPU Blocking $t0
(lw, 496, $t0, 3, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 4/22

Clock Cycle 2494:
 Current CPU Blocking $t0
(lw, 496, $t0, 4, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 5/22

Clock Cycle 2495:
 Current CPU Blocking $t0
(lw, 496, $t0, 5, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 6/22

Clock Cycle 2496:
 Current CPU Blocking $t0
(lw, 496, $t0, 6, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 7/22

Clock Cycle 2497:
 Current CPU Blocking $t0
(lw, 496, $t0, 7, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 8/22

Clock Cycle 2498:
 Current CPU Blocking $t0
(lw, 496, $t0, 8, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 9/22

Clock Cycle 2499:
 Current CPU Blocking $t0
(lw, 496, $t0, 9, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 10/22
Memory at 1048 = 10428
Memory at 1780 = 1976

Clock Cycle 2500:
 Current CPU Blocking $t0
(lw, 496, $t0, 10, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 11/22

Clock Cycle 2501:
 Current CPU Blocking $t0
(lw, 496, $t0, 11, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 12/22

Clock Cycle 2502:
 Current CPU Blocking $t0
(lw, 496, $t0, 12, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 13/22

Clock Cycle 2503:
 Current CPU Blocking $t0
(lw, 496, $t0, 13, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 14/22

Clock Cycle 2504:
 Current CPU Blocking $t0
(lw, 496, $t0, 14, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 15/22

Clock Cycle 2505:
 Current CPU Blocking $t0
(lw, 496, $t0, 15, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 16/22

Clock Cycle 2506:
 Current CPU Blocking $t0
(lw, 496, $t0, 16, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 17/22

Clock Cycle 2507:
 Current CPU Blocking $t0
(lw, 496, $t0, 17, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 18/22

Clock Cycle 2508:
 Current CPU Blocking $t0
(lw, 496, $t0, 18, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 19/22

Clock Cycle 2509:
 Current CPU Blocking $t0
(lw, 496, $t0, 19, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 20/22

Clock Cycle 2510:
 Current CPU Blocking $t0
(lw, 496, $t0, 20, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 21/22

Clock Cycle 2511:
 Current CPU Blocking $t0
(lw, 496, $t0, 21, 22, 365, )(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 22/22
$t0 = 0
Finished Instruction lw 496 $t0 on Line 365

Clock Cycle 2512:
 Current CPU Blocking $t0
(sw, 40, 10428, 0, 0, 366, )(sw, 2824, 9568, 0, 0, 358, )
Started sw 40 10428 on Line 366
Completed 1/2
addi$t3,$t0,3256
$t3 = 3256

Clock Cycle 2513:
 Current CPU Blocking 
(sw, 40, 10428, 1, 2, 366, )(sw, 2824, 9568, 0, 0, 358, )
Completed 2/2
Finished Instruction sw 40 10428 on Line 366
DRAM Request(Read) Issued for lw 2144 $t4 on Line 368

Clock Cycle 2514:
 Current CPU Blocking 
(sw, 2824, 9568, 0, 0, 358, )(lw, 2144, $t4, 0, 0, 368, )
Started sw 2824 9568 on Line 358
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2400 $t0 on Line 369

Clock Cycle 2515:
 Current CPU Blocking 
(sw, 2824, 9568, 1, 22, 358, )(lw, 2144, $t4, 0, 0, 368, )(lw, 2400, $t0, 0, 0, 369, )
Completed 2/22
addi$t3,$t3,2632
$t3 = 5888

Clock Cycle 2516:
 Current CPU Blocking 
(sw, 2824, 9568, 2, 22, 358, )(lw, 2144, $t4, 0, 0, 368, )(lw, 2400, $t0, 0, 0, 369, )
Completed 3/22
DRAM Request(Write) Issued for sw 2508 5888 on Line 371

Clock Cycle 2517:
 Current CPU Blocking 
(sw, 2824, 9568, 3, 22, 358, )(lw, 2144, $t4, 0, 0, 368, )(lw, 2400, $t0, 0, 0, 369, )(sw, 2508, 5888, 0, 0, 371, )
Completed 4/22

Clock Cycle 2518:
 Current CPU Blocking $t0
(sw, 2824, 9568, 4, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 5/22

Clock Cycle 2519:
 Current CPU Blocking $t0
(sw, 2824, 9568, 5, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 6/22

Clock Cycle 2520:
 Current CPU Blocking $t0
(sw, 2824, 9568, 6, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 7/22

Clock Cycle 2521:
 Current CPU Blocking $t0
(sw, 2824, 9568, 7, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 8/22

Clock Cycle 2522:
 Current CPU Blocking $t0
(sw, 2824, 9568, 8, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 9/22

Clock Cycle 2523:
 Current CPU Blocking $t0
(sw, 2824, 9568, 9, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 10/22
Memory at 40 = 10428

Clock Cycle 2524:
 Current CPU Blocking $t0
(sw, 2824, 9568, 10, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 11/22

Clock Cycle 2525:
 Current CPU Blocking $t0
(sw, 2824, 9568, 11, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 12/22

Clock Cycle 2526:
 Current CPU Blocking $t0
(sw, 2824, 9568, 12, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 13/22

Clock Cycle 2527:
 Current CPU Blocking $t0
(sw, 2824, 9568, 13, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 14/22

Clock Cycle 2528:
 Current CPU Blocking $t0
(sw, 2824, 9568, 14, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 15/22

Clock Cycle 2529:
 Current CPU Blocking $t0
(sw, 2824, 9568, 15, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 16/22

Clock Cycle 2530:
 Current CPU Blocking $t0
(sw, 2824, 9568, 16, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 17/22

Clock Cycle 2531:
 Current CPU Blocking $t0
(sw, 2824, 9568, 17, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 18/22

Clock Cycle 2532:
 Current CPU Blocking $t0
(sw, 2824, 9568, 18, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 19/22

Clock Cycle 2533:
 Current CPU Blocking $t0
(sw, 2824, 9568, 19, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 20/22

Clock Cycle 2534:
 Current CPU Blocking $t0
(sw, 2824, 9568, 20, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 21/22

Clock Cycle 2535:
 Current CPU Blocking $t0
(sw, 2824, 9568, 21, 22, 358, )(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 22/22
Finished Instruction sw 2824 9568 on Line 358

Clock Cycle 2536:
 Current CPU Blocking $t0
(lw, 2400, $t0, 0, 0, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Started lw 2400 $t0 on Line 369
Completed 1/2

Clock Cycle 2537:
 Current CPU Blocking $t0
(lw, 2400, $t0, 1, 2, 369, )(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2400 $t0 on Line 369

Clock Cycle 2538:
 Current CPU Blocking $t0
(lw, 2144, $t4, 0, 0, 368, )(sw, 2508, 5888, 0, 0, 371, )
Started lw 2144 $t4 on Line 368
Completed 1/2
DRAM Request(Write) Issued for sw 3868 0 on Line 372

Clock Cycle 2539:
 Current CPU Blocking 
(lw, 2144, $t4, 1, 2, 368, )(sw, 2508, 5888, 0, 0, 371, )(sw, 3868, 0, 0, 0, 372, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2144 $t4 on Line 368

Clock Cycle 2540:
 Current CPU Blocking $t4
(sw, 2508, 5888, 0, 0, 371, )(sw, 3868, 0, 0, 0, 372, )
Started sw 2508 5888 on Line 371
Completed 1/2
addi$t1,$t4,288
$t1 = 288

Clock Cycle 2541:
 Current CPU Blocking 
(sw, 2508, 5888, 1, 2, 371, )(sw, 3868, 0, 0, 0, 372, )
Completed 2/2
Finished Instruction sw 2508 5888 on Line 371
DRAM Request(Read) Issued for lw 2256 $t2 on Line 374

Clock Cycle 2542:
 Current CPU Blocking 
(sw, 3868, 0, 0, 0, 372, )(lw, 2256, $t2, 0, 0, 374, )
Started sw 3868 0 on Line 372
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2543:
 Current CPU Blocking $t2
(sw, 3868, 0, 1, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 2/22

Clock Cycle 2544:
 Current CPU Blocking $t2
(sw, 3868, 0, 2, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 3/22

Clock Cycle 2545:
 Current CPU Blocking $t2
(sw, 3868, 0, 3, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 4/22

Clock Cycle 2546:
 Current CPU Blocking $t2
(sw, 3868, 0, 4, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 5/22

Clock Cycle 2547:
 Current CPU Blocking $t2
(sw, 3868, 0, 5, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 6/22

Clock Cycle 2548:
 Current CPU Blocking $t2
(sw, 3868, 0, 6, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 7/22

Clock Cycle 2549:
 Current CPU Blocking $t2
(sw, 3868, 0, 7, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 8/22

Clock Cycle 2550:
 Current CPU Blocking $t2
(sw, 3868, 0, 8, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 9/22

Clock Cycle 2551:
 Current CPU Blocking $t2
(sw, 3868, 0, 9, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 10/22
Memory at 2508 = 5888
Memory at 2824 = 9568

Clock Cycle 2552:
 Current CPU Blocking $t2
(sw, 3868, 0, 10, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 11/22

Clock Cycle 2553:
 Current CPU Blocking $t2
(sw, 3868, 0, 11, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 12/22

Clock Cycle 2554:
 Current CPU Blocking $t2
(sw, 3868, 0, 12, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 13/22

Clock Cycle 2555:
 Current CPU Blocking $t2
(sw, 3868, 0, 13, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 14/22

Clock Cycle 2556:
 Current CPU Blocking $t2
(sw, 3868, 0, 14, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 15/22

Clock Cycle 2557:
 Current CPU Blocking $t2
(sw, 3868, 0, 15, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 16/22

Clock Cycle 2558:
 Current CPU Blocking $t2
(sw, 3868, 0, 16, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 17/22

Clock Cycle 2559:
 Current CPU Blocking $t2
(sw, 3868, 0, 17, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 18/22

Clock Cycle 2560:
 Current CPU Blocking $t2
(sw, 3868, 0, 18, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 19/22

Clock Cycle 2561:
 Current CPU Blocking $t2
(sw, 3868, 0, 19, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 20/22

Clock Cycle 2562:
 Current CPU Blocking $t2
(sw, 3868, 0, 20, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 21/22

Clock Cycle 2563:
 Current CPU Blocking $t2
(sw, 3868, 0, 21, 22, 372, )(lw, 2256, $t2, 0, 0, 374, )
Completed 22/22
Finished Instruction sw 3868 0 on Line 372

Clock Cycle 2564:
 Current CPU Blocking $t2
(lw, 2256, $t2, 0, 0, 374, )
Started lw 2256 $t2 on Line 374
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2565:
 Current CPU Blocking $t2
(lw, 2256, $t2, 1, 22, 374, )
Completed 2/22

Clock Cycle 2566:
 Current CPU Blocking $t2
(lw, 2256, $t2, 2, 22, 374, )
Completed 3/22

Clock Cycle 2567:
 Current CPU Blocking $t2
(lw, 2256, $t2, 3, 22, 374, )
Completed 4/22

Clock Cycle 2568:
 Current CPU Blocking $t2
(lw, 2256, $t2, 4, 22, 374, )
Completed 5/22

Clock Cycle 2569:
 Current CPU Blocking $t2
(lw, 2256, $t2, 5, 22, 374, )
Completed 6/22

Clock Cycle 2570:
 Current CPU Blocking $t2
(lw, 2256, $t2, 6, 22, 374, )
Completed 7/22

Clock Cycle 2571:
 Current CPU Blocking $t2
(lw, 2256, $t2, 7, 22, 374, )
Completed 8/22

Clock Cycle 2572:
 Current CPU Blocking $t2
(lw, 2256, $t2, 8, 22, 374, )
Completed 9/22

Clock Cycle 2573:
 Current CPU Blocking $t2
(lw, 2256, $t2, 9, 22, 374, )
Completed 10/22

Clock Cycle 2574:
 Current CPU Blocking $t2
(lw, 2256, $t2, 10, 22, 374, )
Completed 11/22

Clock Cycle 2575:
 Current CPU Blocking $t2
(lw, 2256, $t2, 11, 22, 374, )
Completed 12/22

Clock Cycle 2576:
 Current CPU Blocking $t2
(lw, 2256, $t2, 12, 22, 374, )
Completed 13/22

Clock Cycle 2577:
 Current CPU Blocking $t2
(lw, 2256, $t2, 13, 22, 374, )
Completed 14/22

Clock Cycle 2578:
 Current CPU Blocking $t2
(lw, 2256, $t2, 14, 22, 374, )
Completed 15/22

Clock Cycle 2579:
 Current CPU Blocking $t2
(lw, 2256, $t2, 15, 22, 374, )
Completed 16/22

Clock Cycle 2580:
 Current CPU Blocking $t2
(lw, 2256, $t2, 16, 22, 374, )
Completed 17/22

Clock Cycle 2581:
 Current CPU Blocking $t2
(lw, 2256, $t2, 17, 22, 374, )
Completed 18/22

Clock Cycle 2582:
 Current CPU Blocking $t2
(lw, 2256, $t2, 18, 22, 374, )
Completed 19/22

Clock Cycle 2583:
 Current CPU Blocking $t2
(lw, 2256, $t2, 19, 22, 374, )
Completed 20/22

Clock Cycle 2584:
 Current CPU Blocking $t2
(lw, 2256, $t2, 20, 22, 374, )
Completed 21/22

Clock Cycle 2585:
 Current CPU Blocking $t2
(lw, 2256, $t2, 21, 22, 374, )
Completed 22/22
$t2 = 7184
Finished Instruction lw 2256 $t2 on Line 374

Clock Cycle 2586:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 316 $t2 on Line 375

Clock Cycle 2587:
 Current CPU Blocking 
(lw, 316, $t2, 0, 0, 375, )
Started lw 316 $t2 on Line 375
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 584 $t1 on Line 376

Clock Cycle 2588:
 Current CPU Blocking 
(lw, 316, $t2, 1, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 2/12

Clock Cycle 2589:
 Current CPU Blocking $t1
(lw, 316, $t2, 2, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 3/12

Clock Cycle 2590:
 Current CPU Blocking $t1
(lw, 316, $t2, 3, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 4/12

Clock Cycle 2591:
 Current CPU Blocking $t1
(lw, 316, $t2, 4, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 5/12

Clock Cycle 2592:
 Current CPU Blocking $t1
(lw, 316, $t2, 5, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 6/12

Clock Cycle 2593:
 Current CPU Blocking $t1
(lw, 316, $t2, 6, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 7/12

Clock Cycle 2594:
 Current CPU Blocking $t1
(lw, 316, $t2, 7, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 8/12

Clock Cycle 2595:
 Current CPU Blocking $t1
(lw, 316, $t2, 8, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 9/12

Clock Cycle 2596:
 Current CPU Blocking $t1
(lw, 316, $t2, 9, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 10/12

Clock Cycle 2597:
 Current CPU Blocking $t1
(lw, 316, $t2, 10, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 11/12

Clock Cycle 2598:
 Current CPU Blocking $t1
(lw, 316, $t2, 11, 12, 375, )(lw, 584, $t1, 0, 0, 376, )
Completed 12/12
$t2 = 0
Finished Instruction lw 316 $t2 on Line 375

Clock Cycle 2599:
 Current CPU Blocking $t1
(lw, 584, $t1, 0, 0, 376, )
Started lw 584 $t1 on Line 376
Completed 1/2

Clock Cycle 2600:
 Current CPU Blocking $t1
(lw, 584, $t1, 1, 2, 376, )
Completed 2/2
$t1 = 0
Finished Instruction lw 584 $t1 on Line 376

Clock Cycle 2601:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 1276 $t1 on Line 377

Clock Cycle 2602:
 Current CPU Blocking 
(lw, 1276, $t1, 0, 0, 377, )
Started lw 1276 $t1 on Line 377
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3448 $t0 on Line 378

Clock Cycle 2603:
 Current CPU Blocking 
(lw, 1276, $t1, 1, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 2/12

Clock Cycle 2604:
 Current CPU Blocking $t1
(lw, 1276, $t1, 2, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 3/12

Clock Cycle 2605:
 Current CPU Blocking $t1
(lw, 1276, $t1, 3, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 4/12

Clock Cycle 2606:
 Current CPU Blocking $t1
(lw, 1276, $t1, 4, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 5/12

Clock Cycle 2607:
 Current CPU Blocking $t1
(lw, 1276, $t1, 5, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 6/12

Clock Cycle 2608:
 Current CPU Blocking $t1
(lw, 1276, $t1, 6, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 7/12

Clock Cycle 2609:
 Current CPU Blocking $t1
(lw, 1276, $t1, 7, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 8/12

Clock Cycle 2610:
 Current CPU Blocking $t1
(lw, 1276, $t1, 8, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 9/12

Clock Cycle 2611:
 Current CPU Blocking $t1
(lw, 1276, $t1, 9, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 10/12

Clock Cycle 2612:
 Current CPU Blocking $t1
(lw, 1276, $t1, 10, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 11/12

Clock Cycle 2613:
 Current CPU Blocking $t1
(lw, 1276, $t1, 11, 12, 377, )(lw, 3448, $t0, 0, 0, 378, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1276 $t1 on Line 377

Clock Cycle 2614:
 Current CPU Blocking $t1
(lw, 3448, $t0, 0, 0, 378, )
Started lw 3448 $t0 on Line 378
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2952 $t1 on Line 379

Clock Cycle 2615:
 Current CPU Blocking 
(lw, 3448, $t0, 1, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )
Completed 2/12
DRAM Request(Write) Issued for sw 2644 0 on Line 380

Clock Cycle 2616:
 Current CPU Blocking 
(lw, 3448, $t0, 2, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 3/12

Clock Cycle 2617:
 Current CPU Blocking $t1
(lw, 3448, $t0, 3, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 4/12

Clock Cycle 2618:
 Current CPU Blocking $t1
(lw, 3448, $t0, 4, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 5/12

Clock Cycle 2619:
 Current CPU Blocking $t1
(lw, 3448, $t0, 5, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 6/12

Clock Cycle 2620:
 Current CPU Blocking $t1
(lw, 3448, $t0, 6, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 7/12

Clock Cycle 2621:
 Current CPU Blocking $t1
(lw, 3448, $t0, 7, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 8/12

Clock Cycle 2622:
 Current CPU Blocking $t1
(lw, 3448, $t0, 8, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 9/12

Clock Cycle 2623:
 Current CPU Blocking $t1
(lw, 3448, $t0, 9, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 10/12

Clock Cycle 2624:
 Current CPU Blocking $t1
(lw, 3448, $t0, 10, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 11/12

Clock Cycle 2625:
 Current CPU Blocking $t1
(lw, 3448, $t0, 11, 12, 378, )(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3448 $t0 on Line 378

Clock Cycle 2626:
 Current CPU Blocking $t1
(lw, 2952, $t1, 0, 0, 379, )(sw, 2644, 0, 0, 0, 380, )
Started lw 2952 $t1 on Line 379
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 2627:
 Current CPU Blocking $t1
(lw, 2952, $t1, 1, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 2/12

Clock Cycle 2628:
 Current CPU Blocking $t1
(lw, 2952, $t1, 2, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 3/12

Clock Cycle 2629:
 Current CPU Blocking $t1
(lw, 2952, $t1, 3, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 4/12

Clock Cycle 2630:
 Current CPU Blocking $t1
(lw, 2952, $t1, 4, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 5/12

Clock Cycle 2631:
 Current CPU Blocking $t1
(lw, 2952, $t1, 5, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 6/12

Clock Cycle 2632:
 Current CPU Blocking $t1
(lw, 2952, $t1, 6, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 7/12

Clock Cycle 2633:
 Current CPU Blocking $t1
(lw, 2952, $t1, 7, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 8/12

Clock Cycle 2634:
 Current CPU Blocking $t1
(lw, 2952, $t1, 8, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 9/12

Clock Cycle 2635:
 Current CPU Blocking $t1
(lw, 2952, $t1, 9, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 10/12

Clock Cycle 2636:
 Current CPU Blocking $t1
(lw, 2952, $t1, 10, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 11/12

Clock Cycle 2637:
 Current CPU Blocking $t1
(lw, 2952, $t1, 11, 12, 379, )(sw, 2644, 0, 0, 0, 380, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2952 $t1 on Line 379

Clock Cycle 2638:
 Current CPU Blocking $t1
(sw, 2644, 0, 0, 0, 380, )
Started sw 2644 0 on Line 380
Completed 1/2
DRAM Request(Read) Issued for lw 24 $t1 on Line 381

Clock Cycle 2639:
 Current CPU Blocking 
(sw, 2644, 0, 1, 2, 380, )(lw, 24, $t1, 0, 0, 381, )
Completed 2/2
Finished Instruction sw 2644 0 on Line 380
DRAM Request(Write) Issued for sw 2892 5888 on Line 382

Clock Cycle 2640:
 Current CPU Blocking 
(lw, 24, $t1, 0, 0, 381, )(sw, 2892, 5888, 0, 0, 382, )
Started lw 24 $t1 on Line 381
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2641:
 Current CPU Blocking $t1
(lw, 24, $t1, 1, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 2/22

Clock Cycle 2642:
 Current CPU Blocking $t1
(lw, 24, $t1, 2, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 3/22

Clock Cycle 2643:
 Current CPU Blocking $t1
(lw, 24, $t1, 3, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 4/22

Clock Cycle 2644:
 Current CPU Blocking $t1
(lw, 24, $t1, 4, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 5/22

Clock Cycle 2645:
 Current CPU Blocking $t1
(lw, 24, $t1, 5, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 6/22

Clock Cycle 2646:
 Current CPU Blocking $t1
(lw, 24, $t1, 6, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 7/22

Clock Cycle 2647:
 Current CPU Blocking $t1
(lw, 24, $t1, 7, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 8/22

Clock Cycle 2648:
 Current CPU Blocking $t1
(lw, 24, $t1, 8, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 9/22

Clock Cycle 2649:
 Current CPU Blocking $t1
(lw, 24, $t1, 9, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 10/22

Clock Cycle 2650:
 Current CPU Blocking $t1
(lw, 24, $t1, 10, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 11/22

Clock Cycle 2651:
 Current CPU Blocking $t1
(lw, 24, $t1, 11, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 12/22

Clock Cycle 2652:
 Current CPU Blocking $t1
(lw, 24, $t1, 12, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 13/22

Clock Cycle 2653:
 Current CPU Blocking $t1
(lw, 24, $t1, 13, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 14/22

Clock Cycle 2654:
 Current CPU Blocking $t1
(lw, 24, $t1, 14, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 15/22

Clock Cycle 2655:
 Current CPU Blocking $t1
(lw, 24, $t1, 15, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 16/22

Clock Cycle 2656:
 Current CPU Blocking $t1
(lw, 24, $t1, 16, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 17/22

Clock Cycle 2657:
 Current CPU Blocking $t1
(lw, 24, $t1, 17, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 18/22

Clock Cycle 2658:
 Current CPU Blocking $t1
(lw, 24, $t1, 18, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 19/22

Clock Cycle 2659:
 Current CPU Blocking $t1
(lw, 24, $t1, 19, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 20/22

Clock Cycle 2660:
 Current CPU Blocking $t1
(lw, 24, $t1, 20, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 21/22

Clock Cycle 2661:
 Current CPU Blocking $t1
(lw, 24, $t1, 21, 22, 381, )(sw, 2892, 5888, 0, 0, 382, )
Completed 22/22
$t1 = 0
Finished Instruction lw 24 $t1 on Line 381

Clock Cycle 2662:
 Current CPU Blocking $t1
(sw, 2892, 5888, 0, 0, 382, )
Started sw 2892 5888 on Line 382
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t1,3888
$t1 = 3888

Clock Cycle 2663:
 Current CPU Blocking 
(sw, 2892, 5888, 1, 12, 382, )
Completed 2/12
DRAM Request(Read) Issued for lw 1432 $t1 on Line 384

Clock Cycle 2664:
 Current CPU Blocking 
(sw, 2892, 5888, 2, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )
Completed 3/12
DRAM Request(Write) Issued for sw 796 5888 on Line 385

Clock Cycle 2665:
 Current CPU Blocking 
(sw, 2892, 5888, 3, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 4/12

Clock Cycle 2666:
 Current CPU Blocking $t1
(sw, 2892, 5888, 4, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 5/12

Clock Cycle 2667:
 Current CPU Blocking $t1
(sw, 2892, 5888, 5, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 6/12

Clock Cycle 2668:
 Current CPU Blocking $t1
(sw, 2892, 5888, 6, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 7/12

Clock Cycle 2669:
 Current CPU Blocking $t1
(sw, 2892, 5888, 7, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 8/12

Clock Cycle 2670:
 Current CPU Blocking $t1
(sw, 2892, 5888, 8, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 9/12

Clock Cycle 2671:
 Current CPU Blocking $t1
(sw, 2892, 5888, 9, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 10/12

Clock Cycle 2672:
 Current CPU Blocking $t1
(sw, 2892, 5888, 10, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 11/12

Clock Cycle 2673:
 Current CPU Blocking $t1
(sw, 2892, 5888, 11, 12, 382, )(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 12/12
Finished Instruction sw 2892 5888 on Line 382

Clock Cycle 2674:
 Current CPU Blocking $t1
(lw, 1432, $t1, 0, 0, 384, )(sw, 796, 5888, 0, 0, 385, )
Started lw 1432 $t1 on Line 384
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2675:
 Current CPU Blocking $t1
(lw, 1432, $t1, 1, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 2/22

Clock Cycle 2676:
 Current CPU Blocking $t1
(lw, 1432, $t1, 2, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 3/22

Clock Cycle 2677:
 Current CPU Blocking $t1
(lw, 1432, $t1, 3, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 4/22

Clock Cycle 2678:
 Current CPU Blocking $t1
(lw, 1432, $t1, 4, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 5/22

Clock Cycle 2679:
 Current CPU Blocking $t1
(lw, 1432, $t1, 5, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 6/22

Clock Cycle 2680:
 Current CPU Blocking $t1
(lw, 1432, $t1, 6, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 7/22

Clock Cycle 2681:
 Current CPU Blocking $t1
(lw, 1432, $t1, 7, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 8/22

Clock Cycle 2682:
 Current CPU Blocking $t1
(lw, 1432, $t1, 8, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 9/22

Clock Cycle 2683:
 Current CPU Blocking $t1
(lw, 1432, $t1, 9, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 10/22
Memory at 2892 = 5888

Clock Cycle 2684:
 Current CPU Blocking $t1
(lw, 1432, $t1, 10, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 11/22

Clock Cycle 2685:
 Current CPU Blocking $t1
(lw, 1432, $t1, 11, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 12/22

Clock Cycle 2686:
 Current CPU Blocking $t1
(lw, 1432, $t1, 12, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 13/22

Clock Cycle 2687:
 Current CPU Blocking $t1
(lw, 1432, $t1, 13, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 14/22

Clock Cycle 2688:
 Current CPU Blocking $t1
(lw, 1432, $t1, 14, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 15/22

Clock Cycle 2689:
 Current CPU Blocking $t1
(lw, 1432, $t1, 15, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 16/22

Clock Cycle 2690:
 Current CPU Blocking $t1
(lw, 1432, $t1, 16, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 17/22

Clock Cycle 2691:
 Current CPU Blocking $t1
(lw, 1432, $t1, 17, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 18/22

Clock Cycle 2692:
 Current CPU Blocking $t1
(lw, 1432, $t1, 18, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 19/22

Clock Cycle 2693:
 Current CPU Blocking $t1
(lw, 1432, $t1, 19, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 20/22

Clock Cycle 2694:
 Current CPU Blocking $t1
(lw, 1432, $t1, 20, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 21/22

Clock Cycle 2695:
 Current CPU Blocking $t1
(lw, 1432, $t1, 21, 22, 384, )(sw, 796, 5888, 0, 0, 385, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1432 $t1 on Line 384

Clock Cycle 2696:
 Current CPU Blocking $t1
(sw, 796, 5888, 0, 0, 385, )
Started sw 796 5888 on Line 385
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1560 0 on Line 386

Clock Cycle 2697:
 Current CPU Blocking 
(sw, 796, 5888, 1, 12, 385, )(sw, 1560, 0, 0, 0, 386, )
Completed 2/12
DRAM Request(Read) Issued for lw 3576 $t2 on Line 387

Clock Cycle 2698:
 Current CPU Blocking 
(sw, 796, 5888, 2, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )
Completed 3/12
DRAM Request(Write) Issued for sw 3204 0 on Line 388

Clock Cycle 2699:
 Current CPU Blocking 
(sw, 796, 5888, 3, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 4/12
DRAM Request(Read) Issued for lw 1524 $t3 on Line 389

Clock Cycle 2700:
 Current CPU Blocking 
(sw, 796, 5888, 4, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 5/12

Clock Cycle 2701:
 Current CPU Blocking $t3
(sw, 796, 5888, 5, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 6/12

Clock Cycle 2702:
 Current CPU Blocking $t3
(sw, 796, 5888, 6, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 7/12

Clock Cycle 2703:
 Current CPU Blocking $t3
(sw, 796, 5888, 7, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 8/12

Clock Cycle 2704:
 Current CPU Blocking $t3
(sw, 796, 5888, 8, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 9/12

Clock Cycle 2705:
 Current CPU Blocking $t3
(sw, 796, 5888, 9, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 10/12

Clock Cycle 2706:
 Current CPU Blocking $t3
(sw, 796, 5888, 10, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 11/12

Clock Cycle 2707:
 Current CPU Blocking $t3
(sw, 796, 5888, 11, 12, 385, )(sw, 1560, 0, 0, 0, 386, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )(lw, 1524, $t3, 0, 0, 389, )
Completed 12/12
Finished Instruction sw 796 5888 on Line 385

Clock Cycle 2708:
 Current CPU Blocking $t3
(sw, 1560, 0, 0, 0, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Started sw 1560 0 on Line 386
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 2709:
 Current CPU Blocking $t3
(sw, 1560, 0, 1, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 2/22

Clock Cycle 2710:
 Current CPU Blocking $t3
(sw, 1560, 0, 2, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 3/22

Clock Cycle 2711:
 Current CPU Blocking $t3
(sw, 1560, 0, 3, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 4/22

Clock Cycle 2712:
 Current CPU Blocking $t3
(sw, 1560, 0, 4, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 5/22

Clock Cycle 2713:
 Current CPU Blocking $t3
(sw, 1560, 0, 5, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 6/22

Clock Cycle 2714:
 Current CPU Blocking $t3
(sw, 1560, 0, 6, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 7/22

Clock Cycle 2715:
 Current CPU Blocking $t3
(sw, 1560, 0, 7, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 8/22

Clock Cycle 2716:
 Current CPU Blocking $t3
(sw, 1560, 0, 8, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 9/22

Clock Cycle 2717:
 Current CPU Blocking $t3
(sw, 1560, 0, 9, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 10/22
Memory at 796 = 5888

Clock Cycle 2718:
 Current CPU Blocking $t3
(sw, 1560, 0, 10, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 11/22

Clock Cycle 2719:
 Current CPU Blocking $t3
(sw, 1560, 0, 11, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 12/22

Clock Cycle 2720:
 Current CPU Blocking $t3
(sw, 1560, 0, 12, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 13/22

Clock Cycle 2721:
 Current CPU Blocking $t3
(sw, 1560, 0, 13, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 14/22

Clock Cycle 2722:
 Current CPU Blocking $t3
(sw, 1560, 0, 14, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 15/22

Clock Cycle 2723:
 Current CPU Blocking $t3
(sw, 1560, 0, 15, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 16/22

Clock Cycle 2724:
 Current CPU Blocking $t3
(sw, 1560, 0, 16, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 17/22

Clock Cycle 2725:
 Current CPU Blocking $t3
(sw, 1560, 0, 17, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 18/22

Clock Cycle 2726:
 Current CPU Blocking $t3
(sw, 1560, 0, 18, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 19/22

Clock Cycle 2727:
 Current CPU Blocking $t3
(sw, 1560, 0, 19, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 20/22

Clock Cycle 2728:
 Current CPU Blocking $t3
(sw, 1560, 0, 20, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 21/22

Clock Cycle 2729:
 Current CPU Blocking $t3
(sw, 1560, 0, 21, 22, 386, )(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 22/22
Finished Instruction sw 1560 0 on Line 386

Clock Cycle 2730:
 Current CPU Blocking $t3
(lw, 1524, $t3, 0, 0, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Started lw 1524 $t3 on Line 389
Completed 1/2

Clock Cycle 2731:
 Current CPU Blocking $t3
(lw, 1524, $t3, 1, 2, 389, )(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1524 $t3 on Line 389

Clock Cycle 2732:
 Current CPU Blocking $t3
(lw, 3576, $t2, 0, 0, 387, )(sw, 3204, 0, 0, 0, 388, )
Started lw 3576 $t2 on Line 387
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2733:
 Current CPU Blocking $t2
(lw, 3576, $t2, 1, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 2/22

Clock Cycle 2734:
 Current CPU Blocking $t2
(lw, 3576, $t2, 2, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 3/22

Clock Cycle 2735:
 Current CPU Blocking $t2
(lw, 3576, $t2, 3, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 4/22

Clock Cycle 2736:
 Current CPU Blocking $t2
(lw, 3576, $t2, 4, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 5/22

Clock Cycle 2737:
 Current CPU Blocking $t2
(lw, 3576, $t2, 5, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 6/22

Clock Cycle 2738:
 Current CPU Blocking $t2
(lw, 3576, $t2, 6, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 7/22

Clock Cycle 2739:
 Current CPU Blocking $t2
(lw, 3576, $t2, 7, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 8/22

Clock Cycle 2740:
 Current CPU Blocking $t2
(lw, 3576, $t2, 8, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 9/22

Clock Cycle 2741:
 Current CPU Blocking $t2
(lw, 3576, $t2, 9, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 10/22

Clock Cycle 2742:
 Current CPU Blocking $t2
(lw, 3576, $t2, 10, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 11/22

Clock Cycle 2743:
 Current CPU Blocking $t2
(lw, 3576, $t2, 11, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 12/22

Clock Cycle 2744:
 Current CPU Blocking $t2
(lw, 3576, $t2, 12, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 13/22

Clock Cycle 2745:
 Current CPU Blocking $t2
(lw, 3576, $t2, 13, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 14/22

Clock Cycle 2746:
 Current CPU Blocking $t2
(lw, 3576, $t2, 14, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 15/22

Clock Cycle 2747:
 Current CPU Blocking $t2
(lw, 3576, $t2, 15, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 16/22

Clock Cycle 2748:
 Current CPU Blocking $t2
(lw, 3576, $t2, 16, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 17/22

Clock Cycle 2749:
 Current CPU Blocking $t2
(lw, 3576, $t2, 17, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 18/22

Clock Cycle 2750:
 Current CPU Blocking $t2
(lw, 3576, $t2, 18, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 19/22

Clock Cycle 2751:
 Current CPU Blocking $t2
(lw, 3576, $t2, 19, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 20/22

Clock Cycle 2752:
 Current CPU Blocking $t2
(lw, 3576, $t2, 20, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 21/22

Clock Cycle 2753:
 Current CPU Blocking $t2
(lw, 3576, $t2, 21, 22, 387, )(sw, 3204, 0, 0, 0, 388, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3576 $t2 on Line 387

Clock Cycle 2754:
 Current CPU Blocking $t2
(sw, 3204, 0, 0, 0, 388, )
Started sw 3204 0 on Line 388
Completed 1/2
addi$t3,$t2,1428
$t3 = 1428

Clock Cycle 2755:
 Current CPU Blocking 
(sw, 3204, 0, 1, 2, 388, )
Completed 2/2
Finished Instruction sw 3204 0 on Line 388
DRAM Request(Write) Issued for sw 1844 0 on Line 391

Clock Cycle 2756:
 Current CPU Blocking 
(sw, 1844, 0, 0, 0, 391, )
Started sw 1844 0 on Line 391
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3752 0 on Line 392

Clock Cycle 2757:
 Current CPU Blocking 
(sw, 1844, 0, 1, 22, 391, )(sw, 3752, 0, 0, 0, 392, )
Completed 2/22
DRAM Request(Read) Issued for lw 2300 $t3 on Line 393

Clock Cycle 2758:
 Current CPU Blocking 
(sw, 1844, 0, 2, 22, 391, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 3/22
DRAM Request(Read) Issued for lw 68 $t1 on Line 394

Clock Cycle 2759:
 Current CPU Blocking 
(sw, 1844, 0, 3, 22, 391, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )(lw, 68, $t1, 0, 0, 394, )
Completed 4/22
DRAM Request(Read) Issued for lw 1076 $t4 on Line 395

Clock Cycle 2760:
 Current CPU Blocking 
(sw, 1844, 0, 4, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )(lw, 68, $t1, 0, 0, 394, )
Completed 5/22
DRAM Request(Write) Issued for sw 1028 0 on Line 396

Clock Cycle 2761:
 Current CPU Blocking 
(sw, 1844, 0, 5, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )(lw, 68, $t1, 0, 0, 394, )
Completed 6/22

Clock Cycle 2762:
 Current CPU Blocking $t1
(sw, 1844, 0, 6, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 7/22

Clock Cycle 2763:
 Current CPU Blocking $t1
(sw, 1844, 0, 7, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 8/22

Clock Cycle 2764:
 Current CPU Blocking $t1
(sw, 1844, 0, 8, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 9/22

Clock Cycle 2765:
 Current CPU Blocking $t1
(sw, 1844, 0, 9, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 10/22

Clock Cycle 2766:
 Current CPU Blocking $t1
(sw, 1844, 0, 10, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 11/22

Clock Cycle 2767:
 Current CPU Blocking $t1
(sw, 1844, 0, 11, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 12/22

Clock Cycle 2768:
 Current CPU Blocking $t1
(sw, 1844, 0, 12, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 13/22

Clock Cycle 2769:
 Current CPU Blocking $t1
(sw, 1844, 0, 13, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 14/22

Clock Cycle 2770:
 Current CPU Blocking $t1
(sw, 1844, 0, 14, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 15/22

Clock Cycle 2771:
 Current CPU Blocking $t1
(sw, 1844, 0, 15, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 16/22

Clock Cycle 2772:
 Current CPU Blocking $t1
(sw, 1844, 0, 16, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 17/22

Clock Cycle 2773:
 Current CPU Blocking $t1
(sw, 1844, 0, 17, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 18/22

Clock Cycle 2774:
 Current CPU Blocking $t1
(sw, 1844, 0, 18, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 19/22

Clock Cycle 2775:
 Current CPU Blocking $t1
(sw, 1844, 0, 19, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 20/22

Clock Cycle 2776:
 Current CPU Blocking $t1
(sw, 1844, 0, 20, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 21/22

Clock Cycle 2777:
 Current CPU Blocking $t1
(sw, 1844, 0, 21, 22, 391, )(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 22/22
Finished Instruction sw 1844 0 on Line 391

Clock Cycle 2778:
 Current CPU Blocking $t1
(lw, 1076, $t4, 0, 0, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Started lw 1076 $t4 on Line 395
Completed 1/2

Clock Cycle 2779:
 Current CPU Blocking $t1
(lw, 1076, $t4, 1, 2, 395, )(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1076 $t4 on Line 395

Clock Cycle 2780:
 Current CPU Blocking $t1
(sw, 1028, 0, 0, 0, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Started sw 1028 0 on Line 396
Completed 1/2

Clock Cycle 2781:
 Current CPU Blocking $t1
(sw, 1028, 0, 1, 2, 396, )(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 2/2
Finished Instruction sw 1028 0 on Line 396

Clock Cycle 2782:
 Current CPU Blocking $t1
(lw, 68, $t1, 0, 0, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Started lw 68 $t1 on Line 394
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2783:
 Current CPU Blocking $t1
(lw, 68, $t1, 1, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 2/22

Clock Cycle 2784:
 Current CPU Blocking $t1
(lw, 68, $t1, 2, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 3/22

Clock Cycle 2785:
 Current CPU Blocking $t1
(lw, 68, $t1, 3, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 4/22

Clock Cycle 2786:
 Current CPU Blocking $t1
(lw, 68, $t1, 4, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 5/22

Clock Cycle 2787:
 Current CPU Blocking $t1
(lw, 68, $t1, 5, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 6/22

Clock Cycle 2788:
 Current CPU Blocking $t1
(lw, 68, $t1, 6, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 7/22

Clock Cycle 2789:
 Current CPU Blocking $t1
(lw, 68, $t1, 7, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 8/22

Clock Cycle 2790:
 Current CPU Blocking $t1
(lw, 68, $t1, 8, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 9/22

Clock Cycle 2791:
 Current CPU Blocking $t1
(lw, 68, $t1, 9, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 10/22

Clock Cycle 2792:
 Current CPU Blocking $t1
(lw, 68, $t1, 10, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 11/22

Clock Cycle 2793:
 Current CPU Blocking $t1
(lw, 68, $t1, 11, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 12/22

Clock Cycle 2794:
 Current CPU Blocking $t1
(lw, 68, $t1, 12, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 13/22

Clock Cycle 2795:
 Current CPU Blocking $t1
(lw, 68, $t1, 13, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 14/22

Clock Cycle 2796:
 Current CPU Blocking $t1
(lw, 68, $t1, 14, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 15/22

Clock Cycle 2797:
 Current CPU Blocking $t1
(lw, 68, $t1, 15, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 16/22

Clock Cycle 2798:
 Current CPU Blocking $t1
(lw, 68, $t1, 16, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 17/22

Clock Cycle 2799:
 Current CPU Blocking $t1
(lw, 68, $t1, 17, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 18/22

Clock Cycle 2800:
 Current CPU Blocking $t1
(lw, 68, $t1, 18, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 19/22

Clock Cycle 2801:
 Current CPU Blocking $t1
(lw, 68, $t1, 19, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 20/22

Clock Cycle 2802:
 Current CPU Blocking $t1
(lw, 68, $t1, 20, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 21/22

Clock Cycle 2803:
 Current CPU Blocking $t1
(lw, 68, $t1, 21, 22, 394, )(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 22/22
$t1 = 0
Finished Instruction lw 68 $t1 on Line 394

Clock Cycle 2804:
 Current CPU Blocking $t1
(sw, 3752, 0, 0, 0, 392, )(lw, 2300, $t3, 0, 0, 393, )
Started sw 3752 0 on Line 392
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t1,2384
$t1 = 2384

Clock Cycle 2805:
 Current CPU Blocking 
(sw, 3752, 0, 1, 12, 392, )(lw, 2300, $t3, 0, 0, 393, )
Completed 2/12
DRAM Request(Read) Issued for lw 3868 $t0 on Line 398

Clock Cycle 2806:
 Current CPU Blocking 
(sw, 3752, 0, 2, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )
Completed 3/12
DRAM Request(Write) Issued for sw 2124 0 on Line 399

Clock Cycle 2807:
 Current CPU Blocking 
(sw, 3752, 0, 3, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 4/12

Clock Cycle 2808:
 Current CPU Blocking $t3
(sw, 3752, 0, 4, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 5/12

Clock Cycle 2809:
 Current CPU Blocking $t3
(sw, 3752, 0, 5, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 6/12

Clock Cycle 2810:
 Current CPU Blocking $t3
(sw, 3752, 0, 6, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 7/12

Clock Cycle 2811:
 Current CPU Blocking $t3
(sw, 3752, 0, 7, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 8/12

Clock Cycle 2812:
 Current CPU Blocking $t3
(sw, 3752, 0, 8, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 9/12

Clock Cycle 2813:
 Current CPU Blocking $t3
(sw, 3752, 0, 9, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 10/12

Clock Cycle 2814:
 Current CPU Blocking $t3
(sw, 3752, 0, 10, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 11/12

Clock Cycle 2815:
 Current CPU Blocking $t3
(sw, 3752, 0, 11, 12, 392, )(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 12/12
Finished Instruction sw 3752 0 on Line 392

Clock Cycle 2816:
 Current CPU Blocking $t3
(lw, 3868, $t0, 0, 0, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Started lw 3868 $t0 on Line 398
Completed 1/2

Clock Cycle 2817:
 Current CPU Blocking $t3
(lw, 3868, $t0, 1, 2, 398, )(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3868 $t0 on Line 398

Clock Cycle 2818:
 Current CPU Blocking $t3
(lw, 2300, $t3, 0, 0, 393, )(sw, 2124, 0, 0, 0, 399, )
Started lw 2300 $t3 on Line 393
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 2819:
 Current CPU Blocking $t3
(lw, 2300, $t3, 1, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 2/22

Clock Cycle 2820:
 Current CPU Blocking $t3
(lw, 2300, $t3, 2, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 3/22

Clock Cycle 2821:
 Current CPU Blocking $t3
(lw, 2300, $t3, 3, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 4/22

Clock Cycle 2822:
 Current CPU Blocking $t3
(lw, 2300, $t3, 4, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 5/22

Clock Cycle 2823:
 Current CPU Blocking $t3
(lw, 2300, $t3, 5, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 6/22

Clock Cycle 2824:
 Current CPU Blocking $t3
(lw, 2300, $t3, 6, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 7/22

Clock Cycle 2825:
 Current CPU Blocking $t3
(lw, 2300, $t3, 7, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 8/22

Clock Cycle 2826:
 Current CPU Blocking $t3
(lw, 2300, $t3, 8, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 9/22

Clock Cycle 2827:
 Current CPU Blocking $t3
(lw, 2300, $t3, 9, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 10/22

Clock Cycle 2828:
 Current CPU Blocking $t3
(lw, 2300, $t3, 10, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 11/22

Clock Cycle 2829:
 Current CPU Blocking $t3
(lw, 2300, $t3, 11, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 12/22

Clock Cycle 2830:
 Current CPU Blocking $t3
(lw, 2300, $t3, 12, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 13/22

Clock Cycle 2831:
 Current CPU Blocking $t3
(lw, 2300, $t3, 13, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 14/22

Clock Cycle 2832:
 Current CPU Blocking $t3
(lw, 2300, $t3, 14, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 15/22

Clock Cycle 2833:
 Current CPU Blocking $t3
(lw, 2300, $t3, 15, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 16/22

Clock Cycle 2834:
 Current CPU Blocking $t3
(lw, 2300, $t3, 16, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 17/22

Clock Cycle 2835:
 Current CPU Blocking $t3
(lw, 2300, $t3, 17, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 18/22

Clock Cycle 2836:
 Current CPU Blocking $t3
(lw, 2300, $t3, 18, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 19/22

Clock Cycle 2837:
 Current CPU Blocking $t3
(lw, 2300, $t3, 19, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 20/22

Clock Cycle 2838:
 Current CPU Blocking $t3
(lw, 2300, $t3, 20, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 21/22

Clock Cycle 2839:
 Current CPU Blocking $t3
(lw, 2300, $t3, 21, 22, 393, )(sw, 2124, 0, 0, 0, 399, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2300 $t3 on Line 393

Clock Cycle 2840:
 Current CPU Blocking $t3
(sw, 2124, 0, 0, 0, 399, )
Started sw 2124 0 on Line 399
Completed 1/2
DRAM Request(Read) Issued for lw 492 $t3 on Line 400

Clock Cycle 2841:
 Current CPU Blocking 
(sw, 2124, 0, 1, 2, 399, )(lw, 492, $t3, 0, 0, 400, )
Completed 2/2
Finished Instruction sw 2124 0 on Line 399
addi$t2,$t4,1476
$t2 = 1476

Clock Cycle 2842:
 Current CPU Blocking 
(lw, 492, $t3, 0, 0, 400, )
Started lw 492 $t3 on Line 400
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 80 $t0 on Line 402

Clock Cycle 2843:
 Current CPU Blocking 
(lw, 492, $t3, 1, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 2/22

Clock Cycle 2844:
 Current CPU Blocking $t0
(lw, 492, $t3, 2, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 3/22

Clock Cycle 2845:
 Current CPU Blocking $t0
(lw, 492, $t3, 3, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 4/22

Clock Cycle 2846:
 Current CPU Blocking $t0
(lw, 492, $t3, 4, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 5/22

Clock Cycle 2847:
 Current CPU Blocking $t0
(lw, 492, $t3, 5, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 6/22

Clock Cycle 2848:
 Current CPU Blocking $t0
(lw, 492, $t3, 6, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 7/22

Clock Cycle 2849:
 Current CPU Blocking $t0
(lw, 492, $t3, 7, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 8/22

Clock Cycle 2850:
 Current CPU Blocking $t0
(lw, 492, $t3, 8, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 9/22

Clock Cycle 2851:
 Current CPU Blocking $t0
(lw, 492, $t3, 9, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 10/22

Clock Cycle 2852:
 Current CPU Blocking $t0
(lw, 492, $t3, 10, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 11/22

Clock Cycle 2853:
 Current CPU Blocking $t0
(lw, 492, $t3, 11, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 12/22

Clock Cycle 2854:
 Current CPU Blocking $t0
(lw, 492, $t3, 12, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 13/22

Clock Cycle 2855:
 Current CPU Blocking $t0
(lw, 492, $t3, 13, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 14/22

Clock Cycle 2856:
 Current CPU Blocking $t0
(lw, 492, $t3, 14, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 15/22

Clock Cycle 2857:
 Current CPU Blocking $t0
(lw, 492, $t3, 15, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 16/22

Clock Cycle 2858:
 Current CPU Blocking $t0
(lw, 492, $t3, 16, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 17/22

Clock Cycle 2859:
 Current CPU Blocking $t0
(lw, 492, $t3, 17, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 18/22

Clock Cycle 2860:
 Current CPU Blocking $t0
(lw, 492, $t3, 18, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 19/22

Clock Cycle 2861:
 Current CPU Blocking $t0
(lw, 492, $t3, 19, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 20/22

Clock Cycle 2862:
 Current CPU Blocking $t0
(lw, 492, $t3, 20, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 21/22

Clock Cycle 2863:
 Current CPU Blocking $t0
(lw, 492, $t3, 21, 22, 400, )(lw, 80, $t0, 0, 0, 402, )
Completed 22/22
$t3 = 0
Finished Instruction lw 492 $t3 on Line 400

Clock Cycle 2864:
 Current CPU Blocking $t0
(lw, 80, $t0, 0, 0, 402, )
Started lw 80 $t0 on Line 402
Completed 1/2

Clock Cycle 2865:
 Current CPU Blocking $t0
(lw, 80, $t0, 1, 2, 402, )
Completed 2/2
$t0 = 0
Finished Instruction lw 80 $t0 on Line 402

Clock Cycle 2866:
 Current CPU Blocking $t0

addi$t4,$t0,1352
$t4 = 1352

Clock Cycle 2867:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3872 1352 on Line 404

Clock Cycle 2868:
 Current CPU Blocking 
(sw, 3872, 1352, 0, 0, 404, )
Started sw 3872 1352 on Line 404
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t2,3060
$t3 = 4536

Clock Cycle 2869:
 Current CPU Blocking 
(sw, 3872, 1352, 1, 12, 404, )
Completed 2/12
DRAM Request(Read) Issued for lw 576 $t1 on Line 406

Clock Cycle 2870:
 Current CPU Blocking 
(sw, 3872, 1352, 2, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 3/12

Clock Cycle 2871:
 Current CPU Blocking $t1
(sw, 3872, 1352, 3, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 4/12

Clock Cycle 2872:
 Current CPU Blocking $t1
(sw, 3872, 1352, 4, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 5/12

Clock Cycle 2873:
 Current CPU Blocking $t1
(sw, 3872, 1352, 5, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 6/12

Clock Cycle 2874:
 Current CPU Blocking $t1
(sw, 3872, 1352, 6, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 7/12

Clock Cycle 2875:
 Current CPU Blocking $t1
(sw, 3872, 1352, 7, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 8/12

Clock Cycle 2876:
 Current CPU Blocking $t1
(sw, 3872, 1352, 8, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 9/12

Clock Cycle 2877:
 Current CPU Blocking $t1
(sw, 3872, 1352, 9, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 10/12

Clock Cycle 2878:
 Current CPU Blocking $t1
(sw, 3872, 1352, 10, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 11/12

Clock Cycle 2879:
 Current CPU Blocking $t1
(sw, 3872, 1352, 11, 12, 404, )(lw, 576, $t1, 0, 0, 406, )
Completed 12/12
Finished Instruction sw 3872 1352 on Line 404

Clock Cycle 2880:
 Current CPU Blocking $t1
(lw, 576, $t1, 0, 0, 406, )
Started lw 576 $t1 on Line 406
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 2881:
 Current CPU Blocking $t1
(lw, 576, $t1, 1, 22, 406, )
Completed 2/22

Clock Cycle 2882:
 Current CPU Blocking $t1
(lw, 576, $t1, 2, 22, 406, )
Completed 3/22

Clock Cycle 2883:
 Current CPU Blocking $t1
(lw, 576, $t1, 3, 22, 406, )
Completed 4/22

Clock Cycle 2884:
 Current CPU Blocking $t1
(lw, 576, $t1, 4, 22, 406, )
Completed 5/22

Clock Cycle 2885:
 Current CPU Blocking $t1
(lw, 576, $t1, 5, 22, 406, )
Completed 6/22

Clock Cycle 2886:
 Current CPU Blocking $t1
(lw, 576, $t1, 6, 22, 406, )
Completed 7/22

Clock Cycle 2887:
 Current CPU Blocking $t1
(lw, 576, $t1, 7, 22, 406, )
Completed 8/22

Clock Cycle 2888:
 Current CPU Blocking $t1
(lw, 576, $t1, 8, 22, 406, )
Completed 9/22

Clock Cycle 2889:
 Current CPU Blocking $t1
(lw, 576, $t1, 9, 22, 406, )
Completed 10/22
Memory at 3872 = 1352

Clock Cycle 2890:
 Current CPU Blocking $t1
(lw, 576, $t1, 10, 22, 406, )
Completed 11/22

Clock Cycle 2891:
 Current CPU Blocking $t1
(lw, 576, $t1, 11, 22, 406, )
Completed 12/22

Clock Cycle 2892:
 Current CPU Blocking $t1
(lw, 576, $t1, 12, 22, 406, )
Completed 13/22

Clock Cycle 2893:
 Current CPU Blocking $t1
(lw, 576, $t1, 13, 22, 406, )
Completed 14/22

Clock Cycle 2894:
 Current CPU Blocking $t1
(lw, 576, $t1, 14, 22, 406, )
Completed 15/22

Clock Cycle 2895:
 Current CPU Blocking $t1
(lw, 576, $t1, 15, 22, 406, )
Completed 16/22

Clock Cycle 2896:
 Current CPU Blocking $t1
(lw, 576, $t1, 16, 22, 406, )
Completed 17/22

Clock Cycle 2897:
 Current CPU Blocking $t1
(lw, 576, $t1, 17, 22, 406, )
Completed 18/22

Clock Cycle 2898:
 Current CPU Blocking $t1
(lw, 576, $t1, 18, 22, 406, )
Completed 19/22

Clock Cycle 2899:
 Current CPU Blocking $t1
(lw, 576, $t1, 19, 22, 406, )
Completed 20/22

Clock Cycle 2900:
 Current CPU Blocking $t1
(lw, 576, $t1, 20, 22, 406, )
Completed 21/22

Clock Cycle 2901:
 Current CPU Blocking $t1
(lw, 576, $t1, 21, 22, 406, )
Completed 22/22
$t1 = 0
Finished Instruction lw 576 $t1 on Line 406

Clock Cycle 2902:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 100 0 on Line 407

Clock Cycle 2903:
 Current CPU Blocking 
(sw, 100, 0, 0, 0, 407, )
Started sw 100 0 on Line 407
Completed 1/2
DRAM Request(Read) Issued for lw 1904 $t1 on Line 408

Clock Cycle 2904:
 Current CPU Blocking 
(sw, 100, 0, 1, 2, 407, )(lw, 1904, $t1, 0, 0, 408, )
Completed 2/2
Finished Instruction sw 100 0 on Line 407
DRAM Request(Read) Issued for lw 2848 $t3 on Line 409

Clock Cycle 2905:
 Current CPU Blocking 
(lw, 1904, $t1, 0, 0, 408, )(lw, 2848, $t3, 0, 0, 409, )
Started lw 1904 $t1 on Line 408
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 808 $t0 on Line 410

Clock Cycle 2906:
 Current CPU Blocking 
(lw, 1904, $t1, 1, 22, 408, )(lw, 2848, $t3, 0, 0, 409, )(lw, 808, $t0, 0, 0, 410, )
Completed 2/22

Clock Cycle 2907:
 Current CPU Blocking $t0
(lw, 1904, $t1, 2, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 3/22

Clock Cycle 2908:
 Current CPU Blocking $t0
(lw, 1904, $t1, 3, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 4/22

Clock Cycle 2909:
 Current CPU Blocking $t0
(lw, 1904, $t1, 4, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 5/22

Clock Cycle 2910:
 Current CPU Blocking $t0
(lw, 1904, $t1, 5, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 6/22

Clock Cycle 2911:
 Current CPU Blocking $t0
(lw, 1904, $t1, 6, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 7/22

Clock Cycle 2912:
 Current CPU Blocking $t0
(lw, 1904, $t1, 7, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 8/22

Clock Cycle 2913:
 Current CPU Blocking $t0
(lw, 1904, $t1, 8, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 9/22

Clock Cycle 2914:
 Current CPU Blocking $t0
(lw, 1904, $t1, 9, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 10/22

Clock Cycle 2915:
 Current CPU Blocking $t0
(lw, 1904, $t1, 10, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 11/22

Clock Cycle 2916:
 Current CPU Blocking $t0
(lw, 1904, $t1, 11, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 12/22

Clock Cycle 2917:
 Current CPU Blocking $t0
(lw, 1904, $t1, 12, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 13/22

Clock Cycle 2918:
 Current CPU Blocking $t0
(lw, 1904, $t1, 13, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 14/22

Clock Cycle 2919:
 Current CPU Blocking $t0
(lw, 1904, $t1, 14, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 15/22

Clock Cycle 2920:
 Current CPU Blocking $t0
(lw, 1904, $t1, 15, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 16/22

Clock Cycle 2921:
 Current CPU Blocking $t0
(lw, 1904, $t1, 16, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 17/22

Clock Cycle 2922:
 Current CPU Blocking $t0
(lw, 1904, $t1, 17, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 18/22

Clock Cycle 2923:
 Current CPU Blocking $t0
(lw, 1904, $t1, 18, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 19/22

Clock Cycle 2924:
 Current CPU Blocking $t0
(lw, 1904, $t1, 19, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 20/22

Clock Cycle 2925:
 Current CPU Blocking $t0
(lw, 1904, $t1, 20, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 21/22

Clock Cycle 2926:
 Current CPU Blocking $t0
(lw, 1904, $t1, 21, 22, 408, )(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1904 $t1 on Line 408

Clock Cycle 2927:
 Current CPU Blocking $t0
(lw, 808, $t0, 0, 0, 410, )(lw, 2848, $t3, 0, 0, 409, )
Started lw 808 $t0 on Line 410
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 2928:
 Current CPU Blocking $t0
(lw, 808, $t0, 1, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 2/12

Clock Cycle 2929:
 Current CPU Blocking $t0
(lw, 808, $t0, 2, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 3/12

Clock Cycle 2930:
 Current CPU Blocking $t0
(lw, 808, $t0, 3, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 4/12

Clock Cycle 2931:
 Current CPU Blocking $t0
(lw, 808, $t0, 4, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 5/12

Clock Cycle 2932:
 Current CPU Blocking $t0
(lw, 808, $t0, 5, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 6/12

Clock Cycle 2933:
 Current CPU Blocking $t0
(lw, 808, $t0, 6, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 7/12

Clock Cycle 2934:
 Current CPU Blocking $t0
(lw, 808, $t0, 7, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 8/12

Clock Cycle 2935:
 Current CPU Blocking $t0
(lw, 808, $t0, 8, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 9/12

Clock Cycle 2936:
 Current CPU Blocking $t0
(lw, 808, $t0, 9, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 10/12

Clock Cycle 2937:
 Current CPU Blocking $t0
(lw, 808, $t0, 10, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 11/12

Clock Cycle 2938:
 Current CPU Blocking $t0
(lw, 808, $t0, 11, 12, 410, )(lw, 2848, $t3, 0, 0, 409, )
Completed 12/12
$t0 = 0
Finished Instruction lw 808 $t0 on Line 410

Clock Cycle 2939:
 Current CPU Blocking $t0
(lw, 2848, $t3, 0, 0, 409, )
Started lw 2848 $t3 on Line 409
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1304 $t0 on Line 411

Clock Cycle 2940:
 Current CPU Blocking 
(lw, 2848, $t3, 1, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 2/12

Clock Cycle 2941:
 Current CPU Blocking $t3
(lw, 2848, $t3, 2, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 3/12

Clock Cycle 2942:
 Current CPU Blocking $t3
(lw, 2848, $t3, 3, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 4/12

Clock Cycle 2943:
 Current CPU Blocking $t3
(lw, 2848, $t3, 4, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 5/12

Clock Cycle 2944:
 Current CPU Blocking $t3
(lw, 2848, $t3, 5, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 6/12

Clock Cycle 2945:
 Current CPU Blocking $t3
(lw, 2848, $t3, 6, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 7/12

Clock Cycle 2946:
 Current CPU Blocking $t3
(lw, 2848, $t3, 7, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 8/12

Clock Cycle 2947:
 Current CPU Blocking $t3
(lw, 2848, $t3, 8, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 9/12

Clock Cycle 2948:
 Current CPU Blocking $t3
(lw, 2848, $t3, 9, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 10/12

Clock Cycle 2949:
 Current CPU Blocking $t3
(lw, 2848, $t3, 10, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 11/12

Clock Cycle 2950:
 Current CPU Blocking $t3
(lw, 2848, $t3, 11, 12, 409, )(lw, 1304, $t0, 0, 0, 411, )
Completed 12/12
$t3 = 4412
Finished Instruction lw 2848 $t3 on Line 409

Clock Cycle 2951:
 Current CPU Blocking $t3
(lw, 1304, $t0, 0, 0, 411, )
Started lw 1304 $t0 on Line 411
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t3,2844
$t4 = 7256

Clock Cycle 2952:
 Current CPU Blocking 
(lw, 1304, $t0, 1, 12, 411, )
Completed 2/12
DRAM Request(Write) Issued for sw 1080 4412 on Line 413

Clock Cycle 2953:
 Current CPU Blocking 
(lw, 1304, $t0, 2, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )
Completed 3/12
addi$t3,$t2,3816
$t3 = 5292

Clock Cycle 2954:
 Current CPU Blocking 
(lw, 1304, $t0, 3, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )
Completed 4/12
DRAM Request(Write) Issued for sw 444 5292 on Line 415

Clock Cycle 2955:
 Current CPU Blocking 
(lw, 1304, $t0, 4, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )
Completed 5/12
DRAM Request(Write) Issued for sw 3732 5292 on Line 416

Clock Cycle 2956:
 Current CPU Blocking 
(lw, 1304, $t0, 5, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )
Completed 6/12
DRAM Request(Write) Issued for sw 944 0 on Line 417

Clock Cycle 2957:
 Current CPU Blocking 
(lw, 1304, $t0, 6, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Completed 7/12

Clock Cycle 2958:
 Current CPU Blocking $t0
(lw, 1304, $t0, 7, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Completed 8/12

Clock Cycle 2959:
 Current CPU Blocking $t0
(lw, 1304, $t0, 8, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Completed 9/12

Clock Cycle 2960:
 Current CPU Blocking $t0
(lw, 1304, $t0, 9, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Completed 10/12

Clock Cycle 2961:
 Current CPU Blocking $t0
(lw, 1304, $t0, 10, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Completed 11/12

Clock Cycle 2962:
 Current CPU Blocking $t0
(lw, 1304, $t0, 11, 12, 411, )(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1304 $t0 on Line 411

Clock Cycle 2963:
 Current CPU Blocking $t0
(sw, 1080, 4412, 0, 0, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Started sw 1080 4412 on Line 413
Completed 1/2
addi$t0,$t3,748
$t0 = 6040

Clock Cycle 2964:
 Current CPU Blocking 
(sw, 1080, 4412, 1, 2, 413, )(sw, 444, 5292, 0, 0, 415, )(sw, 3732, 5292, 0, 0, 416, )(sw, 944, 0, 0, 0, 417, )
Completed 2/2
Finished Instruction sw 1080 4412 on Line 413
DRAM Request(Write) Issued for sw 316 6040 on Line 419

Clock Cycle 2965:
 Current CPU Blocking 
(sw, 444, 5292, 0, 0, 415, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )
Started sw 444 5292 on Line 415
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t0,2788
$t4 = 8828

Clock Cycle 2966:
 Current CPU Blocking 
(sw, 444, 5292, 1, 22, 415, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )
Completed 2/22
DRAM Request(Write) Issued for sw 1484 8828 on Line 421

Clock Cycle 2967:
 Current CPU Blocking 
(sw, 444, 5292, 2, 22, 415, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )
Completed 3/22
DRAM Request(Read) Issued for lw 992 $t0 on Line 422

Clock Cycle 2968:
 Current CPU Blocking 
(sw, 444, 5292, 3, 22, 415, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(lw, 992, $t0, 0, 0, 422, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )
Completed 4/22
DRAM Request(Read) Issued for lw 3672 $t3 on Line 423

Clock Cycle 2969:
 Current CPU Blocking 
(sw, 444, 5292, 4, 22, 415, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(lw, 992, $t0, 0, 0, 422, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 5/22

Clock Cycle 2970:
 Current CPU Blocking $t0
(sw, 444, 5292, 5, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 6/22

Clock Cycle 2971:
 Current CPU Blocking $t0
(sw, 444, 5292, 6, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 7/22

Clock Cycle 2972:
 Current CPU Blocking $t0
(sw, 444, 5292, 7, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 8/22

Clock Cycle 2973:
 Current CPU Blocking $t0
(sw, 444, 5292, 8, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 9/22

Clock Cycle 2974:
 Current CPU Blocking $t0
(sw, 444, 5292, 9, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 10/22
Memory at 1080 = 4412

Clock Cycle 2975:
 Current CPU Blocking $t0
(sw, 444, 5292, 10, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 11/22

Clock Cycle 2976:
 Current CPU Blocking $t0
(sw, 444, 5292, 11, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 12/22

Clock Cycle 2977:
 Current CPU Blocking $t0
(sw, 444, 5292, 12, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 13/22

Clock Cycle 2978:
 Current CPU Blocking $t0
(sw, 444, 5292, 13, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 14/22

Clock Cycle 2979:
 Current CPU Blocking $t0
(sw, 444, 5292, 14, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 15/22

Clock Cycle 2980:
 Current CPU Blocking $t0
(sw, 444, 5292, 15, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 16/22

Clock Cycle 2981:
 Current CPU Blocking $t0
(sw, 444, 5292, 16, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 17/22

Clock Cycle 2982:
 Current CPU Blocking $t0
(sw, 444, 5292, 17, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 18/22

Clock Cycle 2983:
 Current CPU Blocking $t0
(sw, 444, 5292, 18, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 19/22

Clock Cycle 2984:
 Current CPU Blocking $t0
(sw, 444, 5292, 19, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 20/22

Clock Cycle 2985:
 Current CPU Blocking $t0
(sw, 444, 5292, 20, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 21/22

Clock Cycle 2986:
 Current CPU Blocking $t0
(sw, 444, 5292, 21, 22, 415, )(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 22/22
Finished Instruction sw 444 5292 on Line 415

Clock Cycle 2987:
 Current CPU Blocking $t0
(lw, 992, $t0, 0, 0, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Started lw 992 $t0 on Line 422
Completed 1/2

Clock Cycle 2988:
 Current CPU Blocking $t0
(lw, 992, $t0, 1, 2, 422, )(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Completed 2/2
$t0 = 1636
Finished Instruction lw 992 $t0 on Line 422

Clock Cycle 2989:
 Current CPU Blocking $t0
(sw, 944, 0, 0, 0, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )
Started sw 944 0 on Line 417
Completed 1/2
DRAM Request(Read) Issued for lw 3708 $t0 on Line 424

Clock Cycle 2990:
 Current CPU Blocking 
(sw, 944, 0, 1, 2, 417, )(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )(lw, 3708, $t0, 0, 0, 424, )
Completed 2/2
Finished Instruction sw 944 0 on Line 417

Clock Cycle 2991:
 Current CPU Blocking $t0
(sw, 316, 6040, 0, 0, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )(lw, 3708, $t0, 0, 0, 424, )
Started sw 316 6040 on Line 419
Completed 1/2

Clock Cycle 2992:
 Current CPU Blocking $t0
(sw, 316, 6040, 1, 2, 419, )(sw, 3732, 5292, 0, 0, 416, )(sw, 1484, 8828, 0, 0, 421, )(lw, 3672, $t3, 0, 0, 423, )(lw, 3708, $t0, 0, 0, 424, )
Completed 2/2
Finished Instruction sw 316 6040 on Line 419

Clock Cycle 2993:
 Current CPU Blocking $t0
(sw, 3732, 5292, 0, 0, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Started sw 3732 5292 on Line 416
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 2994:
 Current CPU Blocking $t0
(sw, 3732, 5292, 1, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 2/22

Clock Cycle 2995:
 Current CPU Blocking $t0
(sw, 3732, 5292, 2, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 3/22

Clock Cycle 2996:
 Current CPU Blocking $t0
(sw, 3732, 5292, 3, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 4/22

Clock Cycle 2997:
 Current CPU Blocking $t0
(sw, 3732, 5292, 4, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 5/22

Clock Cycle 2998:
 Current CPU Blocking $t0
(sw, 3732, 5292, 5, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 6/22

Clock Cycle 2999:
 Current CPU Blocking $t0
(sw, 3732, 5292, 6, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 7/22

Clock Cycle 3000:
 Current CPU Blocking $t0
(sw, 3732, 5292, 7, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 8/22

Clock Cycle 3001:
 Current CPU Blocking $t0
(sw, 3732, 5292, 8, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 9/22

Clock Cycle 3002:
 Current CPU Blocking $t0
(sw, 3732, 5292, 9, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 10/22
Memory at 316 = 6040
Memory at 444 = 5292

Clock Cycle 3003:
 Current CPU Blocking $t0
(sw, 3732, 5292, 10, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 11/22

Clock Cycle 3004:
 Current CPU Blocking $t0
(sw, 3732, 5292, 11, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 12/22

Clock Cycle 3005:
 Current CPU Blocking $t0
(sw, 3732, 5292, 12, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 13/22

Clock Cycle 3006:
 Current CPU Blocking $t0
(sw, 3732, 5292, 13, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 14/22

Clock Cycle 3007:
 Current CPU Blocking $t0
(sw, 3732, 5292, 14, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 15/22

Clock Cycle 3008:
 Current CPU Blocking $t0
(sw, 3732, 5292, 15, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 16/22

Clock Cycle 3009:
 Current CPU Blocking $t0
(sw, 3732, 5292, 16, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 17/22

Clock Cycle 3010:
 Current CPU Blocking $t0
(sw, 3732, 5292, 17, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 18/22

Clock Cycle 3011:
 Current CPU Blocking $t0
(sw, 3732, 5292, 18, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 19/22

Clock Cycle 3012:
 Current CPU Blocking $t0
(sw, 3732, 5292, 19, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 20/22

Clock Cycle 3013:
 Current CPU Blocking $t0
(sw, 3732, 5292, 20, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 21/22

Clock Cycle 3014:
 Current CPU Blocking $t0
(sw, 3732, 5292, 21, 22, 416, )(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 22/22
Finished Instruction sw 3732 5292 on Line 416

Clock Cycle 3015:
 Current CPU Blocking $t0
(lw, 3708, $t0, 0, 0, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Started lw 3708 $t0 on Line 424
Completed 1/2

Clock Cycle 3016:
 Current CPU Blocking $t0
(lw, 3708, $t0, 1, 2, 424, )(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3708 $t0 on Line 424

Clock Cycle 3017:
 Current CPU Blocking $t0
(lw, 3672, $t3, 0, 0, 423, )(sw, 1484, 8828, 0, 0, 421, )
Started lw 3672 $t3 on Line 423
Completed 1/2
addi$t0,$t1,1940
$t0 = 1940

Clock Cycle 3018:
 Current CPU Blocking 
(lw, 3672, $t3, 1, 2, 423, )(sw, 1484, 8828, 0, 0, 421, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3672 $t3 on Line 423
addi$t4,$t4,2392
$t4 = 11220

Clock Cycle 3019:
 Current CPU Blocking 
(sw, 1484, 8828, 0, 0, 421, )
Started sw 1484 8828 on Line 421
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1356 $t1 on Line 427

Clock Cycle 3020:
 Current CPU Blocking 
(sw, 1484, 8828, 1, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )
Completed 2/22
DRAM Request(Write) Issued for sw 392 11220 on Line 428

Clock Cycle 3021:
 Current CPU Blocking 
(sw, 1484, 8828, 2, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )
Completed 3/22
DRAM Request(Read) Issued for lw 728 $t3 on Line 429

Clock Cycle 3022:
 Current CPU Blocking 
(sw, 1484, 8828, 3, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )
Completed 4/22
DRAM Request(Write) Issued for sw 3984 1476 on Line 430

Clock Cycle 3023:
 Current CPU Blocking 
(sw, 1484, 8828, 4, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 5/22

Clock Cycle 3024:
 Current CPU Blocking $t1
(sw, 1484, 8828, 5, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 6/22

Clock Cycle 3025:
 Current CPU Blocking $t1
(sw, 1484, 8828, 6, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 7/22

Clock Cycle 3026:
 Current CPU Blocking $t1
(sw, 1484, 8828, 7, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 8/22

Clock Cycle 3027:
 Current CPU Blocking $t1
(sw, 1484, 8828, 8, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 9/22

Clock Cycle 3028:
 Current CPU Blocking $t1
(sw, 1484, 8828, 9, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 10/22
Memory at 3732 = 5292

Clock Cycle 3029:
 Current CPU Blocking $t1
(sw, 1484, 8828, 10, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 11/22

Clock Cycle 3030:
 Current CPU Blocking $t1
(sw, 1484, 8828, 11, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 12/22

Clock Cycle 3031:
 Current CPU Blocking $t1
(sw, 1484, 8828, 12, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 13/22

Clock Cycle 3032:
 Current CPU Blocking $t1
(sw, 1484, 8828, 13, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 14/22

Clock Cycle 3033:
 Current CPU Blocking $t1
(sw, 1484, 8828, 14, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 15/22

Clock Cycle 3034:
 Current CPU Blocking $t1
(sw, 1484, 8828, 15, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 16/22

Clock Cycle 3035:
 Current CPU Blocking $t1
(sw, 1484, 8828, 16, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 17/22

Clock Cycle 3036:
 Current CPU Blocking $t1
(sw, 1484, 8828, 17, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 18/22

Clock Cycle 3037:
 Current CPU Blocking $t1
(sw, 1484, 8828, 18, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 19/22

Clock Cycle 3038:
 Current CPU Blocking $t1
(sw, 1484, 8828, 19, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 20/22

Clock Cycle 3039:
 Current CPU Blocking $t1
(sw, 1484, 8828, 20, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 21/22

Clock Cycle 3040:
 Current CPU Blocking $t1
(sw, 1484, 8828, 21, 22, 421, )(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 22/22
Finished Instruction sw 1484 8828 on Line 421

Clock Cycle 3041:
 Current CPU Blocking $t1
(lw, 1356, $t1, 0, 0, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Started lw 1356 $t1 on Line 427
Completed 1/2

Clock Cycle 3042:
 Current CPU Blocking $t1
(lw, 1356, $t1, 1, 2, 427, )(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 2/2
$t1 = 6936
Finished Instruction lw 1356 $t1 on Line 427

Clock Cycle 3043:
 Current CPU Blocking $t1
(sw, 392, 11220, 0, 0, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Started sw 392 11220 on Line 428
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t1,$t2,2124
$t1 = 3600

Clock Cycle 3044:
 Current CPU Blocking 
(sw, 392, 11220, 1, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 2/22
addi$t2,$t1,3716
$t2 = 7316

Clock Cycle 3045:
 Current CPU Blocking 
(sw, 392, 11220, 2, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )
Completed 3/22
DRAM Request(Read) Issued for lw 3740 $t4 on Line 433

Clock Cycle 3046:
 Current CPU Blocking 
(sw, 392, 11220, 3, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 4/22

Clock Cycle 3047:
 Current CPU Blocking $t3
(sw, 392, 11220, 4, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 5/22

Clock Cycle 3048:
 Current CPU Blocking $t3
(sw, 392, 11220, 5, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 6/22

Clock Cycle 3049:
 Current CPU Blocking $t3
(sw, 392, 11220, 6, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 7/22

Clock Cycle 3050:
 Current CPU Blocking $t3
(sw, 392, 11220, 7, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 8/22

Clock Cycle 3051:
 Current CPU Blocking $t3
(sw, 392, 11220, 8, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 9/22

Clock Cycle 3052:
 Current CPU Blocking $t3
(sw, 392, 11220, 9, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 10/22
Memory at 1484 = 8828

Clock Cycle 3053:
 Current CPU Blocking $t3
(sw, 392, 11220, 10, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 11/22

Clock Cycle 3054:
 Current CPU Blocking $t3
(sw, 392, 11220, 11, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 12/22

Clock Cycle 3055:
 Current CPU Blocking $t3
(sw, 392, 11220, 12, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 13/22

Clock Cycle 3056:
 Current CPU Blocking $t3
(sw, 392, 11220, 13, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 14/22

Clock Cycle 3057:
 Current CPU Blocking $t3
(sw, 392, 11220, 14, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 15/22

Clock Cycle 3058:
 Current CPU Blocking $t3
(sw, 392, 11220, 15, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 16/22

Clock Cycle 3059:
 Current CPU Blocking $t3
(sw, 392, 11220, 16, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 17/22

Clock Cycle 3060:
 Current CPU Blocking $t3
(sw, 392, 11220, 17, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 18/22

Clock Cycle 3061:
 Current CPU Blocking $t3
(sw, 392, 11220, 18, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 19/22

Clock Cycle 3062:
 Current CPU Blocking $t3
(sw, 392, 11220, 19, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 20/22

Clock Cycle 3063:
 Current CPU Blocking $t3
(sw, 392, 11220, 20, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 21/22

Clock Cycle 3064:
 Current CPU Blocking $t3
(sw, 392, 11220, 21, 22, 428, )(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 22/22
Finished Instruction sw 392 11220 on Line 428

Clock Cycle 3065:
 Current CPU Blocking $t3
(lw, 728, $t3, 0, 0, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Started lw 728 $t3 on Line 429
Completed 1/2

Clock Cycle 3066:
 Current CPU Blocking $t3
(lw, 728, $t3, 1, 2, 429, )(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 2/2
$t3 = 0
Finished Instruction lw 728 $t3 on Line 429

Clock Cycle 3067:
 Current CPU Blocking $t3
(sw, 3984, 1476, 0, 0, 430, )(lw, 3740, $t4, 0, 0, 433, )
Started sw 3984 1476 on Line 430
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t3,1492
$t1 = 1492

Clock Cycle 3068:
 Current CPU Blocking 
(sw, 3984, 1476, 1, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )
Completed 2/22
DRAM Request(Read) Issued for lw 2620 $t0 on Line 435

Clock Cycle 3069:
 Current CPU Blocking 
(sw, 3984, 1476, 2, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )
Completed 3/22
addi$t2,$t2,904
$t2 = 8220

Clock Cycle 3070:
 Current CPU Blocking 
(sw, 3984, 1476, 3, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )
Completed 4/22
DRAM Request(Read) Issued for lw 3028 $t2 on Line 437

Clock Cycle 3071:
 Current CPU Blocking 
(sw, 3984, 1476, 4, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 5/22

Clock Cycle 3072:
 Current CPU Blocking $t0
(sw, 3984, 1476, 5, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 6/22

Clock Cycle 3073:
 Current CPU Blocking $t0
(sw, 3984, 1476, 6, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 7/22

Clock Cycle 3074:
 Current CPU Blocking $t0
(sw, 3984, 1476, 7, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 8/22

Clock Cycle 3075:
 Current CPU Blocking $t0
(sw, 3984, 1476, 8, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 9/22

Clock Cycle 3076:
 Current CPU Blocking $t0
(sw, 3984, 1476, 9, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 10/22
Memory at 392 = 11220

Clock Cycle 3077:
 Current CPU Blocking $t0
(sw, 3984, 1476, 10, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 11/22

Clock Cycle 3078:
 Current CPU Blocking $t0
(sw, 3984, 1476, 11, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 12/22

Clock Cycle 3079:
 Current CPU Blocking $t0
(sw, 3984, 1476, 12, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 13/22

Clock Cycle 3080:
 Current CPU Blocking $t0
(sw, 3984, 1476, 13, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 14/22

Clock Cycle 3081:
 Current CPU Blocking $t0
(sw, 3984, 1476, 14, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 15/22

Clock Cycle 3082:
 Current CPU Blocking $t0
(sw, 3984, 1476, 15, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 16/22

Clock Cycle 3083:
 Current CPU Blocking $t0
(sw, 3984, 1476, 16, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 17/22

Clock Cycle 3084:
 Current CPU Blocking $t0
(sw, 3984, 1476, 17, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 18/22

Clock Cycle 3085:
 Current CPU Blocking $t0
(sw, 3984, 1476, 18, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 19/22

Clock Cycle 3086:
 Current CPU Blocking $t0
(sw, 3984, 1476, 19, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 20/22

Clock Cycle 3087:
 Current CPU Blocking $t0
(sw, 3984, 1476, 20, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 21/22

Clock Cycle 3088:
 Current CPU Blocking $t0
(sw, 3984, 1476, 21, 22, 430, )(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 22/22
Finished Instruction sw 3984 1476 on Line 430

Clock Cycle 3089:
 Current CPU Blocking $t0
(lw, 3740, $t4, 0, 0, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Started lw 3740 $t4 on Line 433
Completed 1/2

Clock Cycle 3090:
 Current CPU Blocking $t0
(lw, 3740, $t4, 1, 2, 433, )(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3740 $t4 on Line 433

Clock Cycle 3091:
 Current CPU Blocking $t0
(lw, 2620, $t0, 0, 0, 435, )(lw, 3028, $t2, 0, 0, 437, )
Started lw 2620 $t0 on Line 435
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3092:
 Current CPU Blocking $t0
(lw, 2620, $t0, 1, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 2/22

Clock Cycle 3093:
 Current CPU Blocking $t0
(lw, 2620, $t0, 2, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 3/22

Clock Cycle 3094:
 Current CPU Blocking $t0
(lw, 2620, $t0, 3, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 4/22

Clock Cycle 3095:
 Current CPU Blocking $t0
(lw, 2620, $t0, 4, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 5/22

Clock Cycle 3096:
 Current CPU Blocking $t0
(lw, 2620, $t0, 5, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 6/22

Clock Cycle 3097:
 Current CPU Blocking $t0
(lw, 2620, $t0, 6, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 7/22

Clock Cycle 3098:
 Current CPU Blocking $t0
(lw, 2620, $t0, 7, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 8/22

Clock Cycle 3099:
 Current CPU Blocking $t0
(lw, 2620, $t0, 8, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 9/22

Clock Cycle 3100:
 Current CPU Blocking $t0
(lw, 2620, $t0, 9, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 10/22
Memory at 3984 = 1476

Clock Cycle 3101:
 Current CPU Blocking $t0
(lw, 2620, $t0, 10, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 11/22

Clock Cycle 3102:
 Current CPU Blocking $t0
(lw, 2620, $t0, 11, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 12/22

Clock Cycle 3103:
 Current CPU Blocking $t0
(lw, 2620, $t0, 12, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 13/22

Clock Cycle 3104:
 Current CPU Blocking $t0
(lw, 2620, $t0, 13, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 14/22

Clock Cycle 3105:
 Current CPU Blocking $t0
(lw, 2620, $t0, 14, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 15/22

Clock Cycle 3106:
 Current CPU Blocking $t0
(lw, 2620, $t0, 15, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 16/22

Clock Cycle 3107:
 Current CPU Blocking $t0
(lw, 2620, $t0, 16, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 17/22

Clock Cycle 3108:
 Current CPU Blocking $t0
(lw, 2620, $t0, 17, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 18/22

Clock Cycle 3109:
 Current CPU Blocking $t0
(lw, 2620, $t0, 18, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 19/22

Clock Cycle 3110:
 Current CPU Blocking $t0
(lw, 2620, $t0, 19, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 20/22

Clock Cycle 3111:
 Current CPU Blocking $t0
(lw, 2620, $t0, 20, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 21/22

Clock Cycle 3112:
 Current CPU Blocking $t0
(lw, 2620, $t0, 21, 22, 435, )(lw, 3028, $t2, 0, 0, 437, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2620 $t0 on Line 435

Clock Cycle 3113:
 Current CPU Blocking $t0
(lw, 3028, $t2, 0, 0, 437, )
Started lw 3028 $t2 on Line 437
Completed 1/2

Clock Cycle 3114:
 Current CPU Blocking $t2
(lw, 3028, $t2, 1, 2, 437, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3028 $t2 on Line 437

Clock Cycle 3115:
 Current CPU Blocking $t2

addi$t0,$t2,136
$t0 = 136

Clock Cycle 3116:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3120 1492 on Line 439

Clock Cycle 3117:
 Current CPU Blocking 
(sw, 3120, 1492, 0, 0, 439, )
Started sw 3120 1492 on Line 439
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1240 $t0 on Line 440

Clock Cycle 3118:
 Current CPU Blocking 
(sw, 3120, 1492, 1, 12, 439, )(lw, 1240, $t0, 0, 0, 440, )
Completed 2/12
DRAM Request(Write) Issued for sw 288 0 on Line 441

Clock Cycle 3119:
 Current CPU Blocking 
(sw, 3120, 1492, 2, 12, 439, )(lw, 1240, $t0, 0, 0, 440, )(sw, 288, 0, 0, 0, 441, )
Completed 3/12
DRAM Request(Write) Issued for sw 3304 1492 on Line 442

Clock Cycle 3120:
 Current CPU Blocking 
(sw, 3120, 1492, 3, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(lw, 1240, $t0, 0, 0, 440, )(sw, 288, 0, 0, 0, 441, )
Completed 4/12
DRAM Request(Read) Issued for lw 732 $t3 on Line 443

Clock Cycle 3121:
 Current CPU Blocking 
(sw, 3120, 1492, 4, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(lw, 1240, $t0, 0, 0, 440, )(sw, 288, 0, 0, 0, 441, )(lw, 732, $t3, 0, 0, 443, )
Completed 5/12
addi$t1,$t1,3992
$t1 = 5484

Clock Cycle 3122:
 Current CPU Blocking 
(sw, 3120, 1492, 5, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(lw, 1240, $t0, 0, 0, 440, )(sw, 288, 0, 0, 0, 441, )(lw, 732, $t3, 0, 0, 443, )
Completed 6/12

Clock Cycle 3123:
 Current CPU Blocking $t3
(sw, 3120, 1492, 6, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Completed 7/12

Clock Cycle 3124:
 Current CPU Blocking $t3
(sw, 3120, 1492, 7, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Completed 8/12

Clock Cycle 3125:
 Current CPU Blocking $t3
(sw, 3120, 1492, 8, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Completed 9/12

Clock Cycle 3126:
 Current CPU Blocking $t3
(sw, 3120, 1492, 9, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Completed 10/12

Clock Cycle 3127:
 Current CPU Blocking $t3
(sw, 3120, 1492, 10, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Completed 11/12

Clock Cycle 3128:
 Current CPU Blocking $t3
(sw, 3120, 1492, 11, 12, 439, )(sw, 3304, 1492, 0, 0, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Completed 12/12
Finished Instruction sw 3120 1492 on Line 439

Clock Cycle 3129:
 Current CPU Blocking $t3
(sw, 3304, 1492, 0, 0, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Started sw 3304 1492 on Line 442
Completed 1/2

Clock Cycle 3130:
 Current CPU Blocking $t3
(sw, 3304, 1492, 1, 2, 442, )(sw, 288, 0, 0, 0, 441, )(lw, 1240, $t0, 0, 0, 440, )(lw, 732, $t3, 0, 0, 443, )
Completed 2/2
Finished Instruction sw 3304 1492 on Line 442

Clock Cycle 3131:
 Current CPU Blocking $t3
(sw, 288, 0, 0, 0, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Started sw 288 0 on Line 441
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3132:
 Current CPU Blocking $t3
(sw, 288, 0, 1, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 2/22

Clock Cycle 3133:
 Current CPU Blocking $t3
(sw, 288, 0, 2, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 3/22

Clock Cycle 3134:
 Current CPU Blocking $t3
(sw, 288, 0, 3, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 4/22

Clock Cycle 3135:
 Current CPU Blocking $t3
(sw, 288, 0, 4, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 5/22

Clock Cycle 3136:
 Current CPU Blocking $t3
(sw, 288, 0, 5, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 6/22

Clock Cycle 3137:
 Current CPU Blocking $t3
(sw, 288, 0, 6, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 7/22

Clock Cycle 3138:
 Current CPU Blocking $t3
(sw, 288, 0, 7, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 8/22

Clock Cycle 3139:
 Current CPU Blocking $t3
(sw, 288, 0, 8, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 9/22

Clock Cycle 3140:
 Current CPU Blocking $t3
(sw, 288, 0, 9, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 10/22
Memory at 3120 = 1492
Memory at 3304 = 1492

Clock Cycle 3141:
 Current CPU Blocking $t3
(sw, 288, 0, 10, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 11/22

Clock Cycle 3142:
 Current CPU Blocking $t3
(sw, 288, 0, 11, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 12/22

Clock Cycle 3143:
 Current CPU Blocking $t3
(sw, 288, 0, 12, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 13/22

Clock Cycle 3144:
 Current CPU Blocking $t3
(sw, 288, 0, 13, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 14/22

Clock Cycle 3145:
 Current CPU Blocking $t3
(sw, 288, 0, 14, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 15/22

Clock Cycle 3146:
 Current CPU Blocking $t3
(sw, 288, 0, 15, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 16/22

Clock Cycle 3147:
 Current CPU Blocking $t3
(sw, 288, 0, 16, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 17/22

Clock Cycle 3148:
 Current CPU Blocking $t3
(sw, 288, 0, 17, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 18/22

Clock Cycle 3149:
 Current CPU Blocking $t3
(sw, 288, 0, 18, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 19/22

Clock Cycle 3150:
 Current CPU Blocking $t3
(sw, 288, 0, 19, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 20/22

Clock Cycle 3151:
 Current CPU Blocking $t3
(sw, 288, 0, 20, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 21/22

Clock Cycle 3152:
 Current CPU Blocking $t3
(sw, 288, 0, 21, 22, 441, )(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 22/22
Finished Instruction sw 288 0 on Line 441

Clock Cycle 3153:
 Current CPU Blocking $t3
(lw, 732, $t3, 0, 0, 443, )(lw, 1240, $t0, 0, 0, 440, )
Started lw 732 $t3 on Line 443
Completed 1/2

Clock Cycle 3154:
 Current CPU Blocking $t3
(lw, 732, $t3, 1, 2, 443, )(lw, 1240, $t0, 0, 0, 440, )
Completed 2/2
$t3 = 3796
Finished Instruction lw 732 $t3 on Line 443

Clock Cycle 3155:
 Current CPU Blocking $t3
(lw, 1240, $t0, 0, 0, 440, )
Started lw 1240 $t0 on Line 440
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2676 3796 on Line 445

Clock Cycle 3156:
 Current CPU Blocking 
(lw, 1240, $t0, 1, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )
Completed 2/22
addi$t2,$t2,1032
$t2 = 1032

Clock Cycle 3157:
 Current CPU Blocking 
(lw, 1240, $t0, 2, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )
Completed 3/22
DRAM Request(Read) Issued for lw 3648 $t3 on Line 447

Clock Cycle 3158:
 Current CPU Blocking 
(lw, 1240, $t0, 3, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )
Completed 4/22
DRAM Request(Write) Issued for sw 2588 1032 on Line 448

Clock Cycle 3159:
 Current CPU Blocking 
(lw, 1240, $t0, 4, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 5/22

Clock Cycle 3160:
 Current CPU Blocking $t0
(lw, 1240, $t0, 5, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 6/22

Clock Cycle 3161:
 Current CPU Blocking $t0
(lw, 1240, $t0, 6, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 7/22

Clock Cycle 3162:
 Current CPU Blocking $t0
(lw, 1240, $t0, 7, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 8/22

Clock Cycle 3163:
 Current CPU Blocking $t0
(lw, 1240, $t0, 8, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 9/22

Clock Cycle 3164:
 Current CPU Blocking $t0
(lw, 1240, $t0, 9, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 10/22

Clock Cycle 3165:
 Current CPU Blocking $t0
(lw, 1240, $t0, 10, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 11/22

Clock Cycle 3166:
 Current CPU Blocking $t0
(lw, 1240, $t0, 11, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 12/22

Clock Cycle 3167:
 Current CPU Blocking $t0
(lw, 1240, $t0, 12, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 13/22

Clock Cycle 3168:
 Current CPU Blocking $t0
(lw, 1240, $t0, 13, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 14/22

Clock Cycle 3169:
 Current CPU Blocking $t0
(lw, 1240, $t0, 14, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 15/22

Clock Cycle 3170:
 Current CPU Blocking $t0
(lw, 1240, $t0, 15, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 16/22

Clock Cycle 3171:
 Current CPU Blocking $t0
(lw, 1240, $t0, 16, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 17/22

Clock Cycle 3172:
 Current CPU Blocking $t0
(lw, 1240, $t0, 17, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 18/22

Clock Cycle 3173:
 Current CPU Blocking $t0
(lw, 1240, $t0, 18, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 19/22

Clock Cycle 3174:
 Current CPU Blocking $t0
(lw, 1240, $t0, 19, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 20/22

Clock Cycle 3175:
 Current CPU Blocking $t0
(lw, 1240, $t0, 20, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 21/22

Clock Cycle 3176:
 Current CPU Blocking $t0
(lw, 1240, $t0, 21, 22, 440, )(sw, 2676, 3796, 0, 0, 445, )(lw, 3648, $t3, 0, 0, 447, )(sw, 2588, 1032, 0, 0, 448, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1240 $t0 on Line 440

Clock Cycle 3177:
 Current CPU Blocking $t0
(sw, 2676, 3796, 0, 0, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )
Started sw 2676 3796 on Line 445
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3320 $t0 on Line 449

Clock Cycle 3178:
 Current CPU Blocking 
(sw, 2676, 3796, 1, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )
Completed 2/12
DRAM Request(Write) Issued for sw 1092 1032 on Line 450

Clock Cycle 3179:
 Current CPU Blocking 
(sw, 2676, 3796, 2, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )
Completed 3/12
DRAM Request(Write) Issued for sw 704 5484 on Line 451

Clock Cycle 3180:
 Current CPU Blocking 
(sw, 2676, 3796, 3, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 4/12

Clock Cycle 3181:
 Current CPU Blocking $t3
(sw, 2676, 3796, 4, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 5/12

Clock Cycle 3182:
 Current CPU Blocking $t3
(sw, 2676, 3796, 5, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 6/12

Clock Cycle 3183:
 Current CPU Blocking $t3
(sw, 2676, 3796, 6, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 7/12

Clock Cycle 3184:
 Current CPU Blocking $t3
(sw, 2676, 3796, 7, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 8/12

Clock Cycle 3185:
 Current CPU Blocking $t3
(sw, 2676, 3796, 8, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 9/12

Clock Cycle 3186:
 Current CPU Blocking $t3
(sw, 2676, 3796, 9, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 10/12

Clock Cycle 3187:
 Current CPU Blocking $t3
(sw, 2676, 3796, 10, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 11/12

Clock Cycle 3188:
 Current CPU Blocking $t3
(sw, 2676, 3796, 11, 12, 445, )(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 12/12
Finished Instruction sw 2676 3796 on Line 445

Clock Cycle 3189:
 Current CPU Blocking $t3
(sw, 2588, 1032, 0, 0, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Started sw 2588 1032 on Line 448
Completed 1/2

Clock Cycle 3190:
 Current CPU Blocking $t3
(sw, 2588, 1032, 1, 2, 448, )(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 2/2
Finished Instruction sw 2588 1032 on Line 448

Clock Cycle 3191:
 Current CPU Blocking $t3
(lw, 3648, $t3, 0, 0, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Started lw 3648 $t3 on Line 447
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3192:
 Current CPU Blocking $t3
(lw, 3648, $t3, 1, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 2/22

Clock Cycle 3193:
 Current CPU Blocking $t3
(lw, 3648, $t3, 2, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 3/22

Clock Cycle 3194:
 Current CPU Blocking $t3
(lw, 3648, $t3, 3, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 4/22

Clock Cycle 3195:
 Current CPU Blocking $t3
(lw, 3648, $t3, 4, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 5/22

Clock Cycle 3196:
 Current CPU Blocking $t3
(lw, 3648, $t3, 5, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 6/22

Clock Cycle 3197:
 Current CPU Blocking $t3
(lw, 3648, $t3, 6, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 7/22

Clock Cycle 3198:
 Current CPU Blocking $t3
(lw, 3648, $t3, 7, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 8/22

Clock Cycle 3199:
 Current CPU Blocking $t3
(lw, 3648, $t3, 8, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 9/22

Clock Cycle 3200:
 Current CPU Blocking $t3
(lw, 3648, $t3, 9, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 10/22
Memory at 2588 = 1032
Memory at 2676 = 3796

Clock Cycle 3201:
 Current CPU Blocking $t3
(lw, 3648, $t3, 10, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 11/22

Clock Cycle 3202:
 Current CPU Blocking $t3
(lw, 3648, $t3, 11, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 12/22

Clock Cycle 3203:
 Current CPU Blocking $t3
(lw, 3648, $t3, 12, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 13/22

Clock Cycle 3204:
 Current CPU Blocking $t3
(lw, 3648, $t3, 13, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 14/22

Clock Cycle 3205:
 Current CPU Blocking $t3
(lw, 3648, $t3, 14, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 15/22

Clock Cycle 3206:
 Current CPU Blocking $t3
(lw, 3648, $t3, 15, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 16/22

Clock Cycle 3207:
 Current CPU Blocking $t3
(lw, 3648, $t3, 16, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 17/22

Clock Cycle 3208:
 Current CPU Blocking $t3
(lw, 3648, $t3, 17, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 18/22

Clock Cycle 3209:
 Current CPU Blocking $t3
(lw, 3648, $t3, 18, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 19/22

Clock Cycle 3210:
 Current CPU Blocking $t3
(lw, 3648, $t3, 19, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 20/22

Clock Cycle 3211:
 Current CPU Blocking $t3
(lw, 3648, $t3, 20, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 21/22

Clock Cycle 3212:
 Current CPU Blocking $t3
(lw, 3648, $t3, 21, 22, 447, )(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3648 $t3 on Line 447

Clock Cycle 3213:
 Current CPU Blocking $t3
(lw, 3320, $t0, 0, 0, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )
Started lw 3320 $t0 on Line 449
Completed 1/2
DRAM Request(Read) Issued for lw 2820 $t3 on Line 452

Clock Cycle 3214:
 Current CPU Blocking 
(lw, 3320, $t0, 1, 2, 449, )(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )(lw, 2820, $t3, 0, 0, 452, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3320 $t0 on Line 449

Clock Cycle 3215:
 Current CPU Blocking $t0
(sw, 1092, 1032, 0, 0, 450, )(sw, 704, 5484, 0, 0, 451, )(lw, 2820, $t3, 0, 0, 452, )
Started sw 1092 1032 on Line 450
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2020 0 on Line 453

Clock Cycle 3216:
 Current CPU Blocking 
(sw, 1092, 1032, 1, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(sw, 704, 5484, 0, 0, 451, )(lw, 2820, $t3, 0, 0, 452, )
Completed 2/12

Clock Cycle 3217:
 Current CPU Blocking $t3
(sw, 1092, 1032, 2, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 3/12

Clock Cycle 3218:
 Current CPU Blocking $t3
(sw, 1092, 1032, 3, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 4/12

Clock Cycle 3219:
 Current CPU Blocking $t3
(sw, 1092, 1032, 4, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 5/12

Clock Cycle 3220:
 Current CPU Blocking $t3
(sw, 1092, 1032, 5, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 6/12

Clock Cycle 3221:
 Current CPU Blocking $t3
(sw, 1092, 1032, 6, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 7/12

Clock Cycle 3222:
 Current CPU Blocking $t3
(sw, 1092, 1032, 7, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 8/12

Clock Cycle 3223:
 Current CPU Blocking $t3
(sw, 1092, 1032, 8, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 9/12

Clock Cycle 3224:
 Current CPU Blocking $t3
(sw, 1092, 1032, 9, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 10/12

Clock Cycle 3225:
 Current CPU Blocking $t3
(sw, 1092, 1032, 10, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 11/12

Clock Cycle 3226:
 Current CPU Blocking $t3
(sw, 1092, 1032, 11, 12, 450, )(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 12/12
Finished Instruction sw 1092 1032 on Line 450

Clock Cycle 3227:
 Current CPU Blocking $t3
(sw, 2020, 0, 0, 0, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Started sw 2020 0 on Line 453
Completed 1/2

Clock Cycle 3228:
 Current CPU Blocking $t3
(sw, 2020, 0, 1, 2, 453, )(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 2/2
Finished Instruction sw 2020 0 on Line 453

Clock Cycle 3229:
 Current CPU Blocking $t3
(lw, 2820, $t3, 0, 0, 452, )(sw, 704, 5484, 0, 0, 451, )
Started lw 2820 $t3 on Line 452
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3230:
 Current CPU Blocking $t3
(lw, 2820, $t3, 1, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 2/22

Clock Cycle 3231:
 Current CPU Blocking $t3
(lw, 2820, $t3, 2, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 3/22

Clock Cycle 3232:
 Current CPU Blocking $t3
(lw, 2820, $t3, 3, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 4/22

Clock Cycle 3233:
 Current CPU Blocking $t3
(lw, 2820, $t3, 4, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 5/22

Clock Cycle 3234:
 Current CPU Blocking $t3
(lw, 2820, $t3, 5, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 6/22

Clock Cycle 3235:
 Current CPU Blocking $t3
(lw, 2820, $t3, 6, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 7/22

Clock Cycle 3236:
 Current CPU Blocking $t3
(lw, 2820, $t3, 7, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 8/22

Clock Cycle 3237:
 Current CPU Blocking $t3
(lw, 2820, $t3, 8, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 9/22

Clock Cycle 3238:
 Current CPU Blocking $t3
(lw, 2820, $t3, 9, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 10/22
Memory at 1092 = 1032

Clock Cycle 3239:
 Current CPU Blocking $t3
(lw, 2820, $t3, 10, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 11/22

Clock Cycle 3240:
 Current CPU Blocking $t3
(lw, 2820, $t3, 11, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 12/22

Clock Cycle 3241:
 Current CPU Blocking $t3
(lw, 2820, $t3, 12, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 13/22

Clock Cycle 3242:
 Current CPU Blocking $t3
(lw, 2820, $t3, 13, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 14/22

Clock Cycle 3243:
 Current CPU Blocking $t3
(lw, 2820, $t3, 14, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 15/22

Clock Cycle 3244:
 Current CPU Blocking $t3
(lw, 2820, $t3, 15, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 16/22

Clock Cycle 3245:
 Current CPU Blocking $t3
(lw, 2820, $t3, 16, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 17/22

Clock Cycle 3246:
 Current CPU Blocking $t3
(lw, 2820, $t3, 17, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 18/22

Clock Cycle 3247:
 Current CPU Blocking $t3
(lw, 2820, $t3, 18, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 19/22

Clock Cycle 3248:
 Current CPU Blocking $t3
(lw, 2820, $t3, 19, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 20/22

Clock Cycle 3249:
 Current CPU Blocking $t3
(lw, 2820, $t3, 20, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 21/22

Clock Cycle 3250:
 Current CPU Blocking $t3
(lw, 2820, $t3, 21, 22, 452, )(sw, 704, 5484, 0, 0, 451, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2820 $t3 on Line 452

Clock Cycle 3251:
 Current CPU Blocking $t3
(sw, 704, 5484, 0, 0, 451, )
Started sw 704 5484 on Line 451
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 744 $t3 on Line 454

Clock Cycle 3252:
 Current CPU Blocking 
(sw, 704, 5484, 1, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 2/12

Clock Cycle 3253:
 Current CPU Blocking $t3
(sw, 704, 5484, 2, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 3/12

Clock Cycle 3254:
 Current CPU Blocking $t3
(sw, 704, 5484, 3, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 4/12

Clock Cycle 3255:
 Current CPU Blocking $t3
(sw, 704, 5484, 4, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 5/12

Clock Cycle 3256:
 Current CPU Blocking $t3
(sw, 704, 5484, 5, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 6/12

Clock Cycle 3257:
 Current CPU Blocking $t3
(sw, 704, 5484, 6, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 7/12

Clock Cycle 3258:
 Current CPU Blocking $t3
(sw, 704, 5484, 7, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 8/12

Clock Cycle 3259:
 Current CPU Blocking $t3
(sw, 704, 5484, 8, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 9/12

Clock Cycle 3260:
 Current CPU Blocking $t3
(sw, 704, 5484, 9, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 10/12

Clock Cycle 3261:
 Current CPU Blocking $t3
(sw, 704, 5484, 10, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 11/12

Clock Cycle 3262:
 Current CPU Blocking $t3
(sw, 704, 5484, 11, 12, 451, )(lw, 744, $t3, 0, 0, 454, )
Completed 12/12
Finished Instruction sw 704 5484 on Line 451

Clock Cycle 3263:
 Current CPU Blocking $t3
(lw, 744, $t3, 0, 0, 454, )
Started lw 744 $t3 on Line 454
Completed 1/2

Clock Cycle 3264:
 Current CPU Blocking $t3
(lw, 744, $t3, 1, 2, 454, )
Completed 2/2
$t3 = 0
Finished Instruction lw 744 $t3 on Line 454

Clock Cycle 3265:
 Current CPU Blocking $t3

addi$t3,$t4,3784
$t3 = 3784

Clock Cycle 3266:
 Current CPU Blocking 

addi$t1,$t2,3688
$t1 = 4720

Clock Cycle 3267:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1624 $t3 on Line 457

Clock Cycle 3268:
 Current CPU Blocking 
(lw, 1624, $t3, 0, 0, 457, )
Started lw 1624 $t3 on Line 457
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2128 $t2 on Line 458

Clock Cycle 3269:
 Current CPU Blocking 
(lw, 1624, $t3, 1, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 2/22

Clock Cycle 3270:
 Current CPU Blocking $t2
(lw, 1624, $t3, 2, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 3/22

Clock Cycle 3271:
 Current CPU Blocking $t2
(lw, 1624, $t3, 3, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 4/22

Clock Cycle 3272:
 Current CPU Blocking $t2
(lw, 1624, $t3, 4, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 5/22

Clock Cycle 3273:
 Current CPU Blocking $t2
(lw, 1624, $t3, 5, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 6/22

Clock Cycle 3274:
 Current CPU Blocking $t2
(lw, 1624, $t3, 6, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 7/22

Clock Cycle 3275:
 Current CPU Blocking $t2
(lw, 1624, $t3, 7, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 8/22

Clock Cycle 3276:
 Current CPU Blocking $t2
(lw, 1624, $t3, 8, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 9/22

Clock Cycle 3277:
 Current CPU Blocking $t2
(lw, 1624, $t3, 9, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 10/22
Memory at 704 = 5484

Clock Cycle 3278:
 Current CPU Blocking $t2
(lw, 1624, $t3, 10, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 11/22

Clock Cycle 3279:
 Current CPU Blocking $t2
(lw, 1624, $t3, 11, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 12/22

Clock Cycle 3280:
 Current CPU Blocking $t2
(lw, 1624, $t3, 12, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 13/22

Clock Cycle 3281:
 Current CPU Blocking $t2
(lw, 1624, $t3, 13, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 14/22

Clock Cycle 3282:
 Current CPU Blocking $t2
(lw, 1624, $t3, 14, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 15/22

Clock Cycle 3283:
 Current CPU Blocking $t2
(lw, 1624, $t3, 15, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 16/22

Clock Cycle 3284:
 Current CPU Blocking $t2
(lw, 1624, $t3, 16, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 17/22

Clock Cycle 3285:
 Current CPU Blocking $t2
(lw, 1624, $t3, 17, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 18/22

Clock Cycle 3286:
 Current CPU Blocking $t2
(lw, 1624, $t3, 18, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 19/22

Clock Cycle 3287:
 Current CPU Blocking $t2
(lw, 1624, $t3, 19, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 20/22

Clock Cycle 3288:
 Current CPU Blocking $t2
(lw, 1624, $t3, 20, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 21/22

Clock Cycle 3289:
 Current CPU Blocking $t2
(lw, 1624, $t3, 21, 22, 457, )(lw, 2128, $t2, 0, 0, 458, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1624 $t3 on Line 457

Clock Cycle 3290:
 Current CPU Blocking $t2
(lw, 2128, $t2, 0, 0, 458, )
Started lw 2128 $t2 on Line 458
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 3291:
 Current CPU Blocking $t2
(lw, 2128, $t2, 1, 12, 458, )
Completed 2/12

Clock Cycle 3292:
 Current CPU Blocking $t2
(lw, 2128, $t2, 2, 12, 458, )
Completed 3/12

Clock Cycle 3293:
 Current CPU Blocking $t2
(lw, 2128, $t2, 3, 12, 458, )
Completed 4/12

Clock Cycle 3294:
 Current CPU Blocking $t2
(lw, 2128, $t2, 4, 12, 458, )
Completed 5/12

Clock Cycle 3295:
 Current CPU Blocking $t2
(lw, 2128, $t2, 5, 12, 458, )
Completed 6/12

Clock Cycle 3296:
 Current CPU Blocking $t2
(lw, 2128, $t2, 6, 12, 458, )
Completed 7/12

Clock Cycle 3297:
 Current CPU Blocking $t2
(lw, 2128, $t2, 7, 12, 458, )
Completed 8/12

Clock Cycle 3298:
 Current CPU Blocking $t2
(lw, 2128, $t2, 8, 12, 458, )
Completed 9/12

Clock Cycle 3299:
 Current CPU Blocking $t2
(lw, 2128, $t2, 9, 12, 458, )
Completed 10/12

Clock Cycle 3300:
 Current CPU Blocking $t2
(lw, 2128, $t2, 10, 12, 458, )
Completed 11/12

Clock Cycle 3301:
 Current CPU Blocking $t2
(lw, 2128, $t2, 11, 12, 458, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2128 $t2 on Line 458

Clock Cycle 3302:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 3716 $t2 on Line 459

Clock Cycle 3303:
 Current CPU Blocking 
(lw, 3716, $t2, 0, 0, 459, )
Started lw 3716 $t2 on Line 459
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3432 0 on Line 460

Clock Cycle 3304:
 Current CPU Blocking 
(lw, 3716, $t2, 1, 12, 459, )(sw, 3432, 0, 0, 0, 460, )
Completed 2/12
DRAM Request(Write) Issued for sw 3216 0 on Line 461

Clock Cycle 3305:
 Current CPU Blocking 
(lw, 3716, $t2, 2, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )
Completed 3/12
DRAM Request(Write) Issued for sw 812 4720 on Line 462

Clock Cycle 3306:
 Current CPU Blocking 
(lw, 3716, $t2, 3, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )
Completed 4/12
DRAM Request(Read) Issued for lw 1360 $t3 on Line 463

Clock Cycle 3307:
 Current CPU Blocking 
(lw, 3716, $t2, 4, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )
Completed 5/12
DRAM Request(Read) Issued for lw 2296 $t4 on Line 464

Clock Cycle 3308:
 Current CPU Blocking 
(lw, 3716, $t2, 5, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )
Completed 6/12
DRAM Request(Write) Issued for sw 1912 4720 on Line 465

Clock Cycle 3309:
 Current CPU Blocking 
(lw, 3716, $t2, 6, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 7/12

Clock Cycle 3310:
 Current CPU Blocking $t2
(lw, 3716, $t2, 7, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 8/12

Clock Cycle 3311:
 Current CPU Blocking $t2
(lw, 3716, $t2, 8, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 9/12

Clock Cycle 3312:
 Current CPU Blocking $t2
(lw, 3716, $t2, 9, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 10/12

Clock Cycle 3313:
 Current CPU Blocking $t2
(lw, 3716, $t2, 10, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 11/12

Clock Cycle 3314:
 Current CPU Blocking $t2
(lw, 3716, $t2, 11, 12, 459, )(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3716 $t2 on Line 459

Clock Cycle 3315:
 Current CPU Blocking $t2
(sw, 3432, 0, 0, 0, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Started sw 3432 0 on Line 460
Completed 1/2
addi$t2,$t1,1348
$t2 = 6068

Clock Cycle 3316:
 Current CPU Blocking 
(sw, 3432, 0, 1, 2, 460, )(sw, 3216, 0, 0, 0, 461, )(sw, 812, 4720, 0, 0, 462, )(lw, 1360, $t3, 0, 0, 463, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 2/2
Finished Instruction sw 3432 0 on Line 460

Clock Cycle 3317:
 Current CPU Blocking $t3
(sw, 3216, 0, 0, 0, 461, )(lw, 1360, $t3, 0, 0, 463, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Started sw 3216 0 on Line 461
Completed 1/2

Clock Cycle 3318:
 Current CPU Blocking $t3
(sw, 3216, 0, 1, 2, 461, )(lw, 1360, $t3, 0, 0, 463, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )(sw, 1912, 4720, 0, 0, 465, )
Completed 2/2
Finished Instruction sw 3216 0 on Line 461

Clock Cycle 3319:
 Current CPU Blocking $t3
(lw, 1360, $t3, 0, 0, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Started lw 1360 $t3 on Line 463
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3320:
 Current CPU Blocking $t3
(lw, 1360, $t3, 1, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 2/22

Clock Cycle 3321:
 Current CPU Blocking $t3
(lw, 1360, $t3, 2, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 3/22

Clock Cycle 3322:
 Current CPU Blocking $t3
(lw, 1360, $t3, 3, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 4/22

Clock Cycle 3323:
 Current CPU Blocking $t3
(lw, 1360, $t3, 4, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 5/22

Clock Cycle 3324:
 Current CPU Blocking $t3
(lw, 1360, $t3, 5, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 6/22

Clock Cycle 3325:
 Current CPU Blocking $t3
(lw, 1360, $t3, 6, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 7/22

Clock Cycle 3326:
 Current CPU Blocking $t3
(lw, 1360, $t3, 7, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 8/22

Clock Cycle 3327:
 Current CPU Blocking $t3
(lw, 1360, $t3, 8, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 9/22

Clock Cycle 3328:
 Current CPU Blocking $t3
(lw, 1360, $t3, 9, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 10/22

Clock Cycle 3329:
 Current CPU Blocking $t3
(lw, 1360, $t3, 10, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 11/22

Clock Cycle 3330:
 Current CPU Blocking $t3
(lw, 1360, $t3, 11, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 12/22

Clock Cycle 3331:
 Current CPU Blocking $t3
(lw, 1360, $t3, 12, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 13/22

Clock Cycle 3332:
 Current CPU Blocking $t3
(lw, 1360, $t3, 13, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 14/22

Clock Cycle 3333:
 Current CPU Blocking $t3
(lw, 1360, $t3, 14, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 15/22

Clock Cycle 3334:
 Current CPU Blocking $t3
(lw, 1360, $t3, 15, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 16/22

Clock Cycle 3335:
 Current CPU Blocking $t3
(lw, 1360, $t3, 16, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 17/22

Clock Cycle 3336:
 Current CPU Blocking $t3
(lw, 1360, $t3, 17, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 18/22

Clock Cycle 3337:
 Current CPU Blocking $t3
(lw, 1360, $t3, 18, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 19/22

Clock Cycle 3338:
 Current CPU Blocking $t3
(lw, 1360, $t3, 19, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 20/22

Clock Cycle 3339:
 Current CPU Blocking $t3
(lw, 1360, $t3, 20, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 21/22

Clock Cycle 3340:
 Current CPU Blocking $t3
(lw, 1360, $t3, 21, 22, 463, )(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1360 $t3 on Line 463

Clock Cycle 3341:
 Current CPU Blocking $t3
(sw, 1912, 4720, 0, 0, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )
Started sw 1912 4720 on Line 465
Completed 1/2
DRAM Request(Read) Issued for lw 3912 $t3 on Line 467

Clock Cycle 3342:
 Current CPU Blocking 
(sw, 1912, 4720, 1, 2, 465, )(sw, 812, 4720, 0, 0, 462, )(lw, 2296, $t4, 0, 0, 464, )(lw, 3912, $t3, 0, 0, 467, )
Completed 2/2
Finished Instruction sw 1912 4720 on Line 465

Clock Cycle 3343:
 Current CPU Blocking $t3
(sw, 812, 4720, 0, 0, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Started sw 812 4720 on Line 462
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3344:
 Current CPU Blocking $t3
(sw, 812, 4720, 1, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 2/22

Clock Cycle 3345:
 Current CPU Blocking $t3
(sw, 812, 4720, 2, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 3/22

Clock Cycle 3346:
 Current CPU Blocking $t3
(sw, 812, 4720, 3, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 4/22

Clock Cycle 3347:
 Current CPU Blocking $t3
(sw, 812, 4720, 4, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 5/22

Clock Cycle 3348:
 Current CPU Blocking $t3
(sw, 812, 4720, 5, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 6/22

Clock Cycle 3349:
 Current CPU Blocking $t3
(sw, 812, 4720, 6, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 7/22

Clock Cycle 3350:
 Current CPU Blocking $t3
(sw, 812, 4720, 7, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 8/22

Clock Cycle 3351:
 Current CPU Blocking $t3
(sw, 812, 4720, 8, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 9/22

Clock Cycle 3352:
 Current CPU Blocking $t3
(sw, 812, 4720, 9, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 10/22
Memory at 1912 = 4720

Clock Cycle 3353:
 Current CPU Blocking $t3
(sw, 812, 4720, 10, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 11/22

Clock Cycle 3354:
 Current CPU Blocking $t3
(sw, 812, 4720, 11, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 12/22

Clock Cycle 3355:
 Current CPU Blocking $t3
(sw, 812, 4720, 12, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 13/22

Clock Cycle 3356:
 Current CPU Blocking $t3
(sw, 812, 4720, 13, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 14/22

Clock Cycle 3357:
 Current CPU Blocking $t3
(sw, 812, 4720, 14, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 15/22

Clock Cycle 3358:
 Current CPU Blocking $t3
(sw, 812, 4720, 15, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 16/22

Clock Cycle 3359:
 Current CPU Blocking $t3
(sw, 812, 4720, 16, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 17/22

Clock Cycle 3360:
 Current CPU Blocking $t3
(sw, 812, 4720, 17, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 18/22

Clock Cycle 3361:
 Current CPU Blocking $t3
(sw, 812, 4720, 18, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 19/22

Clock Cycle 3362:
 Current CPU Blocking $t3
(sw, 812, 4720, 19, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 20/22

Clock Cycle 3363:
 Current CPU Blocking $t3
(sw, 812, 4720, 20, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 21/22

Clock Cycle 3364:
 Current CPU Blocking $t3
(sw, 812, 4720, 21, 22, 462, )(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 22/22
Finished Instruction sw 812 4720 on Line 462

Clock Cycle 3365:
 Current CPU Blocking $t3
(lw, 3912, $t3, 0, 0, 467, )(lw, 2296, $t4, 0, 0, 464, )
Started lw 3912 $t3 on Line 467
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3366:
 Current CPU Blocking $t3
(lw, 3912, $t3, 1, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 2/22

Clock Cycle 3367:
 Current CPU Blocking $t3
(lw, 3912, $t3, 2, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 3/22

Clock Cycle 3368:
 Current CPU Blocking $t3
(lw, 3912, $t3, 3, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 4/22

Clock Cycle 3369:
 Current CPU Blocking $t3
(lw, 3912, $t3, 4, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 5/22

Clock Cycle 3370:
 Current CPU Blocking $t3
(lw, 3912, $t3, 5, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 6/22

Clock Cycle 3371:
 Current CPU Blocking $t3
(lw, 3912, $t3, 6, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 7/22

Clock Cycle 3372:
 Current CPU Blocking $t3
(lw, 3912, $t3, 7, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 8/22

Clock Cycle 3373:
 Current CPU Blocking $t3
(lw, 3912, $t3, 8, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 9/22

Clock Cycle 3374:
 Current CPU Blocking $t3
(lw, 3912, $t3, 9, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 10/22
Memory at 812 = 4720

Clock Cycle 3375:
 Current CPU Blocking $t3
(lw, 3912, $t3, 10, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 11/22

Clock Cycle 3376:
 Current CPU Blocking $t3
(lw, 3912, $t3, 11, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 12/22

Clock Cycle 3377:
 Current CPU Blocking $t3
(lw, 3912, $t3, 12, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 13/22

Clock Cycle 3378:
 Current CPU Blocking $t3
(lw, 3912, $t3, 13, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 14/22

Clock Cycle 3379:
 Current CPU Blocking $t3
(lw, 3912, $t3, 14, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 15/22

Clock Cycle 3380:
 Current CPU Blocking $t3
(lw, 3912, $t3, 15, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 16/22

Clock Cycle 3381:
 Current CPU Blocking $t3
(lw, 3912, $t3, 16, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 17/22

Clock Cycle 3382:
 Current CPU Blocking $t3
(lw, 3912, $t3, 17, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 18/22

Clock Cycle 3383:
 Current CPU Blocking $t3
(lw, 3912, $t3, 18, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 19/22

Clock Cycle 3384:
 Current CPU Blocking $t3
(lw, 3912, $t3, 19, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 20/22

Clock Cycle 3385:
 Current CPU Blocking $t3
(lw, 3912, $t3, 20, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 21/22

Clock Cycle 3386:
 Current CPU Blocking $t3
(lw, 3912, $t3, 21, 22, 467, )(lw, 2296, $t4, 0, 0, 464, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3912 $t3 on Line 467

Clock Cycle 3387:
 Current CPU Blocking $t3
(lw, 2296, $t4, 0, 0, 464, )
Started lw 2296 $t4 on Line 464
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t0,3992
$t3 = 3992

Clock Cycle 3388:
 Current CPU Blocking 
(lw, 2296, $t4, 1, 12, 464, )
Completed 2/12
addi$t0,$t0,3224
$t0 = 3224

Clock Cycle 3389:
 Current CPU Blocking 
(lw, 2296, $t4, 2, 12, 464, )
Completed 3/12
addi$t2,$t3,2848
$t2 = 6840

Clock Cycle 3390:
 Current CPU Blocking 
(lw, 2296, $t4, 3, 12, 464, )
Completed 4/12

Clock Cycle 3391:
 Current CPU Blocking $t4
(lw, 2296, $t4, 4, 12, 464, )
Completed 5/12

Clock Cycle 3392:
 Current CPU Blocking $t4
(lw, 2296, $t4, 5, 12, 464, )
Completed 6/12

Clock Cycle 3393:
 Current CPU Blocking $t4
(lw, 2296, $t4, 6, 12, 464, )
Completed 7/12

Clock Cycle 3394:
 Current CPU Blocking $t4
(lw, 2296, $t4, 7, 12, 464, )
Completed 8/12

Clock Cycle 3395:
 Current CPU Blocking $t4
(lw, 2296, $t4, 8, 12, 464, )
Completed 9/12

Clock Cycle 3396:
 Current CPU Blocking $t4
(lw, 2296, $t4, 9, 12, 464, )
Completed 10/12

Clock Cycle 3397:
 Current CPU Blocking $t4
(lw, 2296, $t4, 10, 12, 464, )
Completed 11/12

Clock Cycle 3398:
 Current CPU Blocking $t4
(lw, 2296, $t4, 11, 12, 464, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2296 $t4 on Line 464

Clock Cycle 3399:
 Current CPU Blocking $t4

addi$t4,$t3,984
$t4 = 4976

Clock Cycle 3400:
 Current CPU Blocking 

addi$t0,$t3,456
$t0 = 4448

Clock Cycle 3401:
 Current CPU Blocking 

addi$t2,$t0,2220
$t2 = 6668

Clock Cycle 3402:
 Current CPU Blocking 

addi$t1,$t4,392
$t1 = 5368

Clock Cycle 3403:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2124 3992 on Line 475

Clock Cycle 3404:
 Current CPU Blocking 
(sw, 2124, 3992, 0, 0, 475, )
Started sw 2124 3992 on Line 475
Completed 1/2
addi$t3,$t1,600
$t3 = 5968

Clock Cycle 3405:
 Current CPU Blocking 
(sw, 2124, 3992, 1, 2, 475, )
Completed 2/2
Finished Instruction sw 2124 3992 on Line 475
DRAM Request(Write) Issued for sw 2156 6668 on Line 477

Clock Cycle 3406:
 Current CPU Blocking 
(sw, 2156, 6668, 0, 0, 477, )
Started sw 2156 6668 on Line 477
Completed 1/2
addi$t1,$t1,3680
$t1 = 9048

Clock Cycle 3407:
 Current CPU Blocking 
(sw, 2156, 6668, 1, 2, 477, )
Completed 2/2
Finished Instruction sw 2156 6668 on Line 477
DRAM Request(Write) Issued for sw 2292 6668 on Line 479

Clock Cycle 3408:
 Current CPU Blocking 
(sw, 2292, 6668, 0, 0, 479, )
Started sw 2292 6668 on Line 479
Completed 1/2
DRAM Request(Write) Issued for sw 1912 4976 on Line 480

Clock Cycle 3409:
 Current CPU Blocking 
(sw, 2292, 6668, 1, 2, 479, )(sw, 1912, 4976, 0, 0, 480, )
Completed 2/2
Finished Instruction sw 2292 6668 on Line 479
addi$t4,$t3,2796
$t4 = 8764

Clock Cycle 3410:
 Current CPU Blocking 
(sw, 1912, 4976, 0, 0, 480, )
Started sw 1912 4976 on Line 480
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t4,$t3,1656
$t4 = 7624

Clock Cycle 3411:
 Current CPU Blocking 
(sw, 1912, 4976, 1, 22, 480, )
Completed 2/22
DRAM Request(Write) Issued for sw 3332 4448 on Line 483

Clock Cycle 3412:
 Current CPU Blocking 
(sw, 1912, 4976, 2, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )
Completed 3/22
DRAM Request(Read) Issued for lw 3324 $t0 on Line 484

Clock Cycle 3413:
 Current CPU Blocking 
(sw, 1912, 4976, 3, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 4/22

Clock Cycle 3414:
 Current CPU Blocking $t0
(sw, 1912, 4976, 4, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 5/22

Clock Cycle 3415:
 Current CPU Blocking $t0
(sw, 1912, 4976, 5, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 6/22

Clock Cycle 3416:
 Current CPU Blocking $t0
(sw, 1912, 4976, 6, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 7/22

Clock Cycle 3417:
 Current CPU Blocking $t0
(sw, 1912, 4976, 7, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 8/22

Clock Cycle 3418:
 Current CPU Blocking $t0
(sw, 1912, 4976, 8, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 9/22

Clock Cycle 3419:
 Current CPU Blocking $t0
(sw, 1912, 4976, 9, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 10/22
Memory at 2124 = 3992
Memory at 2156 = 6668
Memory at 2292 = 6668

Clock Cycle 3420:
 Current CPU Blocking $t0
(sw, 1912, 4976, 10, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 11/22

Clock Cycle 3421:
 Current CPU Blocking $t0
(sw, 1912, 4976, 11, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 12/22

Clock Cycle 3422:
 Current CPU Blocking $t0
(sw, 1912, 4976, 12, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 13/22

Clock Cycle 3423:
 Current CPU Blocking $t0
(sw, 1912, 4976, 13, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 14/22

Clock Cycle 3424:
 Current CPU Blocking $t0
(sw, 1912, 4976, 14, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 15/22

Clock Cycle 3425:
 Current CPU Blocking $t0
(sw, 1912, 4976, 15, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 16/22

Clock Cycle 3426:
 Current CPU Blocking $t0
(sw, 1912, 4976, 16, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 17/22

Clock Cycle 3427:
 Current CPU Blocking $t0
(sw, 1912, 4976, 17, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 18/22

Clock Cycle 3428:
 Current CPU Blocking $t0
(sw, 1912, 4976, 18, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 19/22

Clock Cycle 3429:
 Current CPU Blocking $t0
(sw, 1912, 4976, 19, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 20/22

Clock Cycle 3430:
 Current CPU Blocking $t0
(sw, 1912, 4976, 20, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 21/22

Clock Cycle 3431:
 Current CPU Blocking $t0
(sw, 1912, 4976, 21, 22, 480, )(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 22/22
Finished Instruction sw 1912 4976 on Line 480

Clock Cycle 3432:
 Current CPU Blocking $t0
(sw, 3332, 4448, 0, 0, 483, )(lw, 3324, $t0, 0, 0, 484, )
Started sw 3332 4448 on Line 483
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3433:
 Current CPU Blocking $t0
(sw, 3332, 4448, 1, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 2/22

Clock Cycle 3434:
 Current CPU Blocking $t0
(sw, 3332, 4448, 2, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 3/22

Clock Cycle 3435:
 Current CPU Blocking $t0
(sw, 3332, 4448, 3, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 4/22

Clock Cycle 3436:
 Current CPU Blocking $t0
(sw, 3332, 4448, 4, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 5/22

Clock Cycle 3437:
 Current CPU Blocking $t0
(sw, 3332, 4448, 5, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 6/22

Clock Cycle 3438:
 Current CPU Blocking $t0
(sw, 3332, 4448, 6, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 7/22

Clock Cycle 3439:
 Current CPU Blocking $t0
(sw, 3332, 4448, 7, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 8/22

Clock Cycle 3440:
 Current CPU Blocking $t0
(sw, 3332, 4448, 8, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 9/22

Clock Cycle 3441:
 Current CPU Blocking $t0
(sw, 3332, 4448, 9, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 10/22
Memory at 1912 = 4976

Clock Cycle 3442:
 Current CPU Blocking $t0
(sw, 3332, 4448, 10, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 11/22

Clock Cycle 3443:
 Current CPU Blocking $t0
(sw, 3332, 4448, 11, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 12/22

Clock Cycle 3444:
 Current CPU Blocking $t0
(sw, 3332, 4448, 12, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 13/22

Clock Cycle 3445:
 Current CPU Blocking $t0
(sw, 3332, 4448, 13, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 14/22

Clock Cycle 3446:
 Current CPU Blocking $t0
(sw, 3332, 4448, 14, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 15/22

Clock Cycle 3447:
 Current CPU Blocking $t0
(sw, 3332, 4448, 15, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 16/22

Clock Cycle 3448:
 Current CPU Blocking $t0
(sw, 3332, 4448, 16, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 17/22

Clock Cycle 3449:
 Current CPU Blocking $t0
(sw, 3332, 4448, 17, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 18/22

Clock Cycle 3450:
 Current CPU Blocking $t0
(sw, 3332, 4448, 18, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 19/22

Clock Cycle 3451:
 Current CPU Blocking $t0
(sw, 3332, 4448, 19, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 20/22

Clock Cycle 3452:
 Current CPU Blocking $t0
(sw, 3332, 4448, 20, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 21/22

Clock Cycle 3453:
 Current CPU Blocking $t0
(sw, 3332, 4448, 21, 22, 483, )(lw, 3324, $t0, 0, 0, 484, )
Completed 22/22
Finished Instruction sw 3332 4448 on Line 483

Clock Cycle 3454:
 Current CPU Blocking $t0
(lw, 3324, $t0, 0, 0, 484, )
Started lw 3324 $t0 on Line 484
Completed 1/2

Clock Cycle 3455:
 Current CPU Blocking $t0
(lw, 3324, $t0, 1, 2, 484, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3324 $t0 on Line 484

Clock Cycle 3456:
 Current CPU Blocking $t0

addi$t0,$t3,44
$t0 = 6012

Clock Cycle 3457:
 Current CPU Blocking 

addi$t3,$t0,2268
$t3 = 8280

Clock Cycle 3458:
 Current CPU Blocking 

addi$t2,$t2,1348
$t2 = 8016

Clock Cycle 3459:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1704 9048 on Line 488

Clock Cycle 3460:
 Current CPU Blocking 
(sw, 1704, 9048, 0, 0, 488, )
Started sw 1704 9048 on Line 488
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2880 9048 on Line 489

Clock Cycle 3461:
 Current CPU Blocking 
(sw, 1704, 9048, 1, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )
Completed 2/22
addi$t4,$t0,3484
$t4 = 9496

Clock Cycle 3462:
 Current CPU Blocking 
(sw, 1704, 9048, 2, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )
Completed 3/22
DRAM Request(Read) Issued for lw 3120 $t2 on Line 491

Clock Cycle 3463:
 Current CPU Blocking 
(sw, 1704, 9048, 3, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )
Completed 4/22
addi$t4,$t1,2576
$t4 = 11624

Clock Cycle 3464:
 Current CPU Blocking 
(sw, 1704, 9048, 4, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )
Completed 5/22
DRAM Request(Read) Issued for lw 2728 $t1 on Line 493

Clock Cycle 3465:
 Current CPU Blocking 
(sw, 1704, 9048, 5, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 6/22

Clock Cycle 3466:
 Current CPU Blocking $t1
(sw, 1704, 9048, 6, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 7/22

Clock Cycle 3467:
 Current CPU Blocking $t1
(sw, 1704, 9048, 7, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 8/22

Clock Cycle 3468:
 Current CPU Blocking $t1
(sw, 1704, 9048, 8, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 9/22

Clock Cycle 3469:
 Current CPU Blocking $t1
(sw, 1704, 9048, 9, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 10/22
Memory at 3332 = 4448

Clock Cycle 3470:
 Current CPU Blocking $t1
(sw, 1704, 9048, 10, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 11/22

Clock Cycle 3471:
 Current CPU Blocking $t1
(sw, 1704, 9048, 11, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 12/22

Clock Cycle 3472:
 Current CPU Blocking $t1
(sw, 1704, 9048, 12, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 13/22

Clock Cycle 3473:
 Current CPU Blocking $t1
(sw, 1704, 9048, 13, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 14/22

Clock Cycle 3474:
 Current CPU Blocking $t1
(sw, 1704, 9048, 14, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 15/22

Clock Cycle 3475:
 Current CPU Blocking $t1
(sw, 1704, 9048, 15, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 16/22

Clock Cycle 3476:
 Current CPU Blocking $t1
(sw, 1704, 9048, 16, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 17/22

Clock Cycle 3477:
 Current CPU Blocking $t1
(sw, 1704, 9048, 17, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 18/22

Clock Cycle 3478:
 Current CPU Blocking $t1
(sw, 1704, 9048, 18, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 19/22

Clock Cycle 3479:
 Current CPU Blocking $t1
(sw, 1704, 9048, 19, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 20/22

Clock Cycle 3480:
 Current CPU Blocking $t1
(sw, 1704, 9048, 20, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 21/22

Clock Cycle 3481:
 Current CPU Blocking $t1
(sw, 1704, 9048, 21, 22, 488, )(sw, 2880, 9048, 0, 0, 489, )(lw, 3120, $t2, 0, 0, 491, )(lw, 2728, $t1, 0, 0, 493, )
Completed 22/22
Finished Instruction sw 1704 9048 on Line 488

Clock Cycle 3482:
 Current CPU Blocking $t1
(sw, 2880, 9048, 0, 0, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Started sw 2880 9048 on Line 489
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3483:
 Current CPU Blocking $t1
(sw, 2880, 9048, 1, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 2/22

Clock Cycle 3484:
 Current CPU Blocking $t1
(sw, 2880, 9048, 2, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 3/22

Clock Cycle 3485:
 Current CPU Blocking $t1
(sw, 2880, 9048, 3, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 4/22

Clock Cycle 3486:
 Current CPU Blocking $t1
(sw, 2880, 9048, 4, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 5/22

Clock Cycle 3487:
 Current CPU Blocking $t1
(sw, 2880, 9048, 5, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 6/22

Clock Cycle 3488:
 Current CPU Blocking $t1
(sw, 2880, 9048, 6, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 7/22

Clock Cycle 3489:
 Current CPU Blocking $t1
(sw, 2880, 9048, 7, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 8/22

Clock Cycle 3490:
 Current CPU Blocking $t1
(sw, 2880, 9048, 8, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 9/22

Clock Cycle 3491:
 Current CPU Blocking $t1
(sw, 2880, 9048, 9, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 10/22
Memory at 1704 = 9048

Clock Cycle 3492:
 Current CPU Blocking $t1
(sw, 2880, 9048, 10, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 11/22

Clock Cycle 3493:
 Current CPU Blocking $t1
(sw, 2880, 9048, 11, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 12/22

Clock Cycle 3494:
 Current CPU Blocking $t1
(sw, 2880, 9048, 12, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 13/22

Clock Cycle 3495:
 Current CPU Blocking $t1
(sw, 2880, 9048, 13, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 14/22

Clock Cycle 3496:
 Current CPU Blocking $t1
(sw, 2880, 9048, 14, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 15/22

Clock Cycle 3497:
 Current CPU Blocking $t1
(sw, 2880, 9048, 15, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 16/22

Clock Cycle 3498:
 Current CPU Blocking $t1
(sw, 2880, 9048, 16, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 17/22

Clock Cycle 3499:
 Current CPU Blocking $t1
(sw, 2880, 9048, 17, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 18/22

Clock Cycle 3500:
 Current CPU Blocking $t1
(sw, 2880, 9048, 18, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 19/22

Clock Cycle 3501:
 Current CPU Blocking $t1
(sw, 2880, 9048, 19, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 20/22

Clock Cycle 3502:
 Current CPU Blocking $t1
(sw, 2880, 9048, 20, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 21/22

Clock Cycle 3503:
 Current CPU Blocking $t1
(sw, 2880, 9048, 21, 22, 489, )(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 22/22
Finished Instruction sw 2880 9048 on Line 489

Clock Cycle 3504:
 Current CPU Blocking $t1
(lw, 2728, $t1, 0, 0, 493, )(lw, 3120, $t2, 0, 0, 491, )
Started lw 2728 $t1 on Line 493
Completed 1/2

Clock Cycle 3505:
 Current CPU Blocking $t1
(lw, 2728, $t1, 1, 2, 493, )(lw, 3120, $t2, 0, 0, 491, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2728 $t1 on Line 493

Clock Cycle 3506:
 Current CPU Blocking $t1
(lw, 3120, $t2, 0, 0, 491, )
Started lw 3120 $t2 on Line 491
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 3507:
 Current CPU Blocking $t2
(lw, 3120, $t2, 1, 22, 491, )
Completed 2/22

Clock Cycle 3508:
 Current CPU Blocking $t2
(lw, 3120, $t2, 2, 22, 491, )
Completed 3/22

Clock Cycle 3509:
 Current CPU Blocking $t2
(lw, 3120, $t2, 3, 22, 491, )
Completed 4/22

Clock Cycle 3510:
 Current CPU Blocking $t2
(lw, 3120, $t2, 4, 22, 491, )
Completed 5/22

Clock Cycle 3511:
 Current CPU Blocking $t2
(lw, 3120, $t2, 5, 22, 491, )
Completed 6/22

Clock Cycle 3512:
 Current CPU Blocking $t2
(lw, 3120, $t2, 6, 22, 491, )
Completed 7/22

Clock Cycle 3513:
 Current CPU Blocking $t2
(lw, 3120, $t2, 7, 22, 491, )
Completed 8/22

Clock Cycle 3514:
 Current CPU Blocking $t2
(lw, 3120, $t2, 8, 22, 491, )
Completed 9/22

Clock Cycle 3515:
 Current CPU Blocking $t2
(lw, 3120, $t2, 9, 22, 491, )
Completed 10/22
Memory at 2880 = 9048

Clock Cycle 3516:
 Current CPU Blocking $t2
(lw, 3120, $t2, 10, 22, 491, )
Completed 11/22

Clock Cycle 3517:
 Current CPU Blocking $t2
(lw, 3120, $t2, 11, 22, 491, )
Completed 12/22

Clock Cycle 3518:
 Current CPU Blocking $t2
(lw, 3120, $t2, 12, 22, 491, )
Completed 13/22

Clock Cycle 3519:
 Current CPU Blocking $t2
(lw, 3120, $t2, 13, 22, 491, )
Completed 14/22

Clock Cycle 3520:
 Current CPU Blocking $t2
(lw, 3120, $t2, 14, 22, 491, )
Completed 15/22

Clock Cycle 3521:
 Current CPU Blocking $t2
(lw, 3120, $t2, 15, 22, 491, )
Completed 16/22

Clock Cycle 3522:
 Current CPU Blocking $t2
(lw, 3120, $t2, 16, 22, 491, )
Completed 17/22

Clock Cycle 3523:
 Current CPU Blocking $t2
(lw, 3120, $t2, 17, 22, 491, )
Completed 18/22

Clock Cycle 3524:
 Current CPU Blocking $t2
(lw, 3120, $t2, 18, 22, 491, )
Completed 19/22

Clock Cycle 3525:
 Current CPU Blocking $t2
(lw, 3120, $t2, 19, 22, 491, )
Completed 20/22

Clock Cycle 3526:
 Current CPU Blocking $t2
(lw, 3120, $t2, 20, 22, 491, )
Completed 21/22

Clock Cycle 3527:
 Current CPU Blocking $t2
(lw, 3120, $t2, 21, 22, 491, )
Completed 22/22
$t2 = 1492
Finished Instruction lw 3120 $t2 on Line 491

Clock Cycle 3528:
 Current CPU Blocking $t2

addi$t1,$t2,1832
$t1 = 3324

Clock Cycle 3529:
 Current CPU Blocking 

addi$t2,$t4,3760
$t2 = 15384

Clock Cycle 3530:
 Current CPU Blocking 

addi$t4,$t3,96
$t4 = 8376

Clock Cycle 3531:
 Current CPU Blocking 

addi$t3,$t4,2424
$t3 = 10800

Clock Cycle 3532:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1884 $t3 on Line 498

Clock Cycle 3533:
 Current CPU Blocking 
(lw, 1884, $t3, 0, 0, 498, )
Started lw 1884 $t3 on Line 498
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t2,3852
$t2 = 19236

Clock Cycle 3534:
 Current CPU Blocking 
(lw, 1884, $t3, 1, 12, 498, )
Completed 2/12

Clock Cycle 3535:
 Current CPU Blocking $t3
(lw, 1884, $t3, 2, 12, 498, )
Completed 3/12

Clock Cycle 3536:
 Current CPU Blocking $t3
(lw, 1884, $t3, 3, 12, 498, )
Completed 4/12

Clock Cycle 3537:
 Current CPU Blocking $t3
(lw, 1884, $t3, 4, 12, 498, )
Completed 5/12

Clock Cycle 3538:
 Current CPU Blocking $t3
(lw, 1884, $t3, 5, 12, 498, )
Completed 6/12

Clock Cycle 3539:
 Current CPU Blocking $t3
(lw, 1884, $t3, 6, 12, 498, )
Completed 7/12

Clock Cycle 3540:
 Current CPU Blocking $t3
(lw, 1884, $t3, 7, 12, 498, )
Completed 8/12

Clock Cycle 3541:
 Current CPU Blocking $t3
(lw, 1884, $t3, 8, 12, 498, )
Completed 9/12

Clock Cycle 3542:
 Current CPU Blocking $t3
(lw, 1884, $t3, 9, 12, 498, )
Completed 10/12

Clock Cycle 3543:
 Current CPU Blocking $t3
(lw, 1884, $t3, 10, 12, 498, )
Completed 11/12

Clock Cycle 3544:
 Current CPU Blocking $t3
(lw, 1884, $t3, 11, 12, 498, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 498

Clock Cycle 3545:
 Current CPU Blocking $t3

addi$t3,$t2,2864
$t3 = 22100

Clock Cycle 3546:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1456 $t2 on Line 501

Clock Cycle 3547:
 Current CPU Blocking 
(lw, 1456, $t2, 0, 0, 501, )
Started lw 1456 $t2 on Line 501
Completed 1/2
addi$t0,$t1,2032
$t0 = 5356

Clock Cycle 3548:
 Current CPU Blocking 
(lw, 1456, $t2, 1, 2, 501, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1456 $t2 on Line 501
DRAM Request(Write) Issued for sw 352 22100 on Line 503

Clock Cycle 3549:
 Current CPU Blocking 
(sw, 352, 22100, 0, 0, 503, )
Started sw 352 22100 on Line 503
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t4,2740
$t0 = 11116

Clock Cycle 3550:
 Current CPU Blocking 
(sw, 352, 22100, 1, 12, 503, )
Completed 2/12
DRAM Request(Write) Issued for sw 396 11116 on Line 505

Clock Cycle 3551:
 Current CPU Blocking 
(sw, 352, 22100, 2, 12, 503, )(sw, 396, 11116, 0, 0, 505, )
Completed 3/12
DRAM Request(Write) Issued for sw 152 3324 on Line 506

Clock Cycle 3552:
 Current CPU Blocking 
(sw, 352, 22100, 3, 12, 503, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )
Completed 4/12
addi$t1,$t2,548
$t1 = 548

Clock Cycle 3553:
 Current CPU Blocking 
(sw, 352, 22100, 4, 12, 503, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )
Completed 5/12
DRAM Request(Read) Issued for lw 68 $t0 on Line 508

Clock Cycle 3554:
 Current CPU Blocking 
(sw, 352, 22100, 5, 12, 503, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 68, $t0, 0, 0, 508, )
Completed 6/12
DRAM Request(Read) Issued for lw 2508 $t4 on Line 509

Clock Cycle 3555:
 Current CPU Blocking 
(sw, 352, 22100, 6, 12, 503, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 68, $t0, 0, 0, 508, )(lw, 2508, $t4, 0, 0, 509, )
Completed 7/12

Clock Cycle 3556:
 Current CPU Blocking $t0
(sw, 352, 22100, 7, 12, 503, )(lw, 68, $t0, 0, 0, 508, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Completed 8/12

Clock Cycle 3557:
 Current CPU Blocking $t0
(sw, 352, 22100, 8, 12, 503, )(lw, 68, $t0, 0, 0, 508, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Completed 9/12

Clock Cycle 3558:
 Current CPU Blocking $t0
(sw, 352, 22100, 9, 12, 503, )(lw, 68, $t0, 0, 0, 508, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Completed 10/12

Clock Cycle 3559:
 Current CPU Blocking $t0
(sw, 352, 22100, 10, 12, 503, )(lw, 68, $t0, 0, 0, 508, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Completed 11/12

Clock Cycle 3560:
 Current CPU Blocking $t0
(sw, 352, 22100, 11, 12, 503, )(lw, 68, $t0, 0, 0, 508, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Completed 12/12
Finished Instruction sw 352 22100 on Line 503

Clock Cycle 3561:
 Current CPU Blocking $t0
(lw, 68, $t0, 0, 0, 508, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Started lw 68 $t0 on Line 508
Completed 1/2

Clock Cycle 3562:
 Current CPU Blocking $t0
(lw, 68, $t0, 1, 2, 508, )(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Completed 2/2
$t0 = 0
Finished Instruction lw 68 $t0 on Line 508

Clock Cycle 3563:
 Current CPU Blocking $t0
(sw, 396, 11116, 0, 0, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )
Started sw 396 11116 on Line 505
Completed 1/2
DRAM Request(Read) Issued for lw 3008 $t0 on Line 510

Clock Cycle 3564:
 Current CPU Blocking 
(sw, 396, 11116, 1, 2, 505, )(sw, 152, 3324, 0, 0, 506, )(lw, 2508, $t4, 0, 0, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 2/2
Finished Instruction sw 396 11116 on Line 505
DRAM Request(Write) Issued for sw 568 0 on Line 511

Clock Cycle 3565:
 Current CPU Blocking 
(sw, 152, 3324, 0, 0, 506, )(sw, 568, 0, 0, 0, 511, )(lw, 2508, $t4, 0, 0, 509, )(lw, 3008, $t0, 0, 0, 510, )
Started sw 152 3324 on Line 506
Completed 1/2

Clock Cycle 3566:
 Current CPU Blocking $t4
(sw, 152, 3324, 1, 2, 506, )(sw, 568, 0, 0, 0, 511, )(lw, 2508, $t4, 0, 0, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 2/2
Finished Instruction sw 152 3324 on Line 506

Clock Cycle 3567:
 Current CPU Blocking $t4
(sw, 568, 0, 0, 0, 511, )(lw, 2508, $t4, 0, 0, 509, )(lw, 3008, $t0, 0, 0, 510, )
Started sw 568 0 on Line 511
Completed 1/2

Clock Cycle 3568:
 Current CPU Blocking $t4
(sw, 568, 0, 1, 2, 511, )(lw, 2508, $t4, 0, 0, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 2/2
Finished Instruction sw 568 0 on Line 511

Clock Cycle 3569:
 Current CPU Blocking $t4
(lw, 2508, $t4, 0, 0, 509, )(lw, 3008, $t0, 0, 0, 510, )
Started lw 2508 $t4 on Line 509
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 3570:
 Current CPU Blocking $t4
(lw, 2508, $t4, 1, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 2/22

Clock Cycle 3571:
 Current CPU Blocking $t4
(lw, 2508, $t4, 2, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 3/22

Clock Cycle 3572:
 Current CPU Blocking $t4
(lw, 2508, $t4, 3, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 4/22

Clock Cycle 3573:
 Current CPU Blocking $t4
(lw, 2508, $t4, 4, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 5/22

Clock Cycle 3574:
 Current CPU Blocking $t4
(lw, 2508, $t4, 5, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 6/22

Clock Cycle 3575:
 Current CPU Blocking $t4
(lw, 2508, $t4, 6, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 7/22

Clock Cycle 3576:
 Current CPU Blocking $t4
(lw, 2508, $t4, 7, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 8/22

Clock Cycle 3577:
 Current CPU Blocking $t4
(lw, 2508, $t4, 8, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 9/22

Clock Cycle 3578:
 Current CPU Blocking $t4
(lw, 2508, $t4, 9, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 10/22
Memory at 152 = 3324
Memory at 352 = 22100
Memory at 396 = 11116

Clock Cycle 3579:
 Current CPU Blocking $t4
(lw, 2508, $t4, 10, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 11/22

Clock Cycle 3580:
 Current CPU Blocking $t4
(lw, 2508, $t4, 11, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 12/22

Clock Cycle 3581:
 Current CPU Blocking $t4
(lw, 2508, $t4, 12, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 13/22

Clock Cycle 3582:
 Current CPU Blocking $t4
(lw, 2508, $t4, 13, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 14/22

Clock Cycle 3583:
 Current CPU Blocking $t4
(lw, 2508, $t4, 14, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 15/22

Clock Cycle 3584:
 Current CPU Blocking $t4
(lw, 2508, $t4, 15, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 16/22

Clock Cycle 3585:
 Current CPU Blocking $t4
(lw, 2508, $t4, 16, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 17/22

Clock Cycle 3586:
 Current CPU Blocking $t4
(lw, 2508, $t4, 17, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 18/22

Clock Cycle 3587:
 Current CPU Blocking $t4
(lw, 2508, $t4, 18, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 19/22

Clock Cycle 3588:
 Current CPU Blocking $t4
(lw, 2508, $t4, 19, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 20/22

Clock Cycle 3589:
 Current CPU Blocking $t4
(lw, 2508, $t4, 20, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 21/22

Clock Cycle 3590:
 Current CPU Blocking $t4
(lw, 2508, $t4, 21, 22, 509, )(lw, 3008, $t0, 0, 0, 510, )
Completed 22/22
$t4 = 5888
Finished Instruction lw 2508 $t4 on Line 509

Clock Cycle 3591:
 Current CPU Blocking $t4
(lw, 3008, $t0, 0, 0, 510, )
Started lw 3008 $t0 on Line 510
Completed 1/2
DRAM Request(Write) Issued for sw 3404 5888 on Line 512

Clock Cycle 3592:
 Current CPU Blocking 
(lw, 3008, $t0, 1, 2, 510, )(sw, 3404, 5888, 0, 0, 512, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3008 $t0 on Line 510
addi$t4,$t4,2252
$t4 = 8140

Clock Cycle 3593:
 Current CPU Blocking 
(sw, 3404, 5888, 0, 0, 512, )
Started sw 3404 5888 on Line 512
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1768 $t2 on Line 514

Clock Cycle 3594:
 Current CPU Blocking 
(sw, 3404, 5888, 1, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )
Completed 2/12
DRAM Request(Write) Issued for sw 1572 8140 on Line 515

Clock Cycle 3595:
 Current CPU Blocking 
(sw, 3404, 5888, 2, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 3/12
addi$t1,$t1,3572
$t1 = 4120

Clock Cycle 3596:
 Current CPU Blocking 
(sw, 3404, 5888, 3, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 4/12

Clock Cycle 3597:
 Current CPU Blocking $t2
(sw, 3404, 5888, 4, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 5/12

Clock Cycle 3598:
 Current CPU Blocking $t2
(sw, 3404, 5888, 5, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 6/12

Clock Cycle 3599:
 Current CPU Blocking $t2
(sw, 3404, 5888, 6, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 7/12

Clock Cycle 3600:
 Current CPU Blocking $t2
(sw, 3404, 5888, 7, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 8/12

Clock Cycle 3601:
 Current CPU Blocking $t2
(sw, 3404, 5888, 8, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 9/12

Clock Cycle 3602:
 Current CPU Blocking $t2
(sw, 3404, 5888, 9, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 10/12

Clock Cycle 3603:
 Current CPU Blocking $t2
(sw, 3404, 5888, 10, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 11/12

Clock Cycle 3604:
 Current CPU Blocking $t2
(sw, 3404, 5888, 11, 12, 512, )(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 12/12
Finished Instruction sw 3404 5888 on Line 512

Clock Cycle 3605:
 Current CPU Blocking $t2
(lw, 1768, $t2, 0, 0, 514, )(sw, 1572, 8140, 0, 0, 515, )
Started lw 1768 $t2 on Line 514
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3606:
 Current CPU Blocking $t2
(lw, 1768, $t2, 1, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 2/22

Clock Cycle 3607:
 Current CPU Blocking $t2
(lw, 1768, $t2, 2, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 3/22

Clock Cycle 3608:
 Current CPU Blocking $t2
(lw, 1768, $t2, 3, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 4/22

Clock Cycle 3609:
 Current CPU Blocking $t2
(lw, 1768, $t2, 4, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 5/22

Clock Cycle 3610:
 Current CPU Blocking $t2
(lw, 1768, $t2, 5, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 6/22

Clock Cycle 3611:
 Current CPU Blocking $t2
(lw, 1768, $t2, 6, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 7/22

Clock Cycle 3612:
 Current CPU Blocking $t2
(lw, 1768, $t2, 7, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 8/22

Clock Cycle 3613:
 Current CPU Blocking $t2
(lw, 1768, $t2, 8, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 9/22

Clock Cycle 3614:
 Current CPU Blocking $t2
(lw, 1768, $t2, 9, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 10/22
Memory at 3404 = 5888

Clock Cycle 3615:
 Current CPU Blocking $t2
(lw, 1768, $t2, 10, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 11/22

Clock Cycle 3616:
 Current CPU Blocking $t2
(lw, 1768, $t2, 11, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 12/22

Clock Cycle 3617:
 Current CPU Blocking $t2
(lw, 1768, $t2, 12, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 13/22

Clock Cycle 3618:
 Current CPU Blocking $t2
(lw, 1768, $t2, 13, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 14/22

Clock Cycle 3619:
 Current CPU Blocking $t2
(lw, 1768, $t2, 14, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 15/22

Clock Cycle 3620:
 Current CPU Blocking $t2
(lw, 1768, $t2, 15, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 16/22

Clock Cycle 3621:
 Current CPU Blocking $t2
(lw, 1768, $t2, 16, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 17/22

Clock Cycle 3622:
 Current CPU Blocking $t2
(lw, 1768, $t2, 17, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 18/22

Clock Cycle 3623:
 Current CPU Blocking $t2
(lw, 1768, $t2, 18, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 19/22

Clock Cycle 3624:
 Current CPU Blocking $t2
(lw, 1768, $t2, 19, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 20/22

Clock Cycle 3625:
 Current CPU Blocking $t2
(lw, 1768, $t2, 20, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 21/22

Clock Cycle 3626:
 Current CPU Blocking $t2
(lw, 1768, $t2, 21, 22, 514, )(sw, 1572, 8140, 0, 0, 515, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1768 $t2 on Line 514

Clock Cycle 3627:
 Current CPU Blocking $t2
(sw, 1572, 8140, 0, 0, 515, )
Started sw 1572 8140 on Line 515
Completed 1/2
DRAM Request(Read) Issued for lw 1376 $t2 on Line 517

Clock Cycle 3628:
 Current CPU Blocking 
(sw, 1572, 8140, 1, 2, 515, )(lw, 1376, $t2, 0, 0, 517, )
Completed 2/2
Finished Instruction sw 1572 8140 on Line 515
DRAM Request(Write) Issued for sw 2380 0 on Line 518

Clock Cycle 3629:
 Current CPU Blocking 
(lw, 1376, $t2, 0, 0, 517, )(sw, 2380, 0, 0, 0, 518, )
Started lw 1376 $t2 on Line 517
Completed 1/2
DRAM Request(Read) Issued for lw 1140 $t4 on Line 519

Clock Cycle 3630:
 Current CPU Blocking 
(lw, 1376, $t2, 1, 2, 517, )(lw, 1140, $t4, 0, 0, 519, )(sw, 2380, 0, 0, 0, 518, )
Completed 2/2
$t2 = 10952
Finished Instruction lw 1376 $t2 on Line 517
addi$t0,$t3,3792
$t0 = 25892

Clock Cycle 3631:
 Current CPU Blocking 
(lw, 1140, $t4, 0, 0, 519, )(sw, 2380, 0, 0, 0, 518, )
Started lw 1140 $t4 on Line 519
Completed 1/2
addi$t2,$t0,1124
$t2 = 27016

Clock Cycle 3632:
 Current CPU Blocking 
(lw, 1140, $t4, 1, 2, 519, )(sw, 2380, 0, 0, 0, 518, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1140 $t4 on Line 519
addi$t2,$t2,3728
$t2 = 30744

Clock Cycle 3633:
 Current CPU Blocking 
(sw, 2380, 0, 0, 0, 518, )
Started sw 2380 0 on Line 518
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 68 $t1 on Line 523

Clock Cycle 3634:
 Current CPU Blocking 
(sw, 2380, 0, 1, 22, 518, )(lw, 68, $t1, 0, 0, 523, )
Completed 2/22
DRAM Request(Write) Issued for sw 2248 25892 on Line 524

Clock Cycle 3635:
 Current CPU Blocking 
(sw, 2380, 0, 2, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )
Completed 3/22
DRAM Request(Write) Issued for sw 356 30744 on Line 525

Clock Cycle 3636:
 Current CPU Blocking 
(sw, 2380, 0, 3, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )
Completed 4/22
DRAM Request(Read) Issued for lw 1440 $t3 on Line 526

Clock Cycle 3637:
 Current CPU Blocking 
(sw, 2380, 0, 4, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 5/22

Clock Cycle 3638:
 Current CPU Blocking $t1
(sw, 2380, 0, 5, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 6/22

Clock Cycle 3639:
 Current CPU Blocking $t1
(sw, 2380, 0, 6, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 7/22

Clock Cycle 3640:
 Current CPU Blocking $t1
(sw, 2380, 0, 7, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 8/22

Clock Cycle 3641:
 Current CPU Blocking $t1
(sw, 2380, 0, 8, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 9/22

Clock Cycle 3642:
 Current CPU Blocking $t1
(sw, 2380, 0, 9, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 10/22
Memory at 1572 = 8140

Clock Cycle 3643:
 Current CPU Blocking $t1
(sw, 2380, 0, 10, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 11/22

Clock Cycle 3644:
 Current CPU Blocking $t1
(sw, 2380, 0, 11, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 12/22

Clock Cycle 3645:
 Current CPU Blocking $t1
(sw, 2380, 0, 12, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 13/22

Clock Cycle 3646:
 Current CPU Blocking $t1
(sw, 2380, 0, 13, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 14/22

Clock Cycle 3647:
 Current CPU Blocking $t1
(sw, 2380, 0, 14, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 15/22

Clock Cycle 3648:
 Current CPU Blocking $t1
(sw, 2380, 0, 15, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 16/22

Clock Cycle 3649:
 Current CPU Blocking $t1
(sw, 2380, 0, 16, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 17/22

Clock Cycle 3650:
 Current CPU Blocking $t1
(sw, 2380, 0, 17, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 18/22

Clock Cycle 3651:
 Current CPU Blocking $t1
(sw, 2380, 0, 18, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 19/22

Clock Cycle 3652:
 Current CPU Blocking $t1
(sw, 2380, 0, 19, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 20/22

Clock Cycle 3653:
 Current CPU Blocking $t1
(sw, 2380, 0, 20, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 21/22

Clock Cycle 3654:
 Current CPU Blocking $t1
(sw, 2380, 0, 21, 22, 518, )(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 22/22
Finished Instruction sw 2380 0 on Line 518

Clock Cycle 3655:
 Current CPU Blocking $t1
(sw, 2248, 25892, 0, 0, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Started sw 2248 25892 on Line 524
Completed 1/2

Clock Cycle 3656:
 Current CPU Blocking $t1
(sw, 2248, 25892, 1, 2, 524, )(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 2/2
Finished Instruction sw 2248 25892 on Line 524

Clock Cycle 3657:
 Current CPU Blocking $t1
(lw, 68, $t1, 0, 0, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Started lw 68 $t1 on Line 523
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3658:
 Current CPU Blocking $t1
(lw, 68, $t1, 1, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 2/22

Clock Cycle 3659:
 Current CPU Blocking $t1
(lw, 68, $t1, 2, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 3/22

Clock Cycle 3660:
 Current CPU Blocking $t1
(lw, 68, $t1, 3, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 4/22

Clock Cycle 3661:
 Current CPU Blocking $t1
(lw, 68, $t1, 4, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 5/22

Clock Cycle 3662:
 Current CPU Blocking $t1
(lw, 68, $t1, 5, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 6/22

Clock Cycle 3663:
 Current CPU Blocking $t1
(lw, 68, $t1, 6, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 7/22

Clock Cycle 3664:
 Current CPU Blocking $t1
(lw, 68, $t1, 7, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 8/22

Clock Cycle 3665:
 Current CPU Blocking $t1
(lw, 68, $t1, 8, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 9/22

Clock Cycle 3666:
 Current CPU Blocking $t1
(lw, 68, $t1, 9, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 10/22
Memory at 2248 = 25892

Clock Cycle 3667:
 Current CPU Blocking $t1
(lw, 68, $t1, 10, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 11/22

Clock Cycle 3668:
 Current CPU Blocking $t1
(lw, 68, $t1, 11, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 12/22

Clock Cycle 3669:
 Current CPU Blocking $t1
(lw, 68, $t1, 12, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 13/22

Clock Cycle 3670:
 Current CPU Blocking $t1
(lw, 68, $t1, 13, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 14/22

Clock Cycle 3671:
 Current CPU Blocking $t1
(lw, 68, $t1, 14, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 15/22

Clock Cycle 3672:
 Current CPU Blocking $t1
(lw, 68, $t1, 15, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 16/22

Clock Cycle 3673:
 Current CPU Blocking $t1
(lw, 68, $t1, 16, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 17/22

Clock Cycle 3674:
 Current CPU Blocking $t1
(lw, 68, $t1, 17, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 18/22

Clock Cycle 3675:
 Current CPU Blocking $t1
(lw, 68, $t1, 18, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 19/22

Clock Cycle 3676:
 Current CPU Blocking $t1
(lw, 68, $t1, 19, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 20/22

Clock Cycle 3677:
 Current CPU Blocking $t1
(lw, 68, $t1, 20, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 21/22

Clock Cycle 3678:
 Current CPU Blocking $t1
(lw, 68, $t1, 21, 22, 523, )(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 22/22
$t1 = 0
Finished Instruction lw 68 $t1 on Line 523

Clock Cycle 3679:
 Current CPU Blocking $t1
(sw, 356, 30744, 0, 0, 525, )(lw, 1440, $t3, 0, 0, 526, )
Started sw 356 30744 on Line 525
Completed 1/2
addi$t2,$t1,2612
$t2 = 2612

Clock Cycle 3680:
 Current CPU Blocking 
(sw, 356, 30744, 1, 2, 525, )(lw, 1440, $t3, 0, 0, 526, )
Completed 2/2
Finished Instruction sw 356 30744 on Line 525
DRAM Request(Write) Issued for sw 3592 0 on Line 528

Clock Cycle 3681:
 Current CPU Blocking 
(lw, 1440, $t3, 0, 0, 526, )(sw, 3592, 0, 0, 0, 528, )
Started lw 1440 $t3 on Line 526
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t4,1876
$t1 = 1876

Clock Cycle 3682:
 Current CPU Blocking 
(lw, 1440, $t3, 1, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 2/22

Clock Cycle 3683:
 Current CPU Blocking $t3
(lw, 1440, $t3, 2, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 3/22

Clock Cycle 3684:
 Current CPU Blocking $t3
(lw, 1440, $t3, 3, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 4/22

Clock Cycle 3685:
 Current CPU Blocking $t3
(lw, 1440, $t3, 4, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 5/22

Clock Cycle 3686:
 Current CPU Blocking $t3
(lw, 1440, $t3, 5, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 6/22

Clock Cycle 3687:
 Current CPU Blocking $t3
(lw, 1440, $t3, 6, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 7/22

Clock Cycle 3688:
 Current CPU Blocking $t3
(lw, 1440, $t3, 7, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 8/22

Clock Cycle 3689:
 Current CPU Blocking $t3
(lw, 1440, $t3, 8, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 9/22

Clock Cycle 3690:
 Current CPU Blocking $t3
(lw, 1440, $t3, 9, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 10/22
Memory at 356 = 30744

Clock Cycle 3691:
 Current CPU Blocking $t3
(lw, 1440, $t3, 10, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 11/22

Clock Cycle 3692:
 Current CPU Blocking $t3
(lw, 1440, $t3, 11, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 12/22

Clock Cycle 3693:
 Current CPU Blocking $t3
(lw, 1440, $t3, 12, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 13/22

Clock Cycle 3694:
 Current CPU Blocking $t3
(lw, 1440, $t3, 13, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 14/22

Clock Cycle 3695:
 Current CPU Blocking $t3
(lw, 1440, $t3, 14, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 15/22

Clock Cycle 3696:
 Current CPU Blocking $t3
(lw, 1440, $t3, 15, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 16/22

Clock Cycle 3697:
 Current CPU Blocking $t3
(lw, 1440, $t3, 16, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 17/22

Clock Cycle 3698:
 Current CPU Blocking $t3
(lw, 1440, $t3, 17, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 18/22

Clock Cycle 3699:
 Current CPU Blocking $t3
(lw, 1440, $t3, 18, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 19/22

Clock Cycle 3700:
 Current CPU Blocking $t3
(lw, 1440, $t3, 19, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 20/22

Clock Cycle 3701:
 Current CPU Blocking $t3
(lw, 1440, $t3, 20, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 21/22

Clock Cycle 3702:
 Current CPU Blocking $t3
(lw, 1440, $t3, 21, 22, 526, )(sw, 3592, 0, 0, 0, 528, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1440 $t3 on Line 526

Clock Cycle 3703:
 Current CPU Blocking $t3
(sw, 3592, 0, 0, 0, 528, )
Started sw 3592 0 on Line 528
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t3,$t4,3148
$t3 = 3148

Clock Cycle 3704:
 Current CPU Blocking 
(sw, 3592, 0, 1, 12, 528, )
Completed 2/12
DRAM Request(Read) Issued for lw 124 $t2 on Line 531

Clock Cycle 3705:
 Current CPU Blocking 
(sw, 3592, 0, 2, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 3/12

Clock Cycle 3706:
 Current CPU Blocking $t2
(sw, 3592, 0, 3, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 4/12

Clock Cycle 3707:
 Current CPU Blocking $t2
(sw, 3592, 0, 4, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 5/12

Clock Cycle 3708:
 Current CPU Blocking $t2
(sw, 3592, 0, 5, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 6/12

Clock Cycle 3709:
 Current CPU Blocking $t2
(sw, 3592, 0, 6, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 7/12

Clock Cycle 3710:
 Current CPU Blocking $t2
(sw, 3592, 0, 7, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 8/12

Clock Cycle 3711:
 Current CPU Blocking $t2
(sw, 3592, 0, 8, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 9/12

Clock Cycle 3712:
 Current CPU Blocking $t2
(sw, 3592, 0, 9, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 10/12

Clock Cycle 3713:
 Current CPU Blocking $t2
(sw, 3592, 0, 10, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 11/12

Clock Cycle 3714:
 Current CPU Blocking $t2
(sw, 3592, 0, 11, 12, 528, )(lw, 124, $t2, 0, 0, 531, )
Completed 12/12
Finished Instruction sw 3592 0 on Line 528

Clock Cycle 3715:
 Current CPU Blocking $t2
(lw, 124, $t2, 0, 0, 531, )
Started lw 124 $t2 on Line 531
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3716:
 Current CPU Blocking $t2
(lw, 124, $t2, 1, 22, 531, )
Completed 2/22

Clock Cycle 3717:
 Current CPU Blocking $t2
(lw, 124, $t2, 2, 22, 531, )
Completed 3/22

Clock Cycle 3718:
 Current CPU Blocking $t2
(lw, 124, $t2, 3, 22, 531, )
Completed 4/22

Clock Cycle 3719:
 Current CPU Blocking $t2
(lw, 124, $t2, 4, 22, 531, )
Completed 5/22

Clock Cycle 3720:
 Current CPU Blocking $t2
(lw, 124, $t2, 5, 22, 531, )
Completed 6/22

Clock Cycle 3721:
 Current CPU Blocking $t2
(lw, 124, $t2, 6, 22, 531, )
Completed 7/22

Clock Cycle 3722:
 Current CPU Blocking $t2
(lw, 124, $t2, 7, 22, 531, )
Completed 8/22

Clock Cycle 3723:
 Current CPU Blocking $t2
(lw, 124, $t2, 8, 22, 531, )
Completed 9/22

Clock Cycle 3724:
 Current CPU Blocking $t2
(lw, 124, $t2, 9, 22, 531, )
Completed 10/22

Clock Cycle 3725:
 Current CPU Blocking $t2
(lw, 124, $t2, 10, 22, 531, )
Completed 11/22

Clock Cycle 3726:
 Current CPU Blocking $t2
(lw, 124, $t2, 11, 22, 531, )
Completed 12/22

Clock Cycle 3727:
 Current CPU Blocking $t2
(lw, 124, $t2, 12, 22, 531, )
Completed 13/22

Clock Cycle 3728:
 Current CPU Blocking $t2
(lw, 124, $t2, 13, 22, 531, )
Completed 14/22

Clock Cycle 3729:
 Current CPU Blocking $t2
(lw, 124, $t2, 14, 22, 531, )
Completed 15/22

Clock Cycle 3730:
 Current CPU Blocking $t2
(lw, 124, $t2, 15, 22, 531, )
Completed 16/22

Clock Cycle 3731:
 Current CPU Blocking $t2
(lw, 124, $t2, 16, 22, 531, )
Completed 17/22

Clock Cycle 3732:
 Current CPU Blocking $t2
(lw, 124, $t2, 17, 22, 531, )
Completed 18/22

Clock Cycle 3733:
 Current CPU Blocking $t2
(lw, 124, $t2, 18, 22, 531, )
Completed 19/22

Clock Cycle 3734:
 Current CPU Blocking $t2
(lw, 124, $t2, 19, 22, 531, )
Completed 20/22

Clock Cycle 3735:
 Current CPU Blocking $t2
(lw, 124, $t2, 20, 22, 531, )
Completed 21/22

Clock Cycle 3736:
 Current CPU Blocking $t2
(lw, 124, $t2, 21, 22, 531, )
Completed 22/22
$t2 = 0
Finished Instruction lw 124 $t2 on Line 531

Clock Cycle 3737:
 Current CPU Blocking $t2

addi$t0,$t2,1208
$t0 = 1208

Clock Cycle 3738:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1064 $t2 on Line 533

Clock Cycle 3739:
 Current CPU Blocking 
(lw, 1064, $t2, 0, 0, 533, )
Started lw 1064 $t2 on Line 533
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1572 1208 on Line 534

Clock Cycle 3740:
 Current CPU Blocking 
(lw, 1064, $t2, 1, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )
Completed 2/12
DRAM Request(Write) Issued for sw 2360 0 on Line 535

Clock Cycle 3741:
 Current CPU Blocking 
(lw, 1064, $t2, 2, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )
Completed 3/12
DRAM Request(Write) Issued for sw 3600 1876 on Line 536

Clock Cycle 3742:
 Current CPU Blocking 
(lw, 1064, $t2, 3, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 4/12

Clock Cycle 3743:
 Current CPU Blocking $t2
(lw, 1064, $t2, 4, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 5/12

Clock Cycle 3744:
 Current CPU Blocking $t2
(lw, 1064, $t2, 5, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 6/12

Clock Cycle 3745:
 Current CPU Blocking $t2
(lw, 1064, $t2, 6, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 7/12

Clock Cycle 3746:
 Current CPU Blocking $t2
(lw, 1064, $t2, 7, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 8/12

Clock Cycle 3747:
 Current CPU Blocking $t2
(lw, 1064, $t2, 8, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 9/12

Clock Cycle 3748:
 Current CPU Blocking $t2
(lw, 1064, $t2, 9, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 10/12

Clock Cycle 3749:
 Current CPU Blocking $t2
(lw, 1064, $t2, 10, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 11/12

Clock Cycle 3750:
 Current CPU Blocking $t2
(lw, 1064, $t2, 11, 12, 533, )(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1064 $t2 on Line 533

Clock Cycle 3751:
 Current CPU Blocking $t2
(sw, 1572, 1208, 0, 0, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )
Started sw 1572 1208 on Line 534
Completed 1/2
DRAM Request(Write) Issued for sw 988 0 on Line 537

Clock Cycle 3752:
 Current CPU Blocking 
(sw, 1572, 1208, 1, 2, 534, )(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )(sw, 988, 0, 0, 0, 537, )
Completed 2/2
Finished Instruction sw 1572 1208 on Line 534
addi$t4,$t4,3564
$t4 = 3564

Clock Cycle 3753:
 Current CPU Blocking 
(sw, 2360, 0, 0, 0, 535, )(sw, 3600, 1876, 0, 0, 536, )(sw, 988, 0, 0, 0, 537, )
Started sw 2360 0 on Line 535
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2260 $t2 on Line 539

Clock Cycle 3754:
 Current CPU Blocking 
(sw, 2360, 0, 1, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 3600, 1876, 0, 0, 536, )(sw, 988, 0, 0, 0, 537, )
Completed 2/22
DRAM Request(Write) Issued for sw 2968 3564 on Line 540

Clock Cycle 3755:
 Current CPU Blocking 
(sw, 2360, 0, 2, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 3600, 1876, 0, 0, 536, )(sw, 988, 0, 0, 0, 537, )
Completed 3/22
addi$t0,$t4,1464
$t0 = 5028

Clock Cycle 3756:
 Current CPU Blocking 
(sw, 2360, 0, 3, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 3600, 1876, 0, 0, 536, )(sw, 988, 0, 0, 0, 537, )
Completed 4/22
DRAM Request(Read) Issued for lw 624 $t4 on Line 542

Clock Cycle 3757:
 Current CPU Blocking 
(sw, 2360, 0, 4, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 3600, 1876, 0, 0, 536, )(sw, 988, 0, 0, 0, 537, )(lw, 624, $t4, 0, 0, 542, )
Completed 5/22

Clock Cycle 3758:
 Current CPU Blocking $t4
(sw, 2360, 0, 5, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 6/22

Clock Cycle 3759:
 Current CPU Blocking $t4
(sw, 2360, 0, 6, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 7/22

Clock Cycle 3760:
 Current CPU Blocking $t4
(sw, 2360, 0, 7, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 8/22

Clock Cycle 3761:
 Current CPU Blocking $t4
(sw, 2360, 0, 8, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 9/22

Clock Cycle 3762:
 Current CPU Blocking $t4
(sw, 2360, 0, 9, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 10/22
Memory at 1572 = 1208

Clock Cycle 3763:
 Current CPU Blocking $t4
(sw, 2360, 0, 10, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 11/22

Clock Cycle 3764:
 Current CPU Blocking $t4
(sw, 2360, 0, 11, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 12/22

Clock Cycle 3765:
 Current CPU Blocking $t4
(sw, 2360, 0, 12, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 13/22

Clock Cycle 3766:
 Current CPU Blocking $t4
(sw, 2360, 0, 13, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 14/22

Clock Cycle 3767:
 Current CPU Blocking $t4
(sw, 2360, 0, 14, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 15/22

Clock Cycle 3768:
 Current CPU Blocking $t4
(sw, 2360, 0, 15, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 16/22

Clock Cycle 3769:
 Current CPU Blocking $t4
(sw, 2360, 0, 16, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 17/22

Clock Cycle 3770:
 Current CPU Blocking $t4
(sw, 2360, 0, 17, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 18/22

Clock Cycle 3771:
 Current CPU Blocking $t4
(sw, 2360, 0, 18, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 19/22

Clock Cycle 3772:
 Current CPU Blocking $t4
(sw, 2360, 0, 19, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 20/22

Clock Cycle 3773:
 Current CPU Blocking $t4
(sw, 2360, 0, 20, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 21/22

Clock Cycle 3774:
 Current CPU Blocking $t4
(sw, 2360, 0, 21, 22, 535, )(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 22/22
Finished Instruction sw 2360 0 on Line 535

Clock Cycle 3775:
 Current CPU Blocking $t4
(lw, 2260, $t2, 0, 0, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Started lw 2260 $t2 on Line 539
Completed 1/2

Clock Cycle 3776:
 Current CPU Blocking $t4
(lw, 2260, $t2, 1, 2, 539, )(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2260 $t2 on Line 539

Clock Cycle 3777:
 Current CPU Blocking $t4
(sw, 2968, 3564, 0, 0, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Started sw 2968 3564 on Line 540
Completed 1/2

Clock Cycle 3778:
 Current CPU Blocking $t4
(sw, 2968, 3564, 1, 2, 540, )(sw, 988, 0, 0, 0, 537, )(sw, 3600, 1876, 0, 0, 536, )(lw, 624, $t4, 0, 0, 542, )
Completed 2/2
Finished Instruction sw 2968 3564 on Line 540

Clock Cycle 3779:
 Current CPU Blocking $t4
(sw, 988, 0, 0, 0, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Started sw 988 0 on Line 537
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3780:
 Current CPU Blocking $t4
(sw, 988, 0, 1, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 2/22

Clock Cycle 3781:
 Current CPU Blocking $t4
(sw, 988, 0, 2, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 3/22

Clock Cycle 3782:
 Current CPU Blocking $t4
(sw, 988, 0, 3, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 4/22

Clock Cycle 3783:
 Current CPU Blocking $t4
(sw, 988, 0, 4, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 5/22

Clock Cycle 3784:
 Current CPU Blocking $t4
(sw, 988, 0, 5, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 6/22

Clock Cycle 3785:
 Current CPU Blocking $t4
(sw, 988, 0, 6, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 7/22

Clock Cycle 3786:
 Current CPU Blocking $t4
(sw, 988, 0, 7, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 8/22

Clock Cycle 3787:
 Current CPU Blocking $t4
(sw, 988, 0, 8, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 9/22

Clock Cycle 3788:
 Current CPU Blocking $t4
(sw, 988, 0, 9, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 10/22
Memory at 2968 = 3564

Clock Cycle 3789:
 Current CPU Blocking $t4
(sw, 988, 0, 10, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 11/22

Clock Cycle 3790:
 Current CPU Blocking $t4
(sw, 988, 0, 11, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 12/22

Clock Cycle 3791:
 Current CPU Blocking $t4
(sw, 988, 0, 12, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 13/22

Clock Cycle 3792:
 Current CPU Blocking $t4
(sw, 988, 0, 13, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 14/22

Clock Cycle 3793:
 Current CPU Blocking $t4
(sw, 988, 0, 14, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 15/22

Clock Cycle 3794:
 Current CPU Blocking $t4
(sw, 988, 0, 15, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 16/22

Clock Cycle 3795:
 Current CPU Blocking $t4
(sw, 988, 0, 16, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 17/22

Clock Cycle 3796:
 Current CPU Blocking $t4
(sw, 988, 0, 17, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 18/22

Clock Cycle 3797:
 Current CPU Blocking $t4
(sw, 988, 0, 18, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 19/22

Clock Cycle 3798:
 Current CPU Blocking $t4
(sw, 988, 0, 19, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 20/22

Clock Cycle 3799:
 Current CPU Blocking $t4
(sw, 988, 0, 20, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 21/22

Clock Cycle 3800:
 Current CPU Blocking $t4
(sw, 988, 0, 21, 22, 537, )(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 22/22
Finished Instruction sw 988 0 on Line 537

Clock Cycle 3801:
 Current CPU Blocking $t4
(lw, 624, $t4, 0, 0, 542, )(sw, 3600, 1876, 0, 0, 536, )
Started lw 624 $t4 on Line 542
Completed 1/2

Clock Cycle 3802:
 Current CPU Blocking $t4
(lw, 624, $t4, 1, 2, 542, )(sw, 3600, 1876, 0, 0, 536, )
Completed 2/2
$t4 = 0
Finished Instruction lw 624 $t4 on Line 542

Clock Cycle 3803:
 Current CPU Blocking $t4
(sw, 3600, 1876, 0, 0, 536, )
Started sw 3600 1876 on Line 536
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3864 0 on Line 543

Clock Cycle 3804:
 Current CPU Blocking 
(sw, 3600, 1876, 1, 22, 536, )(sw, 3864, 0, 0, 0, 543, )
Completed 2/22
addi$t0,$t2,192
$t0 = 192

Clock Cycle 3805:
 Current CPU Blocking 
(sw, 3600, 1876, 2, 22, 536, )(sw, 3864, 0, 0, 0, 543, )
Completed 3/22
DRAM Request(Write) Issued for sw 1788 1876 on Line 545

Clock Cycle 3806:
 Current CPU Blocking 
(sw, 3600, 1876, 3, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(sw, 1788, 1876, 0, 0, 545, )
Completed 4/22
DRAM Request(Read) Issued for lw 3512 $t1 on Line 546

Clock Cycle 3807:
 Current CPU Blocking 
(sw, 3600, 1876, 4, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(sw, 1788, 1876, 0, 0, 545, )
Completed 5/22
DRAM Request(Write) Issued for sw 1200 0 on Line 547

Clock Cycle 3808:
 Current CPU Blocking 
(sw, 3600, 1876, 5, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )
Completed 6/22
DRAM Request(Read) Issued for lw 524 $t4 on Line 548

Clock Cycle 3809:
 Current CPU Blocking 
(sw, 3600, 1876, 6, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(lw, 524, $t4, 0, 0, 548, )
Completed 7/22
addi$t0,$t2,3284
$t0 = 3284

Clock Cycle 3810:
 Current CPU Blocking 
(sw, 3600, 1876, 7, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(lw, 524, $t4, 0, 0, 548, )
Completed 8/22
DRAM Request(Read) Issued for lw 3896 $t3 on Line 550

Clock Cycle 3811:
 Current CPU Blocking 
(sw, 3600, 1876, 8, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(lw, 524, $t4, 0, 0, 548, )
Completed 9/22
DRAM Request(Write) Issued for sw 744 3284 on Line 551

Clock Cycle 3812:
 Current CPU Blocking 
(sw, 3600, 1876, 9, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(lw, 524, $t4, 0, 0, 548, )(sw, 744, 3284, 0, 0, 551, )
Completed 10/22
DRAM Request(Write) Issued for sw 2704 0 on Line 552

Clock Cycle 3813:
 Current CPU Blocking 
(sw, 3600, 1876, 10, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(lw, 524, $t4, 0, 0, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 11/22

Clock Cycle 3814:
 Current CPU Blocking $t4
(sw, 3600, 1876, 11, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 12/22

Clock Cycle 3815:
 Current CPU Blocking $t4
(sw, 3600, 1876, 12, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 13/22

Clock Cycle 3816:
 Current CPU Blocking $t4
(sw, 3600, 1876, 13, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 14/22

Clock Cycle 3817:
 Current CPU Blocking $t4
(sw, 3600, 1876, 14, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 15/22

Clock Cycle 3818:
 Current CPU Blocking $t4
(sw, 3600, 1876, 15, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 16/22

Clock Cycle 3819:
 Current CPU Blocking $t4
(sw, 3600, 1876, 16, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 17/22

Clock Cycle 3820:
 Current CPU Blocking $t4
(sw, 3600, 1876, 17, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 18/22

Clock Cycle 3821:
 Current CPU Blocking $t4
(sw, 3600, 1876, 18, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 19/22

Clock Cycle 3822:
 Current CPU Blocking $t4
(sw, 3600, 1876, 19, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 20/22

Clock Cycle 3823:
 Current CPU Blocking $t4
(sw, 3600, 1876, 20, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 21/22

Clock Cycle 3824:
 Current CPU Blocking $t4
(sw, 3600, 1876, 21, 22, 536, )(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 22/22
Finished Instruction sw 3600 1876 on Line 536

Clock Cycle 3825:
 Current CPU Blocking $t4
(sw, 3864, 0, 0, 0, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Started sw 3864 0 on Line 543
Completed 1/2

Clock Cycle 3826:
 Current CPU Blocking $t4
(sw, 3864, 0, 1, 2, 543, )(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/2
Finished Instruction sw 3864 0 on Line 543

Clock Cycle 3827:
 Current CPU Blocking $t4
(lw, 3512, $t1, 0, 0, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Started lw 3512 $t1 on Line 546
Completed 1/2

Clock Cycle 3828:
 Current CPU Blocking $t4
(lw, 3512, $t1, 1, 2, 546, )(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 546

Clock Cycle 3829:
 Current CPU Blocking $t4
(lw, 3896, $t3, 0, 0, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Started lw 3896 $t3 on Line 550
Completed 1/2

Clock Cycle 3830:
 Current CPU Blocking $t4
(lw, 3896, $t3, 1, 2, 550, )(lw, 524, $t4, 0, 0, 548, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 744, 3284, 0, 0, 551, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3896 $t3 on Line 550

Clock Cycle 3831:
 Current CPU Blocking $t4
(lw, 524, $t4, 0, 0, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Started lw 524 $t4 on Line 548
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3832:
 Current CPU Blocking $t4
(lw, 524, $t4, 1, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/22

Clock Cycle 3833:
 Current CPU Blocking $t4
(lw, 524, $t4, 2, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 3/22

Clock Cycle 3834:
 Current CPU Blocking $t4
(lw, 524, $t4, 3, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 4/22

Clock Cycle 3835:
 Current CPU Blocking $t4
(lw, 524, $t4, 4, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 5/22

Clock Cycle 3836:
 Current CPU Blocking $t4
(lw, 524, $t4, 5, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 6/22

Clock Cycle 3837:
 Current CPU Blocking $t4
(lw, 524, $t4, 6, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 7/22

Clock Cycle 3838:
 Current CPU Blocking $t4
(lw, 524, $t4, 7, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 8/22

Clock Cycle 3839:
 Current CPU Blocking $t4
(lw, 524, $t4, 8, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 9/22

Clock Cycle 3840:
 Current CPU Blocking $t4
(lw, 524, $t4, 9, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 10/22
Memory at 3600 = 1876

Clock Cycle 3841:
 Current CPU Blocking $t4
(lw, 524, $t4, 10, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 11/22

Clock Cycle 3842:
 Current CPU Blocking $t4
(lw, 524, $t4, 11, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 12/22

Clock Cycle 3843:
 Current CPU Blocking $t4
(lw, 524, $t4, 12, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 13/22

Clock Cycle 3844:
 Current CPU Blocking $t4
(lw, 524, $t4, 13, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 14/22

Clock Cycle 3845:
 Current CPU Blocking $t4
(lw, 524, $t4, 14, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 15/22

Clock Cycle 3846:
 Current CPU Blocking $t4
(lw, 524, $t4, 15, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 16/22

Clock Cycle 3847:
 Current CPU Blocking $t4
(lw, 524, $t4, 16, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 17/22

Clock Cycle 3848:
 Current CPU Blocking $t4
(lw, 524, $t4, 17, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 18/22

Clock Cycle 3849:
 Current CPU Blocking $t4
(lw, 524, $t4, 18, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 19/22

Clock Cycle 3850:
 Current CPU Blocking $t4
(lw, 524, $t4, 19, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 20/22

Clock Cycle 3851:
 Current CPU Blocking $t4
(lw, 524, $t4, 20, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 21/22

Clock Cycle 3852:
 Current CPU Blocking $t4
(lw, 524, $t4, 21, 22, 548, )(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 22/22
$t4 = 0
Finished Instruction lw 524 $t4 on Line 548

Clock Cycle 3853:
 Current CPU Blocking $t4
(sw, 744, 3284, 0, 0, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Started sw 744 3284 on Line 551
Completed 1/2
addi$t4,$t0,1988
$t4 = 5272

Clock Cycle 3854:
 Current CPU Blocking 
(sw, 744, 3284, 1, 2, 551, )(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/2
Finished Instruction sw 744 3284 on Line 551
DRAM Request(Read) Issued for lw 1856 $t4 on Line 554

Clock Cycle 3855:
 Current CPU Blocking 
(sw, 1788, 1876, 0, 0, 545, )(sw, 1200, 0, 0, 0, 547, )(lw, 1856, $t4, 0, 0, 554, )(sw, 2704, 0, 0, 0, 552, )
Started sw 1788 1876 on Line 545
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3856:
 Current CPU Blocking $t4
(sw, 1788, 1876, 1, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/22

Clock Cycle 3857:
 Current CPU Blocking $t4
(sw, 1788, 1876, 2, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 3/22

Clock Cycle 3858:
 Current CPU Blocking $t4
(sw, 1788, 1876, 3, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 4/22

Clock Cycle 3859:
 Current CPU Blocking $t4
(sw, 1788, 1876, 4, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 5/22

Clock Cycle 3860:
 Current CPU Blocking $t4
(sw, 1788, 1876, 5, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 6/22

Clock Cycle 3861:
 Current CPU Blocking $t4
(sw, 1788, 1876, 6, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 7/22

Clock Cycle 3862:
 Current CPU Blocking $t4
(sw, 1788, 1876, 7, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 8/22

Clock Cycle 3863:
 Current CPU Blocking $t4
(sw, 1788, 1876, 8, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 9/22

Clock Cycle 3864:
 Current CPU Blocking $t4
(sw, 1788, 1876, 9, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 10/22
Memory at 744 = 3284

Clock Cycle 3865:
 Current CPU Blocking $t4
(sw, 1788, 1876, 10, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 11/22

Clock Cycle 3866:
 Current CPU Blocking $t4
(sw, 1788, 1876, 11, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 12/22

Clock Cycle 3867:
 Current CPU Blocking $t4
(sw, 1788, 1876, 12, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 13/22

Clock Cycle 3868:
 Current CPU Blocking $t4
(sw, 1788, 1876, 13, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 14/22

Clock Cycle 3869:
 Current CPU Blocking $t4
(sw, 1788, 1876, 14, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 15/22

Clock Cycle 3870:
 Current CPU Blocking $t4
(sw, 1788, 1876, 15, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 16/22

Clock Cycle 3871:
 Current CPU Blocking $t4
(sw, 1788, 1876, 16, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 17/22

Clock Cycle 3872:
 Current CPU Blocking $t4
(sw, 1788, 1876, 17, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 18/22

Clock Cycle 3873:
 Current CPU Blocking $t4
(sw, 1788, 1876, 18, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 19/22

Clock Cycle 3874:
 Current CPU Blocking $t4
(sw, 1788, 1876, 19, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 20/22

Clock Cycle 3875:
 Current CPU Blocking $t4
(sw, 1788, 1876, 20, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 21/22

Clock Cycle 3876:
 Current CPU Blocking $t4
(sw, 1788, 1876, 21, 22, 545, )(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 22/22
Finished Instruction sw 1788 1876 on Line 545

Clock Cycle 3877:
 Current CPU Blocking $t4
(lw, 1856, $t4, 0, 0, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Started lw 1856 $t4 on Line 554
Completed 1/2

Clock Cycle 3878:
 Current CPU Blocking $t4
(lw, 1856, $t4, 1, 2, 554, )(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1856 $t4 on Line 554

Clock Cycle 3879:
 Current CPU Blocking $t4
(sw, 1200, 0, 0, 0, 547, )(sw, 2704, 0, 0, 0, 552, )
Started sw 1200 0 on Line 547
Completed 1/2
addi$t3,$t4,3156
$t3 = 3156

Clock Cycle 3880:
 Current CPU Blocking 
(sw, 1200, 0, 1, 2, 547, )(sw, 2704, 0, 0, 0, 552, )
Completed 2/2
Finished Instruction sw 1200 0 on Line 547
addi$t2,$t3,316
$t2 = 3472

Clock Cycle 3881:
 Current CPU Blocking 
(sw, 2704, 0, 0, 0, 552, )
Started sw 2704 0 on Line 552
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2636 $t1 on Line 557

Clock Cycle 3882:
 Current CPU Blocking 
(sw, 2704, 0, 1, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )
Completed 2/22
DRAM Request(Read) Issued for lw 516 $t2 on Line 558

Clock Cycle 3883:
 Current CPU Blocking 
(sw, 2704, 0, 2, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(lw, 516, $t2, 0, 0, 558, )
Completed 3/22
DRAM Request(Write) Issued for sw 216 3156 on Line 559

Clock Cycle 3884:
 Current CPU Blocking 
(sw, 2704, 0, 3, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )
Completed 4/22
DRAM Request(Write) Issued for sw 2916 3284 on Line 560

Clock Cycle 3885:
 Current CPU Blocking 
(sw, 2704, 0, 4, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )
Completed 5/22
DRAM Request(Read) Issued for lw 880 $t4 on Line 561

Clock Cycle 3886:
 Current CPU Blocking 
(sw, 2704, 0, 5, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 6/22

Clock Cycle 3887:
 Current CPU Blocking $t4
(sw, 2704, 0, 6, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 7/22

Clock Cycle 3888:
 Current CPU Blocking $t4
(sw, 2704, 0, 7, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 8/22

Clock Cycle 3889:
 Current CPU Blocking $t4
(sw, 2704, 0, 8, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 9/22

Clock Cycle 3890:
 Current CPU Blocking $t4
(sw, 2704, 0, 9, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 10/22
Memory at 1788 = 1876

Clock Cycle 3891:
 Current CPU Blocking $t4
(sw, 2704, 0, 10, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 11/22

Clock Cycle 3892:
 Current CPU Blocking $t4
(sw, 2704, 0, 11, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 12/22

Clock Cycle 3893:
 Current CPU Blocking $t4
(sw, 2704, 0, 12, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 13/22

Clock Cycle 3894:
 Current CPU Blocking $t4
(sw, 2704, 0, 13, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 14/22

Clock Cycle 3895:
 Current CPU Blocking $t4
(sw, 2704, 0, 14, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 15/22

Clock Cycle 3896:
 Current CPU Blocking $t4
(sw, 2704, 0, 15, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 16/22

Clock Cycle 3897:
 Current CPU Blocking $t4
(sw, 2704, 0, 16, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 17/22

Clock Cycle 3898:
 Current CPU Blocking $t4
(sw, 2704, 0, 17, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 18/22

Clock Cycle 3899:
 Current CPU Blocking $t4
(sw, 2704, 0, 18, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 19/22

Clock Cycle 3900:
 Current CPU Blocking $t4
(sw, 2704, 0, 19, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 20/22

Clock Cycle 3901:
 Current CPU Blocking $t4
(sw, 2704, 0, 20, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 21/22

Clock Cycle 3902:
 Current CPU Blocking $t4
(sw, 2704, 0, 21, 22, 552, )(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 22/22
Finished Instruction sw 2704 0 on Line 552

Clock Cycle 3903:
 Current CPU Blocking $t4
(lw, 2636, $t1, 0, 0, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Started lw 2636 $t1 on Line 557
Completed 1/2

Clock Cycle 3904:
 Current CPU Blocking $t4
(lw, 2636, $t1, 1, 2, 557, )(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2636 $t1 on Line 557

Clock Cycle 3905:
 Current CPU Blocking $t4
(sw, 2916, 3284, 0, 0, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Started sw 2916 3284 on Line 560
Completed 1/2

Clock Cycle 3906:
 Current CPU Blocking $t4
(sw, 2916, 3284, 1, 2, 560, )(lw, 516, $t2, 0, 0, 558, )(sw, 216, 3156, 0, 0, 559, )(lw, 880, $t4, 0, 0, 561, )
Completed 2/2
Finished Instruction sw 2916 3284 on Line 560

Clock Cycle 3907:
 Current CPU Blocking $t4
(lw, 516, $t2, 0, 0, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Started lw 516 $t2 on Line 558
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 3908:
 Current CPU Blocking $t4
(lw, 516, $t2, 1, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 2/22

Clock Cycle 3909:
 Current CPU Blocking $t4
(lw, 516, $t2, 2, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 3/22

Clock Cycle 3910:
 Current CPU Blocking $t4
(lw, 516, $t2, 3, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 4/22

Clock Cycle 3911:
 Current CPU Blocking $t4
(lw, 516, $t2, 4, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 5/22

Clock Cycle 3912:
 Current CPU Blocking $t4
(lw, 516, $t2, 5, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 6/22

Clock Cycle 3913:
 Current CPU Blocking $t4
(lw, 516, $t2, 6, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 7/22

Clock Cycle 3914:
 Current CPU Blocking $t4
(lw, 516, $t2, 7, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 8/22

Clock Cycle 3915:
 Current CPU Blocking $t4
(lw, 516, $t2, 8, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 9/22

Clock Cycle 3916:
 Current CPU Blocking $t4
(lw, 516, $t2, 9, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 10/22
Memory at 2916 = 3284

Clock Cycle 3917:
 Current CPU Blocking $t4
(lw, 516, $t2, 10, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 11/22

Clock Cycle 3918:
 Current CPU Blocking $t4
(lw, 516, $t2, 11, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 12/22

Clock Cycle 3919:
 Current CPU Blocking $t4
(lw, 516, $t2, 12, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 13/22

Clock Cycle 3920:
 Current CPU Blocking $t4
(lw, 516, $t2, 13, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 14/22

Clock Cycle 3921:
 Current CPU Blocking $t4
(lw, 516, $t2, 14, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 15/22

Clock Cycle 3922:
 Current CPU Blocking $t4
(lw, 516, $t2, 15, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 16/22

Clock Cycle 3923:
 Current CPU Blocking $t4
(lw, 516, $t2, 16, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 17/22

Clock Cycle 3924:
 Current CPU Blocking $t4
(lw, 516, $t2, 17, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 18/22

Clock Cycle 3925:
 Current CPU Blocking $t4
(lw, 516, $t2, 18, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 19/22

Clock Cycle 3926:
 Current CPU Blocking $t4
(lw, 516, $t2, 19, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 20/22

Clock Cycle 3927:
 Current CPU Blocking $t4
(lw, 516, $t2, 20, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 21/22

Clock Cycle 3928:
 Current CPU Blocking $t4
(lw, 516, $t2, 21, 22, 558, )(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 22/22
$t2 = 0
Finished Instruction lw 516 $t2 on Line 558

Clock Cycle 3929:
 Current CPU Blocking $t4
(lw, 880, $t4, 0, 0, 561, )(sw, 216, 3156, 0, 0, 559, )
Started lw 880 $t4 on Line 561
Completed 1/2

Clock Cycle 3930:
 Current CPU Blocking $t4
(lw, 880, $t4, 1, 2, 561, )(sw, 216, 3156, 0, 0, 559, )
Completed 2/2
$t4 = 0
Finished Instruction lw 880 $t4 on Line 561

Clock Cycle 3931:
 Current CPU Blocking $t4
(sw, 216, 3156, 0, 0, 559, )
Started sw 216 3156 on Line 559
Completed 1/2
addi$t4,$t1,3100
$t4 = 3100

Clock Cycle 3932:
 Current CPU Blocking 
(sw, 216, 3156, 1, 2, 559, )
Completed 2/2
Finished Instruction sw 216 3156 on Line 559
DRAM Request(Read) Issued for lw 3168 $t1 on Line 563

Clock Cycle 3933:
 Current CPU Blocking 
(lw, 3168, $t1, 0, 0, 563, )
Started lw 3168 $t1 on Line 563
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2496 3284 on Line 564

Clock Cycle 3934:
 Current CPU Blocking 
(lw, 3168, $t1, 1, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )
Completed 2/22
addi$t2,$t4,1228
$t2 = 4328

Clock Cycle 3935:
 Current CPU Blocking 
(lw, 3168, $t1, 2, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )
Completed 3/22
DRAM Request(Write) Issued for sw 2828 3100 on Line 566

Clock Cycle 3936:
 Current CPU Blocking 
(lw, 3168, $t1, 3, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 4/22
addi$t2,$t4,728
$t2 = 3828

Clock Cycle 3937:
 Current CPU Blocking 
(lw, 3168, $t1, 4, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 5/22

Clock Cycle 3938:
 Current CPU Blocking $t1
(lw, 3168, $t1, 5, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 6/22

Clock Cycle 3939:
 Current CPU Blocking $t1
(lw, 3168, $t1, 6, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 7/22

Clock Cycle 3940:
 Current CPU Blocking $t1
(lw, 3168, $t1, 7, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 8/22

Clock Cycle 3941:
 Current CPU Blocking $t1
(lw, 3168, $t1, 8, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 9/22

Clock Cycle 3942:
 Current CPU Blocking $t1
(lw, 3168, $t1, 9, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 10/22
Memory at 216 = 3156

Clock Cycle 3943:
 Current CPU Blocking $t1
(lw, 3168, $t1, 10, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 11/22

Clock Cycle 3944:
 Current CPU Blocking $t1
(lw, 3168, $t1, 11, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 12/22

Clock Cycle 3945:
 Current CPU Blocking $t1
(lw, 3168, $t1, 12, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 13/22

Clock Cycle 3946:
 Current CPU Blocking $t1
(lw, 3168, $t1, 13, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 14/22

Clock Cycle 3947:
 Current CPU Blocking $t1
(lw, 3168, $t1, 14, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 15/22

Clock Cycle 3948:
 Current CPU Blocking $t1
(lw, 3168, $t1, 15, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 16/22

Clock Cycle 3949:
 Current CPU Blocking $t1
(lw, 3168, $t1, 16, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 17/22

Clock Cycle 3950:
 Current CPU Blocking $t1
(lw, 3168, $t1, 17, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 18/22

Clock Cycle 3951:
 Current CPU Blocking $t1
(lw, 3168, $t1, 18, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 19/22

Clock Cycle 3952:
 Current CPU Blocking $t1
(lw, 3168, $t1, 19, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 20/22

Clock Cycle 3953:
 Current CPU Blocking $t1
(lw, 3168, $t1, 20, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 21/22

Clock Cycle 3954:
 Current CPU Blocking $t1
(lw, 3168, $t1, 21, 22, 563, )(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3168 $t1 on Line 563

Clock Cycle 3955:
 Current CPU Blocking $t1
(sw, 2496, 3284, 0, 0, 564, )(sw, 2828, 3100, 0, 0, 566, )
Started sw 2496 3284 on Line 564
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 568 0 on Line 568

Clock Cycle 3956:
 Current CPU Blocking 
(sw, 2496, 3284, 1, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(sw, 568, 0, 0, 0, 568, )
Completed 2/12
DRAM Request(Read) Issued for lw 1492 $t2 on Line 569

Clock Cycle 3957:
 Current CPU Blocking 
(sw, 2496, 3284, 2, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(sw, 568, 0, 0, 0, 568, )(lw, 1492, $t2, 0, 0, 569, )
Completed 3/12
DRAM Request(Write) Issued for sw 3804 3100 on Line 570

Clock Cycle 3958:
 Current CPU Blocking 
(sw, 2496, 3284, 3, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(sw, 568, 0, 0, 0, 568, )(lw, 1492, $t2, 0, 0, 569, )(sw, 3804, 3100, 0, 0, 570, )
Completed 4/12

Clock Cycle 3959:
 Current CPU Blocking $t2
(sw, 2496, 3284, 4, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 5/12

Clock Cycle 3960:
 Current CPU Blocking $t2
(sw, 2496, 3284, 5, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 6/12

Clock Cycle 3961:
 Current CPU Blocking $t2
(sw, 2496, 3284, 6, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 7/12

Clock Cycle 3962:
 Current CPU Blocking $t2
(sw, 2496, 3284, 7, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 8/12

Clock Cycle 3963:
 Current CPU Blocking $t2
(sw, 2496, 3284, 8, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 9/12

Clock Cycle 3964:
 Current CPU Blocking $t2
(sw, 2496, 3284, 9, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 10/12

Clock Cycle 3965:
 Current CPU Blocking $t2
(sw, 2496, 3284, 10, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 11/12

Clock Cycle 3966:
 Current CPU Blocking $t2
(sw, 2496, 3284, 11, 12, 564, )(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 12/12
Finished Instruction sw 2496 3284 on Line 564

Clock Cycle 3967:
 Current CPU Blocking $t2
(sw, 2828, 3100, 0, 0, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Started sw 2828 3100 on Line 566
Completed 1/2

Clock Cycle 3968:
 Current CPU Blocking $t2
(sw, 2828, 3100, 1, 2, 566, )(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 2/2
Finished Instruction sw 2828 3100 on Line 566

Clock Cycle 3969:
 Current CPU Blocking $t2
(lw, 1492, $t2, 0, 0, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Started lw 1492 $t2 on Line 569
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 3970:
 Current CPU Blocking $t2
(lw, 1492, $t2, 1, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 2/22

Clock Cycle 3971:
 Current CPU Blocking $t2
(lw, 1492, $t2, 2, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 3/22

Clock Cycle 3972:
 Current CPU Blocking $t2
(lw, 1492, $t2, 3, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 4/22

Clock Cycle 3973:
 Current CPU Blocking $t2
(lw, 1492, $t2, 4, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 5/22

Clock Cycle 3974:
 Current CPU Blocking $t2
(lw, 1492, $t2, 5, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 6/22

Clock Cycle 3975:
 Current CPU Blocking $t2
(lw, 1492, $t2, 6, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 7/22

Clock Cycle 3976:
 Current CPU Blocking $t2
(lw, 1492, $t2, 7, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 8/22

Clock Cycle 3977:
 Current CPU Blocking $t2
(lw, 1492, $t2, 8, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 9/22

Clock Cycle 3978:
 Current CPU Blocking $t2
(lw, 1492, $t2, 9, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 10/22
Memory at 2496 = 3284
Memory at 2828 = 3100

Clock Cycle 3979:
 Current CPU Blocking $t2
(lw, 1492, $t2, 10, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 11/22

Clock Cycle 3980:
 Current CPU Blocking $t2
(lw, 1492, $t2, 11, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 12/22

Clock Cycle 3981:
 Current CPU Blocking $t2
(lw, 1492, $t2, 12, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 13/22

Clock Cycle 3982:
 Current CPU Blocking $t2
(lw, 1492, $t2, 13, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 14/22

Clock Cycle 3983:
 Current CPU Blocking $t2
(lw, 1492, $t2, 14, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 15/22

Clock Cycle 3984:
 Current CPU Blocking $t2
(lw, 1492, $t2, 15, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 16/22

Clock Cycle 3985:
 Current CPU Blocking $t2
(lw, 1492, $t2, 16, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 17/22

Clock Cycle 3986:
 Current CPU Blocking $t2
(lw, 1492, $t2, 17, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 18/22

Clock Cycle 3987:
 Current CPU Blocking $t2
(lw, 1492, $t2, 18, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 19/22

Clock Cycle 3988:
 Current CPU Blocking $t2
(lw, 1492, $t2, 19, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 20/22

Clock Cycle 3989:
 Current CPU Blocking $t2
(lw, 1492, $t2, 20, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 21/22

Clock Cycle 3990:
 Current CPU Blocking $t2
(lw, 1492, $t2, 21, 22, 569, )(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Completed 22/22
$t2 = 1636
Finished Instruction lw 1492 $t2 on Line 569

Clock Cycle 3991:
 Current CPU Blocking $t2
(sw, 568, 0, 0, 0, 568, )(sw, 3804, 3100, 0, 0, 570, )
Started sw 568 0 on Line 568
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3596 1636 on Line 571

Clock Cycle 3992:
 Current CPU Blocking 
(sw, 568, 0, 1, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )
Completed 2/12
addi$t1,$t4,2216
$t1 = 5316

Clock Cycle 3993:
 Current CPU Blocking 
(sw, 568, 0, 2, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )
Completed 3/12
DRAM Request(Write) Issued for sw 2572 5316 on Line 573

Clock Cycle 3994:
 Current CPU Blocking 
(sw, 568, 0, 3, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )
Completed 4/12
DRAM Request(Read) Issued for lw 3952 $t1 on Line 574

Clock Cycle 3995:
 Current CPU Blocking 
(sw, 568, 0, 4, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 5/12
addi$t2,$t2,1496
$t2 = 3132

Clock Cycle 3996:
 Current CPU Blocking 
(sw, 568, 0, 5, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 6/12
DRAM Request(Write) Issued for sw 1132 3100 on Line 576

Clock Cycle 3997:
 Current CPU Blocking 
(sw, 568, 0, 6, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )(sw, 1132, 3100, 0, 0, 576, )
Completed 7/12
addi$t2,$t0,2008
$t2 = 5292

Clock Cycle 3998:
 Current CPU Blocking 
(sw, 568, 0, 7, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )(sw, 1132, 3100, 0, 0, 576, )
Completed 8/12
DRAM Request(Read) Issued for lw 1972 $t3 on Line 578

Clock Cycle 3999:
 Current CPU Blocking 
(sw, 568, 0, 8, 12, 568, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )(sw, 1132, 3100, 0, 0, 576, )(lw, 1972, $t3, 0, 0, 578, )
Completed 9/12

Clock Cycle 4000:
 Current CPU Blocking $t3
(sw, 568, 0, 9, 12, 568, )(sw, 1132, 3100, 0, 0, 576, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )(lw, 1972, $t3, 0, 0, 578, )
Completed 10/12

Clock Cycle 4001:
 Current CPU Blocking $t3
(sw, 568, 0, 10, 12, 568, )(sw, 1132, 3100, 0, 0, 576, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )(lw, 1972, $t3, 0, 0, 578, )
Completed 11/12

Clock Cycle 4002:
 Current CPU Blocking $t3
(sw, 568, 0, 11, 12, 568, )(sw, 1132, 3100, 0, 0, 576, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )(lw, 1972, $t3, 0, 0, 578, )
Completed 12/12
Finished Instruction sw 568 0 on Line 568

Clock Cycle 4003:
 Current CPU Blocking $t3
(sw, 1132, 3100, 0, 0, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Started sw 1132 3100 on Line 576
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4004:
 Current CPU Blocking $t3
(sw, 1132, 3100, 1, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 2/22

Clock Cycle 4005:
 Current CPU Blocking $t3
(sw, 1132, 3100, 2, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 3/22

Clock Cycle 4006:
 Current CPU Blocking $t3
(sw, 1132, 3100, 3, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 4/22

Clock Cycle 4007:
 Current CPU Blocking $t3
(sw, 1132, 3100, 4, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 5/22

Clock Cycle 4008:
 Current CPU Blocking $t3
(sw, 1132, 3100, 5, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 6/22

Clock Cycle 4009:
 Current CPU Blocking $t3
(sw, 1132, 3100, 6, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 7/22

Clock Cycle 4010:
 Current CPU Blocking $t3
(sw, 1132, 3100, 7, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 8/22

Clock Cycle 4011:
 Current CPU Blocking $t3
(sw, 1132, 3100, 8, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 9/22

Clock Cycle 4012:
 Current CPU Blocking $t3
(sw, 1132, 3100, 9, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 10/22

Clock Cycle 4013:
 Current CPU Blocking $t3
(sw, 1132, 3100, 10, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 11/22

Clock Cycle 4014:
 Current CPU Blocking $t3
(sw, 1132, 3100, 11, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 12/22

Clock Cycle 4015:
 Current CPU Blocking $t3
(sw, 1132, 3100, 12, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 13/22

Clock Cycle 4016:
 Current CPU Blocking $t3
(sw, 1132, 3100, 13, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 14/22

Clock Cycle 4017:
 Current CPU Blocking $t3
(sw, 1132, 3100, 14, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 15/22

Clock Cycle 4018:
 Current CPU Blocking $t3
(sw, 1132, 3100, 15, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 16/22

Clock Cycle 4019:
 Current CPU Blocking $t3
(sw, 1132, 3100, 16, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 17/22

Clock Cycle 4020:
 Current CPU Blocking $t3
(sw, 1132, 3100, 17, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 18/22

Clock Cycle 4021:
 Current CPU Blocking $t3
(sw, 1132, 3100, 18, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 19/22

Clock Cycle 4022:
 Current CPU Blocking $t3
(sw, 1132, 3100, 19, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 20/22

Clock Cycle 4023:
 Current CPU Blocking $t3
(sw, 1132, 3100, 20, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 21/22

Clock Cycle 4024:
 Current CPU Blocking $t3
(sw, 1132, 3100, 21, 22, 576, )(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 22/22
Finished Instruction sw 1132 3100 on Line 576

Clock Cycle 4025:
 Current CPU Blocking $t3
(lw, 1972, $t3, 0, 0, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Started lw 1972 $t3 on Line 578
Completed 1/2

Clock Cycle 4026:
 Current CPU Blocking $t3
(lw, 1972, $t3, 1, 2, 578, )(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(sw, 2572, 5316, 0, 0, 573, )(lw, 3952, $t1, 0, 0, 574, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1972 $t3 on Line 578

Clock Cycle 4027:
 Current CPU Blocking $t3
(sw, 3804, 3100, 0, 0, 570, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3952, $t1, 0, 0, 574, )(sw, 2572, 5316, 0, 0, 573, )
Started sw 3804 3100 on Line 570
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t4,1488
$t3 = 4588

Clock Cycle 4028:
 Current CPU Blocking 
(sw, 3804, 3100, 1, 22, 570, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3952, $t1, 0, 0, 574, )(sw, 2572, 5316, 0, 0, 573, )
Completed 2/22
DRAM Request(Read) Issued for lw 3668 $t3 on Line 580

Clock Cycle 4029:
 Current CPU Blocking 
(sw, 3804, 3100, 2, 22, 570, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3952, $t1, 0, 0, 574, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 3/22

Clock Cycle 4030:
 Current CPU Blocking $t1
(sw, 3804, 3100, 3, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 4/22

Clock Cycle 4031:
 Current CPU Blocking $t1
(sw, 3804, 3100, 4, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 5/22

Clock Cycle 4032:
 Current CPU Blocking $t1
(sw, 3804, 3100, 5, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 6/22

Clock Cycle 4033:
 Current CPU Blocking $t1
(sw, 3804, 3100, 6, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 7/22

Clock Cycle 4034:
 Current CPU Blocking $t1
(sw, 3804, 3100, 7, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 8/22

Clock Cycle 4035:
 Current CPU Blocking $t1
(sw, 3804, 3100, 8, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 9/22

Clock Cycle 4036:
 Current CPU Blocking $t1
(sw, 3804, 3100, 9, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 10/22
Memory at 1132 = 3100

Clock Cycle 4037:
 Current CPU Blocking $t1
(sw, 3804, 3100, 10, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 11/22

Clock Cycle 4038:
 Current CPU Blocking $t1
(sw, 3804, 3100, 11, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 12/22

Clock Cycle 4039:
 Current CPU Blocking $t1
(sw, 3804, 3100, 12, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 13/22

Clock Cycle 4040:
 Current CPU Blocking $t1
(sw, 3804, 3100, 13, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 14/22

Clock Cycle 4041:
 Current CPU Blocking $t1
(sw, 3804, 3100, 14, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 15/22

Clock Cycle 4042:
 Current CPU Blocking $t1
(sw, 3804, 3100, 15, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 16/22

Clock Cycle 4043:
 Current CPU Blocking $t1
(sw, 3804, 3100, 16, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 17/22

Clock Cycle 4044:
 Current CPU Blocking $t1
(sw, 3804, 3100, 17, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 18/22

Clock Cycle 4045:
 Current CPU Blocking $t1
(sw, 3804, 3100, 18, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 19/22

Clock Cycle 4046:
 Current CPU Blocking $t1
(sw, 3804, 3100, 19, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 20/22

Clock Cycle 4047:
 Current CPU Blocking $t1
(sw, 3804, 3100, 20, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 21/22

Clock Cycle 4048:
 Current CPU Blocking $t1
(sw, 3804, 3100, 21, 22, 570, )(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 22/22
Finished Instruction sw 3804 3100 on Line 570

Clock Cycle 4049:
 Current CPU Blocking $t1
(lw, 3952, $t1, 0, 0, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Started lw 3952 $t1 on Line 574
Completed 1/2

Clock Cycle 4050:
 Current CPU Blocking $t1
(lw, 3952, $t1, 1, 2, 574, )(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3952 $t1 on Line 574

Clock Cycle 4051:
 Current CPU Blocking $t1
(sw, 3596, 1636, 0, 0, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Started sw 3596 1636 on Line 571
Completed 1/2
addi$t1,$t0,2140
$t1 = 5424

Clock Cycle 4052:
 Current CPU Blocking 
(sw, 3596, 1636, 1, 2, 571, )(lw, 3668, $t3, 0, 0, 580, )(sw, 2572, 5316, 0, 0, 573, )
Completed 2/2
Finished Instruction sw 3596 1636 on Line 571
DRAM Request(Read) Issued for lw 3300 $t0 on Line 582

Clock Cycle 4053:
 Current CPU Blocking 
(lw, 3668, $t3, 0, 0, 580, )(lw, 3300, $t0, 0, 0, 582, )(sw, 2572, 5316, 0, 0, 573, )
Started lw 3668 $t3 on Line 580
Completed 1/2
DRAM Request(Write) Issued for sw 3640 5424 on Line 583

Clock Cycle 4054:
 Current CPU Blocking 
(lw, 3668, $t3, 1, 2, 580, )(lw, 3300, $t0, 0, 0, 582, )(sw, 3640, 5424, 0, 0, 583, )(sw, 2572, 5316, 0, 0, 573, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3668 $t3 on Line 580

Clock Cycle 4055:
 Current CPU Blocking $t3
(lw, 3300, $t0, 0, 0, 582, )(sw, 3640, 5424, 0, 0, 583, )(sw, 2572, 5316, 0, 0, 573, )
Started lw 3300 $t0 on Line 582
Completed 1/2
addi$t3,$t3,140
$t3 = 140

Clock Cycle 4056:
 Current CPU Blocking 
(lw, 3300, $t0, 1, 2, 582, )(sw, 3640, 5424, 0, 0, 583, )(sw, 2572, 5316, 0, 0, 573, )
Completed 2/2
$t0 = 3908
Finished Instruction lw 3300 $t0 on Line 582

Clock Cycle 4057:
 Current CPU Blocking $t0
(sw, 3640, 5424, 0, 0, 583, )(sw, 2572, 5316, 0, 0, 573, )
Started sw 3640 5424 on Line 583
Completed 1/2
DRAM Request(Read) Issued for lw 1020 $t0 on Line 585

Clock Cycle 4058:
 Current CPU Blocking 
(sw, 3640, 5424, 1, 2, 583, )(sw, 2572, 5316, 0, 0, 573, )(lw, 1020, $t0, 0, 0, 585, )
Completed 2/2
Finished Instruction sw 3640 5424 on Line 583
DRAM Request(Write) Issued for sw 1832 5424 on Line 586

Clock Cycle 4059:
 Current CPU Blocking 
(sw, 2572, 5316, 0, 0, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )
Started sw 2572 5316 on Line 573
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3628 140 on Line 587

Clock Cycle 4060:
 Current CPU Blocking 
(sw, 2572, 5316, 1, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 2/22
addi$t4,$t3,552
$t4 = 692

Clock Cycle 4061:
 Current CPU Blocking 
(sw, 2572, 5316, 2, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 3/22

Clock Cycle 4062:
 Current CPU Blocking $t0
(sw, 2572, 5316, 3, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 4/22

Clock Cycle 4063:
 Current CPU Blocking $t0
(sw, 2572, 5316, 4, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 5/22

Clock Cycle 4064:
 Current CPU Blocking $t0
(sw, 2572, 5316, 5, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 6/22

Clock Cycle 4065:
 Current CPU Blocking $t0
(sw, 2572, 5316, 6, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 7/22

Clock Cycle 4066:
 Current CPU Blocking $t0
(sw, 2572, 5316, 7, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 8/22

Clock Cycle 4067:
 Current CPU Blocking $t0
(sw, 2572, 5316, 8, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 9/22

Clock Cycle 4068:
 Current CPU Blocking $t0
(sw, 2572, 5316, 9, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 10/22
Memory at 3596 = 1636
Memory at 3640 = 5424
Memory at 3804 = 3100

Clock Cycle 4069:
 Current CPU Blocking $t0
(sw, 2572, 5316, 10, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 11/22

Clock Cycle 4070:
 Current CPU Blocking $t0
(sw, 2572, 5316, 11, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 12/22

Clock Cycle 4071:
 Current CPU Blocking $t0
(sw, 2572, 5316, 12, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 13/22

Clock Cycle 4072:
 Current CPU Blocking $t0
(sw, 2572, 5316, 13, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 14/22

Clock Cycle 4073:
 Current CPU Blocking $t0
(sw, 2572, 5316, 14, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 15/22

Clock Cycle 4074:
 Current CPU Blocking $t0
(sw, 2572, 5316, 15, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 16/22

Clock Cycle 4075:
 Current CPU Blocking $t0
(sw, 2572, 5316, 16, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 17/22

Clock Cycle 4076:
 Current CPU Blocking $t0
(sw, 2572, 5316, 17, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 18/22

Clock Cycle 4077:
 Current CPU Blocking $t0
(sw, 2572, 5316, 18, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 19/22

Clock Cycle 4078:
 Current CPU Blocking $t0
(sw, 2572, 5316, 19, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 20/22

Clock Cycle 4079:
 Current CPU Blocking $t0
(sw, 2572, 5316, 20, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 21/22

Clock Cycle 4080:
 Current CPU Blocking $t0
(sw, 2572, 5316, 21, 22, 573, )(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 22/22
Finished Instruction sw 2572 5316 on Line 573

Clock Cycle 4081:
 Current CPU Blocking $t0
(lw, 1020, $t0, 0, 0, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Started lw 1020 $t0 on Line 585
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4082:
 Current CPU Blocking $t0
(lw, 1020, $t0, 1, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 2/22

Clock Cycle 4083:
 Current CPU Blocking $t0
(lw, 1020, $t0, 2, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 3/22

Clock Cycle 4084:
 Current CPU Blocking $t0
(lw, 1020, $t0, 3, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 4/22

Clock Cycle 4085:
 Current CPU Blocking $t0
(lw, 1020, $t0, 4, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 5/22

Clock Cycle 4086:
 Current CPU Blocking $t0
(lw, 1020, $t0, 5, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 6/22

Clock Cycle 4087:
 Current CPU Blocking $t0
(lw, 1020, $t0, 6, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 7/22

Clock Cycle 4088:
 Current CPU Blocking $t0
(lw, 1020, $t0, 7, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 8/22

Clock Cycle 4089:
 Current CPU Blocking $t0
(lw, 1020, $t0, 8, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 9/22

Clock Cycle 4090:
 Current CPU Blocking $t0
(lw, 1020, $t0, 9, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 10/22
Memory at 2572 = 5316

Clock Cycle 4091:
 Current CPU Blocking $t0
(lw, 1020, $t0, 10, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 11/22

Clock Cycle 4092:
 Current CPU Blocking $t0
(lw, 1020, $t0, 11, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 12/22

Clock Cycle 4093:
 Current CPU Blocking $t0
(lw, 1020, $t0, 12, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 13/22

Clock Cycle 4094:
 Current CPU Blocking $t0
(lw, 1020, $t0, 13, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 14/22

Clock Cycle 4095:
 Current CPU Blocking $t0
(lw, 1020, $t0, 14, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 15/22

Clock Cycle 4096:
 Current CPU Blocking $t0
(lw, 1020, $t0, 15, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 16/22

Clock Cycle 4097:
 Current CPU Blocking $t0
(lw, 1020, $t0, 16, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 17/22

Clock Cycle 4098:
 Current CPU Blocking $t0
(lw, 1020, $t0, 17, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 18/22

Clock Cycle 4099:
 Current CPU Blocking $t0
(lw, 1020, $t0, 18, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 19/22

Clock Cycle 4100:
 Current CPU Blocking $t0
(lw, 1020, $t0, 19, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 20/22

Clock Cycle 4101:
 Current CPU Blocking $t0
(lw, 1020, $t0, 20, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 21/22

Clock Cycle 4102:
 Current CPU Blocking $t0
(lw, 1020, $t0, 21, 22, 585, )(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1020 $t0 on Line 585

Clock Cycle 4103:
 Current CPU Blocking $t0
(sw, 1832, 5424, 0, 0, 586, )(sw, 3628, 140, 0, 0, 587, )
Started sw 1832 5424 on Line 586
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3776 0 on Line 589

Clock Cycle 4104:
 Current CPU Blocking 
(sw, 1832, 5424, 1, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )
Completed 2/12
DRAM Request(Read) Issued for lw 3364 $t3 on Line 590

Clock Cycle 4105:
 Current CPU Blocking 
(sw, 1832, 5424, 2, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )
Completed 3/12
DRAM Request(Write) Issued for sw 220 5424 on Line 591

Clock Cycle 4106:
 Current CPU Blocking 
(sw, 1832, 5424, 3, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 4/12

Clock Cycle 4107:
 Current CPU Blocking $t3
(sw, 1832, 5424, 4, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 5/12

Clock Cycle 4108:
 Current CPU Blocking $t3
(sw, 1832, 5424, 5, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 6/12

Clock Cycle 4109:
 Current CPU Blocking $t3
(sw, 1832, 5424, 6, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 7/12

Clock Cycle 4110:
 Current CPU Blocking $t3
(sw, 1832, 5424, 7, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 8/12

Clock Cycle 4111:
 Current CPU Blocking $t3
(sw, 1832, 5424, 8, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 9/12

Clock Cycle 4112:
 Current CPU Blocking $t3
(sw, 1832, 5424, 9, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 10/12

Clock Cycle 4113:
 Current CPU Blocking $t3
(sw, 1832, 5424, 10, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 11/12

Clock Cycle 4114:
 Current CPU Blocking $t3
(sw, 1832, 5424, 11, 12, 586, )(sw, 3628, 140, 0, 0, 587, )(sw, 3776, 0, 0, 0, 589, )(lw, 3364, $t3, 0, 0, 590, )(sw, 220, 5424, 0, 0, 591, )
Completed 12/12
Finished Instruction sw 1832 5424 on Line 586

Clock Cycle 4115:
 Current CPU Blocking $t3
(sw, 3628, 140, 0, 0, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Started sw 3628 140 on Line 587
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4116:
 Current CPU Blocking $t3
(sw, 3628, 140, 1, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 2/22

Clock Cycle 4117:
 Current CPU Blocking $t3
(sw, 3628, 140, 2, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 3/22

Clock Cycle 4118:
 Current CPU Blocking $t3
(sw, 3628, 140, 3, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 4/22

Clock Cycle 4119:
 Current CPU Blocking $t3
(sw, 3628, 140, 4, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 5/22

Clock Cycle 4120:
 Current CPU Blocking $t3
(sw, 3628, 140, 5, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 6/22

Clock Cycle 4121:
 Current CPU Blocking $t3
(sw, 3628, 140, 6, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 7/22

Clock Cycle 4122:
 Current CPU Blocking $t3
(sw, 3628, 140, 7, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 8/22

Clock Cycle 4123:
 Current CPU Blocking $t3
(sw, 3628, 140, 8, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 9/22

Clock Cycle 4124:
 Current CPU Blocking $t3
(sw, 3628, 140, 9, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 10/22
Memory at 1832 = 5424

Clock Cycle 4125:
 Current CPU Blocking $t3
(sw, 3628, 140, 10, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 11/22

Clock Cycle 4126:
 Current CPU Blocking $t3
(sw, 3628, 140, 11, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 12/22

Clock Cycle 4127:
 Current CPU Blocking $t3
(sw, 3628, 140, 12, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 13/22

Clock Cycle 4128:
 Current CPU Blocking $t3
(sw, 3628, 140, 13, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 14/22

Clock Cycle 4129:
 Current CPU Blocking $t3
(sw, 3628, 140, 14, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 15/22

Clock Cycle 4130:
 Current CPU Blocking $t3
(sw, 3628, 140, 15, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 16/22

Clock Cycle 4131:
 Current CPU Blocking $t3
(sw, 3628, 140, 16, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 17/22

Clock Cycle 4132:
 Current CPU Blocking $t3
(sw, 3628, 140, 17, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 18/22

Clock Cycle 4133:
 Current CPU Blocking $t3
(sw, 3628, 140, 18, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 19/22

Clock Cycle 4134:
 Current CPU Blocking $t3
(sw, 3628, 140, 19, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 20/22

Clock Cycle 4135:
 Current CPU Blocking $t3
(sw, 3628, 140, 20, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 21/22

Clock Cycle 4136:
 Current CPU Blocking $t3
(sw, 3628, 140, 21, 22, 587, )(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 22/22
Finished Instruction sw 3628 140 on Line 587

Clock Cycle 4137:
 Current CPU Blocking $t3
(lw, 3364, $t3, 0, 0, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Started lw 3364 $t3 on Line 590
Completed 1/2

Clock Cycle 4138:
 Current CPU Blocking $t3
(lw, 3364, $t3, 1, 2, 590, )(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3364 $t3 on Line 590

Clock Cycle 4139:
 Current CPU Blocking $t3
(sw, 3776, 0, 0, 0, 589, )(sw, 220, 5424, 0, 0, 591, )
Started sw 3776 0 on Line 589
Completed 1/2
addi$t2,$t3,3308
$t2 = 3308

Clock Cycle 4140:
 Current CPU Blocking 
(sw, 3776, 0, 1, 2, 589, )(sw, 220, 5424, 0, 0, 591, )
Completed 2/2
Finished Instruction sw 3776 0 on Line 589
addi$t3,$t1,3376
$t3 = 8800

Clock Cycle 4141:
 Current CPU Blocking 
(sw, 220, 5424, 0, 0, 591, )
Started sw 220 5424 on Line 591
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1724 5424 on Line 594

Clock Cycle 4142:
 Current CPU Blocking 
(sw, 220, 5424, 1, 22, 591, )(sw, 1724, 5424, 0, 0, 594, )
Completed 2/22
DRAM Request(Read) Issued for lw 2724 $t4 on Line 595

Clock Cycle 4143:
 Current CPU Blocking 
(sw, 220, 5424, 2, 22, 591, )(sw, 1724, 5424, 0, 0, 594, )(lw, 2724, $t4, 0, 0, 595, )
Completed 3/22

Clock Cycle 4144:
 Current CPU Blocking $t4
(sw, 220, 5424, 3, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 4/22

Clock Cycle 4145:
 Current CPU Blocking $t4
(sw, 220, 5424, 4, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 5/22

Clock Cycle 4146:
 Current CPU Blocking $t4
(sw, 220, 5424, 5, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 6/22

Clock Cycle 4147:
 Current CPU Blocking $t4
(sw, 220, 5424, 6, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 7/22

Clock Cycle 4148:
 Current CPU Blocking $t4
(sw, 220, 5424, 7, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 8/22

Clock Cycle 4149:
 Current CPU Blocking $t4
(sw, 220, 5424, 8, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 9/22

Clock Cycle 4150:
 Current CPU Blocking $t4
(sw, 220, 5424, 9, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 10/22
Memory at 3628 = 140

Clock Cycle 4151:
 Current CPU Blocking $t4
(sw, 220, 5424, 10, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 11/22

Clock Cycle 4152:
 Current CPU Blocking $t4
(sw, 220, 5424, 11, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 12/22

Clock Cycle 4153:
 Current CPU Blocking $t4
(sw, 220, 5424, 12, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 13/22

Clock Cycle 4154:
 Current CPU Blocking $t4
(sw, 220, 5424, 13, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 14/22

Clock Cycle 4155:
 Current CPU Blocking $t4
(sw, 220, 5424, 14, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 15/22

Clock Cycle 4156:
 Current CPU Blocking $t4
(sw, 220, 5424, 15, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 16/22

Clock Cycle 4157:
 Current CPU Blocking $t4
(sw, 220, 5424, 16, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 17/22

Clock Cycle 4158:
 Current CPU Blocking $t4
(sw, 220, 5424, 17, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 18/22

Clock Cycle 4159:
 Current CPU Blocking $t4
(sw, 220, 5424, 18, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 19/22

Clock Cycle 4160:
 Current CPU Blocking $t4
(sw, 220, 5424, 19, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 20/22

Clock Cycle 4161:
 Current CPU Blocking $t4
(sw, 220, 5424, 20, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 21/22

Clock Cycle 4162:
 Current CPU Blocking $t4
(sw, 220, 5424, 21, 22, 591, )(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 22/22
Finished Instruction sw 220 5424 on Line 591

Clock Cycle 4163:
 Current CPU Blocking $t4
(lw, 2724, $t4, 0, 0, 595, )(sw, 1724, 5424, 0, 0, 594, )
Started lw 2724 $t4 on Line 595
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4164:
 Current CPU Blocking $t4
(lw, 2724, $t4, 1, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 2/22

Clock Cycle 4165:
 Current CPU Blocking $t4
(lw, 2724, $t4, 2, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 3/22

Clock Cycle 4166:
 Current CPU Blocking $t4
(lw, 2724, $t4, 3, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 4/22

Clock Cycle 4167:
 Current CPU Blocking $t4
(lw, 2724, $t4, 4, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 5/22

Clock Cycle 4168:
 Current CPU Blocking $t4
(lw, 2724, $t4, 5, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 6/22

Clock Cycle 4169:
 Current CPU Blocking $t4
(lw, 2724, $t4, 6, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 7/22

Clock Cycle 4170:
 Current CPU Blocking $t4
(lw, 2724, $t4, 7, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 8/22

Clock Cycle 4171:
 Current CPU Blocking $t4
(lw, 2724, $t4, 8, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 9/22

Clock Cycle 4172:
 Current CPU Blocking $t4
(lw, 2724, $t4, 9, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 10/22
Memory at 220 = 5424

Clock Cycle 4173:
 Current CPU Blocking $t4
(lw, 2724, $t4, 10, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 11/22

Clock Cycle 4174:
 Current CPU Blocking $t4
(lw, 2724, $t4, 11, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 12/22

Clock Cycle 4175:
 Current CPU Blocking $t4
(lw, 2724, $t4, 12, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 13/22

Clock Cycle 4176:
 Current CPU Blocking $t4
(lw, 2724, $t4, 13, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 14/22

Clock Cycle 4177:
 Current CPU Blocking $t4
(lw, 2724, $t4, 14, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 15/22

Clock Cycle 4178:
 Current CPU Blocking $t4
(lw, 2724, $t4, 15, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 16/22

Clock Cycle 4179:
 Current CPU Blocking $t4
(lw, 2724, $t4, 16, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 17/22

Clock Cycle 4180:
 Current CPU Blocking $t4
(lw, 2724, $t4, 17, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 18/22

Clock Cycle 4181:
 Current CPU Blocking $t4
(lw, 2724, $t4, 18, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 19/22

Clock Cycle 4182:
 Current CPU Blocking $t4
(lw, 2724, $t4, 19, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 20/22

Clock Cycle 4183:
 Current CPU Blocking $t4
(lw, 2724, $t4, 20, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 21/22

Clock Cycle 4184:
 Current CPU Blocking $t4
(lw, 2724, $t4, 21, 22, 595, )(sw, 1724, 5424, 0, 0, 594, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2724 $t4 on Line 595

Clock Cycle 4185:
 Current CPU Blocking $t4
(sw, 1724, 5424, 0, 0, 594, )
Started sw 1724 5424 on Line 594
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t4,2472
$t0 = 2472

Clock Cycle 4186:
 Current CPU Blocking 
(sw, 1724, 5424, 1, 12, 594, )
Completed 2/12
addi$t1,$t2,1100
$t1 = 4408

Clock Cycle 4187:
 Current CPU Blocking 
(sw, 1724, 5424, 2, 12, 594, )
Completed 3/12
DRAM Request(Write) Issued for sw 528 3308 on Line 598

Clock Cycle 4188:
 Current CPU Blocking 
(sw, 1724, 5424, 3, 12, 594, )(sw, 528, 3308, 0, 0, 598, )
Completed 4/12
addi$t0,$t3,968
$t0 = 9768

Clock Cycle 4189:
 Current CPU Blocking 
(sw, 1724, 5424, 4, 12, 594, )(sw, 528, 3308, 0, 0, 598, )
Completed 5/12
DRAM Request(Read) Issued for lw 1508 $t2 on Line 600

Clock Cycle 4190:
 Current CPU Blocking 
(sw, 1724, 5424, 5, 12, 594, )(lw, 1508, $t2, 0, 0, 600, )(sw, 528, 3308, 0, 0, 598, )
Completed 6/12
DRAM Request(Read) Issued for lw 2252 $t0 on Line 601

Clock Cycle 4191:
 Current CPU Blocking 
(sw, 1724, 5424, 6, 12, 594, )(lw, 1508, $t2, 0, 0, 600, )(sw, 528, 3308, 0, 0, 598, )(lw, 2252, $t0, 0, 0, 601, )
Completed 7/12

Clock Cycle 4192:
 Current CPU Blocking $t0
(sw, 1724, 5424, 7, 12, 594, )(lw, 1508, $t2, 0, 0, 600, )(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 8/12

Clock Cycle 4193:
 Current CPU Blocking $t0
(sw, 1724, 5424, 8, 12, 594, )(lw, 1508, $t2, 0, 0, 600, )(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 9/12

Clock Cycle 4194:
 Current CPU Blocking $t0
(sw, 1724, 5424, 9, 12, 594, )(lw, 1508, $t2, 0, 0, 600, )(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 10/12

Clock Cycle 4195:
 Current CPU Blocking $t0
(sw, 1724, 5424, 10, 12, 594, )(lw, 1508, $t2, 0, 0, 600, )(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 11/12

Clock Cycle 4196:
 Current CPU Blocking $t0
(sw, 1724, 5424, 11, 12, 594, )(lw, 1508, $t2, 0, 0, 600, )(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 12/12
Finished Instruction sw 1724 5424 on Line 594

Clock Cycle 4197:
 Current CPU Blocking $t0
(lw, 1508, $t2, 0, 0, 600, )(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Started lw 1508 $t2 on Line 600
Completed 1/2

Clock Cycle 4198:
 Current CPU Blocking $t0
(lw, 1508, $t2, 1, 2, 600, )(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1508 $t2 on Line 600

Clock Cycle 4199:
 Current CPU Blocking $t0
(lw, 2252, $t0, 0, 0, 601, )(sw, 528, 3308, 0, 0, 598, )
Started lw 2252 $t0 on Line 601
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4200:
 Current CPU Blocking $t0
(lw, 2252, $t0, 1, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 2/22

Clock Cycle 4201:
 Current CPU Blocking $t0
(lw, 2252, $t0, 2, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 3/22

Clock Cycle 4202:
 Current CPU Blocking $t0
(lw, 2252, $t0, 3, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 4/22

Clock Cycle 4203:
 Current CPU Blocking $t0
(lw, 2252, $t0, 4, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 5/22

Clock Cycle 4204:
 Current CPU Blocking $t0
(lw, 2252, $t0, 5, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 6/22

Clock Cycle 4205:
 Current CPU Blocking $t0
(lw, 2252, $t0, 6, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 7/22

Clock Cycle 4206:
 Current CPU Blocking $t0
(lw, 2252, $t0, 7, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 8/22

Clock Cycle 4207:
 Current CPU Blocking $t0
(lw, 2252, $t0, 8, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 9/22

Clock Cycle 4208:
 Current CPU Blocking $t0
(lw, 2252, $t0, 9, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 10/22
Memory at 1724 = 5424

Clock Cycle 4209:
 Current CPU Blocking $t0
(lw, 2252, $t0, 10, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 11/22

Clock Cycle 4210:
 Current CPU Blocking $t0
(lw, 2252, $t0, 11, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 12/22

Clock Cycle 4211:
 Current CPU Blocking $t0
(lw, 2252, $t0, 12, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 13/22

Clock Cycle 4212:
 Current CPU Blocking $t0
(lw, 2252, $t0, 13, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 14/22

Clock Cycle 4213:
 Current CPU Blocking $t0
(lw, 2252, $t0, 14, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 15/22

Clock Cycle 4214:
 Current CPU Blocking $t0
(lw, 2252, $t0, 15, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 16/22

Clock Cycle 4215:
 Current CPU Blocking $t0
(lw, 2252, $t0, 16, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 17/22

Clock Cycle 4216:
 Current CPU Blocking $t0
(lw, 2252, $t0, 17, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 18/22

Clock Cycle 4217:
 Current CPU Blocking $t0
(lw, 2252, $t0, 18, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 19/22

Clock Cycle 4218:
 Current CPU Blocking $t0
(lw, 2252, $t0, 19, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 20/22

Clock Cycle 4219:
 Current CPU Blocking $t0
(lw, 2252, $t0, 20, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 21/22

Clock Cycle 4220:
 Current CPU Blocking $t0
(lw, 2252, $t0, 21, 22, 601, )(sw, 528, 3308, 0, 0, 598, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2252 $t0 on Line 601

Clock Cycle 4221:
 Current CPU Blocking $t0
(sw, 528, 3308, 0, 0, 598, )
Started sw 528 3308 on Line 598
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 384 0 on Line 602

Clock Cycle 4222:
 Current CPU Blocking 
(sw, 528, 3308, 1, 12, 598, )(sw, 384, 0, 0, 0, 602, )
Completed 2/12
addi$t3,$t4,3480
$t3 = 3480

Clock Cycle 4223:
 Current CPU Blocking 
(sw, 528, 3308, 2, 12, 598, )(sw, 384, 0, 0, 0, 602, )
Completed 3/12
DRAM Request(Read) Issued for lw 3972 $t3 on Line 604

Clock Cycle 4224:
 Current CPU Blocking 
(sw, 528, 3308, 3, 12, 598, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )
Completed 4/12
addi$t2,$t0,3620
$t2 = 3620

Clock Cycle 4225:
 Current CPU Blocking 
(sw, 528, 3308, 4, 12, 598, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )
Completed 5/12
DRAM Request(Read) Issued for lw 536 $t1 on Line 606

Clock Cycle 4226:
 Current CPU Blocking 
(sw, 528, 3308, 5, 12, 598, )(sw, 384, 0, 0, 0, 602, )(lw, 536, $t1, 0, 0, 606, )(lw, 3972, $t3, 0, 0, 604, )
Completed 6/12
addi$t0,$t4,620
$t0 = 620

Clock Cycle 4227:
 Current CPU Blocking 
(sw, 528, 3308, 6, 12, 598, )(sw, 384, 0, 0, 0, 602, )(lw, 536, $t1, 0, 0, 606, )(lw, 3972, $t3, 0, 0, 604, )
Completed 7/12
DRAM Request(Read) Issued for lw 1856 $t4 on Line 608

Clock Cycle 4228:
 Current CPU Blocking 
(sw, 528, 3308, 7, 12, 598, )(sw, 384, 0, 0, 0, 602, )(lw, 536, $t1, 0, 0, 606, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Completed 8/12

Clock Cycle 4229:
 Current CPU Blocking $t1
(sw, 528, 3308, 8, 12, 598, )(lw, 536, $t1, 0, 0, 606, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Completed 9/12

Clock Cycle 4230:
 Current CPU Blocking $t1
(sw, 528, 3308, 9, 12, 598, )(lw, 536, $t1, 0, 0, 606, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Completed 10/12

Clock Cycle 4231:
 Current CPU Blocking $t1
(sw, 528, 3308, 10, 12, 598, )(lw, 536, $t1, 0, 0, 606, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Completed 11/12

Clock Cycle 4232:
 Current CPU Blocking $t1
(sw, 528, 3308, 11, 12, 598, )(lw, 536, $t1, 0, 0, 606, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Completed 12/12
Finished Instruction sw 528 3308 on Line 598

Clock Cycle 4233:
 Current CPU Blocking $t1
(lw, 536, $t1, 0, 0, 606, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Started lw 536 $t1 on Line 606
Completed 1/2

Clock Cycle 4234:
 Current CPU Blocking $t1
(lw, 536, $t1, 1, 2, 606, )(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Completed 2/2
$t1 = 0
Finished Instruction lw 536 $t1 on Line 606

Clock Cycle 4235:
 Current CPU Blocking $t1
(sw, 384, 0, 0, 0, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )
Started sw 384 0 on Line 602
Completed 1/2
DRAM Request(Write) Issued for sw 2264 0 on Line 609

Clock Cycle 4236:
 Current CPU Blocking 
(sw, 384, 0, 1, 2, 602, )(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 2/2
Finished Instruction sw 384 0 on Line 602

Clock Cycle 4237:
 Current CPU Blocking $t4
(lw, 3972, $t3, 0, 0, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Started lw 3972 $t3 on Line 604
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4238:
 Current CPU Blocking $t4
(lw, 3972, $t3, 1, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 2/22

Clock Cycle 4239:
 Current CPU Blocking $t4
(lw, 3972, $t3, 2, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 3/22

Clock Cycle 4240:
 Current CPU Blocking $t4
(lw, 3972, $t3, 3, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 4/22

Clock Cycle 4241:
 Current CPU Blocking $t4
(lw, 3972, $t3, 4, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 5/22

Clock Cycle 4242:
 Current CPU Blocking $t4
(lw, 3972, $t3, 5, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 6/22

Clock Cycle 4243:
 Current CPU Blocking $t4
(lw, 3972, $t3, 6, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 7/22

Clock Cycle 4244:
 Current CPU Blocking $t4
(lw, 3972, $t3, 7, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 8/22

Clock Cycle 4245:
 Current CPU Blocking $t4
(lw, 3972, $t3, 8, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 9/22

Clock Cycle 4246:
 Current CPU Blocking $t4
(lw, 3972, $t3, 9, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 10/22
Memory at 528 = 3308

Clock Cycle 4247:
 Current CPU Blocking $t4
(lw, 3972, $t3, 10, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 11/22

Clock Cycle 4248:
 Current CPU Blocking $t4
(lw, 3972, $t3, 11, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 12/22

Clock Cycle 4249:
 Current CPU Blocking $t4
(lw, 3972, $t3, 12, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 13/22

Clock Cycle 4250:
 Current CPU Blocking $t4
(lw, 3972, $t3, 13, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 14/22

Clock Cycle 4251:
 Current CPU Blocking $t4
(lw, 3972, $t3, 14, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 15/22

Clock Cycle 4252:
 Current CPU Blocking $t4
(lw, 3972, $t3, 15, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 16/22

Clock Cycle 4253:
 Current CPU Blocking $t4
(lw, 3972, $t3, 16, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 17/22

Clock Cycle 4254:
 Current CPU Blocking $t4
(lw, 3972, $t3, 17, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 18/22

Clock Cycle 4255:
 Current CPU Blocking $t4
(lw, 3972, $t3, 18, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 19/22

Clock Cycle 4256:
 Current CPU Blocking $t4
(lw, 3972, $t3, 19, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 20/22

Clock Cycle 4257:
 Current CPU Blocking $t4
(lw, 3972, $t3, 20, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 21/22

Clock Cycle 4258:
 Current CPU Blocking $t4
(lw, 3972, $t3, 21, 22, 604, )(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3972 $t3 on Line 604

Clock Cycle 4259:
 Current CPU Blocking $t4
(lw, 1856, $t4, 0, 0, 608, )(sw, 2264, 0, 0, 0, 609, )
Started lw 1856 $t4 on Line 608
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4260:
 Current CPU Blocking $t4
(lw, 1856, $t4, 1, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 2/12

Clock Cycle 4261:
 Current CPU Blocking $t4
(lw, 1856, $t4, 2, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 3/12

Clock Cycle 4262:
 Current CPU Blocking $t4
(lw, 1856, $t4, 3, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 4/12

Clock Cycle 4263:
 Current CPU Blocking $t4
(lw, 1856, $t4, 4, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 5/12

Clock Cycle 4264:
 Current CPU Blocking $t4
(lw, 1856, $t4, 5, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 6/12

Clock Cycle 4265:
 Current CPU Blocking $t4
(lw, 1856, $t4, 6, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 7/12

Clock Cycle 4266:
 Current CPU Blocking $t4
(lw, 1856, $t4, 7, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 8/12

Clock Cycle 4267:
 Current CPU Blocking $t4
(lw, 1856, $t4, 8, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 9/12

Clock Cycle 4268:
 Current CPU Blocking $t4
(lw, 1856, $t4, 9, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 10/12

Clock Cycle 4269:
 Current CPU Blocking $t4
(lw, 1856, $t4, 10, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 11/12

Clock Cycle 4270:
 Current CPU Blocking $t4
(lw, 1856, $t4, 11, 12, 608, )(sw, 2264, 0, 0, 0, 609, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1856 $t4 on Line 608

Clock Cycle 4271:
 Current CPU Blocking $t4
(sw, 2264, 0, 0, 0, 609, )
Started sw 2264 0 on Line 609
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t1,3304
$t4 = 3304

Clock Cycle 4272:
 Current CPU Blocking 
(sw, 2264, 0, 1, 12, 609, )
Completed 2/12
addi$t3,$t4,1744
$t3 = 5048

Clock Cycle 4273:
 Current CPU Blocking 
(sw, 2264, 0, 2, 12, 609, )
Completed 3/12
DRAM Request(Read) Issued for lw 1388 $t4 on Line 612

Clock Cycle 4274:
 Current CPU Blocking 
(sw, 2264, 0, 3, 12, 609, )(lw, 1388, $t4, 0, 0, 612, )
Completed 4/12
addi$t0,$t0,3748
$t0 = 4368

Clock Cycle 4275:
 Current CPU Blocking 
(sw, 2264, 0, 4, 12, 609, )(lw, 1388, $t4, 0, 0, 612, )
Completed 5/12
DRAM Request(Read) Issued for lw 1300 $t1 on Line 614

Clock Cycle 4276:
 Current CPU Blocking 
(sw, 2264, 0, 5, 12, 609, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 6/12
DRAM Request(Read) Issued for lw 3596 $t2 on Line 615

Clock Cycle 4277:
 Current CPU Blocking 
(sw, 2264, 0, 6, 12, 609, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3596, $t2, 0, 0, 615, )
Completed 7/12

Clock Cycle 4278:
 Current CPU Blocking $t2
(sw, 2264, 0, 7, 12, 609, )(lw, 3596, $t2, 0, 0, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 8/12

Clock Cycle 4279:
 Current CPU Blocking $t2
(sw, 2264, 0, 8, 12, 609, )(lw, 3596, $t2, 0, 0, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 9/12

Clock Cycle 4280:
 Current CPU Blocking $t2
(sw, 2264, 0, 9, 12, 609, )(lw, 3596, $t2, 0, 0, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 10/12

Clock Cycle 4281:
 Current CPU Blocking $t2
(sw, 2264, 0, 10, 12, 609, )(lw, 3596, $t2, 0, 0, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 11/12

Clock Cycle 4282:
 Current CPU Blocking $t2
(sw, 2264, 0, 11, 12, 609, )(lw, 3596, $t2, 0, 0, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 12/12
Finished Instruction sw 2264 0 on Line 609

Clock Cycle 4283:
 Current CPU Blocking $t2
(lw, 3596, $t2, 0, 0, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Started lw 3596 $t2 on Line 615
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4284:
 Current CPU Blocking $t2
(lw, 3596, $t2, 1, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 2/22

Clock Cycle 4285:
 Current CPU Blocking $t2
(lw, 3596, $t2, 2, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 3/22

Clock Cycle 4286:
 Current CPU Blocking $t2
(lw, 3596, $t2, 3, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 4/22

Clock Cycle 4287:
 Current CPU Blocking $t2
(lw, 3596, $t2, 4, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 5/22

Clock Cycle 4288:
 Current CPU Blocking $t2
(lw, 3596, $t2, 5, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 6/22

Clock Cycle 4289:
 Current CPU Blocking $t2
(lw, 3596, $t2, 6, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 7/22

Clock Cycle 4290:
 Current CPU Blocking $t2
(lw, 3596, $t2, 7, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 8/22

Clock Cycle 4291:
 Current CPU Blocking $t2
(lw, 3596, $t2, 8, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 9/22

Clock Cycle 4292:
 Current CPU Blocking $t2
(lw, 3596, $t2, 9, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 10/22

Clock Cycle 4293:
 Current CPU Blocking $t2
(lw, 3596, $t2, 10, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 11/22

Clock Cycle 4294:
 Current CPU Blocking $t2
(lw, 3596, $t2, 11, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 12/22

Clock Cycle 4295:
 Current CPU Blocking $t2
(lw, 3596, $t2, 12, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 13/22

Clock Cycle 4296:
 Current CPU Blocking $t2
(lw, 3596, $t2, 13, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 14/22

Clock Cycle 4297:
 Current CPU Blocking $t2
(lw, 3596, $t2, 14, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 15/22

Clock Cycle 4298:
 Current CPU Blocking $t2
(lw, 3596, $t2, 15, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 16/22

Clock Cycle 4299:
 Current CPU Blocking $t2
(lw, 3596, $t2, 16, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 17/22

Clock Cycle 4300:
 Current CPU Blocking $t2
(lw, 3596, $t2, 17, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 18/22

Clock Cycle 4301:
 Current CPU Blocking $t2
(lw, 3596, $t2, 18, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 19/22

Clock Cycle 4302:
 Current CPU Blocking $t2
(lw, 3596, $t2, 19, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 20/22

Clock Cycle 4303:
 Current CPU Blocking $t2
(lw, 3596, $t2, 20, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 21/22

Clock Cycle 4304:
 Current CPU Blocking $t2
(lw, 3596, $t2, 21, 22, 615, )(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Completed 22/22
$t2 = 1636
Finished Instruction lw 3596 $t2 on Line 615

Clock Cycle 4305:
 Current CPU Blocking $t2
(lw, 1388, $t4, 0, 0, 612, )(lw, 1300, $t1, 0, 0, 614, )
Started lw 1388 $t4 on Line 612
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2984 $t2 on Line 616

Clock Cycle 4306:
 Current CPU Blocking 
(lw, 1388, $t4, 1, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 2984, $t2, 0, 0, 616, )
Completed 2/12
DRAM Request(Read) Issued for lw 3672 $t3 on Line 617

Clock Cycle 4307:
 Current CPU Blocking 
(lw, 1388, $t4, 2, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 2984, $t2, 0, 0, 616, )(lw, 3672, $t3, 0, 0, 617, )
Completed 3/12

Clock Cycle 4308:
 Current CPU Blocking $t3
(lw, 1388, $t4, 3, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 4/12

Clock Cycle 4309:
 Current CPU Blocking $t3
(lw, 1388, $t4, 4, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 5/12

Clock Cycle 4310:
 Current CPU Blocking $t3
(lw, 1388, $t4, 5, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 6/12

Clock Cycle 4311:
 Current CPU Blocking $t3
(lw, 1388, $t4, 6, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 7/12

Clock Cycle 4312:
 Current CPU Blocking $t3
(lw, 1388, $t4, 7, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 8/12

Clock Cycle 4313:
 Current CPU Blocking $t3
(lw, 1388, $t4, 8, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 9/12

Clock Cycle 4314:
 Current CPU Blocking $t3
(lw, 1388, $t4, 9, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 10/12

Clock Cycle 4315:
 Current CPU Blocking $t3
(lw, 1388, $t4, 10, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 11/12

Clock Cycle 4316:
 Current CPU Blocking $t3
(lw, 1388, $t4, 11, 12, 612, )(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1388 $t4 on Line 612

Clock Cycle 4317:
 Current CPU Blocking $t3
(lw, 1300, $t1, 0, 0, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Started lw 1300 $t1 on Line 614
Completed 1/2

Clock Cycle 4318:
 Current CPU Blocking $t3
(lw, 1300, $t1, 1, 2, 614, )(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1300 $t1 on Line 614

Clock Cycle 4319:
 Current CPU Blocking $t3
(lw, 3672, $t3, 0, 0, 617, )(lw, 2984, $t2, 0, 0, 616, )
Started lw 3672 $t3 on Line 617
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 4320:
 Current CPU Blocking $t3
(lw, 3672, $t3, 1, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 2/12

Clock Cycle 4321:
 Current CPU Blocking $t3
(lw, 3672, $t3, 2, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 3/12

Clock Cycle 4322:
 Current CPU Blocking $t3
(lw, 3672, $t3, 3, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 4/12

Clock Cycle 4323:
 Current CPU Blocking $t3
(lw, 3672, $t3, 4, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 5/12

Clock Cycle 4324:
 Current CPU Blocking $t3
(lw, 3672, $t3, 5, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 6/12

Clock Cycle 4325:
 Current CPU Blocking $t3
(lw, 3672, $t3, 6, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 7/12

Clock Cycle 4326:
 Current CPU Blocking $t3
(lw, 3672, $t3, 7, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 8/12

Clock Cycle 4327:
 Current CPU Blocking $t3
(lw, 3672, $t3, 8, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 9/12

Clock Cycle 4328:
 Current CPU Blocking $t3
(lw, 3672, $t3, 9, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 10/12

Clock Cycle 4329:
 Current CPU Blocking $t3
(lw, 3672, $t3, 10, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 11/12

Clock Cycle 4330:
 Current CPU Blocking $t3
(lw, 3672, $t3, 11, 12, 617, )(lw, 2984, $t2, 0, 0, 616, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3672 $t3 on Line 617

Clock Cycle 4331:
 Current CPU Blocking $t3
(lw, 2984, $t2, 0, 0, 616, )
Started lw 2984 $t2 on Line 616
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1684 0 on Line 618

Clock Cycle 4332:
 Current CPU Blocking 
(lw, 2984, $t2, 1, 12, 616, )(sw, 1684, 0, 0, 0, 618, )
Completed 2/12
DRAM Request(Write) Issued for sw 924 0 on Line 619

Clock Cycle 4333:
 Current CPU Blocking 
(lw, 2984, $t2, 2, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )
Completed 3/12
DRAM Request(Read) Issued for lw 1992 $t1 on Line 620

Clock Cycle 4334:
 Current CPU Blocking 
(lw, 2984, $t2, 3, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )
Completed 4/12
addi$t0,$t0,348
$t0 = 4716

Clock Cycle 4335:
 Current CPU Blocking 
(lw, 2984, $t2, 4, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )
Completed 5/12
DRAM Request(Write) Issued for sw 1404 4716 on Line 622

Clock Cycle 4336:
 Current CPU Blocking 
(lw, 2984, $t2, 5, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )
Completed 6/12
DRAM Request(Read) Issued for lw 1552 $t0 on Line 623

Clock Cycle 4337:
 Current CPU Blocking 
(lw, 2984, $t2, 6, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )
Completed 7/12

Clock Cycle 4338:
 Current CPU Blocking $t2
(lw, 2984, $t2, 7, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )
Completed 8/12

Clock Cycle 4339:
 Current CPU Blocking $t2
(lw, 2984, $t2, 8, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )
Completed 9/12

Clock Cycle 4340:
 Current CPU Blocking $t2
(lw, 2984, $t2, 9, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )
Completed 10/12

Clock Cycle 4341:
 Current CPU Blocking $t2
(lw, 2984, $t2, 10, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )
Completed 11/12

Clock Cycle 4342:
 Current CPU Blocking $t2
(lw, 2984, $t2, 11, 12, 616, )(sw, 1684, 0, 0, 0, 618, )(sw, 924, 0, 0, 0, 619, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2984 $t2 on Line 616

Clock Cycle 4343:
 Current CPU Blocking $t2
(sw, 1684, 0, 0, 0, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(sw, 924, 0, 0, 0, 619, )
Started sw 1684 0 on Line 618
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1736 $t2 on Line 624

Clock Cycle 4344:
 Current CPU Blocking 
(sw, 1684, 0, 1, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 2/12

Clock Cycle 4345:
 Current CPU Blocking $t1
(sw, 1684, 0, 2, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 3/12

Clock Cycle 4346:
 Current CPU Blocking $t1
(sw, 1684, 0, 3, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 4/12

Clock Cycle 4347:
 Current CPU Blocking $t1
(sw, 1684, 0, 4, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 5/12

Clock Cycle 4348:
 Current CPU Blocking $t1
(sw, 1684, 0, 5, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 6/12

Clock Cycle 4349:
 Current CPU Blocking $t1
(sw, 1684, 0, 6, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 7/12

Clock Cycle 4350:
 Current CPU Blocking $t1
(sw, 1684, 0, 7, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 8/12

Clock Cycle 4351:
 Current CPU Blocking $t1
(sw, 1684, 0, 8, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 9/12

Clock Cycle 4352:
 Current CPU Blocking $t1
(sw, 1684, 0, 9, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 10/12

Clock Cycle 4353:
 Current CPU Blocking $t1
(sw, 1684, 0, 10, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 11/12

Clock Cycle 4354:
 Current CPU Blocking $t1
(sw, 1684, 0, 11, 12, 618, )(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 12/12
Finished Instruction sw 1684 0 on Line 618

Clock Cycle 4355:
 Current CPU Blocking $t1
(lw, 1992, $t1, 0, 0, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Started lw 1992 $t1 on Line 620
Completed 1/2

Clock Cycle 4356:
 Current CPU Blocking $t1
(lw, 1992, $t1, 1, 2, 620, )(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1992 $t1 on Line 620

Clock Cycle 4357:
 Current CPU Blocking $t1
(sw, 1404, 4716, 0, 0, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )
Started sw 1404 4716 on Line 622
Completed 1/2
DRAM Request(Read) Issued for lw 212 $t1 on Line 625

Clock Cycle 4358:
 Current CPU Blocking 
(sw, 1404, 4716, 1, 2, 622, )(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )(lw, 212, $t1, 0, 0, 625, )
Completed 2/2
Finished Instruction sw 1404 4716 on Line 622
DRAM Request(Read) Issued for lw 272 $t3 on Line 626

Clock Cycle 4359:
 Current CPU Blocking 
(lw, 1552, $t0, 0, 0, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Started lw 1552 $t0 on Line 623
Completed 1/2

Clock Cycle 4360:
 Current CPU Blocking $t1
(lw, 1552, $t0, 1, 2, 623, )(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1552 $t0 on Line 623

Clock Cycle 4361:
 Current CPU Blocking $t1
(lw, 1736, $t2, 0, 0, 624, )(sw, 924, 0, 0, 0, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Started lw 1736 $t2 on Line 624
Completed 1/2

Clock Cycle 4362:
 Current CPU Blocking $t1
(lw, 1736, $t2, 1, 2, 624, )(sw, 924, 0, 0, 0, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1736 $t2 on Line 624

Clock Cycle 4363:
 Current CPU Blocking $t1
(sw, 924, 0, 0, 0, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Started sw 924 0 on Line 619
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 4364:
 Current CPU Blocking $t1
(sw, 924, 0, 1, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 2/22

Clock Cycle 4365:
 Current CPU Blocking $t1
(sw, 924, 0, 2, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 3/22

Clock Cycle 4366:
 Current CPU Blocking $t1
(sw, 924, 0, 3, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 4/22

Clock Cycle 4367:
 Current CPU Blocking $t1
(sw, 924, 0, 4, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 5/22

Clock Cycle 4368:
 Current CPU Blocking $t1
(sw, 924, 0, 5, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 6/22

Clock Cycle 4369:
 Current CPU Blocking $t1
(sw, 924, 0, 6, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 7/22

Clock Cycle 4370:
 Current CPU Blocking $t1
(sw, 924, 0, 7, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 8/22

Clock Cycle 4371:
 Current CPU Blocking $t1
(sw, 924, 0, 8, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 9/22

Clock Cycle 4372:
 Current CPU Blocking $t1
(sw, 924, 0, 9, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 10/22

Clock Cycle 4373:
 Current CPU Blocking $t1
(sw, 924, 0, 10, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 11/22

Clock Cycle 4374:
 Current CPU Blocking $t1
(sw, 924, 0, 11, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 12/22

Clock Cycle 4375:
 Current CPU Blocking $t1
(sw, 924, 0, 12, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 13/22

Clock Cycle 4376:
 Current CPU Blocking $t1
(sw, 924, 0, 13, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 14/22

Clock Cycle 4377:
 Current CPU Blocking $t1
(sw, 924, 0, 14, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 15/22

Clock Cycle 4378:
 Current CPU Blocking $t1
(sw, 924, 0, 15, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 16/22

Clock Cycle 4379:
 Current CPU Blocking $t1
(sw, 924, 0, 16, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 17/22

Clock Cycle 4380:
 Current CPU Blocking $t1
(sw, 924, 0, 17, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 18/22

Clock Cycle 4381:
 Current CPU Blocking $t1
(sw, 924, 0, 18, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 19/22

Clock Cycle 4382:
 Current CPU Blocking $t1
(sw, 924, 0, 19, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 20/22

Clock Cycle 4383:
 Current CPU Blocking $t1
(sw, 924, 0, 20, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 21/22

Clock Cycle 4384:
 Current CPU Blocking $t1
(sw, 924, 0, 21, 22, 619, )(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 22/22
Finished Instruction sw 924 0 on Line 619

Clock Cycle 4385:
 Current CPU Blocking $t1
(lw, 212, $t1, 0, 0, 625, )(lw, 272, $t3, 0, 0, 626, )
Started lw 212 $t1 on Line 625
Completed 1/2

Clock Cycle 4386:
 Current CPU Blocking $t1
(lw, 212, $t1, 1, 2, 625, )(lw, 272, $t3, 0, 0, 626, )
Completed 2/2
$t1 = 0
Finished Instruction lw 212 $t1 on Line 625

Clock Cycle 4387:
 Current CPU Blocking $t1
(lw, 272, $t3, 0, 0, 626, )
Started lw 272 $t3 on Line 626
Completed 1/2
DRAM Request(Read) Issued for lw 272 $t1 on Line 627

Clock Cycle 4388:
 Current CPU Blocking 
(lw, 272, $t3, 1, 2, 626, )(lw, 272, $t1, 0, 0, 627, )
Completed 2/2
$t3 = 0
Finished Instruction lw 272 $t3 on Line 626

Clock Cycle 4389:
 Current CPU Blocking $t1
(lw, 272, $t1, 0, 0, 627, )
Started lw 272 $t1 on Line 627
Completed 1/2

Clock Cycle 4390:
 Current CPU Blocking $t1
(lw, 272, $t1, 1, 2, 627, )
Completed 2/2
$t1 = 0
Finished Instruction lw 272 $t1 on Line 627

Clock Cycle 4391:
 Current CPU Blocking $t1

addi$t0,$t1,3632
$t0 = 3632

Clock Cycle 4392:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 372 $t0 on Line 629

Clock Cycle 4393:
 Current CPU Blocking 
(lw, 372, $t0, 0, 0, 629, )
Started lw 372 $t0 on Line 629
Completed 1/2
addi$t3,$t1,3308
$t3 = 3308

Clock Cycle 4394:
 Current CPU Blocking 
(lw, 372, $t0, 1, 2, 629, )
Completed 2/2
$t0 = 0
Finished Instruction lw 372 $t0 on Line 629

Clock Cycle 4395:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 3636 0 on Line 631

Clock Cycle 4396:
 Current CPU Blocking 
(sw, 3636, 0, 0, 0, 631, )
Started sw 3636 0 on Line 631
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t0,3596
$t4 = 3596

Clock Cycle 4397:
 Current CPU Blocking 
(sw, 3636, 0, 1, 22, 631, )
Completed 2/22
DRAM Request(Read) Issued for lw 2368 $t0 on Line 633

Clock Cycle 4398:
 Current CPU Blocking 
(sw, 3636, 0, 2, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 3/22

Clock Cycle 4399:
 Current CPU Blocking $t0
(sw, 3636, 0, 3, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 4/22

Clock Cycle 4400:
 Current CPU Blocking $t0
(sw, 3636, 0, 4, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 5/22

Clock Cycle 4401:
 Current CPU Blocking $t0
(sw, 3636, 0, 5, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 6/22

Clock Cycle 4402:
 Current CPU Blocking $t0
(sw, 3636, 0, 6, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 7/22

Clock Cycle 4403:
 Current CPU Blocking $t0
(sw, 3636, 0, 7, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 8/22

Clock Cycle 4404:
 Current CPU Blocking $t0
(sw, 3636, 0, 8, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 9/22

Clock Cycle 4405:
 Current CPU Blocking $t0
(sw, 3636, 0, 9, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 10/22

Clock Cycle 4406:
 Current CPU Blocking $t0
(sw, 3636, 0, 10, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 11/22

Clock Cycle 4407:
 Current CPU Blocking $t0
(sw, 3636, 0, 11, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 12/22

Clock Cycle 4408:
 Current CPU Blocking $t0
(sw, 3636, 0, 12, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 13/22

Clock Cycle 4409:
 Current CPU Blocking $t0
(sw, 3636, 0, 13, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 14/22

Clock Cycle 4410:
 Current CPU Blocking $t0
(sw, 3636, 0, 14, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 15/22

Clock Cycle 4411:
 Current CPU Blocking $t0
(sw, 3636, 0, 15, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 16/22

Clock Cycle 4412:
 Current CPU Blocking $t0
(sw, 3636, 0, 16, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 17/22

Clock Cycle 4413:
 Current CPU Blocking $t0
(sw, 3636, 0, 17, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 18/22

Clock Cycle 4414:
 Current CPU Blocking $t0
(sw, 3636, 0, 18, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 19/22

Clock Cycle 4415:
 Current CPU Blocking $t0
(sw, 3636, 0, 19, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 20/22

Clock Cycle 4416:
 Current CPU Blocking $t0
(sw, 3636, 0, 20, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 21/22

Clock Cycle 4417:
 Current CPU Blocking $t0
(sw, 3636, 0, 21, 22, 631, )(lw, 2368, $t0, 0, 0, 633, )
Completed 22/22
Finished Instruction sw 3636 0 on Line 631

Clock Cycle 4418:
 Current CPU Blocking $t0
(lw, 2368, $t0, 0, 0, 633, )
Started lw 2368 $t0 on Line 633
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4419:
 Current CPU Blocking $t0
(lw, 2368, $t0, 1, 22, 633, )
Completed 2/22

Clock Cycle 4420:
 Current CPU Blocking $t0
(lw, 2368, $t0, 2, 22, 633, )
Completed 3/22

Clock Cycle 4421:
 Current CPU Blocking $t0
(lw, 2368, $t0, 3, 22, 633, )
Completed 4/22

Clock Cycle 4422:
 Current CPU Blocking $t0
(lw, 2368, $t0, 4, 22, 633, )
Completed 5/22

Clock Cycle 4423:
 Current CPU Blocking $t0
(lw, 2368, $t0, 5, 22, 633, )
Completed 6/22

Clock Cycle 4424:
 Current CPU Blocking $t0
(lw, 2368, $t0, 6, 22, 633, )
Completed 7/22

Clock Cycle 4425:
 Current CPU Blocking $t0
(lw, 2368, $t0, 7, 22, 633, )
Completed 8/22

Clock Cycle 4426:
 Current CPU Blocking $t0
(lw, 2368, $t0, 8, 22, 633, )
Completed 9/22

Clock Cycle 4427:
 Current CPU Blocking $t0
(lw, 2368, $t0, 9, 22, 633, )
Completed 10/22

Clock Cycle 4428:
 Current CPU Blocking $t0
(lw, 2368, $t0, 10, 22, 633, )
Completed 11/22

Clock Cycle 4429:
 Current CPU Blocking $t0
(lw, 2368, $t0, 11, 22, 633, )
Completed 12/22

Clock Cycle 4430:
 Current CPU Blocking $t0
(lw, 2368, $t0, 12, 22, 633, )
Completed 13/22

Clock Cycle 4431:
 Current CPU Blocking $t0
(lw, 2368, $t0, 13, 22, 633, )
Completed 14/22

Clock Cycle 4432:
 Current CPU Blocking $t0
(lw, 2368, $t0, 14, 22, 633, )
Completed 15/22

Clock Cycle 4433:
 Current CPU Blocking $t0
(lw, 2368, $t0, 15, 22, 633, )
Completed 16/22

Clock Cycle 4434:
 Current CPU Blocking $t0
(lw, 2368, $t0, 16, 22, 633, )
Completed 17/22

Clock Cycle 4435:
 Current CPU Blocking $t0
(lw, 2368, $t0, 17, 22, 633, )
Completed 18/22

Clock Cycle 4436:
 Current CPU Blocking $t0
(lw, 2368, $t0, 18, 22, 633, )
Completed 19/22

Clock Cycle 4437:
 Current CPU Blocking $t0
(lw, 2368, $t0, 19, 22, 633, )
Completed 20/22

Clock Cycle 4438:
 Current CPU Blocking $t0
(lw, 2368, $t0, 20, 22, 633, )
Completed 21/22

Clock Cycle 4439:
 Current CPU Blocking $t0
(lw, 2368, $t0, 21, 22, 633, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2368 $t0 on Line 633

Clock Cycle 4440:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 3880 0 on Line 634

Clock Cycle 4441:
 Current CPU Blocking 
(sw, 3880, 0, 0, 0, 634, )
Started sw 3880 0 on Line 634
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2380 $t4 on Line 635

Clock Cycle 4442:
 Current CPU Blocking 
(sw, 3880, 0, 1, 12, 634, )(lw, 2380, $t4, 0, 0, 635, )
Completed 2/12
DRAM Request(Read) Issued for lw 1548 $t0 on Line 636

Clock Cycle 4443:
 Current CPU Blocking 
(sw, 3880, 0, 2, 12, 634, )(lw, 2380, $t4, 0, 0, 635, )(lw, 1548, $t0, 0, 0, 636, )
Completed 3/12

Clock Cycle 4444:
 Current CPU Blocking $t0
(sw, 3880, 0, 3, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 4/12

Clock Cycle 4445:
 Current CPU Blocking $t0
(sw, 3880, 0, 4, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 5/12

Clock Cycle 4446:
 Current CPU Blocking $t0
(sw, 3880, 0, 5, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 6/12

Clock Cycle 4447:
 Current CPU Blocking $t0
(sw, 3880, 0, 6, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 7/12

Clock Cycle 4448:
 Current CPU Blocking $t0
(sw, 3880, 0, 7, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 8/12

Clock Cycle 4449:
 Current CPU Blocking $t0
(sw, 3880, 0, 8, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 9/12

Clock Cycle 4450:
 Current CPU Blocking $t0
(sw, 3880, 0, 9, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 10/12

Clock Cycle 4451:
 Current CPU Blocking $t0
(sw, 3880, 0, 10, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 11/12

Clock Cycle 4452:
 Current CPU Blocking $t0
(sw, 3880, 0, 11, 12, 634, )(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 12/12
Finished Instruction sw 3880 0 on Line 634

Clock Cycle 4453:
 Current CPU Blocking $t0
(lw, 1548, $t0, 0, 0, 636, )(lw, 2380, $t4, 0, 0, 635, )
Started lw 1548 $t0 on Line 636
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4454:
 Current CPU Blocking $t0
(lw, 1548, $t0, 1, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 2/22

Clock Cycle 4455:
 Current CPU Blocking $t0
(lw, 1548, $t0, 2, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 3/22

Clock Cycle 4456:
 Current CPU Blocking $t0
(lw, 1548, $t0, 3, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 4/22

Clock Cycle 4457:
 Current CPU Blocking $t0
(lw, 1548, $t0, 4, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 5/22

Clock Cycle 4458:
 Current CPU Blocking $t0
(lw, 1548, $t0, 5, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 6/22

Clock Cycle 4459:
 Current CPU Blocking $t0
(lw, 1548, $t0, 6, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 7/22

Clock Cycle 4460:
 Current CPU Blocking $t0
(lw, 1548, $t0, 7, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 8/22

Clock Cycle 4461:
 Current CPU Blocking $t0
(lw, 1548, $t0, 8, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 9/22

Clock Cycle 4462:
 Current CPU Blocking $t0
(lw, 1548, $t0, 9, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 10/22
Memory at 3880 = 0

Clock Cycle 4463:
 Current CPU Blocking $t0
(lw, 1548, $t0, 10, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 11/22

Clock Cycle 4464:
 Current CPU Blocking $t0
(lw, 1548, $t0, 11, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 12/22

Clock Cycle 4465:
 Current CPU Blocking $t0
(lw, 1548, $t0, 12, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 13/22

Clock Cycle 4466:
 Current CPU Blocking $t0
(lw, 1548, $t0, 13, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 14/22

Clock Cycle 4467:
 Current CPU Blocking $t0
(lw, 1548, $t0, 14, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 15/22

Clock Cycle 4468:
 Current CPU Blocking $t0
(lw, 1548, $t0, 15, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 16/22

Clock Cycle 4469:
 Current CPU Blocking $t0
(lw, 1548, $t0, 16, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 17/22

Clock Cycle 4470:
 Current CPU Blocking $t0
(lw, 1548, $t0, 17, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 18/22

Clock Cycle 4471:
 Current CPU Blocking $t0
(lw, 1548, $t0, 18, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 19/22

Clock Cycle 4472:
 Current CPU Blocking $t0
(lw, 1548, $t0, 19, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 20/22

Clock Cycle 4473:
 Current CPU Blocking $t0
(lw, 1548, $t0, 20, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 21/22

Clock Cycle 4474:
 Current CPU Blocking $t0
(lw, 1548, $t0, 21, 22, 636, )(lw, 2380, $t4, 0, 0, 635, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1548 $t0 on Line 636

Clock Cycle 4475:
 Current CPU Blocking $t0
(lw, 2380, $t4, 0, 0, 635, )
Started lw 2380 $t4 on Line 635
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1052 0 on Line 637

Clock Cycle 4476:
 Current CPU Blocking 
(lw, 2380, $t4, 1, 12, 635, )(sw, 1052, 0, 0, 0, 637, )
Completed 2/12
DRAM Request(Write) Issued for sw 720 3308 on Line 638

Clock Cycle 4477:
 Current CPU Blocking 
(lw, 2380, $t4, 2, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 3/12
addi$t0,$t0,1056
$t0 = 1056

Clock Cycle 4478:
 Current CPU Blocking 
(lw, 2380, $t4, 3, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 4/12

Clock Cycle 4479:
 Current CPU Blocking $t4
(lw, 2380, $t4, 4, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 5/12

Clock Cycle 4480:
 Current CPU Blocking $t4
(lw, 2380, $t4, 5, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 6/12

Clock Cycle 4481:
 Current CPU Blocking $t4
(lw, 2380, $t4, 6, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 7/12

Clock Cycle 4482:
 Current CPU Blocking $t4
(lw, 2380, $t4, 7, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 8/12

Clock Cycle 4483:
 Current CPU Blocking $t4
(lw, 2380, $t4, 8, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 9/12

Clock Cycle 4484:
 Current CPU Blocking $t4
(lw, 2380, $t4, 9, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 10/12

Clock Cycle 4485:
 Current CPU Blocking $t4
(lw, 2380, $t4, 10, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 11/12

Clock Cycle 4486:
 Current CPU Blocking $t4
(lw, 2380, $t4, 11, 12, 635, )(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2380 $t4 on Line 635

Clock Cycle 4487:
 Current CPU Blocking $t4
(sw, 1052, 0, 0, 0, 637, )(sw, 720, 3308, 0, 0, 638, )
Started sw 1052 0 on Line 637
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1264 0 on Line 640

Clock Cycle 4488:
 Current CPU Blocking 
(sw, 1052, 0, 1, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 720, 3308, 0, 0, 638, )
Completed 2/12
DRAM Request(Read) Issued for lw 3896 $t0 on Line 641

Clock Cycle 4489:
 Current CPU Blocking 
(sw, 1052, 0, 2, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 720, 3308, 0, 0, 638, )(lw, 3896, $t0, 0, 0, 641, )
Completed 3/12
DRAM Request(Write) Issued for sw 1048 0 on Line 642

Clock Cycle 4490:
 Current CPU Blocking 
(sw, 1052, 0, 3, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(sw, 720, 3308, 0, 0, 638, )(lw, 3896, $t0, 0, 0, 641, )
Completed 4/12

Clock Cycle 4491:
 Current CPU Blocking $t0
(sw, 1052, 0, 4, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 5/12

Clock Cycle 4492:
 Current CPU Blocking $t0
(sw, 1052, 0, 5, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 6/12

Clock Cycle 4493:
 Current CPU Blocking $t0
(sw, 1052, 0, 6, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 7/12

Clock Cycle 4494:
 Current CPU Blocking $t0
(sw, 1052, 0, 7, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 8/12

Clock Cycle 4495:
 Current CPU Blocking $t0
(sw, 1052, 0, 8, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 9/12

Clock Cycle 4496:
 Current CPU Blocking $t0
(sw, 1052, 0, 9, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 10/12

Clock Cycle 4497:
 Current CPU Blocking $t0
(sw, 1052, 0, 10, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 11/12

Clock Cycle 4498:
 Current CPU Blocking $t0
(sw, 1052, 0, 11, 12, 637, )(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 12/12
Finished Instruction sw 1052 0 on Line 637

Clock Cycle 4499:
 Current CPU Blocking $t0
(sw, 1264, 0, 0, 0, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Started sw 1264 0 on Line 640
Completed 1/2

Clock Cycle 4500:
 Current CPU Blocking $t0
(sw, 1264, 0, 1, 2, 640, )(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 2/2
Finished Instruction sw 1264 0 on Line 640

Clock Cycle 4501:
 Current CPU Blocking $t0
(sw, 1048, 0, 0, 0, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Started sw 1048 0 on Line 642
Completed 1/2

Clock Cycle 4502:
 Current CPU Blocking $t0
(sw, 1048, 0, 1, 2, 642, )(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 2/2
Finished Instruction sw 1048 0 on Line 642

Clock Cycle 4503:
 Current CPU Blocking $t0
(lw, 3896, $t0, 0, 0, 641, )(sw, 720, 3308, 0, 0, 638, )
Started lw 3896 $t0 on Line 641
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4504:
 Current CPU Blocking $t0
(lw, 3896, $t0, 1, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 2/22

Clock Cycle 4505:
 Current CPU Blocking $t0
(lw, 3896, $t0, 2, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 3/22

Clock Cycle 4506:
 Current CPU Blocking $t0
(lw, 3896, $t0, 3, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 4/22

Clock Cycle 4507:
 Current CPU Blocking $t0
(lw, 3896, $t0, 4, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 5/22

Clock Cycle 4508:
 Current CPU Blocking $t0
(lw, 3896, $t0, 5, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 6/22

Clock Cycle 4509:
 Current CPU Blocking $t0
(lw, 3896, $t0, 6, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 7/22

Clock Cycle 4510:
 Current CPU Blocking $t0
(lw, 3896, $t0, 7, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 8/22

Clock Cycle 4511:
 Current CPU Blocking $t0
(lw, 3896, $t0, 8, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 9/22

Clock Cycle 4512:
 Current CPU Blocking $t0
(lw, 3896, $t0, 9, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 10/22
Memory at 1048 = 0

Clock Cycle 4513:
 Current CPU Blocking $t0
(lw, 3896, $t0, 10, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 11/22

Clock Cycle 4514:
 Current CPU Blocking $t0
(lw, 3896, $t0, 11, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 12/22

Clock Cycle 4515:
 Current CPU Blocking $t0
(lw, 3896, $t0, 12, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 13/22

Clock Cycle 4516:
 Current CPU Blocking $t0
(lw, 3896, $t0, 13, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 14/22

Clock Cycle 4517:
 Current CPU Blocking $t0
(lw, 3896, $t0, 14, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 15/22

Clock Cycle 4518:
 Current CPU Blocking $t0
(lw, 3896, $t0, 15, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 16/22

Clock Cycle 4519:
 Current CPU Blocking $t0
(lw, 3896, $t0, 16, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 17/22

Clock Cycle 4520:
 Current CPU Blocking $t0
(lw, 3896, $t0, 17, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 18/22

Clock Cycle 4521:
 Current CPU Blocking $t0
(lw, 3896, $t0, 18, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 19/22

Clock Cycle 4522:
 Current CPU Blocking $t0
(lw, 3896, $t0, 19, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 20/22

Clock Cycle 4523:
 Current CPU Blocking $t0
(lw, 3896, $t0, 20, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 21/22

Clock Cycle 4524:
 Current CPU Blocking $t0
(lw, 3896, $t0, 21, 22, 641, )(sw, 720, 3308, 0, 0, 638, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3896 $t0 on Line 641

Clock Cycle 4525:
 Current CPU Blocking $t0
(sw, 720, 3308, 0, 0, 638, )
Started sw 720 3308 on Line 638
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 436 0 on Line 643

Clock Cycle 4526:
 Current CPU Blocking 
(sw, 720, 3308, 1, 12, 638, )(sw, 436, 0, 0, 0, 643, )
Completed 2/12
addi$t4,$t4,2620
$t4 = 2620

Clock Cycle 4527:
 Current CPU Blocking 
(sw, 720, 3308, 2, 12, 638, )(sw, 436, 0, 0, 0, 643, )
Completed 3/12
addi$t3,$t2,3712
$t3 = 3712

Clock Cycle 4528:
 Current CPU Blocking 
(sw, 720, 3308, 3, 12, 638, )(sw, 436, 0, 0, 0, 643, )
Completed 4/12
DRAM Request(Read) Issued for lw 2600 $t1 on Line 646

Clock Cycle 4529:
 Current CPU Blocking 
(sw, 720, 3308, 4, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )
Completed 5/12
DRAM Request(Read) Issued for lw 3940 $t2 on Line 647

Clock Cycle 4530:
 Current CPU Blocking 
(sw, 720, 3308, 5, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 6/12

Clock Cycle 4531:
 Current CPU Blocking $t1
(sw, 720, 3308, 6, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 7/12

Clock Cycle 4532:
 Current CPU Blocking $t1
(sw, 720, 3308, 7, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 8/12

Clock Cycle 4533:
 Current CPU Blocking $t1
(sw, 720, 3308, 8, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 9/12

Clock Cycle 4534:
 Current CPU Blocking $t1
(sw, 720, 3308, 9, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 10/12

Clock Cycle 4535:
 Current CPU Blocking $t1
(sw, 720, 3308, 10, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 11/12

Clock Cycle 4536:
 Current CPU Blocking $t1
(sw, 720, 3308, 11, 12, 638, )(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 12/12
Finished Instruction sw 720 3308 on Line 638

Clock Cycle 4537:
 Current CPU Blocking $t1
(sw, 436, 0, 0, 0, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Started sw 436 0 on Line 643
Completed 1/2

Clock Cycle 4538:
 Current CPU Blocking $t1
(sw, 436, 0, 1, 2, 643, )(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 2/2
Finished Instruction sw 436 0 on Line 643

Clock Cycle 4539:
 Current CPU Blocking $t1
(lw, 2600, $t1, 0, 0, 646, )(lw, 3940, $t2, 0, 0, 647, )
Started lw 2600 $t1 on Line 646
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4540:
 Current CPU Blocking $t1
(lw, 2600, $t1, 1, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 2/22

Clock Cycle 4541:
 Current CPU Blocking $t1
(lw, 2600, $t1, 2, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 3/22

Clock Cycle 4542:
 Current CPU Blocking $t1
(lw, 2600, $t1, 3, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 4/22

Clock Cycle 4543:
 Current CPU Blocking $t1
(lw, 2600, $t1, 4, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 5/22

Clock Cycle 4544:
 Current CPU Blocking $t1
(lw, 2600, $t1, 5, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 6/22

Clock Cycle 4545:
 Current CPU Blocking $t1
(lw, 2600, $t1, 6, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 7/22

Clock Cycle 4546:
 Current CPU Blocking $t1
(lw, 2600, $t1, 7, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 8/22

Clock Cycle 4547:
 Current CPU Blocking $t1
(lw, 2600, $t1, 8, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 9/22

Clock Cycle 4548:
 Current CPU Blocking $t1
(lw, 2600, $t1, 9, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 10/22
Memory at 720 = 3308

Clock Cycle 4549:
 Current CPU Blocking $t1
(lw, 2600, $t1, 10, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 11/22

Clock Cycle 4550:
 Current CPU Blocking $t1
(lw, 2600, $t1, 11, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 12/22

Clock Cycle 4551:
 Current CPU Blocking $t1
(lw, 2600, $t1, 12, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 13/22

Clock Cycle 4552:
 Current CPU Blocking $t1
(lw, 2600, $t1, 13, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 14/22

Clock Cycle 4553:
 Current CPU Blocking $t1
(lw, 2600, $t1, 14, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 15/22

Clock Cycle 4554:
 Current CPU Blocking $t1
(lw, 2600, $t1, 15, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 16/22

Clock Cycle 4555:
 Current CPU Blocking $t1
(lw, 2600, $t1, 16, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 17/22

Clock Cycle 4556:
 Current CPU Blocking $t1
(lw, 2600, $t1, 17, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 18/22

Clock Cycle 4557:
 Current CPU Blocking $t1
(lw, 2600, $t1, 18, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 19/22

Clock Cycle 4558:
 Current CPU Blocking $t1
(lw, 2600, $t1, 19, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 20/22

Clock Cycle 4559:
 Current CPU Blocking $t1
(lw, 2600, $t1, 20, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 21/22

Clock Cycle 4560:
 Current CPU Blocking $t1
(lw, 2600, $t1, 21, 22, 646, )(lw, 3940, $t2, 0, 0, 647, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2600 $t1 on Line 646

Clock Cycle 4561:
 Current CPU Blocking $t1
(lw, 3940, $t2, 0, 0, 647, )
Started lw 3940 $t2 on Line 647
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1248 0 on Line 648

Clock Cycle 4562:
 Current CPU Blocking 
(lw, 3940, $t2, 1, 12, 647, )(sw, 1248, 0, 0, 0, 648, )
Completed 2/12
DRAM Request(Read) Issued for lw 2940 $t1 on Line 649

Clock Cycle 4563:
 Current CPU Blocking 
(lw, 3940, $t2, 2, 12, 647, )(sw, 1248, 0, 0, 0, 648, )(lw, 2940, $t1, 0, 0, 649, )
Completed 3/12

Clock Cycle 4564:
 Current CPU Blocking $t1
(lw, 3940, $t2, 3, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 4/12

Clock Cycle 4565:
 Current CPU Blocking $t1
(lw, 3940, $t2, 4, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 5/12

Clock Cycle 4566:
 Current CPU Blocking $t1
(lw, 3940, $t2, 5, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 6/12

Clock Cycle 4567:
 Current CPU Blocking $t1
(lw, 3940, $t2, 6, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 7/12

Clock Cycle 4568:
 Current CPU Blocking $t1
(lw, 3940, $t2, 7, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 8/12

Clock Cycle 4569:
 Current CPU Blocking $t1
(lw, 3940, $t2, 8, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 9/12

Clock Cycle 4570:
 Current CPU Blocking $t1
(lw, 3940, $t2, 9, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 10/12

Clock Cycle 4571:
 Current CPU Blocking $t1
(lw, 3940, $t2, 10, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 11/12

Clock Cycle 4572:
 Current CPU Blocking $t1
(lw, 3940, $t2, 11, 12, 647, )(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3940 $t2 on Line 647

Clock Cycle 4573:
 Current CPU Blocking $t1
(lw, 2940, $t1, 0, 0, 649, )(sw, 1248, 0, 0, 0, 648, )
Started lw 2940 $t1 on Line 649
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 4574:
 Current CPU Blocking $t1
(lw, 2940, $t1, 1, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 2/12

Clock Cycle 4575:
 Current CPU Blocking $t1
(lw, 2940, $t1, 2, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 3/12

Clock Cycle 4576:
 Current CPU Blocking $t1
(lw, 2940, $t1, 3, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 4/12

Clock Cycle 4577:
 Current CPU Blocking $t1
(lw, 2940, $t1, 4, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 5/12

Clock Cycle 4578:
 Current CPU Blocking $t1
(lw, 2940, $t1, 5, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 6/12

Clock Cycle 4579:
 Current CPU Blocking $t1
(lw, 2940, $t1, 6, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 7/12

Clock Cycle 4580:
 Current CPU Blocking $t1
(lw, 2940, $t1, 7, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 8/12

Clock Cycle 4581:
 Current CPU Blocking $t1
(lw, 2940, $t1, 8, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 9/12

Clock Cycle 4582:
 Current CPU Blocking $t1
(lw, 2940, $t1, 9, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 10/12

Clock Cycle 4583:
 Current CPU Blocking $t1
(lw, 2940, $t1, 10, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 11/12

Clock Cycle 4584:
 Current CPU Blocking $t1
(lw, 2940, $t1, 11, 12, 649, )(sw, 1248, 0, 0, 0, 648, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2940 $t1 on Line 649

Clock Cycle 4585:
 Current CPU Blocking $t1
(sw, 1248, 0, 0, 0, 648, )
Started sw 1248 0 on Line 648
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t1,2560
$t1 = 2560

Clock Cycle 4586:
 Current CPU Blocking 
(sw, 1248, 0, 1, 12, 648, )
Completed 2/12
DRAM Request(Write) Issued for sw 3576 3712 on Line 651

Clock Cycle 4587:
 Current CPU Blocking 
(sw, 1248, 0, 2, 12, 648, )(sw, 3576, 3712, 0, 0, 651, )
Completed 3/12
DRAM Request(Read) Issued for lw 1152 $t2 on Line 652

Clock Cycle 4588:
 Current CPU Blocking 
(sw, 1248, 0, 3, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(sw, 3576, 3712, 0, 0, 651, )
Completed 4/12
DRAM Request(Read) Issued for lw 1308 $t0 on Line 653

Clock Cycle 4589:
 Current CPU Blocking 
(sw, 1248, 0, 4, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 5/12

Clock Cycle 4590:
 Current CPU Blocking $t2
(sw, 1248, 0, 5, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 6/12

Clock Cycle 4591:
 Current CPU Blocking $t2
(sw, 1248, 0, 6, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 7/12

Clock Cycle 4592:
 Current CPU Blocking $t2
(sw, 1248, 0, 7, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 8/12

Clock Cycle 4593:
 Current CPU Blocking $t2
(sw, 1248, 0, 8, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 9/12

Clock Cycle 4594:
 Current CPU Blocking $t2
(sw, 1248, 0, 9, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 10/12

Clock Cycle 4595:
 Current CPU Blocking $t2
(sw, 1248, 0, 10, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 11/12

Clock Cycle 4596:
 Current CPU Blocking $t2
(sw, 1248, 0, 11, 12, 648, )(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 12/12
Finished Instruction sw 1248 0 on Line 648

Clock Cycle 4597:
 Current CPU Blocking $t2
(lw, 1152, $t2, 0, 0, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Started lw 1152 $t2 on Line 652
Completed 1/2

Clock Cycle 4598:
 Current CPU Blocking $t2
(lw, 1152, $t2, 1, 2, 652, )(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1152 $t2 on Line 652

Clock Cycle 4599:
 Current CPU Blocking $t2
(lw, 1308, $t0, 0, 0, 653, )(sw, 3576, 3712, 0, 0, 651, )
Started lw 1308 $t0 on Line 653
Completed 1/2
DRAM Request(Write) Issued for sw 2608 0 on Line 654

Clock Cycle 4600:
 Current CPU Blocking 
(lw, 1308, $t0, 1, 2, 653, )(sw, 3576, 3712, 0, 0, 651, )(sw, 2608, 0, 0, 0, 654, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1308 $t0 on Line 653
DRAM Request(Write) Issued for sw 1356 0 on Line 655

Clock Cycle 4601:
 Current CPU Blocking 
(sw, 3576, 3712, 0, 0, 651, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Started sw 3576 3712 on Line 651
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3608 $t0 on Line 656

Clock Cycle 4602:
 Current CPU Blocking 
(sw, 3576, 3712, 1, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 2/22

Clock Cycle 4603:
 Current CPU Blocking $t0
(sw, 3576, 3712, 2, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 3/22

Clock Cycle 4604:
 Current CPU Blocking $t0
(sw, 3576, 3712, 3, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 4/22

Clock Cycle 4605:
 Current CPU Blocking $t0
(sw, 3576, 3712, 4, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 5/22

Clock Cycle 4606:
 Current CPU Blocking $t0
(sw, 3576, 3712, 5, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 6/22

Clock Cycle 4607:
 Current CPU Blocking $t0
(sw, 3576, 3712, 6, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 7/22

Clock Cycle 4608:
 Current CPU Blocking $t0
(sw, 3576, 3712, 7, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 8/22

Clock Cycle 4609:
 Current CPU Blocking $t0
(sw, 3576, 3712, 8, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 9/22

Clock Cycle 4610:
 Current CPU Blocking $t0
(sw, 3576, 3712, 9, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 10/22

Clock Cycle 4611:
 Current CPU Blocking $t0
(sw, 3576, 3712, 10, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 11/22

Clock Cycle 4612:
 Current CPU Blocking $t0
(sw, 3576, 3712, 11, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 12/22

Clock Cycle 4613:
 Current CPU Blocking $t0
(sw, 3576, 3712, 12, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 13/22

Clock Cycle 4614:
 Current CPU Blocking $t0
(sw, 3576, 3712, 13, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 14/22

Clock Cycle 4615:
 Current CPU Blocking $t0
(sw, 3576, 3712, 14, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 15/22

Clock Cycle 4616:
 Current CPU Blocking $t0
(sw, 3576, 3712, 15, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 16/22

Clock Cycle 4617:
 Current CPU Blocking $t0
(sw, 3576, 3712, 16, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 17/22

Clock Cycle 4618:
 Current CPU Blocking $t0
(sw, 3576, 3712, 17, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 18/22

Clock Cycle 4619:
 Current CPU Blocking $t0
(sw, 3576, 3712, 18, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 19/22

Clock Cycle 4620:
 Current CPU Blocking $t0
(sw, 3576, 3712, 19, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 20/22

Clock Cycle 4621:
 Current CPU Blocking $t0
(sw, 3576, 3712, 20, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 21/22

Clock Cycle 4622:
 Current CPU Blocking $t0
(sw, 3576, 3712, 21, 22, 651, )(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 22/22
Finished Instruction sw 3576 3712 on Line 651

Clock Cycle 4623:
 Current CPU Blocking $t0
(lw, 3608, $t0, 0, 0, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Started lw 3608 $t0 on Line 656
Completed 1/2

Clock Cycle 4624:
 Current CPU Blocking $t0
(lw, 3608, $t0, 1, 2, 656, )(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3608 $t0 on Line 656

Clock Cycle 4625:
 Current CPU Blocking $t0
(sw, 2608, 0, 0, 0, 654, )(sw, 1356, 0, 0, 0, 655, )
Started sw 2608 0 on Line 654
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t3,2056
$t0 = 5768

Clock Cycle 4626:
 Current CPU Blocking 
(sw, 2608, 0, 1, 22, 654, )(sw, 1356, 0, 0, 0, 655, )
Completed 2/22
DRAM Request(Write) Issued for sw 1292 0 on Line 658

Clock Cycle 4627:
 Current CPU Blocking 
(sw, 2608, 0, 2, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )
Completed 3/22
DRAM Request(Write) Issued for sw 740 0 on Line 659

Clock Cycle 4628:
 Current CPU Blocking 
(sw, 2608, 0, 3, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )
Completed 4/22
DRAM Request(Write) Issued for sw 552 0 on Line 660

Clock Cycle 4629:
 Current CPU Blocking 
(sw, 2608, 0, 4, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )
Completed 5/22
DRAM Request(Write) Issued for sw 732 2560 on Line 661

Clock Cycle 4630:
 Current CPU Blocking 
(sw, 2608, 0, 5, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )
Completed 6/22
DRAM Request(Write) Issued for sw 76 2620 on Line 662

Clock Cycle 4631:
 Current CPU Blocking 
(sw, 2608, 0, 6, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 7/22
addi$t2,$t2,3352
$t2 = 3352

Clock Cycle 4632:
 Current CPU Blocking 
(sw, 2608, 0, 7, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 8/22
addi$t0,$t1,296
$t0 = 2856

Clock Cycle 4633:
 Current CPU Blocking 
(sw, 2608, 0, 8, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 9/22
DRAM Request(Read) Issued for lw 1868 $t1 on Line 665

Clock Cycle 4634:
 Current CPU Blocking 
(sw, 2608, 0, 9, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 10/22
Memory at 3576 = 3712
addi$t2,$t4,1448
$t2 = 4068

Clock Cycle 4635:
 Current CPU Blocking 
(sw, 2608, 0, 10, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 11/22

Clock Cycle 4636:
 Current CPU Blocking $t1
(sw, 2608, 0, 11, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 12/22

Clock Cycle 4637:
 Current CPU Blocking $t1
(sw, 2608, 0, 12, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 13/22

Clock Cycle 4638:
 Current CPU Blocking $t1
(sw, 2608, 0, 13, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 14/22

Clock Cycle 4639:
 Current CPU Blocking $t1
(sw, 2608, 0, 14, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 15/22

Clock Cycle 4640:
 Current CPU Blocking $t1
(sw, 2608, 0, 15, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 16/22

Clock Cycle 4641:
 Current CPU Blocking $t1
(sw, 2608, 0, 16, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 17/22

Clock Cycle 4642:
 Current CPU Blocking $t1
(sw, 2608, 0, 17, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 18/22

Clock Cycle 4643:
 Current CPU Blocking $t1
(sw, 2608, 0, 18, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 19/22

Clock Cycle 4644:
 Current CPU Blocking $t1
(sw, 2608, 0, 19, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 20/22

Clock Cycle 4645:
 Current CPU Blocking $t1
(sw, 2608, 0, 20, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 21/22

Clock Cycle 4646:
 Current CPU Blocking $t1
(sw, 2608, 0, 21, 22, 654, )(sw, 1356, 0, 0, 0, 655, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(lw, 1868, $t1, 0, 0, 665, )
Completed 22/22
Finished Instruction sw 2608 0 on Line 654

Clock Cycle 4647:
 Current CPU Blocking $t1
(sw, 1356, 0, 0, 0, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Started sw 1356 0 on Line 655
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4648:
 Current CPU Blocking $t1
(sw, 1356, 0, 1, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 2/22

Clock Cycle 4649:
 Current CPU Blocking $t1
(sw, 1356, 0, 2, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 3/22

Clock Cycle 4650:
 Current CPU Blocking $t1
(sw, 1356, 0, 3, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 4/22

Clock Cycle 4651:
 Current CPU Blocking $t1
(sw, 1356, 0, 4, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 5/22

Clock Cycle 4652:
 Current CPU Blocking $t1
(sw, 1356, 0, 5, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 6/22

Clock Cycle 4653:
 Current CPU Blocking $t1
(sw, 1356, 0, 6, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 7/22

Clock Cycle 4654:
 Current CPU Blocking $t1
(sw, 1356, 0, 7, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 8/22

Clock Cycle 4655:
 Current CPU Blocking $t1
(sw, 1356, 0, 8, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 9/22

Clock Cycle 4656:
 Current CPU Blocking $t1
(sw, 1356, 0, 9, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 10/22

Clock Cycle 4657:
 Current CPU Blocking $t1
(sw, 1356, 0, 10, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 11/22

Clock Cycle 4658:
 Current CPU Blocking $t1
(sw, 1356, 0, 11, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 12/22

Clock Cycle 4659:
 Current CPU Blocking $t1
(sw, 1356, 0, 12, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 13/22

Clock Cycle 4660:
 Current CPU Blocking $t1
(sw, 1356, 0, 13, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 14/22

Clock Cycle 4661:
 Current CPU Blocking $t1
(sw, 1356, 0, 14, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 15/22

Clock Cycle 4662:
 Current CPU Blocking $t1
(sw, 1356, 0, 15, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 16/22

Clock Cycle 4663:
 Current CPU Blocking $t1
(sw, 1356, 0, 16, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 17/22

Clock Cycle 4664:
 Current CPU Blocking $t1
(sw, 1356, 0, 17, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 18/22

Clock Cycle 4665:
 Current CPU Blocking $t1
(sw, 1356, 0, 18, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 19/22

Clock Cycle 4666:
 Current CPU Blocking $t1
(sw, 1356, 0, 19, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 20/22

Clock Cycle 4667:
 Current CPU Blocking $t1
(sw, 1356, 0, 20, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 21/22

Clock Cycle 4668:
 Current CPU Blocking $t1
(sw, 1356, 0, 21, 22, 655, )(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 22/22
Finished Instruction sw 1356 0 on Line 655

Clock Cycle 4669:
 Current CPU Blocking $t1
(lw, 1868, $t1, 0, 0, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Started lw 1868 $t1 on Line 665
Completed 1/2

Clock Cycle 4670:
 Current CPU Blocking $t1
(lw, 1868, $t1, 1, 2, 665, )(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1868 $t1 on Line 665

Clock Cycle 4671:
 Current CPU Blocking $t1
(sw, 1292, 0, 0, 0, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )
Started sw 1292 0 on Line 658
Completed 1/2
DRAM Request(Write) Issued for sw 3520 0 on Line 667

Clock Cycle 4672:
 Current CPU Blocking 
(sw, 1292, 0, 1, 2, 658, )(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 3520, 0, 0, 0, 667, )
Completed 2/2
Finished Instruction sw 1292 0 on Line 658
DRAM Request(Write) Issued for sw 660 0 on Line 668

Clock Cycle 4673:
 Current CPU Blocking 
(sw, 740, 0, 0, 0, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 3520, 0, 0, 0, 667, )
Started sw 740 0 on Line 659
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3024 $t2 on Line 669

Clock Cycle 4674:
 Current CPU Blocking 
(sw, 740, 0, 1, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 3520, 0, 0, 0, 667, )(lw, 3024, $t2, 0, 0, 669, )
Completed 2/22
DRAM Request(Write) Issued for sw 24 2856 on Line 670

Clock Cycle 4675:
 Current CPU Blocking 
(sw, 740, 0, 2, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(sw, 3520, 0, 0, 0, 667, )(lw, 3024, $t2, 0, 0, 669, )
Completed 3/22
addi$t4,$t3,1660
$t4 = 5372

Clock Cycle 4676:
 Current CPU Blocking 
(sw, 740, 0, 3, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(sw, 3520, 0, 0, 0, 667, )(lw, 3024, $t2, 0, 0, 669, )
Completed 4/22
DRAM Request(Read) Issued for lw 2144 $t0 on Line 672

Clock Cycle 4677:
 Current CPU Blocking 
(sw, 740, 0, 4, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(sw, 3520, 0, 0, 0, 667, )(lw, 3024, $t2, 0, 0, 669, )(lw, 2144, $t0, 0, 0, 672, )
Completed 5/22

Clock Cycle 4678:
 Current CPU Blocking $t0
(sw, 740, 0, 5, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 6/22

Clock Cycle 4679:
 Current CPU Blocking $t0
(sw, 740, 0, 6, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 7/22

Clock Cycle 4680:
 Current CPU Blocking $t0
(sw, 740, 0, 7, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 8/22

Clock Cycle 4681:
 Current CPU Blocking $t0
(sw, 740, 0, 8, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 9/22

Clock Cycle 4682:
 Current CPU Blocking $t0
(sw, 740, 0, 9, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 10/22
Memory at 1356 = 0

Clock Cycle 4683:
 Current CPU Blocking $t0
(sw, 740, 0, 10, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 11/22

Clock Cycle 4684:
 Current CPU Blocking $t0
(sw, 740, 0, 11, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 12/22

Clock Cycle 4685:
 Current CPU Blocking $t0
(sw, 740, 0, 12, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 13/22

Clock Cycle 4686:
 Current CPU Blocking $t0
(sw, 740, 0, 13, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 14/22

Clock Cycle 4687:
 Current CPU Blocking $t0
(sw, 740, 0, 14, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 15/22

Clock Cycle 4688:
 Current CPU Blocking $t0
(sw, 740, 0, 15, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 16/22

Clock Cycle 4689:
 Current CPU Blocking $t0
(sw, 740, 0, 16, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 17/22

Clock Cycle 4690:
 Current CPU Blocking $t0
(sw, 740, 0, 17, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 18/22

Clock Cycle 4691:
 Current CPU Blocking $t0
(sw, 740, 0, 18, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 19/22

Clock Cycle 4692:
 Current CPU Blocking $t0
(sw, 740, 0, 19, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 20/22

Clock Cycle 4693:
 Current CPU Blocking $t0
(sw, 740, 0, 20, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 21/22

Clock Cycle 4694:
 Current CPU Blocking $t0
(sw, 740, 0, 21, 22, 659, )(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 22/22
Finished Instruction sw 740 0 on Line 659

Clock Cycle 4695:
 Current CPU Blocking $t0
(sw, 552, 0, 0, 0, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Started sw 552 0 on Line 660
Completed 1/2

Clock Cycle 4696:
 Current CPU Blocking $t0
(sw, 552, 0, 1, 2, 660, )(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 2/2
Finished Instruction sw 552 0 on Line 660

Clock Cycle 4697:
 Current CPU Blocking $t0
(sw, 732, 2560, 0, 0, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Started sw 732 2560 on Line 661
Completed 1/2

Clock Cycle 4698:
 Current CPU Blocking $t0
(sw, 732, 2560, 1, 2, 661, )(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 2/2
Finished Instruction sw 732 2560 on Line 661

Clock Cycle 4699:
 Current CPU Blocking $t0
(sw, 76, 2620, 0, 0, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Started sw 76 2620 on Line 662
Completed 1/2

Clock Cycle 4700:
 Current CPU Blocking $t0
(sw, 76, 2620, 1, 2, 662, )(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 2/2
Finished Instruction sw 76 2620 on Line 662

Clock Cycle 4701:
 Current CPU Blocking $t0
(sw, 660, 0, 0, 0, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Started sw 660 0 on Line 668
Completed 1/2

Clock Cycle 4702:
 Current CPU Blocking $t0
(sw, 660, 0, 1, 2, 668, )(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 2/2
Finished Instruction sw 660 0 on Line 668

Clock Cycle 4703:
 Current CPU Blocking $t0
(sw, 24, 2856, 0, 0, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Started sw 24 2856 on Line 670
Completed 1/2

Clock Cycle 4704:
 Current CPU Blocking $t0
(sw, 24, 2856, 1, 2, 670, )(lw, 3024, $t2, 0, 0, 669, )(sw, 3520, 0, 0, 0, 667, )(lw, 2144, $t0, 0, 0, 672, )
Completed 2/2
Finished Instruction sw 24 2856 on Line 670

Clock Cycle 4705:
 Current CPU Blocking $t0
(lw, 3024, $t2, 0, 0, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Started lw 3024 $t2 on Line 669
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4706:
 Current CPU Blocking $t0
(lw, 3024, $t2, 1, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 2/22

Clock Cycle 4707:
 Current CPU Blocking $t0
(lw, 3024, $t2, 2, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 3/22

Clock Cycle 4708:
 Current CPU Blocking $t0
(lw, 3024, $t2, 3, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 4/22

Clock Cycle 4709:
 Current CPU Blocking $t0
(lw, 3024, $t2, 4, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 5/22

Clock Cycle 4710:
 Current CPU Blocking $t0
(lw, 3024, $t2, 5, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 6/22

Clock Cycle 4711:
 Current CPU Blocking $t0
(lw, 3024, $t2, 6, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 7/22

Clock Cycle 4712:
 Current CPU Blocking $t0
(lw, 3024, $t2, 7, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 8/22

Clock Cycle 4713:
 Current CPU Blocking $t0
(lw, 3024, $t2, 8, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 9/22

Clock Cycle 4714:
 Current CPU Blocking $t0
(lw, 3024, $t2, 9, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 10/22
Memory at 24 = 2856
Memory at 76 = 2620
Memory at 732 = 2560

Clock Cycle 4715:
 Current CPU Blocking $t0
(lw, 3024, $t2, 10, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 11/22

Clock Cycle 4716:
 Current CPU Blocking $t0
(lw, 3024, $t2, 11, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 12/22

Clock Cycle 4717:
 Current CPU Blocking $t0
(lw, 3024, $t2, 12, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 13/22

Clock Cycle 4718:
 Current CPU Blocking $t0
(lw, 3024, $t2, 13, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 14/22

Clock Cycle 4719:
 Current CPU Blocking $t0
(lw, 3024, $t2, 14, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 15/22

Clock Cycle 4720:
 Current CPU Blocking $t0
(lw, 3024, $t2, 15, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 16/22

Clock Cycle 4721:
 Current CPU Blocking $t0
(lw, 3024, $t2, 16, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 17/22

Clock Cycle 4722:
 Current CPU Blocking $t0
(lw, 3024, $t2, 17, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 18/22

Clock Cycle 4723:
 Current CPU Blocking $t0
(lw, 3024, $t2, 18, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 19/22

Clock Cycle 4724:
 Current CPU Blocking $t0
(lw, 3024, $t2, 19, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 20/22

Clock Cycle 4725:
 Current CPU Blocking $t0
(lw, 3024, $t2, 20, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 21/22

Clock Cycle 4726:
 Current CPU Blocking $t0
(lw, 3024, $t2, 21, 22, 669, )(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3024 $t2 on Line 669

Clock Cycle 4727:
 Current CPU Blocking $t0
(lw, 2144, $t0, 0, 0, 672, )(sw, 3520, 0, 0, 0, 667, )
Started lw 2144 $t0 on Line 672
Completed 1/2

Clock Cycle 4728:
 Current CPU Blocking $t0
(lw, 2144, $t0, 1, 2, 672, )(sw, 3520, 0, 0, 0, 667, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2144 $t0 on Line 672

Clock Cycle 4729:
 Current CPU Blocking $t0
(sw, 3520, 0, 0, 0, 667, )
Started sw 3520 0 on Line 667
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2052 0 on Line 673

Clock Cycle 4730:
 Current CPU Blocking 
(sw, 3520, 0, 1, 12, 667, )(sw, 2052, 0, 0, 0, 673, )
Completed 2/12
DRAM Request(Read) Issued for lw 1508 $t3 on Line 674

Clock Cycle 4731:
 Current CPU Blocking 
(sw, 3520, 0, 2, 12, 667, )(sw, 2052, 0, 0, 0, 673, )(lw, 1508, $t3, 0, 0, 674, )
Completed 3/12
DRAM Request(Write) Issued for sw 3432 0 on Line 675

Clock Cycle 4732:
 Current CPU Blocking 
(sw, 3520, 0, 3, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(sw, 2052, 0, 0, 0, 673, )(lw, 1508, $t3, 0, 0, 674, )
Completed 4/12
DRAM Request(Read) Issued for lw 2820 $t1 on Line 676

Clock Cycle 4733:
 Current CPU Blocking 
(sw, 3520, 0, 4, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(sw, 2052, 0, 0, 0, 673, )(lw, 1508, $t3, 0, 0, 674, )(lw, 2820, $t1, 0, 0, 676, )
Completed 5/12

Clock Cycle 4734:
 Current CPU Blocking $t3
(sw, 3520, 0, 5, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 6/12

Clock Cycle 4735:
 Current CPU Blocking $t3
(sw, 3520, 0, 6, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 7/12

Clock Cycle 4736:
 Current CPU Blocking $t3
(sw, 3520, 0, 7, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 8/12

Clock Cycle 4737:
 Current CPU Blocking $t3
(sw, 3520, 0, 8, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 9/12

Clock Cycle 4738:
 Current CPU Blocking $t3
(sw, 3520, 0, 9, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 10/12

Clock Cycle 4739:
 Current CPU Blocking $t3
(sw, 3520, 0, 10, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 11/12

Clock Cycle 4740:
 Current CPU Blocking $t3
(sw, 3520, 0, 11, 12, 667, )(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 12/12
Finished Instruction sw 3520 0 on Line 667

Clock Cycle 4741:
 Current CPU Blocking $t3
(sw, 3432, 0, 0, 0, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Started sw 3432 0 on Line 675
Completed 1/2

Clock Cycle 4742:
 Current CPU Blocking $t3
(sw, 3432, 0, 1, 2, 675, )(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 2/2
Finished Instruction sw 3432 0 on Line 675

Clock Cycle 4743:
 Current CPU Blocking $t3
(lw, 1508, $t3, 0, 0, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Started lw 1508 $t3 on Line 674
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4744:
 Current CPU Blocking $t3
(lw, 1508, $t3, 1, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 2/22

Clock Cycle 4745:
 Current CPU Blocking $t3
(lw, 1508, $t3, 2, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 3/22

Clock Cycle 4746:
 Current CPU Blocking $t3
(lw, 1508, $t3, 3, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 4/22

Clock Cycle 4747:
 Current CPU Blocking $t3
(lw, 1508, $t3, 4, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 5/22

Clock Cycle 4748:
 Current CPU Blocking $t3
(lw, 1508, $t3, 5, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 6/22

Clock Cycle 4749:
 Current CPU Blocking $t3
(lw, 1508, $t3, 6, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 7/22

Clock Cycle 4750:
 Current CPU Blocking $t3
(lw, 1508, $t3, 7, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 8/22

Clock Cycle 4751:
 Current CPU Blocking $t3
(lw, 1508, $t3, 8, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 9/22

Clock Cycle 4752:
 Current CPU Blocking $t3
(lw, 1508, $t3, 9, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 10/22

Clock Cycle 4753:
 Current CPU Blocking $t3
(lw, 1508, $t3, 10, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 11/22

Clock Cycle 4754:
 Current CPU Blocking $t3
(lw, 1508, $t3, 11, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 12/22

Clock Cycle 4755:
 Current CPU Blocking $t3
(lw, 1508, $t3, 12, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 13/22

Clock Cycle 4756:
 Current CPU Blocking $t3
(lw, 1508, $t3, 13, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 14/22

Clock Cycle 4757:
 Current CPU Blocking $t3
(lw, 1508, $t3, 14, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 15/22

Clock Cycle 4758:
 Current CPU Blocking $t3
(lw, 1508, $t3, 15, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 16/22

Clock Cycle 4759:
 Current CPU Blocking $t3
(lw, 1508, $t3, 16, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 17/22

Clock Cycle 4760:
 Current CPU Blocking $t3
(lw, 1508, $t3, 17, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 18/22

Clock Cycle 4761:
 Current CPU Blocking $t3
(lw, 1508, $t3, 18, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 19/22

Clock Cycle 4762:
 Current CPU Blocking $t3
(lw, 1508, $t3, 19, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 20/22

Clock Cycle 4763:
 Current CPU Blocking $t3
(lw, 1508, $t3, 20, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 21/22

Clock Cycle 4764:
 Current CPU Blocking $t3
(lw, 1508, $t3, 21, 22, 674, )(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1508 $t3 on Line 674

Clock Cycle 4765:
 Current CPU Blocking $t3
(sw, 2052, 0, 0, 0, 673, )(lw, 2820, $t1, 0, 0, 676, )
Started sw 2052 0 on Line 673
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1664 0 on Line 677

Clock Cycle 4766:
 Current CPU Blocking 
(sw, 2052, 0, 1, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 2/12

Clock Cycle 4767:
 Current CPU Blocking $t1
(sw, 2052, 0, 2, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 3/12

Clock Cycle 4768:
 Current CPU Blocking $t1
(sw, 2052, 0, 3, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 4/12

Clock Cycle 4769:
 Current CPU Blocking $t1
(sw, 2052, 0, 4, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 5/12

Clock Cycle 4770:
 Current CPU Blocking $t1
(sw, 2052, 0, 5, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 6/12

Clock Cycle 4771:
 Current CPU Blocking $t1
(sw, 2052, 0, 6, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 7/12

Clock Cycle 4772:
 Current CPU Blocking $t1
(sw, 2052, 0, 7, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 8/12

Clock Cycle 4773:
 Current CPU Blocking $t1
(sw, 2052, 0, 8, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 9/12

Clock Cycle 4774:
 Current CPU Blocking $t1
(sw, 2052, 0, 9, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 10/12

Clock Cycle 4775:
 Current CPU Blocking $t1
(sw, 2052, 0, 10, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 11/12

Clock Cycle 4776:
 Current CPU Blocking $t1
(sw, 2052, 0, 11, 12, 673, )(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 12/12
Finished Instruction sw 2052 0 on Line 673

Clock Cycle 4777:
 Current CPU Blocking $t1
(lw, 2820, $t1, 0, 0, 676, )(sw, 1664, 0, 0, 0, 677, )
Started lw 2820 $t1 on Line 676
Completed 1/2

Clock Cycle 4778:
 Current CPU Blocking $t1
(lw, 2820, $t1, 1, 2, 676, )(sw, 1664, 0, 0, 0, 677, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2820 $t1 on Line 676

Clock Cycle 4779:
 Current CPU Blocking $t1
(sw, 1664, 0, 0, 0, 677, )
Started sw 1664 0 on Line 677
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3668 $t1 on Line 678

Clock Cycle 4780:
 Current CPU Blocking 
(sw, 1664, 0, 1, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )
Completed 2/22
DRAM Request(Read) Issued for lw 2288 $t3 on Line 679

Clock Cycle 4781:
 Current CPU Blocking 
(sw, 1664, 0, 2, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )
Completed 3/22
DRAM Request(Read) Issued for lw 3500 $t0 on Line 680

Clock Cycle 4782:
 Current CPU Blocking 
(sw, 1664, 0, 3, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 4/22

Clock Cycle 4783:
 Current CPU Blocking $t0
(sw, 1664, 0, 4, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 5/22

Clock Cycle 4784:
 Current CPU Blocking $t0
(sw, 1664, 0, 5, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 6/22

Clock Cycle 4785:
 Current CPU Blocking $t0
(sw, 1664, 0, 6, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 7/22

Clock Cycle 4786:
 Current CPU Blocking $t0
(sw, 1664, 0, 7, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 8/22

Clock Cycle 4787:
 Current CPU Blocking $t0
(sw, 1664, 0, 8, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 9/22

Clock Cycle 4788:
 Current CPU Blocking $t0
(sw, 1664, 0, 9, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 10/22

Clock Cycle 4789:
 Current CPU Blocking $t0
(sw, 1664, 0, 10, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 11/22

Clock Cycle 4790:
 Current CPU Blocking $t0
(sw, 1664, 0, 11, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 12/22

Clock Cycle 4791:
 Current CPU Blocking $t0
(sw, 1664, 0, 12, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 13/22

Clock Cycle 4792:
 Current CPU Blocking $t0
(sw, 1664, 0, 13, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 14/22

Clock Cycle 4793:
 Current CPU Blocking $t0
(sw, 1664, 0, 14, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 15/22

Clock Cycle 4794:
 Current CPU Blocking $t0
(sw, 1664, 0, 15, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 16/22

Clock Cycle 4795:
 Current CPU Blocking $t0
(sw, 1664, 0, 16, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 17/22

Clock Cycle 4796:
 Current CPU Blocking $t0
(sw, 1664, 0, 17, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 18/22

Clock Cycle 4797:
 Current CPU Blocking $t0
(sw, 1664, 0, 18, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 19/22

Clock Cycle 4798:
 Current CPU Blocking $t0
(sw, 1664, 0, 19, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 20/22

Clock Cycle 4799:
 Current CPU Blocking $t0
(sw, 1664, 0, 20, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 21/22

Clock Cycle 4800:
 Current CPU Blocking $t0
(sw, 1664, 0, 21, 22, 677, )(lw, 3668, $t1, 0, 0, 678, )(lw, 2288, $t3, 0, 0, 679, )(lw, 3500, $t0, 0, 0, 680, )
Completed 22/22
Finished Instruction sw 1664 0 on Line 677

Clock Cycle 4801:
 Current CPU Blocking $t0
(lw, 3668, $t1, 0, 0, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Started lw 3668 $t1 on Line 678
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4802:
 Current CPU Blocking $t0
(lw, 3668, $t1, 1, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 2/22

Clock Cycle 4803:
 Current CPU Blocking $t0
(lw, 3668, $t1, 2, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 3/22

Clock Cycle 4804:
 Current CPU Blocking $t0
(lw, 3668, $t1, 3, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 4/22

Clock Cycle 4805:
 Current CPU Blocking $t0
(lw, 3668, $t1, 4, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 5/22

Clock Cycle 4806:
 Current CPU Blocking $t0
(lw, 3668, $t1, 5, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 6/22

Clock Cycle 4807:
 Current CPU Blocking $t0
(lw, 3668, $t1, 6, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 7/22

Clock Cycle 4808:
 Current CPU Blocking $t0
(lw, 3668, $t1, 7, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 8/22

Clock Cycle 4809:
 Current CPU Blocking $t0
(lw, 3668, $t1, 8, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 9/22

Clock Cycle 4810:
 Current CPU Blocking $t0
(lw, 3668, $t1, 9, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 10/22

Clock Cycle 4811:
 Current CPU Blocking $t0
(lw, 3668, $t1, 10, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 11/22

Clock Cycle 4812:
 Current CPU Blocking $t0
(lw, 3668, $t1, 11, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 12/22

Clock Cycle 4813:
 Current CPU Blocking $t0
(lw, 3668, $t1, 12, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 13/22

Clock Cycle 4814:
 Current CPU Blocking $t0
(lw, 3668, $t1, 13, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 14/22

Clock Cycle 4815:
 Current CPU Blocking $t0
(lw, 3668, $t1, 14, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 15/22

Clock Cycle 4816:
 Current CPU Blocking $t0
(lw, 3668, $t1, 15, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 16/22

Clock Cycle 4817:
 Current CPU Blocking $t0
(lw, 3668, $t1, 16, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 17/22

Clock Cycle 4818:
 Current CPU Blocking $t0
(lw, 3668, $t1, 17, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 18/22

Clock Cycle 4819:
 Current CPU Blocking $t0
(lw, 3668, $t1, 18, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 19/22

Clock Cycle 4820:
 Current CPU Blocking $t0
(lw, 3668, $t1, 19, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 20/22

Clock Cycle 4821:
 Current CPU Blocking $t0
(lw, 3668, $t1, 20, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 21/22

Clock Cycle 4822:
 Current CPU Blocking $t0
(lw, 3668, $t1, 21, 22, 678, )(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3668 $t1 on Line 678

Clock Cycle 4823:
 Current CPU Blocking $t0
(lw, 3500, $t0, 0, 0, 680, )(lw, 2288, $t3, 0, 0, 679, )
Started lw 3500 $t0 on Line 680
Completed 1/2

Clock Cycle 4824:
 Current CPU Blocking $t0
(lw, 3500, $t0, 1, 2, 680, )(lw, 2288, $t3, 0, 0, 679, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3500 $t0 on Line 680

Clock Cycle 4825:
 Current CPU Blocking $t0
(lw, 2288, $t3, 0, 0, 679, )
Started lw 2288 $t3 on Line 679
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1184 $t0 on Line 681

Clock Cycle 4826:
 Current CPU Blocking 
(lw, 2288, $t3, 1, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )
Completed 2/12
DRAM Request(Write) Issued for sw 1920 5372 on Line 682

Clock Cycle 4827:
 Current CPU Blocking 
(lw, 2288, $t3, 2, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 3/12
addi$t2,$t4,3228
$t2 = 8600

Clock Cycle 4828:
 Current CPU Blocking 
(lw, 2288, $t3, 3, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 4/12

Clock Cycle 4829:
 Current CPU Blocking $t0
(lw, 2288, $t3, 4, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 5/12

Clock Cycle 4830:
 Current CPU Blocking $t0
(lw, 2288, $t3, 5, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 6/12

Clock Cycle 4831:
 Current CPU Blocking $t0
(lw, 2288, $t3, 6, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 7/12

Clock Cycle 4832:
 Current CPU Blocking $t0
(lw, 2288, $t3, 7, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 8/12

Clock Cycle 4833:
 Current CPU Blocking $t0
(lw, 2288, $t3, 8, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 9/12

Clock Cycle 4834:
 Current CPU Blocking $t0
(lw, 2288, $t3, 9, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 10/12

Clock Cycle 4835:
 Current CPU Blocking $t0
(lw, 2288, $t3, 10, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 11/12

Clock Cycle 4836:
 Current CPU Blocking $t0
(lw, 2288, $t3, 11, 12, 679, )(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2288 $t3 on Line 679

Clock Cycle 4837:
 Current CPU Blocking $t0
(lw, 1184, $t0, 0, 0, 681, )(sw, 1920, 5372, 0, 0, 682, )
Started lw 1184 $t0 on Line 681
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 4838:
 Current CPU Blocking $t0
(lw, 1184, $t0, 1, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 2/12

Clock Cycle 4839:
 Current CPU Blocking $t0
(lw, 1184, $t0, 2, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 3/12

Clock Cycle 4840:
 Current CPU Blocking $t0
(lw, 1184, $t0, 3, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 4/12

Clock Cycle 4841:
 Current CPU Blocking $t0
(lw, 1184, $t0, 4, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 5/12

Clock Cycle 4842:
 Current CPU Blocking $t0
(lw, 1184, $t0, 5, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 6/12

Clock Cycle 4843:
 Current CPU Blocking $t0
(lw, 1184, $t0, 6, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 7/12

Clock Cycle 4844:
 Current CPU Blocking $t0
(lw, 1184, $t0, 7, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 8/12

Clock Cycle 4845:
 Current CPU Blocking $t0
(lw, 1184, $t0, 8, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 9/12

Clock Cycle 4846:
 Current CPU Blocking $t0
(lw, 1184, $t0, 9, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 10/12

Clock Cycle 4847:
 Current CPU Blocking $t0
(lw, 1184, $t0, 10, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 11/12

Clock Cycle 4848:
 Current CPU Blocking $t0
(lw, 1184, $t0, 11, 12, 681, )(sw, 1920, 5372, 0, 0, 682, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1184 $t0 on Line 681

Clock Cycle 4849:
 Current CPU Blocking $t0
(sw, 1920, 5372, 0, 0, 682, )
Started sw 1920 5372 on Line 682
Completed 1/2
addi$t1,$t0,152
$t1 = 152

Clock Cycle 4850:
 Current CPU Blocking 
(sw, 1920, 5372, 1, 2, 682, )
Completed 2/2
Finished Instruction sw 1920 5372 on Line 682
DRAM Request(Read) Issued for lw 4000 $t1 on Line 685

Clock Cycle 4851:
 Current CPU Blocking 
(lw, 4000, $t1, 0, 0, 685, )
Started lw 4000 $t1 on Line 685
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4852:
 Current CPU Blocking $t1
(lw, 4000, $t1, 1, 22, 685, )
Completed 2/22

Clock Cycle 4853:
 Current CPU Blocking $t1
(lw, 4000, $t1, 2, 22, 685, )
Completed 3/22

Clock Cycle 4854:
 Current CPU Blocking $t1
(lw, 4000, $t1, 3, 22, 685, )
Completed 4/22

Clock Cycle 4855:
 Current CPU Blocking $t1
(lw, 4000, $t1, 4, 22, 685, )
Completed 5/22

Clock Cycle 4856:
 Current CPU Blocking $t1
(lw, 4000, $t1, 5, 22, 685, )
Completed 6/22

Clock Cycle 4857:
 Current CPU Blocking $t1
(lw, 4000, $t1, 6, 22, 685, )
Completed 7/22

Clock Cycle 4858:
 Current CPU Blocking $t1
(lw, 4000, $t1, 7, 22, 685, )
Completed 8/22

Clock Cycle 4859:
 Current CPU Blocking $t1
(lw, 4000, $t1, 8, 22, 685, )
Completed 9/22

Clock Cycle 4860:
 Current CPU Blocking $t1
(lw, 4000, $t1, 9, 22, 685, )
Completed 10/22
Memory at 1920 = 5372

Clock Cycle 4861:
 Current CPU Blocking $t1
(lw, 4000, $t1, 10, 22, 685, )
Completed 11/22

Clock Cycle 4862:
 Current CPU Blocking $t1
(lw, 4000, $t1, 11, 22, 685, )
Completed 12/22

Clock Cycle 4863:
 Current CPU Blocking $t1
(lw, 4000, $t1, 12, 22, 685, )
Completed 13/22

Clock Cycle 4864:
 Current CPU Blocking $t1
(lw, 4000, $t1, 13, 22, 685, )
Completed 14/22

Clock Cycle 4865:
 Current CPU Blocking $t1
(lw, 4000, $t1, 14, 22, 685, )
Completed 15/22

Clock Cycle 4866:
 Current CPU Blocking $t1
(lw, 4000, $t1, 15, 22, 685, )
Completed 16/22

Clock Cycle 4867:
 Current CPU Blocking $t1
(lw, 4000, $t1, 16, 22, 685, )
Completed 17/22

Clock Cycle 4868:
 Current CPU Blocking $t1
(lw, 4000, $t1, 17, 22, 685, )
Completed 18/22

Clock Cycle 4869:
 Current CPU Blocking $t1
(lw, 4000, $t1, 18, 22, 685, )
Completed 19/22

Clock Cycle 4870:
 Current CPU Blocking $t1
(lw, 4000, $t1, 19, 22, 685, )
Completed 20/22

Clock Cycle 4871:
 Current CPU Blocking $t1
(lw, 4000, $t1, 20, 22, 685, )
Completed 21/22

Clock Cycle 4872:
 Current CPU Blocking $t1
(lw, 4000, $t1, 21, 22, 685, )
Completed 22/22
$t1 = 0
Finished Instruction lw 4000 $t1 on Line 685

Clock Cycle 4873:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 52 0 on Line 686

Clock Cycle 4874:
 Current CPU Blocking 
(sw, 52, 0, 0, 0, 686, )
Started sw 52 0 on Line 686
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t0,2848
$t2 = 2848

Clock Cycle 4875:
 Current CPU Blocking 
(sw, 52, 0, 1, 12, 686, )
Completed 2/12
addi$t1,$t0,440
$t1 = 440

Clock Cycle 4876:
 Current CPU Blocking 
(sw, 52, 0, 2, 12, 686, )
Completed 3/12
DRAM Request(Write) Issued for sw 3652 440 on Line 689

Clock Cycle 4877:
 Current CPU Blocking 
(sw, 52, 0, 3, 12, 686, )(sw, 3652, 440, 0, 0, 689, )
Completed 4/12
DRAM Request(Write) Issued for sw 2608 2848 on Line 690

Clock Cycle 4878:
 Current CPU Blocking 
(sw, 52, 0, 4, 12, 686, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )
Completed 5/12
DRAM Request(Write) Issued for sw 2428 2848 on Line 691

Clock Cycle 4879:
 Current CPU Blocking 
(sw, 52, 0, 5, 12, 686, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 6/12
addi$t3,$t3,1152
$t3 = 1152

Clock Cycle 4880:
 Current CPU Blocking 
(sw, 52, 0, 6, 12, 686, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 7/12
addi$t0,$t3,252
$t0 = 1404

Clock Cycle 4881:
 Current CPU Blocking 
(sw, 52, 0, 7, 12, 686, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 8/12
addi$t0,$t0,200
$t0 = 1604

Clock Cycle 4882:
 Current CPU Blocking 
(sw, 52, 0, 8, 12, 686, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 9/12
DRAM Request(Write) Issued for sw 1744 1604 on Line 695

Clock Cycle 4883:
 Current CPU Blocking 
(sw, 52, 0, 9, 12, 686, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(sw, 1744, 1604, 0, 0, 695, )
Completed 10/12
DRAM Request(Write) Issued for sw 648 1152 on Line 696

Clock Cycle 4884:
 Current CPU Blocking 
(sw, 52, 0, 10, 12, 686, )(sw, 648, 1152, 0, 0, 696, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(sw, 1744, 1604, 0, 0, 695, )
Completed 11/12
addi$t3,$t3,1008
$t3 = 2160

Clock Cycle 4885:
 Current CPU Blocking 
(sw, 52, 0, 11, 12, 686, )(sw, 648, 1152, 0, 0, 696, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(sw, 1744, 1604, 0, 0, 695, )
Completed 12/12
Finished Instruction sw 52 0 on Line 686
DRAM Request(Read) Issued for lw 1984 $t3 on Line 698

Clock Cycle 4886:
 Current CPU Blocking 
(sw, 648, 1152, 0, 0, 696, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(sw, 1744, 1604, 0, 0, 695, )(lw, 1984, $t3, 0, 0, 698, )
Started sw 648 1152 on Line 696
Completed 1/2
DRAM Request(Read) Issued for lw 1828 $t4 on Line 699

Clock Cycle 4887:
 Current CPU Blocking 
(sw, 648, 1152, 1, 2, 696, )(sw, 3652, 440, 0, 0, 689, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(sw, 1744, 1604, 0, 0, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 2/2
Finished Instruction sw 648 1152 on Line 696

Clock Cycle 4888:
 Current CPU Blocking $t3
(sw, 3652, 440, 0, 0, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Started sw 3652 440 on Line 689
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 4889:
 Current CPU Blocking $t3
(sw, 3652, 440, 1, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 2/22

Clock Cycle 4890:
 Current CPU Blocking $t3
(sw, 3652, 440, 2, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 3/22

Clock Cycle 4891:
 Current CPU Blocking $t3
(sw, 3652, 440, 3, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 4/22

Clock Cycle 4892:
 Current CPU Blocking $t3
(sw, 3652, 440, 4, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 5/22

Clock Cycle 4893:
 Current CPU Blocking $t3
(sw, 3652, 440, 5, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 6/22

Clock Cycle 4894:
 Current CPU Blocking $t3
(sw, 3652, 440, 6, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 7/22

Clock Cycle 4895:
 Current CPU Blocking $t3
(sw, 3652, 440, 7, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 8/22

Clock Cycle 4896:
 Current CPU Blocking $t3
(sw, 3652, 440, 8, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 9/22

Clock Cycle 4897:
 Current CPU Blocking $t3
(sw, 3652, 440, 9, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 10/22
Memory at 648 = 1152

Clock Cycle 4898:
 Current CPU Blocking $t3
(sw, 3652, 440, 10, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 11/22

Clock Cycle 4899:
 Current CPU Blocking $t3
(sw, 3652, 440, 11, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 12/22

Clock Cycle 4900:
 Current CPU Blocking $t3
(sw, 3652, 440, 12, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 13/22

Clock Cycle 4901:
 Current CPU Blocking $t3
(sw, 3652, 440, 13, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 14/22

Clock Cycle 4902:
 Current CPU Blocking $t3
(sw, 3652, 440, 14, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 15/22

Clock Cycle 4903:
 Current CPU Blocking $t3
(sw, 3652, 440, 15, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 16/22

Clock Cycle 4904:
 Current CPU Blocking $t3
(sw, 3652, 440, 16, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 17/22

Clock Cycle 4905:
 Current CPU Blocking $t3
(sw, 3652, 440, 17, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 18/22

Clock Cycle 4906:
 Current CPU Blocking $t3
(sw, 3652, 440, 18, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 19/22

Clock Cycle 4907:
 Current CPU Blocking $t3
(sw, 3652, 440, 19, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 20/22

Clock Cycle 4908:
 Current CPU Blocking $t3
(sw, 3652, 440, 20, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 21/22

Clock Cycle 4909:
 Current CPU Blocking $t3
(sw, 3652, 440, 21, 22, 689, )(sw, 1744, 1604, 0, 0, 695, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )
Completed 22/22
Finished Instruction sw 3652 440 on Line 689

Clock Cycle 4910:
 Current CPU Blocking $t3
(sw, 1744, 1604, 0, 0, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Started sw 1744 1604 on Line 695
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4911:
 Current CPU Blocking $t3
(sw, 1744, 1604, 1, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 2/22

Clock Cycle 4912:
 Current CPU Blocking $t3
(sw, 1744, 1604, 2, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 3/22

Clock Cycle 4913:
 Current CPU Blocking $t3
(sw, 1744, 1604, 3, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 4/22

Clock Cycle 4914:
 Current CPU Blocking $t3
(sw, 1744, 1604, 4, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 5/22

Clock Cycle 4915:
 Current CPU Blocking $t3
(sw, 1744, 1604, 5, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 6/22

Clock Cycle 4916:
 Current CPU Blocking $t3
(sw, 1744, 1604, 6, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 7/22

Clock Cycle 4917:
 Current CPU Blocking $t3
(sw, 1744, 1604, 7, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 8/22

Clock Cycle 4918:
 Current CPU Blocking $t3
(sw, 1744, 1604, 8, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 9/22

Clock Cycle 4919:
 Current CPU Blocking $t3
(sw, 1744, 1604, 9, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 10/22
Memory at 3652 = 440

Clock Cycle 4920:
 Current CPU Blocking $t3
(sw, 1744, 1604, 10, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 11/22

Clock Cycle 4921:
 Current CPU Blocking $t3
(sw, 1744, 1604, 11, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 12/22

Clock Cycle 4922:
 Current CPU Blocking $t3
(sw, 1744, 1604, 12, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 13/22

Clock Cycle 4923:
 Current CPU Blocking $t3
(sw, 1744, 1604, 13, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 14/22

Clock Cycle 4924:
 Current CPU Blocking $t3
(sw, 1744, 1604, 14, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 15/22

Clock Cycle 4925:
 Current CPU Blocking $t3
(sw, 1744, 1604, 15, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 16/22

Clock Cycle 4926:
 Current CPU Blocking $t3
(sw, 1744, 1604, 16, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 17/22

Clock Cycle 4927:
 Current CPU Blocking $t3
(sw, 1744, 1604, 17, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 18/22

Clock Cycle 4928:
 Current CPU Blocking $t3
(sw, 1744, 1604, 18, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 19/22

Clock Cycle 4929:
 Current CPU Blocking $t3
(sw, 1744, 1604, 19, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 20/22

Clock Cycle 4930:
 Current CPU Blocking $t3
(sw, 1744, 1604, 20, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 21/22

Clock Cycle 4931:
 Current CPU Blocking $t3
(sw, 1744, 1604, 21, 22, 695, )(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 22/22
Finished Instruction sw 1744 1604 on Line 695

Clock Cycle 4932:
 Current CPU Blocking $t3
(lw, 1984, $t3, 0, 0, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Started lw 1984 $t3 on Line 698
Completed 1/2

Clock Cycle 4933:
 Current CPU Blocking $t3
(lw, 1984, $t3, 1, 2, 698, )(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1984 $t3 on Line 698

Clock Cycle 4934:
 Current CPU Blocking $t3
(lw, 1828, $t4, 0, 0, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Started lw 1828 $t4 on Line 699
Completed 1/2
addi$t3,$t3,1772
$t3 = 1772

Clock Cycle 4935:
 Current CPU Blocking 
(lw, 1828, $t4, 1, 2, 699, )(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1828 $t4 on Line 699

Clock Cycle 4936:
 Current CPU Blocking $t4
(sw, 2608, 2848, 0, 0, 690, )(sw, 2428, 2848, 0, 0, 691, )
Started sw 2608 2848 on Line 690
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1580 $t4 on Line 701

Clock Cycle 4937:
 Current CPU Blocking 
(sw, 2608, 2848, 1, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 2/22

Clock Cycle 4938:
 Current CPU Blocking $t4
(sw, 2608, 2848, 2, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 3/22

Clock Cycle 4939:
 Current CPU Blocking $t4
(sw, 2608, 2848, 3, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 4/22

Clock Cycle 4940:
 Current CPU Blocking $t4
(sw, 2608, 2848, 4, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 5/22

Clock Cycle 4941:
 Current CPU Blocking $t4
(sw, 2608, 2848, 5, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 6/22

Clock Cycle 4942:
 Current CPU Blocking $t4
(sw, 2608, 2848, 6, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 7/22

Clock Cycle 4943:
 Current CPU Blocking $t4
(sw, 2608, 2848, 7, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 8/22

Clock Cycle 4944:
 Current CPU Blocking $t4
(sw, 2608, 2848, 8, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 9/22

Clock Cycle 4945:
 Current CPU Blocking $t4
(sw, 2608, 2848, 9, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 10/22
Memory at 1744 = 1604

Clock Cycle 4946:
 Current CPU Blocking $t4
(sw, 2608, 2848, 10, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 11/22

Clock Cycle 4947:
 Current CPU Blocking $t4
(sw, 2608, 2848, 11, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 12/22

Clock Cycle 4948:
 Current CPU Blocking $t4
(sw, 2608, 2848, 12, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 13/22

Clock Cycle 4949:
 Current CPU Blocking $t4
(sw, 2608, 2848, 13, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 14/22

Clock Cycle 4950:
 Current CPU Blocking $t4
(sw, 2608, 2848, 14, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 15/22

Clock Cycle 4951:
 Current CPU Blocking $t4
(sw, 2608, 2848, 15, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 16/22

Clock Cycle 4952:
 Current CPU Blocking $t4
(sw, 2608, 2848, 16, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 17/22

Clock Cycle 4953:
 Current CPU Blocking $t4
(sw, 2608, 2848, 17, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 18/22

Clock Cycle 4954:
 Current CPU Blocking $t4
(sw, 2608, 2848, 18, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 19/22

Clock Cycle 4955:
 Current CPU Blocking $t4
(sw, 2608, 2848, 19, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 20/22

Clock Cycle 4956:
 Current CPU Blocking $t4
(sw, 2608, 2848, 20, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 21/22

Clock Cycle 4957:
 Current CPU Blocking $t4
(sw, 2608, 2848, 21, 22, 690, )(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 22/22
Finished Instruction sw 2608 2848 on Line 690

Clock Cycle 4958:
 Current CPU Blocking $t4
(sw, 2428, 2848, 0, 0, 691, )(lw, 1580, $t4, 0, 0, 701, )
Started sw 2428 2848 on Line 691
Completed 1/2

Clock Cycle 4959:
 Current CPU Blocking $t4
(sw, 2428, 2848, 1, 2, 691, )(lw, 1580, $t4, 0, 0, 701, )
Completed 2/2
Finished Instruction sw 2428 2848 on Line 691

Clock Cycle 4960:
 Current CPU Blocking $t4
(lw, 1580, $t4, 0, 0, 701, )
Started lw 1580 $t4 on Line 701
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 4961:
 Current CPU Blocking $t4
(lw, 1580, $t4, 1, 22, 701, )
Completed 2/22

Clock Cycle 4962:
 Current CPU Blocking $t4
(lw, 1580, $t4, 2, 22, 701, )
Completed 3/22

Clock Cycle 4963:
 Current CPU Blocking $t4
(lw, 1580, $t4, 3, 22, 701, )
Completed 4/22

Clock Cycle 4964:
 Current CPU Blocking $t4
(lw, 1580, $t4, 4, 22, 701, )
Completed 5/22

Clock Cycle 4965:
 Current CPU Blocking $t4
(lw, 1580, $t4, 5, 22, 701, )
Completed 6/22

Clock Cycle 4966:
 Current CPU Blocking $t4
(lw, 1580, $t4, 6, 22, 701, )
Completed 7/22

Clock Cycle 4967:
 Current CPU Blocking $t4
(lw, 1580, $t4, 7, 22, 701, )
Completed 8/22

Clock Cycle 4968:
 Current CPU Blocking $t4
(lw, 1580, $t4, 8, 22, 701, )
Completed 9/22

Clock Cycle 4969:
 Current CPU Blocking $t4
(lw, 1580, $t4, 9, 22, 701, )
Completed 10/22
Memory at 2428 = 2848
Memory at 2608 = 2848

Clock Cycle 4970:
 Current CPU Blocking $t4
(lw, 1580, $t4, 10, 22, 701, )
Completed 11/22

Clock Cycle 4971:
 Current CPU Blocking $t4
(lw, 1580, $t4, 11, 22, 701, )
Completed 12/22

Clock Cycle 4972:
 Current CPU Blocking $t4
(lw, 1580, $t4, 12, 22, 701, )
Completed 13/22

Clock Cycle 4973:
 Current CPU Blocking $t4
(lw, 1580, $t4, 13, 22, 701, )
Completed 14/22

Clock Cycle 4974:
 Current CPU Blocking $t4
(lw, 1580, $t4, 14, 22, 701, )
Completed 15/22

Clock Cycle 4975:
 Current CPU Blocking $t4
(lw, 1580, $t4, 15, 22, 701, )
Completed 16/22

Clock Cycle 4976:
 Current CPU Blocking $t4
(lw, 1580, $t4, 16, 22, 701, )
Completed 17/22

Clock Cycle 4977:
 Current CPU Blocking $t4
(lw, 1580, $t4, 17, 22, 701, )
Completed 18/22

Clock Cycle 4978:
 Current CPU Blocking $t4
(lw, 1580, $t4, 18, 22, 701, )
Completed 19/22

Clock Cycle 4979:
 Current CPU Blocking $t4
(lw, 1580, $t4, 19, 22, 701, )
Completed 20/22

Clock Cycle 4980:
 Current CPU Blocking $t4
(lw, 1580, $t4, 20, 22, 701, )
Completed 21/22

Clock Cycle 4981:
 Current CPU Blocking $t4
(lw, 1580, $t4, 21, 22, 701, )
Completed 22/22
$t4 = 4412
Finished Instruction lw 1580 $t4 on Line 701

Clock Cycle 4982:
 Current CPU Blocking $t4

addi$t1,$t4,252
$t1 = 4664

Clock Cycle 4983:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3852 2848 on Line 703

Clock Cycle 4984:
 Current CPU Blocking 
(sw, 3852, 2848, 0, 0, 703, )
Started sw 3852 2848 on Line 703
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2180 4412 on Line 704

Clock Cycle 4985:
 Current CPU Blocking 
(sw, 3852, 2848, 1, 12, 703, )(sw, 2180, 4412, 0, 0, 704, )
Completed 2/12
addi$t3,$t0,1592
$t3 = 3196

Clock Cycle 4986:
 Current CPU Blocking 
(sw, 3852, 2848, 2, 12, 703, )(sw, 2180, 4412, 0, 0, 704, )
Completed 3/12
addi$t4,$t4,3164
$t4 = 7576

Clock Cycle 4987:
 Current CPU Blocking 
(sw, 3852, 2848, 3, 12, 703, )(sw, 2180, 4412, 0, 0, 704, )
Completed 4/12
DRAM Request(Read) Issued for lw 2652 $t2 on Line 707

Clock Cycle 4988:
 Current CPU Blocking 
(sw, 3852, 2848, 4, 12, 703, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )
Completed 5/12
DRAM Request(Write) Issued for sw 1268 3196 on Line 708

Clock Cycle 4989:
 Current CPU Blocking 
(sw, 3852, 2848, 5, 12, 703, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )
Completed 6/12
DRAM Request(Write) Issued for sw 3860 7576 on Line 709

Clock Cycle 4990:
 Current CPU Blocking 
(sw, 3852, 2848, 6, 12, 703, )(sw, 3860, 7576, 0, 0, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )
Completed 7/12
DRAM Request(Read) Issued for lw 692 $t1 on Line 710

Clock Cycle 4991:
 Current CPU Blocking 
(sw, 3852, 2848, 7, 12, 703, )(sw, 3860, 7576, 0, 0, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 8/12

Clock Cycle 4992:
 Current CPU Blocking $t2
(sw, 3852, 2848, 8, 12, 703, )(sw, 3860, 7576, 0, 0, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 9/12

Clock Cycle 4993:
 Current CPU Blocking $t2
(sw, 3852, 2848, 9, 12, 703, )(sw, 3860, 7576, 0, 0, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 10/12

Clock Cycle 4994:
 Current CPU Blocking $t2
(sw, 3852, 2848, 10, 12, 703, )(sw, 3860, 7576, 0, 0, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 11/12

Clock Cycle 4995:
 Current CPU Blocking $t2
(sw, 3852, 2848, 11, 12, 703, )(sw, 3860, 7576, 0, 0, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 12/12
Finished Instruction sw 3852 2848 on Line 703

Clock Cycle 4996:
 Current CPU Blocking $t2
(sw, 3860, 7576, 0, 0, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Started sw 3860 7576 on Line 709
Completed 1/2

Clock Cycle 4997:
 Current CPU Blocking $t2
(sw, 3860, 7576, 1, 2, 709, )(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 2/2
Finished Instruction sw 3860 7576 on Line 709

Clock Cycle 4998:
 Current CPU Blocking $t2
(sw, 2180, 4412, 0, 0, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Started sw 2180 4412 on Line 704
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 4999:
 Current CPU Blocking $t2
(sw, 2180, 4412, 1, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 2/22

Clock Cycle 5000:
 Current CPU Blocking $t2
(sw, 2180, 4412, 2, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 3/22

Clock Cycle 5001:
 Current CPU Blocking $t2
(sw, 2180, 4412, 3, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 4/22

Clock Cycle 5002:
 Current CPU Blocking $t2
(sw, 2180, 4412, 4, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 5/22

Clock Cycle 5003:
 Current CPU Blocking $t2
(sw, 2180, 4412, 5, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 6/22

Clock Cycle 5004:
 Current CPU Blocking $t2
(sw, 2180, 4412, 6, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 7/22

Clock Cycle 5005:
 Current CPU Blocking $t2
(sw, 2180, 4412, 7, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 8/22

Clock Cycle 5006:
 Current CPU Blocking $t2
(sw, 2180, 4412, 8, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 9/22

Clock Cycle 5007:
 Current CPU Blocking $t2
(sw, 2180, 4412, 9, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 10/22
Memory at 3852 = 2848
Memory at 3860 = 7576

Clock Cycle 5008:
 Current CPU Blocking $t2
(sw, 2180, 4412, 10, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 11/22

Clock Cycle 5009:
 Current CPU Blocking $t2
(sw, 2180, 4412, 11, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 12/22

Clock Cycle 5010:
 Current CPU Blocking $t2
(sw, 2180, 4412, 12, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 13/22

Clock Cycle 5011:
 Current CPU Blocking $t2
(sw, 2180, 4412, 13, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 14/22

Clock Cycle 5012:
 Current CPU Blocking $t2
(sw, 2180, 4412, 14, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 15/22

Clock Cycle 5013:
 Current CPU Blocking $t2
(sw, 2180, 4412, 15, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 16/22

Clock Cycle 5014:
 Current CPU Blocking $t2
(sw, 2180, 4412, 16, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 17/22

Clock Cycle 5015:
 Current CPU Blocking $t2
(sw, 2180, 4412, 17, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 18/22

Clock Cycle 5016:
 Current CPU Blocking $t2
(sw, 2180, 4412, 18, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 19/22

Clock Cycle 5017:
 Current CPU Blocking $t2
(sw, 2180, 4412, 19, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 20/22

Clock Cycle 5018:
 Current CPU Blocking $t2
(sw, 2180, 4412, 20, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 21/22

Clock Cycle 5019:
 Current CPU Blocking $t2
(sw, 2180, 4412, 21, 22, 704, )(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 22/22
Finished Instruction sw 2180 4412 on Line 704

Clock Cycle 5020:
 Current CPU Blocking $t2
(lw, 2652, $t2, 0, 0, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Started lw 2652 $t2 on Line 707
Completed 1/2

Clock Cycle 5021:
 Current CPU Blocking $t2
(lw, 2652, $t2, 1, 2, 707, )(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2652 $t2 on Line 707

Clock Cycle 5022:
 Current CPU Blocking $t2
(sw, 1268, 3196, 0, 0, 708, )(lw, 692, $t1, 0, 0, 710, )
Started sw 1268 3196 on Line 708
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2876 $t2 on Line 711

Clock Cycle 5023:
 Current CPU Blocking 
(sw, 1268, 3196, 1, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 2/22

Clock Cycle 5024:
 Current CPU Blocking $t1
(sw, 1268, 3196, 2, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 3/22

Clock Cycle 5025:
 Current CPU Blocking $t1
(sw, 1268, 3196, 3, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 4/22

Clock Cycle 5026:
 Current CPU Blocking $t1
(sw, 1268, 3196, 4, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 5/22

Clock Cycle 5027:
 Current CPU Blocking $t1
(sw, 1268, 3196, 5, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 6/22

Clock Cycle 5028:
 Current CPU Blocking $t1
(sw, 1268, 3196, 6, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 7/22

Clock Cycle 5029:
 Current CPU Blocking $t1
(sw, 1268, 3196, 7, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 8/22

Clock Cycle 5030:
 Current CPU Blocking $t1
(sw, 1268, 3196, 8, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 9/22

Clock Cycle 5031:
 Current CPU Blocking $t1
(sw, 1268, 3196, 9, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 10/22
Memory at 2180 = 4412

Clock Cycle 5032:
 Current CPU Blocking $t1
(sw, 1268, 3196, 10, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 11/22

Clock Cycle 5033:
 Current CPU Blocking $t1
(sw, 1268, 3196, 11, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 12/22

Clock Cycle 5034:
 Current CPU Blocking $t1
(sw, 1268, 3196, 12, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 13/22

Clock Cycle 5035:
 Current CPU Blocking $t1
(sw, 1268, 3196, 13, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 14/22

Clock Cycle 5036:
 Current CPU Blocking $t1
(sw, 1268, 3196, 14, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 15/22

Clock Cycle 5037:
 Current CPU Blocking $t1
(sw, 1268, 3196, 15, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 16/22

Clock Cycle 5038:
 Current CPU Blocking $t1
(sw, 1268, 3196, 16, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 17/22

Clock Cycle 5039:
 Current CPU Blocking $t1
(sw, 1268, 3196, 17, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 18/22

Clock Cycle 5040:
 Current CPU Blocking $t1
(sw, 1268, 3196, 18, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 19/22

Clock Cycle 5041:
 Current CPU Blocking $t1
(sw, 1268, 3196, 19, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 20/22

Clock Cycle 5042:
 Current CPU Blocking $t1
(sw, 1268, 3196, 20, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 21/22

Clock Cycle 5043:
 Current CPU Blocking $t1
(sw, 1268, 3196, 21, 22, 708, )(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 22/22
Finished Instruction sw 1268 3196 on Line 708

Clock Cycle 5044:
 Current CPU Blocking $t1
(lw, 692, $t1, 0, 0, 710, )(lw, 2876, $t2, 0, 0, 711, )
Started lw 692 $t1 on Line 710
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5045:
 Current CPU Blocking $t1
(lw, 692, $t1, 1, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 2/22

Clock Cycle 5046:
 Current CPU Blocking $t1
(lw, 692, $t1, 2, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 3/22

Clock Cycle 5047:
 Current CPU Blocking $t1
(lw, 692, $t1, 3, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 4/22

Clock Cycle 5048:
 Current CPU Blocking $t1
(lw, 692, $t1, 4, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 5/22

Clock Cycle 5049:
 Current CPU Blocking $t1
(lw, 692, $t1, 5, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 6/22

Clock Cycle 5050:
 Current CPU Blocking $t1
(lw, 692, $t1, 6, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 7/22

Clock Cycle 5051:
 Current CPU Blocking $t1
(lw, 692, $t1, 7, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 8/22

Clock Cycle 5052:
 Current CPU Blocking $t1
(lw, 692, $t1, 8, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 9/22

Clock Cycle 5053:
 Current CPU Blocking $t1
(lw, 692, $t1, 9, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 10/22
Memory at 1268 = 3196

Clock Cycle 5054:
 Current CPU Blocking $t1
(lw, 692, $t1, 10, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 11/22

Clock Cycle 5055:
 Current CPU Blocking $t1
(lw, 692, $t1, 11, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 12/22

Clock Cycle 5056:
 Current CPU Blocking $t1
(lw, 692, $t1, 12, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 13/22

Clock Cycle 5057:
 Current CPU Blocking $t1
(lw, 692, $t1, 13, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 14/22

Clock Cycle 5058:
 Current CPU Blocking $t1
(lw, 692, $t1, 14, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 15/22

Clock Cycle 5059:
 Current CPU Blocking $t1
(lw, 692, $t1, 15, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 16/22

Clock Cycle 5060:
 Current CPU Blocking $t1
(lw, 692, $t1, 16, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 17/22

Clock Cycle 5061:
 Current CPU Blocking $t1
(lw, 692, $t1, 17, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 18/22

Clock Cycle 5062:
 Current CPU Blocking $t1
(lw, 692, $t1, 18, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 19/22

Clock Cycle 5063:
 Current CPU Blocking $t1
(lw, 692, $t1, 19, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 20/22

Clock Cycle 5064:
 Current CPU Blocking $t1
(lw, 692, $t1, 20, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 21/22

Clock Cycle 5065:
 Current CPU Blocking $t1
(lw, 692, $t1, 21, 22, 710, )(lw, 2876, $t2, 0, 0, 711, )
Completed 22/22
$t1 = 0
Finished Instruction lw 692 $t1 on Line 710

Clock Cycle 5066:
 Current CPU Blocking $t1
(lw, 2876, $t2, 0, 0, 711, )
Started lw 2876 $t2 on Line 711
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t1,3992
$t1 = 3992

Clock Cycle 5067:
 Current CPU Blocking 
(lw, 2876, $t2, 1, 12, 711, )
Completed 2/12

Clock Cycle 5068:
 Current CPU Blocking $t2
(lw, 2876, $t2, 2, 12, 711, )
Completed 3/12

Clock Cycle 5069:
 Current CPU Blocking $t2
(lw, 2876, $t2, 3, 12, 711, )
Completed 4/12

Clock Cycle 5070:
 Current CPU Blocking $t2
(lw, 2876, $t2, 4, 12, 711, )
Completed 5/12

Clock Cycle 5071:
 Current CPU Blocking $t2
(lw, 2876, $t2, 5, 12, 711, )
Completed 6/12

Clock Cycle 5072:
 Current CPU Blocking $t2
(lw, 2876, $t2, 6, 12, 711, )
Completed 7/12

Clock Cycle 5073:
 Current CPU Blocking $t2
(lw, 2876, $t2, 7, 12, 711, )
Completed 8/12

Clock Cycle 5074:
 Current CPU Blocking $t2
(lw, 2876, $t2, 8, 12, 711, )
Completed 9/12

Clock Cycle 5075:
 Current CPU Blocking $t2
(lw, 2876, $t2, 9, 12, 711, )
Completed 10/12

Clock Cycle 5076:
 Current CPU Blocking $t2
(lw, 2876, $t2, 10, 12, 711, )
Completed 11/12

Clock Cycle 5077:
 Current CPU Blocking $t2
(lw, 2876, $t2, 11, 12, 711, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2876 $t2 on Line 711

Clock Cycle 5078:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 3436 0 on Line 713

Clock Cycle 5079:
 Current CPU Blocking 
(sw, 3436, 0, 0, 0, 713, )
Started sw 3436 0 on Line 713
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3728 7576 on Line 714

Clock Cycle 5080:
 Current CPU Blocking 
(sw, 3436, 0, 1, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )
Completed 2/12
addi$t3,$t2,2784
$t3 = 2784

Clock Cycle 5081:
 Current CPU Blocking 
(sw, 3436, 0, 2, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )
Completed 3/12
addi$t1,$t3,0
$t1 = 2784

Clock Cycle 5082:
 Current CPU Blocking 
(sw, 3436, 0, 3, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )
Completed 4/12
DRAM Request(Write) Issued for sw 2768 2784 on Line 717

Clock Cycle 5083:
 Current CPU Blocking 
(sw, 3436, 0, 4, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )
Completed 5/12
addi$t0,$t4,1872
$t0 = 9448

Clock Cycle 5084:
 Current CPU Blocking 
(sw, 3436, 0, 5, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )
Completed 6/12
DRAM Request(Read) Issued for lw 2232 $t0 on Line 719

Clock Cycle 5085:
 Current CPU Blocking 
(sw, 3436, 0, 6, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )
Completed 7/12
DRAM Request(Write) Issued for sw 436 7576 on Line 720

Clock Cycle 5086:
 Current CPU Blocking 
(sw, 3436, 0, 7, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 8/12

Clock Cycle 5087:
 Current CPU Blocking $t0
(sw, 3436, 0, 8, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 9/12

Clock Cycle 5088:
 Current CPU Blocking $t0
(sw, 3436, 0, 9, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 10/12

Clock Cycle 5089:
 Current CPU Blocking $t0
(sw, 3436, 0, 10, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 11/12

Clock Cycle 5090:
 Current CPU Blocking $t0
(sw, 3436, 0, 11, 12, 713, )(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 12/12
Finished Instruction sw 3436 0 on Line 713

Clock Cycle 5091:
 Current CPU Blocking $t0
(sw, 3728, 7576, 0, 0, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Started sw 3728 7576 on Line 714
Completed 1/2

Clock Cycle 5092:
 Current CPU Blocking $t0
(sw, 3728, 7576, 1, 2, 714, )(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 2/2
Finished Instruction sw 3728 7576 on Line 714

Clock Cycle 5093:
 Current CPU Blocking $t0
(sw, 2768, 2784, 0, 0, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Started sw 2768 2784 on Line 717
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5094:
 Current CPU Blocking $t0
(sw, 2768, 2784, 1, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 2/22

Clock Cycle 5095:
 Current CPU Blocking $t0
(sw, 2768, 2784, 2, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 3/22

Clock Cycle 5096:
 Current CPU Blocking $t0
(sw, 2768, 2784, 3, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 4/22

Clock Cycle 5097:
 Current CPU Blocking $t0
(sw, 2768, 2784, 4, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 5/22

Clock Cycle 5098:
 Current CPU Blocking $t0
(sw, 2768, 2784, 5, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 6/22

Clock Cycle 5099:
 Current CPU Blocking $t0
(sw, 2768, 2784, 6, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 7/22

Clock Cycle 5100:
 Current CPU Blocking $t0
(sw, 2768, 2784, 7, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 8/22

Clock Cycle 5101:
 Current CPU Blocking $t0
(sw, 2768, 2784, 8, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 9/22

Clock Cycle 5102:
 Current CPU Blocking $t0
(sw, 2768, 2784, 9, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 10/22
Memory at 3728 = 7576

Clock Cycle 5103:
 Current CPU Blocking $t0
(sw, 2768, 2784, 10, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 11/22

Clock Cycle 5104:
 Current CPU Blocking $t0
(sw, 2768, 2784, 11, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 12/22

Clock Cycle 5105:
 Current CPU Blocking $t0
(sw, 2768, 2784, 12, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 13/22

Clock Cycle 5106:
 Current CPU Blocking $t0
(sw, 2768, 2784, 13, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 14/22

Clock Cycle 5107:
 Current CPU Blocking $t0
(sw, 2768, 2784, 14, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 15/22

Clock Cycle 5108:
 Current CPU Blocking $t0
(sw, 2768, 2784, 15, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 16/22

Clock Cycle 5109:
 Current CPU Blocking $t0
(sw, 2768, 2784, 16, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 17/22

Clock Cycle 5110:
 Current CPU Blocking $t0
(sw, 2768, 2784, 17, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 18/22

Clock Cycle 5111:
 Current CPU Blocking $t0
(sw, 2768, 2784, 18, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 19/22

Clock Cycle 5112:
 Current CPU Blocking $t0
(sw, 2768, 2784, 19, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 20/22

Clock Cycle 5113:
 Current CPU Blocking $t0
(sw, 2768, 2784, 20, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 21/22

Clock Cycle 5114:
 Current CPU Blocking $t0
(sw, 2768, 2784, 21, 22, 717, )(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 22/22
Finished Instruction sw 2768 2784 on Line 717

Clock Cycle 5115:
 Current CPU Blocking $t0
(lw, 2232, $t0, 0, 0, 719, )(sw, 436, 7576, 0, 0, 720, )
Started lw 2232 $t0 on Line 719
Completed 1/2

Clock Cycle 5116:
 Current CPU Blocking $t0
(lw, 2232, $t0, 1, 2, 719, )(sw, 436, 7576, 0, 0, 720, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2232 $t0 on Line 719

Clock Cycle 5117:
 Current CPU Blocking $t0
(sw, 436, 7576, 0, 0, 720, )
Started sw 436 7576 on Line 720
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t4,$t0,3720
$t4 = 3720

Clock Cycle 5118:
 Current CPU Blocking 
(sw, 436, 7576, 1, 22, 720, )
Completed 2/22
DRAM Request(Read) Issued for lw 896 $t4 on Line 722

Clock Cycle 5119:
 Current CPU Blocking 
(sw, 436, 7576, 2, 22, 720, )(lw, 896, $t4, 0, 0, 722, )
Completed 3/22
DRAM Request(Read) Issued for lw 1428 $t3 on Line 723

Clock Cycle 5120:
 Current CPU Blocking 
(sw, 436, 7576, 3, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 4/22

Clock Cycle 5121:
 Current CPU Blocking $t3
(sw, 436, 7576, 4, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 5/22

Clock Cycle 5122:
 Current CPU Blocking $t3
(sw, 436, 7576, 5, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 6/22

Clock Cycle 5123:
 Current CPU Blocking $t3
(sw, 436, 7576, 6, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 7/22

Clock Cycle 5124:
 Current CPU Blocking $t3
(sw, 436, 7576, 7, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 8/22

Clock Cycle 5125:
 Current CPU Blocking $t3
(sw, 436, 7576, 8, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 9/22

Clock Cycle 5126:
 Current CPU Blocking $t3
(sw, 436, 7576, 9, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 10/22
Memory at 2768 = 2784

Clock Cycle 5127:
 Current CPU Blocking $t3
(sw, 436, 7576, 10, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 11/22

Clock Cycle 5128:
 Current CPU Blocking $t3
(sw, 436, 7576, 11, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 12/22

Clock Cycle 5129:
 Current CPU Blocking $t3
(sw, 436, 7576, 12, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 13/22

Clock Cycle 5130:
 Current CPU Blocking $t3
(sw, 436, 7576, 13, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 14/22

Clock Cycle 5131:
 Current CPU Blocking $t3
(sw, 436, 7576, 14, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 15/22

Clock Cycle 5132:
 Current CPU Blocking $t3
(sw, 436, 7576, 15, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 16/22

Clock Cycle 5133:
 Current CPU Blocking $t3
(sw, 436, 7576, 16, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 17/22

Clock Cycle 5134:
 Current CPU Blocking $t3
(sw, 436, 7576, 17, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 18/22

Clock Cycle 5135:
 Current CPU Blocking $t3
(sw, 436, 7576, 18, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 19/22

Clock Cycle 5136:
 Current CPU Blocking $t3
(sw, 436, 7576, 19, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 20/22

Clock Cycle 5137:
 Current CPU Blocking $t3
(sw, 436, 7576, 20, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 21/22

Clock Cycle 5138:
 Current CPU Blocking $t3
(sw, 436, 7576, 21, 22, 720, )(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 22/22
Finished Instruction sw 436 7576 on Line 720

Clock Cycle 5139:
 Current CPU Blocking $t3
(lw, 896, $t4, 0, 0, 722, )(lw, 1428, $t3, 0, 0, 723, )
Started lw 896 $t4 on Line 722
Completed 1/2

Clock Cycle 5140:
 Current CPU Blocking $t3
(lw, 896, $t4, 1, 2, 722, )(lw, 1428, $t3, 0, 0, 723, )
Completed 2/2
$t4 = 0
Finished Instruction lw 896 $t4 on Line 722

Clock Cycle 5141:
 Current CPU Blocking $t3
(lw, 1428, $t3, 0, 0, 723, )
Started lw 1428 $t3 on Line 723
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5142:
 Current CPU Blocking $t3
(lw, 1428, $t3, 1, 22, 723, )
Completed 2/22

Clock Cycle 5143:
 Current CPU Blocking $t3
(lw, 1428, $t3, 2, 22, 723, )
Completed 3/22

Clock Cycle 5144:
 Current CPU Blocking $t3
(lw, 1428, $t3, 3, 22, 723, )
Completed 4/22

Clock Cycle 5145:
 Current CPU Blocking $t3
(lw, 1428, $t3, 4, 22, 723, )
Completed 5/22

Clock Cycle 5146:
 Current CPU Blocking $t3
(lw, 1428, $t3, 5, 22, 723, )
Completed 6/22

Clock Cycle 5147:
 Current CPU Blocking $t3
(lw, 1428, $t3, 6, 22, 723, )
Completed 7/22

Clock Cycle 5148:
 Current CPU Blocking $t3
(lw, 1428, $t3, 7, 22, 723, )
Completed 8/22

Clock Cycle 5149:
 Current CPU Blocking $t3
(lw, 1428, $t3, 8, 22, 723, )
Completed 9/22

Clock Cycle 5150:
 Current CPU Blocking $t3
(lw, 1428, $t3, 9, 22, 723, )
Completed 10/22
Memory at 436 = 7576

Clock Cycle 5151:
 Current CPU Blocking $t3
(lw, 1428, $t3, 10, 22, 723, )
Completed 11/22

Clock Cycle 5152:
 Current CPU Blocking $t3
(lw, 1428, $t3, 11, 22, 723, )
Completed 12/22

Clock Cycle 5153:
 Current CPU Blocking $t3
(lw, 1428, $t3, 12, 22, 723, )
Completed 13/22

Clock Cycle 5154:
 Current CPU Blocking $t3
(lw, 1428, $t3, 13, 22, 723, )
Completed 14/22

Clock Cycle 5155:
 Current CPU Blocking $t3
(lw, 1428, $t3, 14, 22, 723, )
Completed 15/22

Clock Cycle 5156:
 Current CPU Blocking $t3
(lw, 1428, $t3, 15, 22, 723, )
Completed 16/22

Clock Cycle 5157:
 Current CPU Blocking $t3
(lw, 1428, $t3, 16, 22, 723, )
Completed 17/22

Clock Cycle 5158:
 Current CPU Blocking $t3
(lw, 1428, $t3, 17, 22, 723, )
Completed 18/22

Clock Cycle 5159:
 Current CPU Blocking $t3
(lw, 1428, $t3, 18, 22, 723, )
Completed 19/22

Clock Cycle 5160:
 Current CPU Blocking $t3
(lw, 1428, $t3, 19, 22, 723, )
Completed 20/22

Clock Cycle 5161:
 Current CPU Blocking $t3
(lw, 1428, $t3, 20, 22, 723, )
Completed 21/22

Clock Cycle 5162:
 Current CPU Blocking $t3
(lw, 1428, $t3, 21, 22, 723, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1428 $t3 on Line 723

Clock Cycle 5163:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 2716 0 on Line 724

Clock Cycle 5164:
 Current CPU Blocking 
(sw, 2716, 0, 0, 0, 724, )
Started sw 2716 0 on Line 724
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1688 $t4 on Line 725

Clock Cycle 5165:
 Current CPU Blocking 
(sw, 2716, 0, 1, 12, 724, )(lw, 1688, $t4, 0, 0, 725, )
Completed 2/12
DRAM Request(Write) Issued for sw 1508 0 on Line 726

Clock Cycle 5166:
 Current CPU Blocking 
(sw, 2716, 0, 2, 12, 724, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )
Completed 3/12
addi$t1,$t1,2476
$t1 = 5260

Clock Cycle 5167:
 Current CPU Blocking 
(sw, 2716, 0, 3, 12, 724, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )
Completed 4/12
DRAM Request(Write) Issued for sw 236 0 on Line 728

Clock Cycle 5168:
 Current CPU Blocking 
(sw, 2716, 0, 4, 12, 724, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )
Completed 5/12
DRAM Request(Write) Issued for sw 2940 5260 on Line 729

Clock Cycle 5169:
 Current CPU Blocking 
(sw, 2716, 0, 5, 12, 724, )(sw, 2940, 5260, 0, 0, 729, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )
Completed 6/12
DRAM Request(Read) Issued for lw 3316 $t0 on Line 730

Clock Cycle 5170:
 Current CPU Blocking 
(sw, 2716, 0, 6, 12, 724, )(sw, 2940, 5260, 0, 0, 729, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 3316, $t0, 0, 0, 730, )
Completed 7/12
DRAM Request(Read) Issued for lw 1568 $t1 on Line 731

Clock Cycle 5171:
 Current CPU Blocking 
(sw, 2716, 0, 7, 12, 724, )(sw, 2940, 5260, 0, 0, 729, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 3316, $t0, 0, 0, 730, )(lw, 1568, $t1, 0, 0, 731, )
Completed 8/12

Clock Cycle 5172:
 Current CPU Blocking $t0
(sw, 2716, 0, 8, 12, 724, )(sw, 2940, 5260, 0, 0, 729, )(lw, 3316, $t0, 0, 0, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 9/12

Clock Cycle 5173:
 Current CPU Blocking $t0
(sw, 2716, 0, 9, 12, 724, )(sw, 2940, 5260, 0, 0, 729, )(lw, 3316, $t0, 0, 0, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 10/12

Clock Cycle 5174:
 Current CPU Blocking $t0
(sw, 2716, 0, 10, 12, 724, )(sw, 2940, 5260, 0, 0, 729, )(lw, 3316, $t0, 0, 0, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 11/12

Clock Cycle 5175:
 Current CPU Blocking $t0
(sw, 2716, 0, 11, 12, 724, )(sw, 2940, 5260, 0, 0, 729, )(lw, 3316, $t0, 0, 0, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 12/12
Finished Instruction sw 2716 0 on Line 724

Clock Cycle 5176:
 Current CPU Blocking $t0
(sw, 2940, 5260, 0, 0, 729, )(lw, 3316, $t0, 0, 0, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Started sw 2940 5260 on Line 729
Completed 1/2

Clock Cycle 5177:
 Current CPU Blocking $t0
(sw, 2940, 5260, 1, 2, 729, )(lw, 3316, $t0, 0, 0, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 2/2
Finished Instruction sw 2940 5260 on Line 729

Clock Cycle 5178:
 Current CPU Blocking $t0
(lw, 3316, $t0, 0, 0, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Started lw 3316 $t0 on Line 730
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5179:
 Current CPU Blocking $t0
(lw, 3316, $t0, 1, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 2/22

Clock Cycle 5180:
 Current CPU Blocking $t0
(lw, 3316, $t0, 2, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 3/22

Clock Cycle 5181:
 Current CPU Blocking $t0
(lw, 3316, $t0, 3, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 4/22

Clock Cycle 5182:
 Current CPU Blocking $t0
(lw, 3316, $t0, 4, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 5/22

Clock Cycle 5183:
 Current CPU Blocking $t0
(lw, 3316, $t0, 5, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 6/22

Clock Cycle 5184:
 Current CPU Blocking $t0
(lw, 3316, $t0, 6, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 7/22

Clock Cycle 5185:
 Current CPU Blocking $t0
(lw, 3316, $t0, 7, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 8/22

Clock Cycle 5186:
 Current CPU Blocking $t0
(lw, 3316, $t0, 8, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 9/22

Clock Cycle 5187:
 Current CPU Blocking $t0
(lw, 3316, $t0, 9, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 10/22
Memory at 2940 = 5260

Clock Cycle 5188:
 Current CPU Blocking $t0
(lw, 3316, $t0, 10, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 11/22

Clock Cycle 5189:
 Current CPU Blocking $t0
(lw, 3316, $t0, 11, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 12/22

Clock Cycle 5190:
 Current CPU Blocking $t0
(lw, 3316, $t0, 12, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 13/22

Clock Cycle 5191:
 Current CPU Blocking $t0
(lw, 3316, $t0, 13, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 14/22

Clock Cycle 5192:
 Current CPU Blocking $t0
(lw, 3316, $t0, 14, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 15/22

Clock Cycle 5193:
 Current CPU Blocking $t0
(lw, 3316, $t0, 15, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 16/22

Clock Cycle 5194:
 Current CPU Blocking $t0
(lw, 3316, $t0, 16, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 17/22

Clock Cycle 5195:
 Current CPU Blocking $t0
(lw, 3316, $t0, 17, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 18/22

Clock Cycle 5196:
 Current CPU Blocking $t0
(lw, 3316, $t0, 18, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 19/22

Clock Cycle 5197:
 Current CPU Blocking $t0
(lw, 3316, $t0, 19, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 20/22

Clock Cycle 5198:
 Current CPU Blocking $t0
(lw, 3316, $t0, 20, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 21/22

Clock Cycle 5199:
 Current CPU Blocking $t0
(lw, 3316, $t0, 21, 22, 730, )(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(sw, 236, 0, 0, 0, 728, )(lw, 1568, $t1, 0, 0, 731, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3316 $t0 on Line 730

Clock Cycle 5200:
 Current CPU Blocking $t0
(lw, 1688, $t4, 0, 0, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )
Started lw 1688 $t4 on Line 725
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3376 $t0 on Line 732

Clock Cycle 5201:
 Current CPU Blocking 
(lw, 1688, $t4, 1, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 2/12

Clock Cycle 5202:
 Current CPU Blocking $t4
(lw, 1688, $t4, 2, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 3/12

Clock Cycle 5203:
 Current CPU Blocking $t4
(lw, 1688, $t4, 3, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 4/12

Clock Cycle 5204:
 Current CPU Blocking $t4
(lw, 1688, $t4, 4, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 5/12

Clock Cycle 5205:
 Current CPU Blocking $t4
(lw, 1688, $t4, 5, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 6/12

Clock Cycle 5206:
 Current CPU Blocking $t4
(lw, 1688, $t4, 6, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 7/12

Clock Cycle 5207:
 Current CPU Blocking $t4
(lw, 1688, $t4, 7, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 8/12

Clock Cycle 5208:
 Current CPU Blocking $t4
(lw, 1688, $t4, 8, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 9/12

Clock Cycle 5209:
 Current CPU Blocking $t4
(lw, 1688, $t4, 9, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 10/12

Clock Cycle 5210:
 Current CPU Blocking $t4
(lw, 1688, $t4, 10, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 11/12

Clock Cycle 5211:
 Current CPU Blocking $t4
(lw, 1688, $t4, 11, 12, 725, )(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1688 $t4 on Line 725

Clock Cycle 5212:
 Current CPU Blocking $t4
(sw, 1508, 0, 0, 0, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Started sw 1508 0 on Line 726
Completed 1/2
addi$t4,$t2,1780
$t4 = 1780

Clock Cycle 5213:
 Current CPU Blocking 
(sw, 1508, 0, 1, 2, 726, )(lw, 1568, $t1, 0, 0, 731, )(sw, 236, 0, 0, 0, 728, )(lw, 3376, $t0, 0, 0, 732, )
Completed 2/2
Finished Instruction sw 1508 0 on Line 726

Clock Cycle 5214:
 Current CPU Blocking $t0
(lw, 1568, $t1, 0, 0, 731, )(lw, 3376, $t0, 0, 0, 732, )(sw, 236, 0, 0, 0, 728, )
Started lw 1568 $t1 on Line 731
Completed 1/2

Clock Cycle 5215:
 Current CPU Blocking $t0
(lw, 1568, $t1, 1, 2, 731, )(lw, 3376, $t0, 0, 0, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1568 $t1 on Line 731

Clock Cycle 5216:
 Current CPU Blocking $t0
(lw, 3376, $t0, 0, 0, 732, )(sw, 236, 0, 0, 0, 728, )
Started lw 3376 $t0 on Line 732
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5217:
 Current CPU Blocking $t0
(lw, 3376, $t0, 1, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 2/22

Clock Cycle 5218:
 Current CPU Blocking $t0
(lw, 3376, $t0, 2, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 3/22

Clock Cycle 5219:
 Current CPU Blocking $t0
(lw, 3376, $t0, 3, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 4/22

Clock Cycle 5220:
 Current CPU Blocking $t0
(lw, 3376, $t0, 4, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 5/22

Clock Cycle 5221:
 Current CPU Blocking $t0
(lw, 3376, $t0, 5, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 6/22

Clock Cycle 5222:
 Current CPU Blocking $t0
(lw, 3376, $t0, 6, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 7/22

Clock Cycle 5223:
 Current CPU Blocking $t0
(lw, 3376, $t0, 7, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 8/22

Clock Cycle 5224:
 Current CPU Blocking $t0
(lw, 3376, $t0, 8, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 9/22

Clock Cycle 5225:
 Current CPU Blocking $t0
(lw, 3376, $t0, 9, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 10/22

Clock Cycle 5226:
 Current CPU Blocking $t0
(lw, 3376, $t0, 10, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 11/22

Clock Cycle 5227:
 Current CPU Blocking $t0
(lw, 3376, $t0, 11, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 12/22

Clock Cycle 5228:
 Current CPU Blocking $t0
(lw, 3376, $t0, 12, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 13/22

Clock Cycle 5229:
 Current CPU Blocking $t0
(lw, 3376, $t0, 13, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 14/22

Clock Cycle 5230:
 Current CPU Blocking $t0
(lw, 3376, $t0, 14, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 15/22

Clock Cycle 5231:
 Current CPU Blocking $t0
(lw, 3376, $t0, 15, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 16/22

Clock Cycle 5232:
 Current CPU Blocking $t0
(lw, 3376, $t0, 16, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 17/22

Clock Cycle 5233:
 Current CPU Blocking $t0
(lw, 3376, $t0, 17, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 18/22

Clock Cycle 5234:
 Current CPU Blocking $t0
(lw, 3376, $t0, 18, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 19/22

Clock Cycle 5235:
 Current CPU Blocking $t0
(lw, 3376, $t0, 19, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 20/22

Clock Cycle 5236:
 Current CPU Blocking $t0
(lw, 3376, $t0, 20, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 21/22

Clock Cycle 5237:
 Current CPU Blocking $t0
(lw, 3376, $t0, 21, 22, 732, )(sw, 236, 0, 0, 0, 728, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3376 $t0 on Line 732

Clock Cycle 5238:
 Current CPU Blocking $t0
(sw, 236, 0, 0, 0, 728, )
Started sw 236 0 on Line 728
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2524 0 on Line 734

Clock Cycle 5239:
 Current CPU Blocking 
(sw, 236, 0, 1, 12, 728, )(sw, 2524, 0, 0, 0, 734, )
Completed 2/12
DRAM Request(Write) Issued for sw 3908 0 on Line 735

Clock Cycle 5240:
 Current CPU Blocking 
(sw, 236, 0, 2, 12, 728, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )
Completed 3/12
DRAM Request(Write) Issued for sw 856 1780 on Line 736

Clock Cycle 5241:
 Current CPU Blocking 
(sw, 236, 0, 3, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )
Completed 4/12
DRAM Request(Write) Issued for sw 3916 0 on Line 737

Clock Cycle 5242:
 Current CPU Blocking 
(sw, 236, 0, 4, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )
Completed 5/12
DRAM Request(Read) Issued for lw 28 $t2 on Line 738

Clock Cycle 5243:
 Current CPU Blocking 
(sw, 236, 0, 5, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )
Completed 6/12
addi$t3,$t0,3724
$t3 = 3724

Clock Cycle 5244:
 Current CPU Blocking 
(sw, 236, 0, 6, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )
Completed 7/12
DRAM Request(Write) Issued for sw 1512 0 on Line 740

Clock Cycle 5245:
 Current CPU Blocking 
(sw, 236, 0, 7, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 8/12
DRAM Request(Read) Issued for lw 3036 $t4 on Line 741

Clock Cycle 5246:
 Current CPU Blocking 
(sw, 236, 0, 8, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Completed 9/12

Clock Cycle 5247:
 Current CPU Blocking $t4
(sw, 236, 0, 9, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Completed 10/12

Clock Cycle 5248:
 Current CPU Blocking $t4
(sw, 236, 0, 10, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Completed 11/12

Clock Cycle 5249:
 Current CPU Blocking $t4
(sw, 236, 0, 11, 12, 728, )(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Completed 12/12
Finished Instruction sw 236 0 on Line 728

Clock Cycle 5250:
 Current CPU Blocking $t4
(sw, 856, 1780, 0, 0, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Started sw 856 1780 on Line 736
Completed 1/2

Clock Cycle 5251:
 Current CPU Blocking $t4
(sw, 856, 1780, 1, 2, 736, )(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Completed 2/2
Finished Instruction sw 856 1780 on Line 736

Clock Cycle 5252:
 Current CPU Blocking $t4
(lw, 28, $t2, 0, 0, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Started lw 28 $t2 on Line 738
Completed 1/2

Clock Cycle 5253:
 Current CPU Blocking $t4
(lw, 28, $t2, 1, 2, 738, )(sw, 2524, 0, 0, 0, 734, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(lw, 3036, $t4, 0, 0, 741, )
Completed 2/2
$t2 = 0
Finished Instruction lw 28 $t2 on Line 738

Clock Cycle 5254:
 Current CPU Blocking $t4
(sw, 2524, 0, 0, 0, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Started sw 2524 0 on Line 734
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5255:
 Current CPU Blocking $t4
(sw, 2524, 0, 1, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 2/22

Clock Cycle 5256:
 Current CPU Blocking $t4
(sw, 2524, 0, 2, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 3/22

Clock Cycle 5257:
 Current CPU Blocking $t4
(sw, 2524, 0, 3, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 4/22

Clock Cycle 5258:
 Current CPU Blocking $t4
(sw, 2524, 0, 4, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 5/22

Clock Cycle 5259:
 Current CPU Blocking $t4
(sw, 2524, 0, 5, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 6/22

Clock Cycle 5260:
 Current CPU Blocking $t4
(sw, 2524, 0, 6, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 7/22

Clock Cycle 5261:
 Current CPU Blocking $t4
(sw, 2524, 0, 7, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 8/22

Clock Cycle 5262:
 Current CPU Blocking $t4
(sw, 2524, 0, 8, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 9/22

Clock Cycle 5263:
 Current CPU Blocking $t4
(sw, 2524, 0, 9, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 10/22
Memory at 856 = 1780

Clock Cycle 5264:
 Current CPU Blocking $t4
(sw, 2524, 0, 10, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 11/22

Clock Cycle 5265:
 Current CPU Blocking $t4
(sw, 2524, 0, 11, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 12/22

Clock Cycle 5266:
 Current CPU Blocking $t4
(sw, 2524, 0, 12, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 13/22

Clock Cycle 5267:
 Current CPU Blocking $t4
(sw, 2524, 0, 13, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 14/22

Clock Cycle 5268:
 Current CPU Blocking $t4
(sw, 2524, 0, 14, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 15/22

Clock Cycle 5269:
 Current CPU Blocking $t4
(sw, 2524, 0, 15, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 16/22

Clock Cycle 5270:
 Current CPU Blocking $t4
(sw, 2524, 0, 16, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 17/22

Clock Cycle 5271:
 Current CPU Blocking $t4
(sw, 2524, 0, 17, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 18/22

Clock Cycle 5272:
 Current CPU Blocking $t4
(sw, 2524, 0, 18, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 19/22

Clock Cycle 5273:
 Current CPU Blocking $t4
(sw, 2524, 0, 19, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 20/22

Clock Cycle 5274:
 Current CPU Blocking $t4
(sw, 2524, 0, 20, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 21/22

Clock Cycle 5275:
 Current CPU Blocking $t4
(sw, 2524, 0, 21, 22, 734, )(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 22/22
Finished Instruction sw 2524 0 on Line 734

Clock Cycle 5276:
 Current CPU Blocking $t4
(lw, 3036, $t4, 0, 0, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Started lw 3036 $t4 on Line 741
Completed 1/2

Clock Cycle 5277:
 Current CPU Blocking $t4
(lw, 3036, $t4, 1, 2, 741, )(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3036 $t4 on Line 741

Clock Cycle 5278:
 Current CPU Blocking $t4
(sw, 3908, 0, 0, 0, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Started sw 3908 0 on Line 735
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t3,3512
$t4 = 7236

Clock Cycle 5279:
 Current CPU Blocking 
(sw, 3908, 0, 1, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )
Completed 2/22
DRAM Request(Write) Issued for sw 400 0 on Line 743

Clock Cycle 5280:
 Current CPU Blocking 
(sw, 3908, 0, 2, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )
Completed 3/22
addi$t0,$t2,1680
$t0 = 1680

Clock Cycle 5281:
 Current CPU Blocking 
(sw, 3908, 0, 3, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )
Completed 4/22
addi$t1,$t3,1900
$t1 = 5624

Clock Cycle 5282:
 Current CPU Blocking 
(sw, 3908, 0, 4, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )
Completed 5/22
DRAM Request(Write) Issued for sw 432 0 on Line 746

Clock Cycle 5283:
 Current CPU Blocking 
(sw, 3908, 0, 5, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )(sw, 432, 0, 0, 0, 746, )
Completed 6/22
addi$t0,$t1,932
$t0 = 6556

Clock Cycle 5284:
 Current CPU Blocking 
(sw, 3908, 0, 6, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )(sw, 432, 0, 0, 0, 746, )
Completed 7/22
DRAM Request(Read) Issued for lw 3768 $t2 on Line 748

Clock Cycle 5285:
 Current CPU Blocking 
(sw, 3908, 0, 7, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )(sw, 432, 0, 0, 0, 746, )
Completed 8/22
DRAM Request(Read) Issued for lw 752 $t1 on Line 749

Clock Cycle 5286:
 Current CPU Blocking 
(sw, 3908, 0, 8, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )
Completed 9/22
DRAM Request(Read) Issued for lw 1092 $t0 on Line 750

Clock Cycle 5287:
 Current CPU Blocking 
(sw, 3908, 0, 9, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )
Completed 10/22
DRAM Request(Read) Issued for lw 776 $t4 on Line 751

Clock Cycle 5288:
 Current CPU Blocking 
(sw, 3908, 0, 10, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 1512, 0, 0, 0, 740, )(sw, 400, 0, 0, 0, 743, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 11/22

Clock Cycle 5289:
 Current CPU Blocking $t1
(sw, 3908, 0, 11, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 12/22

Clock Cycle 5290:
 Current CPU Blocking $t1
(sw, 3908, 0, 12, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 13/22

Clock Cycle 5291:
 Current CPU Blocking $t1
(sw, 3908, 0, 13, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 14/22

Clock Cycle 5292:
 Current CPU Blocking $t1
(sw, 3908, 0, 14, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 15/22

Clock Cycle 5293:
 Current CPU Blocking $t1
(sw, 3908, 0, 15, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 16/22

Clock Cycle 5294:
 Current CPU Blocking $t1
(sw, 3908, 0, 16, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 17/22

Clock Cycle 5295:
 Current CPU Blocking $t1
(sw, 3908, 0, 17, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 18/22

Clock Cycle 5296:
 Current CPU Blocking $t1
(sw, 3908, 0, 18, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 19/22

Clock Cycle 5297:
 Current CPU Blocking $t1
(sw, 3908, 0, 19, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 20/22

Clock Cycle 5298:
 Current CPU Blocking $t1
(sw, 3908, 0, 20, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 21/22

Clock Cycle 5299:
 Current CPU Blocking $t1
(sw, 3908, 0, 21, 22, 735, )(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 22/22
Finished Instruction sw 3908 0 on Line 735

Clock Cycle 5300:
 Current CPU Blocking $t1
(sw, 3916, 0, 0, 0, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Started sw 3916 0 on Line 737
Completed 1/2

Clock Cycle 5301:
 Current CPU Blocking $t1
(sw, 3916, 0, 1, 2, 737, )(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 2/2
Finished Instruction sw 3916 0 on Line 737

Clock Cycle 5302:
 Current CPU Blocking $t1
(lw, 3768, $t2, 0, 0, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Started lw 3768 $t2 on Line 748
Completed 1/2

Clock Cycle 5303:
 Current CPU Blocking $t1
(lw, 3768, $t2, 1, 2, 748, )(sw, 400, 0, 0, 0, 743, )(sw, 1512, 0, 0, 0, 740, )(sw, 432, 0, 0, 0, 746, )(lw, 752, $t1, 0, 0, 749, )(lw, 1092, $t0, 0, 0, 750, )(lw, 776, $t4, 0, 0, 751, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3768 $t2 on Line 748

Clock Cycle 5304:
 Current CPU Blocking $t1
(sw, 400, 0, 0, 0, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Started sw 400 0 on Line 743
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5305:
 Current CPU Blocking $t1
(sw, 400, 0, 1, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 2/22

Clock Cycle 5306:
 Current CPU Blocking $t1
(sw, 400, 0, 2, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 3/22

Clock Cycle 5307:
 Current CPU Blocking $t1
(sw, 400, 0, 3, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 4/22

Clock Cycle 5308:
 Current CPU Blocking $t1
(sw, 400, 0, 4, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 5/22

Clock Cycle 5309:
 Current CPU Blocking $t1
(sw, 400, 0, 5, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 6/22

Clock Cycle 5310:
 Current CPU Blocking $t1
(sw, 400, 0, 6, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 7/22

Clock Cycle 5311:
 Current CPU Blocking $t1
(sw, 400, 0, 7, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 8/22

Clock Cycle 5312:
 Current CPU Blocking $t1
(sw, 400, 0, 8, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 9/22

Clock Cycle 5313:
 Current CPU Blocking $t1
(sw, 400, 0, 9, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 10/22

Clock Cycle 5314:
 Current CPU Blocking $t1
(sw, 400, 0, 10, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 11/22

Clock Cycle 5315:
 Current CPU Blocking $t1
(sw, 400, 0, 11, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 12/22

Clock Cycle 5316:
 Current CPU Blocking $t1
(sw, 400, 0, 12, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 13/22

Clock Cycle 5317:
 Current CPU Blocking $t1
(sw, 400, 0, 13, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 14/22

Clock Cycle 5318:
 Current CPU Blocking $t1
(sw, 400, 0, 14, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 15/22

Clock Cycle 5319:
 Current CPU Blocking $t1
(sw, 400, 0, 15, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 16/22

Clock Cycle 5320:
 Current CPU Blocking $t1
(sw, 400, 0, 16, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 17/22

Clock Cycle 5321:
 Current CPU Blocking $t1
(sw, 400, 0, 17, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 18/22

Clock Cycle 5322:
 Current CPU Blocking $t1
(sw, 400, 0, 18, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 19/22

Clock Cycle 5323:
 Current CPU Blocking $t1
(sw, 400, 0, 19, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 20/22

Clock Cycle 5324:
 Current CPU Blocking $t1
(sw, 400, 0, 20, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 21/22

Clock Cycle 5325:
 Current CPU Blocking $t1
(sw, 400, 0, 21, 22, 743, )(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 22/22
Finished Instruction sw 400 0 on Line 743

Clock Cycle 5326:
 Current CPU Blocking $t1
(lw, 752, $t1, 0, 0, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Started lw 752 $t1 on Line 749
Completed 1/2

Clock Cycle 5327:
 Current CPU Blocking $t1
(lw, 752, $t1, 1, 2, 749, )(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Completed 2/2
$t1 = 0
Finished Instruction lw 752 $t1 on Line 749

Clock Cycle 5328:
 Current CPU Blocking $t1
(sw, 432, 0, 0, 0, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )
Started sw 432 0 on Line 746
Completed 1/2
DRAM Request(Read) Issued for lw 3392 $t1 on Line 752

Clock Cycle 5329:
 Current CPU Blocking 
(sw, 432, 0, 1, 2, 746, )(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 2/2
Finished Instruction sw 432 0 on Line 746

Clock Cycle 5330:
 Current CPU Blocking $t4
(lw, 776, $t4, 0, 0, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Started lw 776 $t4 on Line 751
Completed 1/2

Clock Cycle 5331:
 Current CPU Blocking $t4
(lw, 776, $t4, 1, 2, 751, )(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 2/2
$t4 = 0
Finished Instruction lw 776 $t4 on Line 751

Clock Cycle 5332:
 Current CPU Blocking $t4
(sw, 1512, 0, 0, 0, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Started sw 1512 0 on Line 740
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5333:
 Current CPU Blocking $t1
(sw, 1512, 0, 1, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 2/22

Clock Cycle 5334:
 Current CPU Blocking $t1
(sw, 1512, 0, 2, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 3/22

Clock Cycle 5335:
 Current CPU Blocking $t1
(sw, 1512, 0, 3, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 4/22

Clock Cycle 5336:
 Current CPU Blocking $t1
(sw, 1512, 0, 4, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 5/22

Clock Cycle 5337:
 Current CPU Blocking $t1
(sw, 1512, 0, 5, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 6/22

Clock Cycle 5338:
 Current CPU Blocking $t1
(sw, 1512, 0, 6, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 7/22

Clock Cycle 5339:
 Current CPU Blocking $t1
(sw, 1512, 0, 7, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 8/22

Clock Cycle 5340:
 Current CPU Blocking $t1
(sw, 1512, 0, 8, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 9/22

Clock Cycle 5341:
 Current CPU Blocking $t1
(sw, 1512, 0, 9, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 10/22

Clock Cycle 5342:
 Current CPU Blocking $t1
(sw, 1512, 0, 10, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 11/22

Clock Cycle 5343:
 Current CPU Blocking $t1
(sw, 1512, 0, 11, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 12/22

Clock Cycle 5344:
 Current CPU Blocking $t1
(sw, 1512, 0, 12, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 13/22

Clock Cycle 5345:
 Current CPU Blocking $t1
(sw, 1512, 0, 13, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 14/22

Clock Cycle 5346:
 Current CPU Blocking $t1
(sw, 1512, 0, 14, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 15/22

Clock Cycle 5347:
 Current CPU Blocking $t1
(sw, 1512, 0, 15, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 16/22

Clock Cycle 5348:
 Current CPU Blocking $t1
(sw, 1512, 0, 16, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 17/22

Clock Cycle 5349:
 Current CPU Blocking $t1
(sw, 1512, 0, 17, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 18/22

Clock Cycle 5350:
 Current CPU Blocking $t1
(sw, 1512, 0, 18, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 19/22

Clock Cycle 5351:
 Current CPU Blocking $t1
(sw, 1512, 0, 19, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 20/22

Clock Cycle 5352:
 Current CPU Blocking $t1
(sw, 1512, 0, 20, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 21/22

Clock Cycle 5353:
 Current CPU Blocking $t1
(sw, 1512, 0, 21, 22, 740, )(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 22/22
Finished Instruction sw 1512 0 on Line 740

Clock Cycle 5354:
 Current CPU Blocking $t1
(lw, 1092, $t0, 0, 0, 750, )(lw, 3392, $t1, 0, 0, 752, )
Started lw 1092 $t0 on Line 750
Completed 1/2

Clock Cycle 5355:
 Current CPU Blocking $t1
(lw, 1092, $t0, 1, 2, 750, )(lw, 3392, $t1, 0, 0, 752, )
Completed 2/2
$t0 = 1032
Finished Instruction lw 1092 $t0 on Line 750

Clock Cycle 5356:
 Current CPU Blocking $t1
(lw, 3392, $t1, 0, 0, 752, )
Started lw 3392 $t1 on Line 752
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5357:
 Current CPU Blocking $t1
(lw, 3392, $t1, 1, 22, 752, )
Completed 2/22

Clock Cycle 5358:
 Current CPU Blocking $t1
(lw, 3392, $t1, 2, 22, 752, )
Completed 3/22

Clock Cycle 5359:
 Current CPU Blocking $t1
(lw, 3392, $t1, 3, 22, 752, )
Completed 4/22

Clock Cycle 5360:
 Current CPU Blocking $t1
(lw, 3392, $t1, 4, 22, 752, )
Completed 5/22

Clock Cycle 5361:
 Current CPU Blocking $t1
(lw, 3392, $t1, 5, 22, 752, )
Completed 6/22

Clock Cycle 5362:
 Current CPU Blocking $t1
(lw, 3392, $t1, 6, 22, 752, )
Completed 7/22

Clock Cycle 5363:
 Current CPU Blocking $t1
(lw, 3392, $t1, 7, 22, 752, )
Completed 8/22

Clock Cycle 5364:
 Current CPU Blocking $t1
(lw, 3392, $t1, 8, 22, 752, )
Completed 9/22

Clock Cycle 5365:
 Current CPU Blocking $t1
(lw, 3392, $t1, 9, 22, 752, )
Completed 10/22

Clock Cycle 5366:
 Current CPU Blocking $t1
(lw, 3392, $t1, 10, 22, 752, )
Completed 11/22

Clock Cycle 5367:
 Current CPU Blocking $t1
(lw, 3392, $t1, 11, 22, 752, )
Completed 12/22

Clock Cycle 5368:
 Current CPU Blocking $t1
(lw, 3392, $t1, 12, 22, 752, )
Completed 13/22

Clock Cycle 5369:
 Current CPU Blocking $t1
(lw, 3392, $t1, 13, 22, 752, )
Completed 14/22

Clock Cycle 5370:
 Current CPU Blocking $t1
(lw, 3392, $t1, 14, 22, 752, )
Completed 15/22

Clock Cycle 5371:
 Current CPU Blocking $t1
(lw, 3392, $t1, 15, 22, 752, )
Completed 16/22

Clock Cycle 5372:
 Current CPU Blocking $t1
(lw, 3392, $t1, 16, 22, 752, )
Completed 17/22

Clock Cycle 5373:
 Current CPU Blocking $t1
(lw, 3392, $t1, 17, 22, 752, )
Completed 18/22

Clock Cycle 5374:
 Current CPU Blocking $t1
(lw, 3392, $t1, 18, 22, 752, )
Completed 19/22

Clock Cycle 5375:
 Current CPU Blocking $t1
(lw, 3392, $t1, 19, 22, 752, )
Completed 20/22

Clock Cycle 5376:
 Current CPU Blocking $t1
(lw, 3392, $t1, 20, 22, 752, )
Completed 21/22

Clock Cycle 5377:
 Current CPU Blocking $t1
(lw, 3392, $t1, 21, 22, 752, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3392 $t1 on Line 752

Clock Cycle 5378:
 Current CPU Blocking $t1

addi$t4,$t1,376
$t4 = 376

Clock Cycle 5379:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1860 0 on Line 754

Clock Cycle 5380:
 Current CPU Blocking 
(sw, 1860, 0, 0, 0, 754, )
Started sw 1860 0 on Line 754
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 352 3724 on Line 755

Clock Cycle 5381:
 Current CPU Blocking 
(sw, 1860, 0, 1, 12, 754, )(sw, 352, 3724, 0, 0, 755, )
Completed 2/12
addi$t2,$t4,3048
$t2 = 3424

Clock Cycle 5382:
 Current CPU Blocking 
(sw, 1860, 0, 2, 12, 754, )(sw, 352, 3724, 0, 0, 755, )
Completed 3/12
addi$t0,$t3,1304
$t0 = 5028

Clock Cycle 5383:
 Current CPU Blocking 
(sw, 1860, 0, 3, 12, 754, )(sw, 352, 3724, 0, 0, 755, )
Completed 4/12
addi$t0,$t2,1036
$t0 = 4460

Clock Cycle 5384:
 Current CPU Blocking 
(sw, 1860, 0, 4, 12, 754, )(sw, 352, 3724, 0, 0, 755, )
Completed 5/12
DRAM Request(Write) Issued for sw 3568 3424 on Line 759

Clock Cycle 5385:
 Current CPU Blocking 
(sw, 1860, 0, 5, 12, 754, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 6/12
DRAM Request(Read) Issued for lw 2340 $t2 on Line 760

Clock Cycle 5386:
 Current CPU Blocking 
(sw, 1860, 0, 6, 12, 754, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 2340, $t2, 0, 0, 760, )
Completed 7/12

Clock Cycle 5387:
 Current CPU Blocking $t2
(sw, 1860, 0, 7, 12, 754, )(lw, 2340, $t2, 0, 0, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 8/12

Clock Cycle 5388:
 Current CPU Blocking $t2
(sw, 1860, 0, 8, 12, 754, )(lw, 2340, $t2, 0, 0, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 9/12

Clock Cycle 5389:
 Current CPU Blocking $t2
(sw, 1860, 0, 9, 12, 754, )(lw, 2340, $t2, 0, 0, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 10/12

Clock Cycle 5390:
 Current CPU Blocking $t2
(sw, 1860, 0, 10, 12, 754, )(lw, 2340, $t2, 0, 0, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 11/12

Clock Cycle 5391:
 Current CPU Blocking $t2
(sw, 1860, 0, 11, 12, 754, )(lw, 2340, $t2, 0, 0, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 12/12
Finished Instruction sw 1860 0 on Line 754

Clock Cycle 5392:
 Current CPU Blocking $t2
(lw, 2340, $t2, 0, 0, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Started lw 2340 $t2 on Line 760
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5393:
 Current CPU Blocking $t2
(lw, 2340, $t2, 1, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 2/22

Clock Cycle 5394:
 Current CPU Blocking $t2
(lw, 2340, $t2, 2, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 3/22

Clock Cycle 5395:
 Current CPU Blocking $t2
(lw, 2340, $t2, 3, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 4/22

Clock Cycle 5396:
 Current CPU Blocking $t2
(lw, 2340, $t2, 4, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 5/22

Clock Cycle 5397:
 Current CPU Blocking $t2
(lw, 2340, $t2, 5, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 6/22

Clock Cycle 5398:
 Current CPU Blocking $t2
(lw, 2340, $t2, 6, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 7/22

Clock Cycle 5399:
 Current CPU Blocking $t2
(lw, 2340, $t2, 7, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 8/22

Clock Cycle 5400:
 Current CPU Blocking $t2
(lw, 2340, $t2, 8, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 9/22

Clock Cycle 5401:
 Current CPU Blocking $t2
(lw, 2340, $t2, 9, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 10/22

Clock Cycle 5402:
 Current CPU Blocking $t2
(lw, 2340, $t2, 10, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 11/22

Clock Cycle 5403:
 Current CPU Blocking $t2
(lw, 2340, $t2, 11, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 12/22

Clock Cycle 5404:
 Current CPU Blocking $t2
(lw, 2340, $t2, 12, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 13/22

Clock Cycle 5405:
 Current CPU Blocking $t2
(lw, 2340, $t2, 13, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 14/22

Clock Cycle 5406:
 Current CPU Blocking $t2
(lw, 2340, $t2, 14, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 15/22

Clock Cycle 5407:
 Current CPU Blocking $t2
(lw, 2340, $t2, 15, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 16/22

Clock Cycle 5408:
 Current CPU Blocking $t2
(lw, 2340, $t2, 16, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 17/22

Clock Cycle 5409:
 Current CPU Blocking $t2
(lw, 2340, $t2, 17, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 18/22

Clock Cycle 5410:
 Current CPU Blocking $t2
(lw, 2340, $t2, 18, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 19/22

Clock Cycle 5411:
 Current CPU Blocking $t2
(lw, 2340, $t2, 19, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 20/22

Clock Cycle 5412:
 Current CPU Blocking $t2
(lw, 2340, $t2, 20, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 21/22

Clock Cycle 5413:
 Current CPU Blocking $t2
(lw, 2340, $t2, 21, 22, 760, )(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2340 $t2 on Line 760

Clock Cycle 5414:
 Current CPU Blocking $t2
(sw, 352, 3724, 0, 0, 755, )(sw, 3568, 3424, 0, 0, 759, )
Started sw 352 3724 on Line 755
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3420 $t2 on Line 761

Clock Cycle 5415:
 Current CPU Blocking 
(sw, 352, 3724, 1, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 2/12

Clock Cycle 5416:
 Current CPU Blocking $t2
(sw, 352, 3724, 2, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 3/12

Clock Cycle 5417:
 Current CPU Blocking $t2
(sw, 352, 3724, 3, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 4/12

Clock Cycle 5418:
 Current CPU Blocking $t2
(sw, 352, 3724, 4, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 5/12

Clock Cycle 5419:
 Current CPU Blocking $t2
(sw, 352, 3724, 5, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 6/12

Clock Cycle 5420:
 Current CPU Blocking $t2
(sw, 352, 3724, 6, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 7/12

Clock Cycle 5421:
 Current CPU Blocking $t2
(sw, 352, 3724, 7, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 8/12

Clock Cycle 5422:
 Current CPU Blocking $t2
(sw, 352, 3724, 8, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 9/12

Clock Cycle 5423:
 Current CPU Blocking $t2
(sw, 352, 3724, 9, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 10/12

Clock Cycle 5424:
 Current CPU Blocking $t2
(sw, 352, 3724, 10, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 11/12

Clock Cycle 5425:
 Current CPU Blocking $t2
(sw, 352, 3724, 11, 12, 755, )(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 12/12
Finished Instruction sw 352 3724 on Line 755

Clock Cycle 5426:
 Current CPU Blocking $t2
(sw, 3568, 3424, 0, 0, 759, )(lw, 3420, $t2, 0, 0, 761, )
Started sw 3568 3424 on Line 759
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5427:
 Current CPU Blocking $t2
(sw, 3568, 3424, 1, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 2/22

Clock Cycle 5428:
 Current CPU Blocking $t2
(sw, 3568, 3424, 2, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 3/22

Clock Cycle 5429:
 Current CPU Blocking $t2
(sw, 3568, 3424, 3, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 4/22

Clock Cycle 5430:
 Current CPU Blocking $t2
(sw, 3568, 3424, 4, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 5/22

Clock Cycle 5431:
 Current CPU Blocking $t2
(sw, 3568, 3424, 5, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 6/22

Clock Cycle 5432:
 Current CPU Blocking $t2
(sw, 3568, 3424, 6, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 7/22

Clock Cycle 5433:
 Current CPU Blocking $t2
(sw, 3568, 3424, 7, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 8/22

Clock Cycle 5434:
 Current CPU Blocking $t2
(sw, 3568, 3424, 8, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 9/22

Clock Cycle 5435:
 Current CPU Blocking $t2
(sw, 3568, 3424, 9, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 10/22
Memory at 352 = 3724

Clock Cycle 5436:
 Current CPU Blocking $t2
(sw, 3568, 3424, 10, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 11/22

Clock Cycle 5437:
 Current CPU Blocking $t2
(sw, 3568, 3424, 11, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 12/22

Clock Cycle 5438:
 Current CPU Blocking $t2
(sw, 3568, 3424, 12, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 13/22

Clock Cycle 5439:
 Current CPU Blocking $t2
(sw, 3568, 3424, 13, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 14/22

Clock Cycle 5440:
 Current CPU Blocking $t2
(sw, 3568, 3424, 14, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 15/22

Clock Cycle 5441:
 Current CPU Blocking $t2
(sw, 3568, 3424, 15, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 16/22

Clock Cycle 5442:
 Current CPU Blocking $t2
(sw, 3568, 3424, 16, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 17/22

Clock Cycle 5443:
 Current CPU Blocking $t2
(sw, 3568, 3424, 17, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 18/22

Clock Cycle 5444:
 Current CPU Blocking $t2
(sw, 3568, 3424, 18, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 19/22

Clock Cycle 5445:
 Current CPU Blocking $t2
(sw, 3568, 3424, 19, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 20/22

Clock Cycle 5446:
 Current CPU Blocking $t2
(sw, 3568, 3424, 20, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 21/22

Clock Cycle 5447:
 Current CPU Blocking $t2
(sw, 3568, 3424, 21, 22, 759, )(lw, 3420, $t2, 0, 0, 761, )
Completed 22/22
Finished Instruction sw 3568 3424 on Line 759

Clock Cycle 5448:
 Current CPU Blocking $t2
(lw, 3420, $t2, 0, 0, 761, )
Started lw 3420 $t2 on Line 761
Completed 1/2

Clock Cycle 5449:
 Current CPU Blocking $t2
(lw, 3420, $t2, 1, 2, 761, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3420 $t2 on Line 761

Clock Cycle 5450:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 2964 0 on Line 762

Clock Cycle 5451:
 Current CPU Blocking 
(sw, 2964, 0, 0, 0, 762, )
Started sw 2964 0 on Line 762
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2036 $t2 on Line 763

Clock Cycle 5452:
 Current CPU Blocking 
(sw, 2964, 0, 1, 22, 762, )(lw, 2036, $t2, 0, 0, 763, )
Completed 2/22
DRAM Request(Read) Issued for lw 3360 $t4 on Line 764

Clock Cycle 5453:
 Current CPU Blocking 
(sw, 2964, 0, 2, 22, 762, )(lw, 2036, $t2, 0, 0, 763, )(lw, 3360, $t4, 0, 0, 764, )
Completed 3/22

Clock Cycle 5454:
 Current CPU Blocking $t4
(sw, 2964, 0, 3, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 4/22

Clock Cycle 5455:
 Current CPU Blocking $t4
(sw, 2964, 0, 4, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 5/22

Clock Cycle 5456:
 Current CPU Blocking $t4
(sw, 2964, 0, 5, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 6/22

Clock Cycle 5457:
 Current CPU Blocking $t4
(sw, 2964, 0, 6, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 7/22

Clock Cycle 5458:
 Current CPU Blocking $t4
(sw, 2964, 0, 7, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 8/22

Clock Cycle 5459:
 Current CPU Blocking $t4
(sw, 2964, 0, 8, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 9/22

Clock Cycle 5460:
 Current CPU Blocking $t4
(sw, 2964, 0, 9, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 10/22
Memory at 3568 = 3424

Clock Cycle 5461:
 Current CPU Blocking $t4
(sw, 2964, 0, 10, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 11/22

Clock Cycle 5462:
 Current CPU Blocking $t4
(sw, 2964, 0, 11, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 12/22

Clock Cycle 5463:
 Current CPU Blocking $t4
(sw, 2964, 0, 12, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 13/22

Clock Cycle 5464:
 Current CPU Blocking $t4
(sw, 2964, 0, 13, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 14/22

Clock Cycle 5465:
 Current CPU Blocking $t4
(sw, 2964, 0, 14, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 15/22

Clock Cycle 5466:
 Current CPU Blocking $t4
(sw, 2964, 0, 15, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 16/22

Clock Cycle 5467:
 Current CPU Blocking $t4
(sw, 2964, 0, 16, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 17/22

Clock Cycle 5468:
 Current CPU Blocking $t4
(sw, 2964, 0, 17, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 18/22

Clock Cycle 5469:
 Current CPU Blocking $t4
(sw, 2964, 0, 18, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 19/22

Clock Cycle 5470:
 Current CPU Blocking $t4
(sw, 2964, 0, 19, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 20/22

Clock Cycle 5471:
 Current CPU Blocking $t4
(sw, 2964, 0, 20, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 21/22

Clock Cycle 5472:
 Current CPU Blocking $t4
(sw, 2964, 0, 21, 22, 762, )(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 22/22
Finished Instruction sw 2964 0 on Line 762

Clock Cycle 5473:
 Current CPU Blocking $t4
(lw, 3360, $t4, 0, 0, 764, )(lw, 2036, $t2, 0, 0, 763, )
Started lw 3360 $t4 on Line 764
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5474:
 Current CPU Blocking $t4
(lw, 3360, $t4, 1, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 2/22

Clock Cycle 5475:
 Current CPU Blocking $t4
(lw, 3360, $t4, 2, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 3/22

Clock Cycle 5476:
 Current CPU Blocking $t4
(lw, 3360, $t4, 3, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 4/22

Clock Cycle 5477:
 Current CPU Blocking $t4
(lw, 3360, $t4, 4, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 5/22

Clock Cycle 5478:
 Current CPU Blocking $t4
(lw, 3360, $t4, 5, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 6/22

Clock Cycle 5479:
 Current CPU Blocking $t4
(lw, 3360, $t4, 6, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 7/22

Clock Cycle 5480:
 Current CPU Blocking $t4
(lw, 3360, $t4, 7, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 8/22

Clock Cycle 5481:
 Current CPU Blocking $t4
(lw, 3360, $t4, 8, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 9/22

Clock Cycle 5482:
 Current CPU Blocking $t4
(lw, 3360, $t4, 9, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 10/22

Clock Cycle 5483:
 Current CPU Blocking $t4
(lw, 3360, $t4, 10, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 11/22

Clock Cycle 5484:
 Current CPU Blocking $t4
(lw, 3360, $t4, 11, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 12/22

Clock Cycle 5485:
 Current CPU Blocking $t4
(lw, 3360, $t4, 12, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 13/22

Clock Cycle 5486:
 Current CPU Blocking $t4
(lw, 3360, $t4, 13, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 14/22

Clock Cycle 5487:
 Current CPU Blocking $t4
(lw, 3360, $t4, 14, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 15/22

Clock Cycle 5488:
 Current CPU Blocking $t4
(lw, 3360, $t4, 15, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 16/22

Clock Cycle 5489:
 Current CPU Blocking $t4
(lw, 3360, $t4, 16, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 17/22

Clock Cycle 5490:
 Current CPU Blocking $t4
(lw, 3360, $t4, 17, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 18/22

Clock Cycle 5491:
 Current CPU Blocking $t4
(lw, 3360, $t4, 18, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 19/22

Clock Cycle 5492:
 Current CPU Blocking $t4
(lw, 3360, $t4, 19, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 20/22

Clock Cycle 5493:
 Current CPU Blocking $t4
(lw, 3360, $t4, 20, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 21/22

Clock Cycle 5494:
 Current CPU Blocking $t4
(lw, 3360, $t4, 21, 22, 764, )(lw, 2036, $t2, 0, 0, 763, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 764

Clock Cycle 5495:
 Current CPU Blocking $t4
(lw, 2036, $t2, 0, 0, 763, )
Started lw 2036 $t2 on Line 763
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3296 0 on Line 765

Clock Cycle 5496:
 Current CPU Blocking 
(lw, 2036, $t2, 1, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 2/12

Clock Cycle 5497:
 Current CPU Blocking $t2
(lw, 2036, $t2, 2, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 3/12

Clock Cycle 5498:
 Current CPU Blocking $t2
(lw, 2036, $t2, 3, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 4/12

Clock Cycle 5499:
 Current CPU Blocking $t2
(lw, 2036, $t2, 4, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 5/12

Clock Cycle 5500:
 Current CPU Blocking $t2
(lw, 2036, $t2, 5, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 6/12

Clock Cycle 5501:
 Current CPU Blocking $t2
(lw, 2036, $t2, 6, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 7/12

Clock Cycle 5502:
 Current CPU Blocking $t2
(lw, 2036, $t2, 7, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 8/12

Clock Cycle 5503:
 Current CPU Blocking $t2
(lw, 2036, $t2, 8, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 9/12

Clock Cycle 5504:
 Current CPU Blocking $t2
(lw, 2036, $t2, 9, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 10/12

Clock Cycle 5505:
 Current CPU Blocking $t2
(lw, 2036, $t2, 10, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 11/12

Clock Cycle 5506:
 Current CPU Blocking $t2
(lw, 2036, $t2, 11, 12, 763, )(sw, 3296, 0, 0, 0, 765, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2036 $t2 on Line 763

Clock Cycle 5507:
 Current CPU Blocking $t2
(sw, 3296, 0, 0, 0, 765, )
Started sw 3296 0 on Line 765
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1364 $t2 on Line 766

Clock Cycle 5508:
 Current CPU Blocking 
(sw, 3296, 0, 1, 12, 765, )(lw, 1364, $t2, 0, 0, 766, )
Completed 2/12
DRAM Request(Read) Issued for lw 520 $t4 on Line 767

Clock Cycle 5509:
 Current CPU Blocking 
(sw, 3296, 0, 2, 12, 765, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 3/12
DRAM Request(Read) Issued for lw 3204 $t0 on Line 768

Clock Cycle 5510:
 Current CPU Blocking 
(sw, 3296, 0, 3, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 4/12

Clock Cycle 5511:
 Current CPU Blocking $t0
(sw, 3296, 0, 4, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 5/12

Clock Cycle 5512:
 Current CPU Blocking $t0
(sw, 3296, 0, 5, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 6/12

Clock Cycle 5513:
 Current CPU Blocking $t0
(sw, 3296, 0, 6, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 7/12

Clock Cycle 5514:
 Current CPU Blocking $t0
(sw, 3296, 0, 7, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 8/12

Clock Cycle 5515:
 Current CPU Blocking $t0
(sw, 3296, 0, 8, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 9/12

Clock Cycle 5516:
 Current CPU Blocking $t0
(sw, 3296, 0, 9, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 10/12

Clock Cycle 5517:
 Current CPU Blocking $t0
(sw, 3296, 0, 10, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 11/12

Clock Cycle 5518:
 Current CPU Blocking $t0
(sw, 3296, 0, 11, 12, 765, )(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 12/12
Finished Instruction sw 3296 0 on Line 765

Clock Cycle 5519:
 Current CPU Blocking $t0
(lw, 3204, $t0, 0, 0, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Started lw 3204 $t0 on Line 768
Completed 1/2

Clock Cycle 5520:
 Current CPU Blocking $t0
(lw, 3204, $t0, 1, 2, 768, )(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3204 $t0 on Line 768

Clock Cycle 5521:
 Current CPU Blocking $t0
(lw, 1364, $t2, 0, 0, 766, )(lw, 520, $t4, 0, 0, 767, )
Started lw 1364 $t2 on Line 766
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3324 0 on Line 769

Clock Cycle 5522:
 Current CPU Blocking 
(lw, 1364, $t2, 1, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )
Completed 2/22
DRAM Request(Write) Issued for sw 3060 0 on Line 770

Clock Cycle 5523:
 Current CPU Blocking 
(lw, 1364, $t2, 2, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )
Completed 3/22
DRAM Request(Read) Issued for lw 2704 $t1 on Line 771

Clock Cycle 5524:
 Current CPU Blocking 
(lw, 1364, $t2, 3, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 4/22

Clock Cycle 5525:
 Current CPU Blocking $t2
(lw, 1364, $t2, 4, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 5/22

Clock Cycle 5526:
 Current CPU Blocking $t2
(lw, 1364, $t2, 5, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 6/22

Clock Cycle 5527:
 Current CPU Blocking $t2
(lw, 1364, $t2, 6, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 7/22

Clock Cycle 5528:
 Current CPU Blocking $t2
(lw, 1364, $t2, 7, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 8/22

Clock Cycle 5529:
 Current CPU Blocking $t2
(lw, 1364, $t2, 8, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 9/22

Clock Cycle 5530:
 Current CPU Blocking $t2
(lw, 1364, $t2, 9, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 10/22

Clock Cycle 5531:
 Current CPU Blocking $t2
(lw, 1364, $t2, 10, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 11/22

Clock Cycle 5532:
 Current CPU Blocking $t2
(lw, 1364, $t2, 11, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 12/22

Clock Cycle 5533:
 Current CPU Blocking $t2
(lw, 1364, $t2, 12, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 13/22

Clock Cycle 5534:
 Current CPU Blocking $t2
(lw, 1364, $t2, 13, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 14/22

Clock Cycle 5535:
 Current CPU Blocking $t2
(lw, 1364, $t2, 14, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 15/22

Clock Cycle 5536:
 Current CPU Blocking $t2
(lw, 1364, $t2, 15, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 16/22

Clock Cycle 5537:
 Current CPU Blocking $t2
(lw, 1364, $t2, 16, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 17/22

Clock Cycle 5538:
 Current CPU Blocking $t2
(lw, 1364, $t2, 17, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 18/22

Clock Cycle 5539:
 Current CPU Blocking $t2
(lw, 1364, $t2, 18, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 19/22

Clock Cycle 5540:
 Current CPU Blocking $t2
(lw, 1364, $t2, 19, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 20/22

Clock Cycle 5541:
 Current CPU Blocking $t2
(lw, 1364, $t2, 20, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 21/22

Clock Cycle 5542:
 Current CPU Blocking $t2
(lw, 1364, $t2, 21, 22, 766, )(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1364 $t2 on Line 766

Clock Cycle 5543:
 Current CPU Blocking $t2
(lw, 520, $t4, 0, 0, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Started lw 520 $t4 on Line 767
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t2,1136
$t2 = 1136

Clock Cycle 5544:
 Current CPU Blocking 
(lw, 520, $t4, 1, 12, 767, )(sw, 3324, 0, 0, 0, 769, )(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )
Completed 2/12

Clock Cycle 5545:
 Current CPU Blocking $t1
(lw, 520, $t4, 2, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 3/12

Clock Cycle 5546:
 Current CPU Blocking $t1
(lw, 520, $t4, 3, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 4/12

Clock Cycle 5547:
 Current CPU Blocking $t1
(lw, 520, $t4, 4, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 5/12

Clock Cycle 5548:
 Current CPU Blocking $t1
(lw, 520, $t4, 5, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 6/12

Clock Cycle 5549:
 Current CPU Blocking $t1
(lw, 520, $t4, 6, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 7/12

Clock Cycle 5550:
 Current CPU Blocking $t1
(lw, 520, $t4, 7, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 8/12

Clock Cycle 5551:
 Current CPU Blocking $t1
(lw, 520, $t4, 8, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 9/12

Clock Cycle 5552:
 Current CPU Blocking $t1
(lw, 520, $t4, 9, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 10/12

Clock Cycle 5553:
 Current CPU Blocking $t1
(lw, 520, $t4, 10, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 11/12

Clock Cycle 5554:
 Current CPU Blocking $t1
(lw, 520, $t4, 11, 12, 767, )(sw, 3060, 0, 0, 0, 770, )(sw, 3324, 0, 0, 0, 769, )(lw, 2704, $t1, 0, 0, 771, )
Completed 12/12
$t4 = 0
Finished Instruction lw 520 $t4 on Line 767

Clock Cycle 5555:
 Current CPU Blocking $t1
(sw, 3060, 0, 0, 0, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Started sw 3060 0 on Line 770
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 5556:
 Current CPU Blocking $t1
(sw, 3060, 0, 1, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 2/12

Clock Cycle 5557:
 Current CPU Blocking $t1
(sw, 3060, 0, 2, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 3/12

Clock Cycle 5558:
 Current CPU Blocking $t1
(sw, 3060, 0, 3, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 4/12

Clock Cycle 5559:
 Current CPU Blocking $t1
(sw, 3060, 0, 4, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 5/12

Clock Cycle 5560:
 Current CPU Blocking $t1
(sw, 3060, 0, 5, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 6/12

Clock Cycle 5561:
 Current CPU Blocking $t1
(sw, 3060, 0, 6, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 7/12

Clock Cycle 5562:
 Current CPU Blocking $t1
(sw, 3060, 0, 7, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 8/12

Clock Cycle 5563:
 Current CPU Blocking $t1
(sw, 3060, 0, 8, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 9/12

Clock Cycle 5564:
 Current CPU Blocking $t1
(sw, 3060, 0, 9, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 10/12

Clock Cycle 5565:
 Current CPU Blocking $t1
(sw, 3060, 0, 10, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 11/12

Clock Cycle 5566:
 Current CPU Blocking $t1
(sw, 3060, 0, 11, 12, 770, )(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 12/12
Finished Instruction sw 3060 0 on Line 770

Clock Cycle 5567:
 Current CPU Blocking $t1
(lw, 2704, $t1, 0, 0, 771, )(sw, 3324, 0, 0, 0, 769, )
Started lw 2704 $t1 on Line 771
Completed 1/2

Clock Cycle 5568:
 Current CPU Blocking $t1
(lw, 2704, $t1, 1, 2, 771, )(sw, 3324, 0, 0, 0, 769, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2704 $t1 on Line 771

Clock Cycle 5569:
 Current CPU Blocking $t1
(sw, 3324, 0, 0, 0, 769, )
Started sw 3324 0 on Line 769
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3528 0 on Line 773

Clock Cycle 5570:
 Current CPU Blocking 
(sw, 3324, 0, 1, 22, 769, )(sw, 3528, 0, 0, 0, 773, )
Completed 2/22
DRAM Request(Write) Issued for sw 1780 3724 on Line 774

Clock Cycle 5571:
 Current CPU Blocking 
(sw, 3324, 0, 2, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )
Completed 3/22
addi$t0,$t2,1796
$t0 = 2932

Clock Cycle 5572:
 Current CPU Blocking 
(sw, 3324, 0, 3, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )
Completed 4/22
DRAM Request(Read) Issued for lw 1188 $t1 on Line 776

Clock Cycle 5573:
 Current CPU Blocking 
(sw, 3324, 0, 4, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )
Completed 5/22
DRAM Request(Write) Issued for sw 2492 2932 on Line 777

Clock Cycle 5574:
 Current CPU Blocking 
(sw, 3324, 0, 5, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 2492, 2932, 0, 0, 777, )
Completed 6/22
addi$t2,$t4,992
$t2 = 992

Clock Cycle 5575:
 Current CPU Blocking 
(sw, 3324, 0, 6, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 2492, 2932, 0, 0, 777, )
Completed 7/22
DRAM Request(Write) Issued for sw 320 992 on Line 779

Clock Cycle 5576:
 Current CPU Blocking 
(sw, 3324, 0, 7, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 2492, 2932, 0, 0, 777, )(sw, 320, 992, 0, 0, 779, )
Completed 8/22
DRAM Request(Write) Issued for sw 932 992 on Line 780

Clock Cycle 5577:
 Current CPU Blocking 
(sw, 3324, 0, 8, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 2492, 2932, 0, 0, 777, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 9/22
DRAM Request(Write) Issued for sw 1904 0 on Line 781

Clock Cycle 5578:
 Current CPU Blocking 
(sw, 3324, 0, 9, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 2492, 2932, 0, 0, 777, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 10/22
DRAM Request(Read) Issued for lw 2356 $t3 on Line 782

Clock Cycle 5579:
 Current CPU Blocking 
(sw, 3324, 0, 10, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 2492, 2932, 0, 0, 777, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 11/22

Clock Cycle 5580:
 Current CPU Blocking $t3
(sw, 3324, 0, 11, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 12/22

Clock Cycle 5581:
 Current CPU Blocking $t3
(sw, 3324, 0, 12, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 13/22

Clock Cycle 5582:
 Current CPU Blocking $t3
(sw, 3324, 0, 13, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 14/22

Clock Cycle 5583:
 Current CPU Blocking $t3
(sw, 3324, 0, 14, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 15/22

Clock Cycle 5584:
 Current CPU Blocking $t3
(sw, 3324, 0, 15, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 16/22

Clock Cycle 5585:
 Current CPU Blocking $t3
(sw, 3324, 0, 16, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 17/22

Clock Cycle 5586:
 Current CPU Blocking $t3
(sw, 3324, 0, 17, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 18/22

Clock Cycle 5587:
 Current CPU Blocking $t3
(sw, 3324, 0, 18, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 19/22

Clock Cycle 5588:
 Current CPU Blocking $t3
(sw, 3324, 0, 19, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 20/22

Clock Cycle 5589:
 Current CPU Blocking $t3
(sw, 3324, 0, 20, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 21/22

Clock Cycle 5590:
 Current CPU Blocking $t3
(sw, 3324, 0, 21, 22, 769, )(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 22/22
Finished Instruction sw 3324 0 on Line 769

Clock Cycle 5591:
 Current CPU Blocking $t3
(sw, 3528, 0, 0, 0, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Started sw 3528 0 on Line 773
Completed 1/2

Clock Cycle 5592:
 Current CPU Blocking $t3
(sw, 3528, 0, 1, 2, 773, )(sw, 2492, 2932, 0, 0, 777, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )(lw, 2356, $t3, 0, 0, 782, )
Completed 2/2
Finished Instruction sw 3528 0 on Line 773

Clock Cycle 5593:
 Current CPU Blocking $t3
(sw, 2492, 2932, 0, 0, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Started sw 2492 2932 on Line 777
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5594:
 Current CPU Blocking $t3
(sw, 2492, 2932, 1, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 2/22

Clock Cycle 5595:
 Current CPU Blocking $t3
(sw, 2492, 2932, 2, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 3/22

Clock Cycle 5596:
 Current CPU Blocking $t3
(sw, 2492, 2932, 3, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 4/22

Clock Cycle 5597:
 Current CPU Blocking $t3
(sw, 2492, 2932, 4, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 5/22

Clock Cycle 5598:
 Current CPU Blocking $t3
(sw, 2492, 2932, 5, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 6/22

Clock Cycle 5599:
 Current CPU Blocking $t3
(sw, 2492, 2932, 6, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 7/22

Clock Cycle 5600:
 Current CPU Blocking $t3
(sw, 2492, 2932, 7, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 8/22

Clock Cycle 5601:
 Current CPU Blocking $t3
(sw, 2492, 2932, 8, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 9/22

Clock Cycle 5602:
 Current CPU Blocking $t3
(sw, 2492, 2932, 9, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 10/22

Clock Cycle 5603:
 Current CPU Blocking $t3
(sw, 2492, 2932, 10, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 11/22

Clock Cycle 5604:
 Current CPU Blocking $t3
(sw, 2492, 2932, 11, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 12/22

Clock Cycle 5605:
 Current CPU Blocking $t3
(sw, 2492, 2932, 12, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 13/22

Clock Cycle 5606:
 Current CPU Blocking $t3
(sw, 2492, 2932, 13, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 14/22

Clock Cycle 5607:
 Current CPU Blocking $t3
(sw, 2492, 2932, 14, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 15/22

Clock Cycle 5608:
 Current CPU Blocking $t3
(sw, 2492, 2932, 15, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 16/22

Clock Cycle 5609:
 Current CPU Blocking $t3
(sw, 2492, 2932, 16, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 17/22

Clock Cycle 5610:
 Current CPU Blocking $t3
(sw, 2492, 2932, 17, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 18/22

Clock Cycle 5611:
 Current CPU Blocking $t3
(sw, 2492, 2932, 18, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 19/22

Clock Cycle 5612:
 Current CPU Blocking $t3
(sw, 2492, 2932, 19, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 20/22

Clock Cycle 5613:
 Current CPU Blocking $t3
(sw, 2492, 2932, 20, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 21/22

Clock Cycle 5614:
 Current CPU Blocking $t3
(sw, 2492, 2932, 21, 22, 777, )(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 22/22
Finished Instruction sw 2492 2932 on Line 777

Clock Cycle 5615:
 Current CPU Blocking $t3
(lw, 2356, $t3, 0, 0, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Started lw 2356 $t3 on Line 782
Completed 1/2

Clock Cycle 5616:
 Current CPU Blocking $t3
(lw, 2356, $t3, 1, 2, 782, )(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 1904, 0, 0, 0, 781, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2356 $t3 on Line 782

Clock Cycle 5617:
 Current CPU Blocking $t3
(sw, 1780, 3724, 0, 0, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Started sw 1780 3724 on Line 774
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t3,$t4,3468
$t3 = 3468

Clock Cycle 5618:
 Current CPU Blocking 
(sw, 1780, 3724, 1, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 2/22
addi$t3,$t0,1408
$t3 = 4340

Clock Cycle 5619:
 Current CPU Blocking 
(sw, 1780, 3724, 2, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 3/22

Clock Cycle 5620:
 Current CPU Blocking $t1
(sw, 1780, 3724, 3, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 4/22

Clock Cycle 5621:
 Current CPU Blocking $t1
(sw, 1780, 3724, 4, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 5/22

Clock Cycle 5622:
 Current CPU Blocking $t1
(sw, 1780, 3724, 5, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 6/22

Clock Cycle 5623:
 Current CPU Blocking $t1
(sw, 1780, 3724, 6, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 7/22

Clock Cycle 5624:
 Current CPU Blocking $t1
(sw, 1780, 3724, 7, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 8/22

Clock Cycle 5625:
 Current CPU Blocking $t1
(sw, 1780, 3724, 8, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 9/22

Clock Cycle 5626:
 Current CPU Blocking $t1
(sw, 1780, 3724, 9, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 10/22
Memory at 2492 = 2932

Clock Cycle 5627:
 Current CPU Blocking $t1
(sw, 1780, 3724, 10, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 11/22

Clock Cycle 5628:
 Current CPU Blocking $t1
(sw, 1780, 3724, 11, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 12/22

Clock Cycle 5629:
 Current CPU Blocking $t1
(sw, 1780, 3724, 12, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 13/22

Clock Cycle 5630:
 Current CPU Blocking $t1
(sw, 1780, 3724, 13, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 14/22

Clock Cycle 5631:
 Current CPU Blocking $t1
(sw, 1780, 3724, 14, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 15/22

Clock Cycle 5632:
 Current CPU Blocking $t1
(sw, 1780, 3724, 15, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 16/22

Clock Cycle 5633:
 Current CPU Blocking $t1
(sw, 1780, 3724, 16, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 17/22

Clock Cycle 5634:
 Current CPU Blocking $t1
(sw, 1780, 3724, 17, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 18/22

Clock Cycle 5635:
 Current CPU Blocking $t1
(sw, 1780, 3724, 18, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 19/22

Clock Cycle 5636:
 Current CPU Blocking $t1
(sw, 1780, 3724, 19, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 20/22

Clock Cycle 5637:
 Current CPU Blocking $t1
(sw, 1780, 3724, 20, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 21/22

Clock Cycle 5638:
 Current CPU Blocking $t1
(sw, 1780, 3724, 21, 22, 774, )(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 22/22
Finished Instruction sw 1780 3724 on Line 774

Clock Cycle 5639:
 Current CPU Blocking $t1
(lw, 1188, $t1, 0, 0, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Started lw 1188 $t1 on Line 776
Completed 1/2

Clock Cycle 5640:
 Current CPU Blocking $t1
(lw, 1188, $t1, 1, 2, 776, )(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1188 $t1 on Line 776

Clock Cycle 5641:
 Current CPU Blocking $t1
(sw, 1904, 0, 0, 0, 781, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Started sw 1904 0 on Line 781
Completed 1/2
DRAM Request(Read) Issued for lw 1788 $t1 on Line 785

Clock Cycle 5642:
 Current CPU Blocking 
(sw, 1904, 0, 1, 2, 781, )(lw, 1788, $t1, 0, 0, 785, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )
Completed 2/2
Finished Instruction sw 1904 0 on Line 781
DRAM Request(Write) Issued for sw 3812 2932 on Line 786

Clock Cycle 5643:
 Current CPU Blocking 
(lw, 1788, $t1, 0, 0, 785, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )
Started lw 1788 $t1 on Line 785
Completed 1/2
DRAM Request(Read) Issued for lw 1884 $t3 on Line 787

Clock Cycle 5644:
 Current CPU Blocking 
(lw, 1788, $t1, 1, 2, 785, )(lw, 1884, $t3, 0, 0, 787, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )
Completed 2/2
$t1 = 1876
Finished Instruction lw 1788 $t1 on Line 785

Clock Cycle 5645:
 Current CPU Blocking $t3
(lw, 1884, $t3, 0, 0, 787, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )
Started lw 1884 $t3 on Line 787
Completed 1/2

Clock Cycle 5646:
 Current CPU Blocking $t3
(lw, 1884, $t3, 1, 2, 787, )(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1884 $t3 on Line 787

Clock Cycle 5647:
 Current CPU Blocking $t3
(sw, 320, 992, 0, 0, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )
Started sw 320 992 on Line 779
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2024 0 on Line 788

Clock Cycle 5648:
 Current CPU Blocking 
(sw, 320, 992, 1, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )(sw, 2024, 0, 0, 0, 788, )
Completed 2/22
addi$t1,$t4,3176
$t1 = 3176

Clock Cycle 5649:
 Current CPU Blocking 
(sw, 320, 992, 2, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )(sw, 2024, 0, 0, 0, 788, )
Completed 3/22
DRAM Request(Write) Issued for sw 3748 992 on Line 790

Clock Cycle 5650:
 Current CPU Blocking 
(sw, 320, 992, 3, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )(sw, 2024, 0, 0, 0, 788, )(sw, 3748, 992, 0, 0, 790, )
Completed 4/22
DRAM Request(Read) Issued for lw 1548 $t1 on Line 791

Clock Cycle 5651:
 Current CPU Blocking 
(sw, 320, 992, 4, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 3812, 2932, 0, 0, 786, )(sw, 2024, 0, 0, 0, 788, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 5/22

Clock Cycle 5652:
 Current CPU Blocking $t1
(sw, 320, 992, 5, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 6/22

Clock Cycle 5653:
 Current CPU Blocking $t1
(sw, 320, 992, 6, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 7/22

Clock Cycle 5654:
 Current CPU Blocking $t1
(sw, 320, 992, 7, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 8/22

Clock Cycle 5655:
 Current CPU Blocking $t1
(sw, 320, 992, 8, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 9/22

Clock Cycle 5656:
 Current CPU Blocking $t1
(sw, 320, 992, 9, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 10/22
Memory at 1780 = 3724

Clock Cycle 5657:
 Current CPU Blocking $t1
(sw, 320, 992, 10, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 11/22

Clock Cycle 5658:
 Current CPU Blocking $t1
(sw, 320, 992, 11, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 12/22

Clock Cycle 5659:
 Current CPU Blocking $t1
(sw, 320, 992, 12, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 13/22

Clock Cycle 5660:
 Current CPU Blocking $t1
(sw, 320, 992, 13, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 14/22

Clock Cycle 5661:
 Current CPU Blocking $t1
(sw, 320, 992, 14, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 15/22

Clock Cycle 5662:
 Current CPU Blocking $t1
(sw, 320, 992, 15, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 16/22

Clock Cycle 5663:
 Current CPU Blocking $t1
(sw, 320, 992, 16, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 17/22

Clock Cycle 5664:
 Current CPU Blocking $t1
(sw, 320, 992, 17, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 18/22

Clock Cycle 5665:
 Current CPU Blocking $t1
(sw, 320, 992, 18, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 19/22

Clock Cycle 5666:
 Current CPU Blocking $t1
(sw, 320, 992, 19, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 20/22

Clock Cycle 5667:
 Current CPU Blocking $t1
(sw, 320, 992, 20, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 21/22

Clock Cycle 5668:
 Current CPU Blocking $t1
(sw, 320, 992, 21, 22, 779, )(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 22/22
Finished Instruction sw 320 992 on Line 779

Clock Cycle 5669:
 Current CPU Blocking $t1
(sw, 932, 992, 0, 0, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Started sw 932 992 on Line 780
Completed 1/2

Clock Cycle 5670:
 Current CPU Blocking $t1
(sw, 932, 992, 1, 2, 780, )(sw, 2024, 0, 0, 0, 788, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 1548, $t1, 0, 0, 791, )
Completed 2/2
Finished Instruction sw 932 992 on Line 780

Clock Cycle 5671:
 Current CPU Blocking $t1
(sw, 2024, 0, 0, 0, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Started sw 2024 0 on Line 788
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5672:
 Current CPU Blocking $t1
(sw, 2024, 0, 1, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 2/22

Clock Cycle 5673:
 Current CPU Blocking $t1
(sw, 2024, 0, 2, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 3/22

Clock Cycle 5674:
 Current CPU Blocking $t1
(sw, 2024, 0, 3, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 4/22

Clock Cycle 5675:
 Current CPU Blocking $t1
(sw, 2024, 0, 4, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 5/22

Clock Cycle 5676:
 Current CPU Blocking $t1
(sw, 2024, 0, 5, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 6/22

Clock Cycle 5677:
 Current CPU Blocking $t1
(sw, 2024, 0, 6, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 7/22

Clock Cycle 5678:
 Current CPU Blocking $t1
(sw, 2024, 0, 7, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 8/22

Clock Cycle 5679:
 Current CPU Blocking $t1
(sw, 2024, 0, 8, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 9/22

Clock Cycle 5680:
 Current CPU Blocking $t1
(sw, 2024, 0, 9, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 10/22
Memory at 320 = 992
Memory at 932 = 992

Clock Cycle 5681:
 Current CPU Blocking $t1
(sw, 2024, 0, 10, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 11/22

Clock Cycle 5682:
 Current CPU Blocking $t1
(sw, 2024, 0, 11, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 12/22

Clock Cycle 5683:
 Current CPU Blocking $t1
(sw, 2024, 0, 12, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 13/22

Clock Cycle 5684:
 Current CPU Blocking $t1
(sw, 2024, 0, 13, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 14/22

Clock Cycle 5685:
 Current CPU Blocking $t1
(sw, 2024, 0, 14, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 15/22

Clock Cycle 5686:
 Current CPU Blocking $t1
(sw, 2024, 0, 15, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 16/22

Clock Cycle 5687:
 Current CPU Blocking $t1
(sw, 2024, 0, 16, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 17/22

Clock Cycle 5688:
 Current CPU Blocking $t1
(sw, 2024, 0, 17, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 18/22

Clock Cycle 5689:
 Current CPU Blocking $t1
(sw, 2024, 0, 18, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 19/22

Clock Cycle 5690:
 Current CPU Blocking $t1
(sw, 2024, 0, 19, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 20/22

Clock Cycle 5691:
 Current CPU Blocking $t1
(sw, 2024, 0, 20, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 21/22

Clock Cycle 5692:
 Current CPU Blocking $t1
(sw, 2024, 0, 21, 22, 788, )(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 22/22
Finished Instruction sw 2024 0 on Line 788

Clock Cycle 5693:
 Current CPU Blocking $t1
(lw, 1548, $t1, 0, 0, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Started lw 1548 $t1 on Line 791
Completed 1/2

Clock Cycle 5694:
 Current CPU Blocking $t1
(lw, 1548, $t1, 1, 2, 791, )(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1548 $t1 on Line 791

Clock Cycle 5695:
 Current CPU Blocking $t1
(sw, 3812, 2932, 0, 0, 786, )(sw, 3748, 992, 0, 0, 790, )
Started sw 3812 2932 on Line 786
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t1,2652
$t1 = 2652

Clock Cycle 5696:
 Current CPU Blocking 
(sw, 3812, 2932, 1, 22, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 2/22
addi$t2,$t2,184
$t2 = 1176

Clock Cycle 5697:
 Current CPU Blocking 
(sw, 3812, 2932, 2, 22, 786, )(sw, 3748, 992, 0, 0, 790, )
Completed 3/22
DRAM Request(Read) Issued for lw 3776 $t1 on Line 794

Clock Cycle 5698:
 Current CPU Blocking 
(sw, 3812, 2932, 3, 22, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )
Completed 4/22
DRAM Request(Read) Issued for lw 1212 $t0 on Line 795

Clock Cycle 5699:
 Current CPU Blocking 
(sw, 3812, 2932, 4, 22, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(lw, 1212, $t0, 0, 0, 795, )
Completed 5/22
DRAM Request(Write) Issued for sw 3936 1176 on Line 796

Clock Cycle 5700:
 Current CPU Blocking 
(sw, 3812, 2932, 5, 22, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 6/22
DRAM Request(Read) Issued for lw 3432 $t4 on Line 797

Clock Cycle 5701:
 Current CPU Blocking 
(sw, 3812, 2932, 6, 22, 786, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 3432, $t4, 0, 0, 797, )(lw, 1212, $t0, 0, 0, 795, )
Completed 7/22

Clock Cycle 5702:
 Current CPU Blocking $t4
(sw, 3812, 2932, 7, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 8/22

Clock Cycle 5703:
 Current CPU Blocking $t4
(sw, 3812, 2932, 8, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 9/22

Clock Cycle 5704:
 Current CPU Blocking $t4
(sw, 3812, 2932, 9, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 10/22

Clock Cycle 5705:
 Current CPU Blocking $t4
(sw, 3812, 2932, 10, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 11/22

Clock Cycle 5706:
 Current CPU Blocking $t4
(sw, 3812, 2932, 11, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 12/22

Clock Cycle 5707:
 Current CPU Blocking $t4
(sw, 3812, 2932, 12, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 13/22

Clock Cycle 5708:
 Current CPU Blocking $t4
(sw, 3812, 2932, 13, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 14/22

Clock Cycle 5709:
 Current CPU Blocking $t4
(sw, 3812, 2932, 14, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 15/22

Clock Cycle 5710:
 Current CPU Blocking $t4
(sw, 3812, 2932, 15, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 16/22

Clock Cycle 5711:
 Current CPU Blocking $t4
(sw, 3812, 2932, 16, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 17/22

Clock Cycle 5712:
 Current CPU Blocking $t4
(sw, 3812, 2932, 17, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 18/22

Clock Cycle 5713:
 Current CPU Blocking $t4
(sw, 3812, 2932, 18, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 19/22

Clock Cycle 5714:
 Current CPU Blocking $t4
(sw, 3812, 2932, 19, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 20/22

Clock Cycle 5715:
 Current CPU Blocking $t4
(sw, 3812, 2932, 20, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 21/22

Clock Cycle 5716:
 Current CPU Blocking $t4
(sw, 3812, 2932, 21, 22, 786, )(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 22/22
Finished Instruction sw 3812 2932 on Line 786

Clock Cycle 5717:
 Current CPU Blocking $t4
(lw, 3432, $t4, 0, 0, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Started lw 3432 $t4 on Line 797
Completed 1/2

Clock Cycle 5718:
 Current CPU Blocking $t4
(lw, 3432, $t4, 1, 2, 797, )(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3432 $t4 on Line 797

Clock Cycle 5719:
 Current CPU Blocking $t4
(sw, 3748, 992, 0, 0, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(lw, 1212, $t0, 0, 0, 795, )
Started sw 3748 992 on Line 790
Completed 1/2
DRAM Request(Write) Issued for sw 3688 0 on Line 798

Clock Cycle 5720:
 Current CPU Blocking 
(sw, 3748, 992, 1, 2, 790, )(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(sw, 3688, 0, 0, 0, 798, )(lw, 1212, $t0, 0, 0, 795, )
Completed 2/2
Finished Instruction sw 3748 992 on Line 790
DRAM Request(Write) Issued for sw 2524 1176 on Line 799

Clock Cycle 5721:
 Current CPU Blocking 
(lw, 3776, $t1, 0, 0, 794, )(sw, 3936, 1176, 0, 0, 796, )(sw, 3688, 0, 0, 0, 798, )(lw, 1212, $t0, 0, 0, 795, )(sw, 2524, 1176, 0, 0, 799, )
Started lw 3776 $t1 on Line 794
Completed 1/2
DRAM Request(Write) Issued for sw 176 0 on Line 800

Clock Cycle 5722:
 Current CPU Blocking 
(lw, 3776, $t1, 1, 2, 794, )(sw, 3936, 1176, 0, 0, 796, )(sw, 3688, 0, 0, 0, 798, )(lw, 1212, $t0, 0, 0, 795, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3776 $t1 on Line 794
addi$t3,$t3,3548
$t3 = 3548

Clock Cycle 5723:
 Current CPU Blocking 
(sw, 3936, 1176, 0, 0, 796, )(sw, 3688, 0, 0, 0, 798, )(lw, 1212, $t0, 0, 0, 795, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Started sw 3936 1176 on Line 796
Completed 1/2
DRAM Request(Read) Issued for lw 1452 $t1 on Line 802

Clock Cycle 5724:
 Current CPU Blocking 
(sw, 3936, 1176, 1, 2, 796, )(sw, 3688, 0, 0, 0, 798, )(lw, 1212, $t0, 0, 0, 795, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )(lw, 1452, $t1, 0, 0, 802, )
Completed 2/2
Finished Instruction sw 3936 1176 on Line 796

Clock Cycle 5725:
 Current CPU Blocking $t0
(sw, 3688, 0, 0, 0, 798, )(lw, 1212, $t0, 0, 0, 795, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )(lw, 1452, $t1, 0, 0, 802, )
Started sw 3688 0 on Line 798
Completed 1/2

Clock Cycle 5726:
 Current CPU Blocking $t0
(sw, 3688, 0, 1, 2, 798, )(lw, 1212, $t0, 0, 0, 795, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )(lw, 1452, $t1, 0, 0, 802, )
Completed 2/2
Finished Instruction sw 3688 0 on Line 798

Clock Cycle 5727:
 Current CPU Blocking $t0
(lw, 1212, $t0, 0, 0, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Started lw 1212 $t0 on Line 795
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5728:
 Current CPU Blocking $t0
(lw, 1212, $t0, 1, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 2/22

Clock Cycle 5729:
 Current CPU Blocking $t0
(lw, 1212, $t0, 2, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 3/22

Clock Cycle 5730:
 Current CPU Blocking $t0
(lw, 1212, $t0, 3, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 4/22

Clock Cycle 5731:
 Current CPU Blocking $t0
(lw, 1212, $t0, 4, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 5/22

Clock Cycle 5732:
 Current CPU Blocking $t0
(lw, 1212, $t0, 5, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 6/22

Clock Cycle 5733:
 Current CPU Blocking $t0
(lw, 1212, $t0, 6, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 7/22

Clock Cycle 5734:
 Current CPU Blocking $t0
(lw, 1212, $t0, 7, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 8/22

Clock Cycle 5735:
 Current CPU Blocking $t0
(lw, 1212, $t0, 8, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 9/22

Clock Cycle 5736:
 Current CPU Blocking $t0
(lw, 1212, $t0, 9, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 10/22
Memory at 3748 = 992
Memory at 3812 = 2932
Memory at 3936 = 1176

Clock Cycle 5737:
 Current CPU Blocking $t0
(lw, 1212, $t0, 10, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 11/22

Clock Cycle 5738:
 Current CPU Blocking $t0
(lw, 1212, $t0, 11, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 12/22

Clock Cycle 5739:
 Current CPU Blocking $t0
(lw, 1212, $t0, 12, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 13/22

Clock Cycle 5740:
 Current CPU Blocking $t0
(lw, 1212, $t0, 13, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 14/22

Clock Cycle 5741:
 Current CPU Blocking $t0
(lw, 1212, $t0, 14, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 15/22

Clock Cycle 5742:
 Current CPU Blocking $t0
(lw, 1212, $t0, 15, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 16/22

Clock Cycle 5743:
 Current CPU Blocking $t0
(lw, 1212, $t0, 16, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 17/22

Clock Cycle 5744:
 Current CPU Blocking $t0
(lw, 1212, $t0, 17, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 18/22

Clock Cycle 5745:
 Current CPU Blocking $t0
(lw, 1212, $t0, 18, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 19/22

Clock Cycle 5746:
 Current CPU Blocking $t0
(lw, 1212, $t0, 19, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 20/22

Clock Cycle 5747:
 Current CPU Blocking $t0
(lw, 1212, $t0, 20, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 21/22

Clock Cycle 5748:
 Current CPU Blocking $t0
(lw, 1212, $t0, 21, 22, 795, )(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1212 $t0 on Line 795

Clock Cycle 5749:
 Current CPU Blocking $t0
(lw, 1452, $t1, 0, 0, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Started lw 1452 $t1 on Line 802
Completed 1/2
addi$t0,$t2,2676
$t0 = 3852

Clock Cycle 5750:
 Current CPU Blocking 
(lw, 1452, $t1, 1, 2, 802, )(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1452 $t1 on Line 802

Clock Cycle 5751:
 Current CPU Blocking $t1
(sw, 2524, 1176, 0, 0, 799, )(sw, 176, 0, 0, 0, 800, )
Started sw 2524 1176 on Line 799
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2508 0 on Line 804

Clock Cycle 5752:
 Current CPU Blocking 
(sw, 2524, 1176, 1, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )
Completed 2/12
DRAM Request(Write) Issued for sw 3660 1176 on Line 805

Clock Cycle 5753:
 Current CPU Blocking 
(sw, 2524, 1176, 2, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )
Completed 3/12
DRAM Request(Write) Issued for sw 3628 0 on Line 806

Clock Cycle 5754:
 Current CPU Blocking 
(sw, 2524, 1176, 3, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 4/12
DRAM Request(Read) Issued for lw 652 $t3 on Line 807

Clock Cycle 5755:
 Current CPU Blocking 
(sw, 2524, 1176, 4, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 5/12

Clock Cycle 5756:
 Current CPU Blocking $t3
(sw, 2524, 1176, 5, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 6/12

Clock Cycle 5757:
 Current CPU Blocking $t3
(sw, 2524, 1176, 6, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 7/12

Clock Cycle 5758:
 Current CPU Blocking $t3
(sw, 2524, 1176, 7, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 8/12

Clock Cycle 5759:
 Current CPU Blocking $t3
(sw, 2524, 1176, 8, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 9/12

Clock Cycle 5760:
 Current CPU Blocking $t3
(sw, 2524, 1176, 9, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 10/12

Clock Cycle 5761:
 Current CPU Blocking $t3
(sw, 2524, 1176, 10, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 11/12

Clock Cycle 5762:
 Current CPU Blocking $t3
(sw, 2524, 1176, 11, 12, 799, )(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 12/12
Finished Instruction sw 2524 1176 on Line 799

Clock Cycle 5763:
 Current CPU Blocking $t3
(sw, 2508, 0, 0, 0, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Started sw 2508 0 on Line 804
Completed 1/2

Clock Cycle 5764:
 Current CPU Blocking $t3
(sw, 2508, 0, 1, 2, 804, )(sw, 176, 0, 0, 0, 800, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 652, $t3, 0, 0, 807, )
Completed 2/2
Finished Instruction sw 2508 0 on Line 804

Clock Cycle 5765:
 Current CPU Blocking $t3
(sw, 176, 0, 0, 0, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Started sw 176 0 on Line 800
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 5766:
 Current CPU Blocking $t3
(sw, 176, 0, 1, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 2/22

Clock Cycle 5767:
 Current CPU Blocking $t3
(sw, 176, 0, 2, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 3/22

Clock Cycle 5768:
 Current CPU Blocking $t3
(sw, 176, 0, 3, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 4/22

Clock Cycle 5769:
 Current CPU Blocking $t3
(sw, 176, 0, 4, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 5/22

Clock Cycle 5770:
 Current CPU Blocking $t3
(sw, 176, 0, 5, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 6/22

Clock Cycle 5771:
 Current CPU Blocking $t3
(sw, 176, 0, 6, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 7/22

Clock Cycle 5772:
 Current CPU Blocking $t3
(sw, 176, 0, 7, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 8/22

Clock Cycle 5773:
 Current CPU Blocking $t3
(sw, 176, 0, 8, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 9/22

Clock Cycle 5774:
 Current CPU Blocking $t3
(sw, 176, 0, 9, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 10/22
Memory at 2508 = 0
Memory at 2524 = 1176

Clock Cycle 5775:
 Current CPU Blocking $t3
(sw, 176, 0, 10, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 11/22

Clock Cycle 5776:
 Current CPU Blocking $t3
(sw, 176, 0, 11, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 12/22

Clock Cycle 5777:
 Current CPU Blocking $t3
(sw, 176, 0, 12, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 13/22

Clock Cycle 5778:
 Current CPU Blocking $t3
(sw, 176, 0, 13, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 14/22

Clock Cycle 5779:
 Current CPU Blocking $t3
(sw, 176, 0, 14, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 15/22

Clock Cycle 5780:
 Current CPU Blocking $t3
(sw, 176, 0, 15, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 16/22

Clock Cycle 5781:
 Current CPU Blocking $t3
(sw, 176, 0, 16, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 17/22

Clock Cycle 5782:
 Current CPU Blocking $t3
(sw, 176, 0, 17, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 18/22

Clock Cycle 5783:
 Current CPU Blocking $t3
(sw, 176, 0, 18, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 19/22

Clock Cycle 5784:
 Current CPU Blocking $t3
(sw, 176, 0, 19, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 20/22

Clock Cycle 5785:
 Current CPU Blocking $t3
(sw, 176, 0, 20, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 21/22

Clock Cycle 5786:
 Current CPU Blocking $t3
(sw, 176, 0, 21, 22, 800, )(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 22/22
Finished Instruction sw 176 0 on Line 800

Clock Cycle 5787:
 Current CPU Blocking $t3
(lw, 652, $t3, 0, 0, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Started lw 652 $t3 on Line 807
Completed 1/2

Clock Cycle 5788:
 Current CPU Blocking $t3
(lw, 652, $t3, 1, 2, 807, )(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Completed 2/2
$t3 = 0
Finished Instruction lw 652 $t3 on Line 807

Clock Cycle 5789:
 Current CPU Blocking $t3
(sw, 3660, 1176, 0, 0, 805, )(sw, 3628, 0, 0, 0, 806, )
Started sw 3660 1176 on Line 805
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3500 $t3 on Line 808

Clock Cycle 5790:
 Current CPU Blocking 
(sw, 3660, 1176, 1, 22, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 3500, $t3, 0, 0, 808, )
Completed 2/22
addi$t1,$t2,1792
$t1 = 2968

Clock Cycle 5791:
 Current CPU Blocking 
(sw, 3660, 1176, 2, 22, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 3500, $t3, 0, 0, 808, )
Completed 3/22
addi$t2,$t1,476
$t2 = 3444

Clock Cycle 5792:
 Current CPU Blocking 
(sw, 3660, 1176, 3, 22, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 3500, $t3, 0, 0, 808, )
Completed 4/22
DRAM Request(Read) Issued for lw 2816 $t0 on Line 811

Clock Cycle 5793:
 Current CPU Blocking 
(sw, 3660, 1176, 4, 22, 805, )(sw, 3628, 0, 0, 0, 806, )(lw, 3500, $t3, 0, 0, 808, )(lw, 2816, $t0, 0, 0, 811, )
Completed 5/22

Clock Cycle 5794:
 Current CPU Blocking $t3
(sw, 3660, 1176, 5, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 6/22

Clock Cycle 5795:
 Current CPU Blocking $t3
(sw, 3660, 1176, 6, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 7/22

Clock Cycle 5796:
 Current CPU Blocking $t3
(sw, 3660, 1176, 7, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 8/22

Clock Cycle 5797:
 Current CPU Blocking $t3
(sw, 3660, 1176, 8, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 9/22

Clock Cycle 5798:
 Current CPU Blocking $t3
(sw, 3660, 1176, 9, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 10/22

Clock Cycle 5799:
 Current CPU Blocking $t3
(sw, 3660, 1176, 10, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 11/22

Clock Cycle 5800:
 Current CPU Blocking $t3
(sw, 3660, 1176, 11, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 12/22

Clock Cycle 5801:
 Current CPU Blocking $t3
(sw, 3660, 1176, 12, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 13/22

Clock Cycle 5802:
 Current CPU Blocking $t3
(sw, 3660, 1176, 13, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 14/22

Clock Cycle 5803:
 Current CPU Blocking $t3
(sw, 3660, 1176, 14, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 15/22

Clock Cycle 5804:
 Current CPU Blocking $t3
(sw, 3660, 1176, 15, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 16/22

Clock Cycle 5805:
 Current CPU Blocking $t3
(sw, 3660, 1176, 16, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 17/22

Clock Cycle 5806:
 Current CPU Blocking $t3
(sw, 3660, 1176, 17, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 18/22

Clock Cycle 5807:
 Current CPU Blocking $t3
(sw, 3660, 1176, 18, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 19/22

Clock Cycle 5808:
 Current CPU Blocking $t3
(sw, 3660, 1176, 19, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 20/22

Clock Cycle 5809:
 Current CPU Blocking $t3
(sw, 3660, 1176, 20, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 21/22

Clock Cycle 5810:
 Current CPU Blocking $t3
(sw, 3660, 1176, 21, 22, 805, )(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 22/22
Finished Instruction sw 3660 1176 on Line 805

Clock Cycle 5811:
 Current CPU Blocking $t3
(lw, 3500, $t3, 0, 0, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Started lw 3500 $t3 on Line 808
Completed 1/2

Clock Cycle 5812:
 Current CPU Blocking $t3
(lw, 3500, $t3, 1, 2, 808, )(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3500 $t3 on Line 808

Clock Cycle 5813:
 Current CPU Blocking $t3
(sw, 3628, 0, 0, 0, 806, )(lw, 2816, $t0, 0, 0, 811, )
Started sw 3628 0 on Line 806
Completed 1/2
DRAM Request(Write) Issued for sw 540 0 on Line 812

Clock Cycle 5814:
 Current CPU Blocking 
(sw, 3628, 0, 1, 2, 806, )(lw, 2816, $t0, 0, 0, 811, )(sw, 540, 0, 0, 0, 812, )
Completed 2/2
Finished Instruction sw 3628 0 on Line 806
addi$t4,$t4,3816
$t4 = 3816

Clock Cycle 5815:
 Current CPU Blocking 
(lw, 2816, $t0, 0, 0, 811, )(sw, 540, 0, 0, 0, 812, )
Started lw 2816 $t0 on Line 811
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1456 3816 on Line 814

Clock Cycle 5816:
 Current CPU Blocking 
(lw, 2816, $t0, 1, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )
Completed 2/22
DRAM Request(Read) Issued for lw 816 $t4 on Line 815

Clock Cycle 5817:
 Current CPU Blocking 
(lw, 2816, $t0, 2, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 3/22

Clock Cycle 5818:
 Current CPU Blocking $t0
(lw, 2816, $t0, 3, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 4/22

Clock Cycle 5819:
 Current CPU Blocking $t0
(lw, 2816, $t0, 4, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 5/22

Clock Cycle 5820:
 Current CPU Blocking $t0
(lw, 2816, $t0, 5, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 6/22

Clock Cycle 5821:
 Current CPU Blocking $t0
(lw, 2816, $t0, 6, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 7/22

Clock Cycle 5822:
 Current CPU Blocking $t0
(lw, 2816, $t0, 7, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 8/22

Clock Cycle 5823:
 Current CPU Blocking $t0
(lw, 2816, $t0, 8, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 9/22

Clock Cycle 5824:
 Current CPU Blocking $t0
(lw, 2816, $t0, 9, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 10/22
Memory at 3628 = 0
Memory at 3660 = 1176

Clock Cycle 5825:
 Current CPU Blocking $t0
(lw, 2816, $t0, 10, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 11/22

Clock Cycle 5826:
 Current CPU Blocking $t0
(lw, 2816, $t0, 11, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 12/22

Clock Cycle 5827:
 Current CPU Blocking $t0
(lw, 2816, $t0, 12, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 13/22

Clock Cycle 5828:
 Current CPU Blocking $t0
(lw, 2816, $t0, 13, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 14/22

Clock Cycle 5829:
 Current CPU Blocking $t0
(lw, 2816, $t0, 14, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 15/22

Clock Cycle 5830:
 Current CPU Blocking $t0
(lw, 2816, $t0, 15, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 16/22

Clock Cycle 5831:
 Current CPU Blocking $t0
(lw, 2816, $t0, 16, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 17/22

Clock Cycle 5832:
 Current CPU Blocking $t0
(lw, 2816, $t0, 17, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 18/22

Clock Cycle 5833:
 Current CPU Blocking $t0
(lw, 2816, $t0, 18, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 19/22

Clock Cycle 5834:
 Current CPU Blocking $t0
(lw, 2816, $t0, 19, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 20/22

Clock Cycle 5835:
 Current CPU Blocking $t0
(lw, 2816, $t0, 20, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 21/22

Clock Cycle 5836:
 Current CPU Blocking $t0
(lw, 2816, $t0, 21, 22, 811, )(sw, 540, 0, 0, 0, 812, )(sw, 1456, 3816, 0, 0, 814, )(lw, 816, $t4, 0, 0, 815, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2816 $t0 on Line 811

Clock Cycle 5837:
 Current CPU Blocking $t0
(sw, 540, 0, 0, 0, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 1456, 3816, 0, 0, 814, )
Started sw 540 0 on Line 812
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3240 0 on Line 816

Clock Cycle 5838:
 Current CPU Blocking 
(sw, 540, 0, 1, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )
Completed 2/12
DRAM Request(Read) Issued for lw 1892 $t3 on Line 817

Clock Cycle 5839:
 Current CPU Blocking 
(sw, 540, 0, 2, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )
Completed 3/12
DRAM Request(Write) Issued for sw 864 2968 on Line 818

Clock Cycle 5840:
 Current CPU Blocking 
(sw, 540, 0, 3, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )
Completed 4/12
DRAM Request(Read) Issued for lw 2612 $t1 on Line 819

Clock Cycle 5841:
 Current CPU Blocking 
(sw, 540, 0, 4, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 5/12

Clock Cycle 5842:
 Current CPU Blocking $t3
(sw, 540, 0, 5, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 6/12

Clock Cycle 5843:
 Current CPU Blocking $t3
(sw, 540, 0, 6, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 7/12

Clock Cycle 5844:
 Current CPU Blocking $t3
(sw, 540, 0, 7, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 8/12

Clock Cycle 5845:
 Current CPU Blocking $t3
(sw, 540, 0, 8, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 9/12

Clock Cycle 5846:
 Current CPU Blocking $t3
(sw, 540, 0, 9, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 10/12

Clock Cycle 5847:
 Current CPU Blocking $t3
(sw, 540, 0, 10, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 11/12

Clock Cycle 5848:
 Current CPU Blocking $t3
(sw, 540, 0, 11, 12, 812, )(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 12/12
Finished Instruction sw 540 0 on Line 812

Clock Cycle 5849:
 Current CPU Blocking $t3
(lw, 816, $t4, 0, 0, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Started lw 816 $t4 on Line 815
Completed 1/2

Clock Cycle 5850:
 Current CPU Blocking $t3
(lw, 816, $t4, 1, 2, 815, )(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 2/2
$t4 = 0
Finished Instruction lw 816 $t4 on Line 815

Clock Cycle 5851:
 Current CPU Blocking $t3
(sw, 864, 2968, 0, 0, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Started sw 864 2968 on Line 818
Completed 1/2

Clock Cycle 5852:
 Current CPU Blocking $t3
(sw, 864, 2968, 1, 2, 818, )(sw, 1456, 3816, 0, 0, 814, )(sw, 3240, 0, 0, 0, 816, )(lw, 1892, $t3, 0, 0, 817, )(lw, 2612, $t1, 0, 0, 819, )
Completed 2/2
Finished Instruction sw 864 2968 on Line 818

Clock Cycle 5853:
 Current CPU Blocking $t3
(sw, 1456, 3816, 0, 0, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Started sw 1456 3816 on Line 814
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5854:
 Current CPU Blocking $t3
(sw, 1456, 3816, 1, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 2/22

Clock Cycle 5855:
 Current CPU Blocking $t3
(sw, 1456, 3816, 2, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 3/22

Clock Cycle 5856:
 Current CPU Blocking $t3
(sw, 1456, 3816, 3, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 4/22

Clock Cycle 5857:
 Current CPU Blocking $t3
(sw, 1456, 3816, 4, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 5/22

Clock Cycle 5858:
 Current CPU Blocking $t3
(sw, 1456, 3816, 5, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 6/22

Clock Cycle 5859:
 Current CPU Blocking $t3
(sw, 1456, 3816, 6, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 7/22

Clock Cycle 5860:
 Current CPU Blocking $t3
(sw, 1456, 3816, 7, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 8/22

Clock Cycle 5861:
 Current CPU Blocking $t3
(sw, 1456, 3816, 8, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 9/22

Clock Cycle 5862:
 Current CPU Blocking $t3
(sw, 1456, 3816, 9, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 10/22
Memory at 864 = 2968

Clock Cycle 5863:
 Current CPU Blocking $t3
(sw, 1456, 3816, 10, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 11/22

Clock Cycle 5864:
 Current CPU Blocking $t3
(sw, 1456, 3816, 11, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 12/22

Clock Cycle 5865:
 Current CPU Blocking $t3
(sw, 1456, 3816, 12, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 13/22

Clock Cycle 5866:
 Current CPU Blocking $t3
(sw, 1456, 3816, 13, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 14/22

Clock Cycle 5867:
 Current CPU Blocking $t3
(sw, 1456, 3816, 14, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 15/22

Clock Cycle 5868:
 Current CPU Blocking $t3
(sw, 1456, 3816, 15, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 16/22

Clock Cycle 5869:
 Current CPU Blocking $t3
(sw, 1456, 3816, 16, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 17/22

Clock Cycle 5870:
 Current CPU Blocking $t3
(sw, 1456, 3816, 17, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 18/22

Clock Cycle 5871:
 Current CPU Blocking $t3
(sw, 1456, 3816, 18, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 19/22

Clock Cycle 5872:
 Current CPU Blocking $t3
(sw, 1456, 3816, 19, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 20/22

Clock Cycle 5873:
 Current CPU Blocking $t3
(sw, 1456, 3816, 20, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 21/22

Clock Cycle 5874:
 Current CPU Blocking $t3
(sw, 1456, 3816, 21, 22, 814, )(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 22/22
Finished Instruction sw 1456 3816 on Line 814

Clock Cycle 5875:
 Current CPU Blocking $t3
(lw, 1892, $t3, 0, 0, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Started lw 1892 $t3 on Line 817
Completed 1/2

Clock Cycle 5876:
 Current CPU Blocking $t3
(lw, 1892, $t3, 1, 2, 817, )(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 2/2
$t3 = 3860
Finished Instruction lw 1892 $t3 on Line 817

Clock Cycle 5877:
 Current CPU Blocking $t3
(sw, 3240, 0, 0, 0, 816, )(lw, 2612, $t1, 0, 0, 819, )
Started sw 3240 0 on Line 816
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 5878:
 Current CPU Blocking $t1
(sw, 3240, 0, 1, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 2/22

Clock Cycle 5879:
 Current CPU Blocking $t1
(sw, 3240, 0, 2, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 3/22

Clock Cycle 5880:
 Current CPU Blocking $t1
(sw, 3240, 0, 3, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 4/22

Clock Cycle 5881:
 Current CPU Blocking $t1
(sw, 3240, 0, 4, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 5/22

Clock Cycle 5882:
 Current CPU Blocking $t1
(sw, 3240, 0, 5, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 6/22

Clock Cycle 5883:
 Current CPU Blocking $t1
(sw, 3240, 0, 6, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 7/22

Clock Cycle 5884:
 Current CPU Blocking $t1
(sw, 3240, 0, 7, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 8/22

Clock Cycle 5885:
 Current CPU Blocking $t1
(sw, 3240, 0, 8, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 9/22

Clock Cycle 5886:
 Current CPU Blocking $t1
(sw, 3240, 0, 9, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 10/22
Memory at 1456 = 3816

Clock Cycle 5887:
 Current CPU Blocking $t1
(sw, 3240, 0, 10, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 11/22

Clock Cycle 5888:
 Current CPU Blocking $t1
(sw, 3240, 0, 11, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 12/22

Clock Cycle 5889:
 Current CPU Blocking $t1
(sw, 3240, 0, 12, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 13/22

Clock Cycle 5890:
 Current CPU Blocking $t1
(sw, 3240, 0, 13, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 14/22

Clock Cycle 5891:
 Current CPU Blocking $t1
(sw, 3240, 0, 14, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 15/22

Clock Cycle 5892:
 Current CPU Blocking $t1
(sw, 3240, 0, 15, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 16/22

Clock Cycle 5893:
 Current CPU Blocking $t1
(sw, 3240, 0, 16, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 17/22

Clock Cycle 5894:
 Current CPU Blocking $t1
(sw, 3240, 0, 17, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 18/22

Clock Cycle 5895:
 Current CPU Blocking $t1
(sw, 3240, 0, 18, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 19/22

Clock Cycle 5896:
 Current CPU Blocking $t1
(sw, 3240, 0, 19, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 20/22

Clock Cycle 5897:
 Current CPU Blocking $t1
(sw, 3240, 0, 20, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 21/22

Clock Cycle 5898:
 Current CPU Blocking $t1
(sw, 3240, 0, 21, 22, 816, )(lw, 2612, $t1, 0, 0, 819, )
Completed 22/22
Finished Instruction sw 3240 0 on Line 816

Clock Cycle 5899:
 Current CPU Blocking $t1
(lw, 2612, $t1, 0, 0, 819, )
Started lw 2612 $t1 on Line 819
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 5900:
 Current CPU Blocking $t1
(lw, 2612, $t1, 1, 22, 819, )
Completed 2/22

Clock Cycle 5901:
 Current CPU Blocking $t1
(lw, 2612, $t1, 2, 22, 819, )
Completed 3/22

Clock Cycle 5902:
 Current CPU Blocking $t1
(lw, 2612, $t1, 3, 22, 819, )
Completed 4/22

Clock Cycle 5903:
 Current CPU Blocking $t1
(lw, 2612, $t1, 4, 22, 819, )
Completed 5/22

Clock Cycle 5904:
 Current CPU Blocking $t1
(lw, 2612, $t1, 5, 22, 819, )
Completed 6/22

Clock Cycle 5905:
 Current CPU Blocking $t1
(lw, 2612, $t1, 6, 22, 819, )
Completed 7/22

Clock Cycle 5906:
 Current CPU Blocking $t1
(lw, 2612, $t1, 7, 22, 819, )
Completed 8/22

Clock Cycle 5907:
 Current CPU Blocking $t1
(lw, 2612, $t1, 8, 22, 819, )
Completed 9/22

Clock Cycle 5908:
 Current CPU Blocking $t1
(lw, 2612, $t1, 9, 22, 819, )
Completed 10/22

Clock Cycle 5909:
 Current CPU Blocking $t1
(lw, 2612, $t1, 10, 22, 819, )
Completed 11/22

Clock Cycle 5910:
 Current CPU Blocking $t1
(lw, 2612, $t1, 11, 22, 819, )
Completed 12/22

Clock Cycle 5911:
 Current CPU Blocking $t1
(lw, 2612, $t1, 12, 22, 819, )
Completed 13/22

Clock Cycle 5912:
 Current CPU Blocking $t1
(lw, 2612, $t1, 13, 22, 819, )
Completed 14/22

Clock Cycle 5913:
 Current CPU Blocking $t1
(lw, 2612, $t1, 14, 22, 819, )
Completed 15/22

Clock Cycle 5914:
 Current CPU Blocking $t1
(lw, 2612, $t1, 15, 22, 819, )
Completed 16/22

Clock Cycle 5915:
 Current CPU Blocking $t1
(lw, 2612, $t1, 16, 22, 819, )
Completed 17/22

Clock Cycle 5916:
 Current CPU Blocking $t1
(lw, 2612, $t1, 17, 22, 819, )
Completed 18/22

Clock Cycle 5917:
 Current CPU Blocking $t1
(lw, 2612, $t1, 18, 22, 819, )
Completed 19/22

Clock Cycle 5918:
 Current CPU Blocking $t1
(lw, 2612, $t1, 19, 22, 819, )
Completed 20/22

Clock Cycle 5919:
 Current CPU Blocking $t1
(lw, 2612, $t1, 20, 22, 819, )
Completed 21/22

Clock Cycle 5920:
 Current CPU Blocking $t1
(lw, 2612, $t1, 21, 22, 819, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2612 $t1 on Line 819

Clock Cycle 5921:
 Current CPU Blocking $t1

addi$t3,$t1,1336
$t3 = 1336

Clock Cycle 5922:
 Current CPU Blocking 

addi$t2,$t3,1460
$t2 = 2796

Clock Cycle 5923:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 552 $t4 on Line 822

Clock Cycle 5924:
 Current CPU Blocking 
(lw, 552, $t4, 0, 0, 822, )
Started lw 552 $t4 on Line 822
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2768 0 on Line 823

Clock Cycle 5925:
 Current CPU Blocking 
(lw, 552, $t4, 1, 12, 822, )(sw, 2768, 0, 0, 0, 823, )
Completed 2/12
DRAM Request(Read) Issued for lw 676 $t1 on Line 824

Clock Cycle 5926:
 Current CPU Blocking 
(lw, 552, $t4, 2, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )
Completed 3/12
addi$t2,$t3,1492
$t2 = 2828

Clock Cycle 5927:
 Current CPU Blocking 
(lw, 552, $t4, 3, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )
Completed 4/12
DRAM Request(Read) Issued for lw 1444 $t3 on Line 826

Clock Cycle 5928:
 Current CPU Blocking 
(lw, 552, $t4, 4, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )
Completed 5/12
DRAM Request(Read) Issued for lw 1204 $t2 on Line 827

Clock Cycle 5929:
 Current CPU Blocking 
(lw, 552, $t4, 5, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 6/12

Clock Cycle 5930:
 Current CPU Blocking $t1
(lw, 552, $t4, 6, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 7/12

Clock Cycle 5931:
 Current CPU Blocking $t1
(lw, 552, $t4, 7, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 8/12

Clock Cycle 5932:
 Current CPU Blocking $t1
(lw, 552, $t4, 8, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 9/12

Clock Cycle 5933:
 Current CPU Blocking $t1
(lw, 552, $t4, 9, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 10/12

Clock Cycle 5934:
 Current CPU Blocking $t1
(lw, 552, $t4, 10, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 11/12

Clock Cycle 5935:
 Current CPU Blocking $t1
(lw, 552, $t4, 11, 12, 822, )(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 12/12
$t4 = 0
Finished Instruction lw 552 $t4 on Line 822

Clock Cycle 5936:
 Current CPU Blocking $t1
(lw, 676, $t1, 0, 0, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Started lw 676 $t1 on Line 824
Completed 1/2

Clock Cycle 5937:
 Current CPU Blocking $t1
(lw, 676, $t1, 1, 2, 824, )(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 2/2
$t1 = 0
Finished Instruction lw 676 $t1 on Line 824

Clock Cycle 5938:
 Current CPU Blocking $t1
(sw, 2768, 0, 0, 0, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Started sw 2768 0 on Line 823
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t0,$t1,1780
$t0 = 1780

Clock Cycle 5939:
 Current CPU Blocking 
(sw, 2768, 0, 1, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 2/12

Clock Cycle 5940:
 Current CPU Blocking $t3
(sw, 2768, 0, 2, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 3/12

Clock Cycle 5941:
 Current CPU Blocking $t3
(sw, 2768, 0, 3, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 4/12

Clock Cycle 5942:
 Current CPU Blocking $t3
(sw, 2768, 0, 4, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 5/12

Clock Cycle 5943:
 Current CPU Blocking $t3
(sw, 2768, 0, 5, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 6/12

Clock Cycle 5944:
 Current CPU Blocking $t3
(sw, 2768, 0, 6, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 7/12

Clock Cycle 5945:
 Current CPU Blocking $t3
(sw, 2768, 0, 7, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 8/12

Clock Cycle 5946:
 Current CPU Blocking $t3
(sw, 2768, 0, 8, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 9/12

Clock Cycle 5947:
 Current CPU Blocking $t3
(sw, 2768, 0, 9, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 10/12

Clock Cycle 5948:
 Current CPU Blocking $t3
(sw, 2768, 0, 10, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 11/12

Clock Cycle 5949:
 Current CPU Blocking $t3
(sw, 2768, 0, 11, 12, 823, )(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 12/12
Finished Instruction sw 2768 0 on Line 823

Clock Cycle 5950:
 Current CPU Blocking $t3
(lw, 1444, $t3, 0, 0, 826, )(lw, 1204, $t2, 0, 0, 827, )
Started lw 1444 $t3 on Line 826
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 5951:
 Current CPU Blocking $t3
(lw, 1444, $t3, 1, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 2/22

Clock Cycle 5952:
 Current CPU Blocking $t3
(lw, 1444, $t3, 2, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 3/22

Clock Cycle 5953:
 Current CPU Blocking $t3
(lw, 1444, $t3, 3, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 4/22

Clock Cycle 5954:
 Current CPU Blocking $t3
(lw, 1444, $t3, 4, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 5/22

Clock Cycle 5955:
 Current CPU Blocking $t3
(lw, 1444, $t3, 5, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 6/22

Clock Cycle 5956:
 Current CPU Blocking $t3
(lw, 1444, $t3, 6, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 7/22

Clock Cycle 5957:
 Current CPU Blocking $t3
(lw, 1444, $t3, 7, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 8/22

Clock Cycle 5958:
 Current CPU Blocking $t3
(lw, 1444, $t3, 8, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 9/22

Clock Cycle 5959:
 Current CPU Blocking $t3
(lw, 1444, $t3, 9, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 10/22
Memory at 2768 = 0

Clock Cycle 5960:
 Current CPU Blocking $t3
(lw, 1444, $t3, 10, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 11/22

Clock Cycle 5961:
 Current CPU Blocking $t3
(lw, 1444, $t3, 11, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 12/22

Clock Cycle 5962:
 Current CPU Blocking $t3
(lw, 1444, $t3, 12, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 13/22

Clock Cycle 5963:
 Current CPU Blocking $t3
(lw, 1444, $t3, 13, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 14/22

Clock Cycle 5964:
 Current CPU Blocking $t3
(lw, 1444, $t3, 14, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 15/22

Clock Cycle 5965:
 Current CPU Blocking $t3
(lw, 1444, $t3, 15, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 16/22

Clock Cycle 5966:
 Current CPU Blocking $t3
(lw, 1444, $t3, 16, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 17/22

Clock Cycle 5967:
 Current CPU Blocking $t3
(lw, 1444, $t3, 17, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 18/22

Clock Cycle 5968:
 Current CPU Blocking $t3
(lw, 1444, $t3, 18, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 19/22

Clock Cycle 5969:
 Current CPU Blocking $t3
(lw, 1444, $t3, 19, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 20/22

Clock Cycle 5970:
 Current CPU Blocking $t3
(lw, 1444, $t3, 20, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 21/22

Clock Cycle 5971:
 Current CPU Blocking $t3
(lw, 1444, $t3, 21, 22, 826, )(lw, 1204, $t2, 0, 0, 827, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1444 $t3 on Line 826

Clock Cycle 5972:
 Current CPU Blocking $t3
(lw, 1204, $t2, 0, 0, 827, )
Started lw 1204 $t2 on Line 827
Completed 1/2
addi$t3,$t3,3524
$t3 = 3524

Clock Cycle 5973:
 Current CPU Blocking 
(lw, 1204, $t2, 1, 2, 827, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1204 $t2 on Line 827
DRAM Request(Write) Issued for sw 2000 0 on Line 830

Clock Cycle 5974:
 Current CPU Blocking 
(sw, 2000, 0, 0, 0, 830, )
Started sw 2000 0 on Line 830
Completed 1/2
DRAM Request(Write) Issued for sw 120 3524 on Line 831

Clock Cycle 5975:
 Current CPU Blocking 
(sw, 2000, 0, 1, 2, 830, )(sw, 120, 3524, 0, 0, 831, )
Completed 2/2
Finished Instruction sw 2000 0 on Line 830
addi$t3,$t0,1940
$t3 = 3720

Clock Cycle 5976:
 Current CPU Blocking 
(sw, 120, 3524, 0, 0, 831, )
Started sw 120 3524 on Line 831
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3124 0 on Line 833

Clock Cycle 5977:
 Current CPU Blocking 
(sw, 120, 3524, 1, 22, 831, )(sw, 3124, 0, 0, 0, 833, )
Completed 2/22
DRAM Request(Write) Issued for sw 2388 0 on Line 834

Clock Cycle 5978:
 Current CPU Blocking 
(sw, 120, 3524, 2, 22, 831, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 3/22
addi$t0,$t3,3644
$t0 = 7364

Clock Cycle 5979:
 Current CPU Blocking 
(sw, 120, 3524, 3, 22, 831, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 4/22
addi$t1,$t2,932
$t1 = 932

Clock Cycle 5980:
 Current CPU Blocking 
(sw, 120, 3524, 4, 22, 831, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 5/22
addi$t2,$t3,2548
$t2 = 6268

Clock Cycle 5981:
 Current CPU Blocking 
(sw, 120, 3524, 5, 22, 831, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 6/22
DRAM Request(Read) Issued for lw 788 $t0 on Line 838

Clock Cycle 5982:
 Current CPU Blocking 
(sw, 120, 3524, 6, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 7/22
addi$t2,$t2,1640
$t2 = 7908

Clock Cycle 5983:
 Current CPU Blocking 
(sw, 120, 3524, 7, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 8/22
addi$t3,$t2,3924
$t3 = 11832

Clock Cycle 5984:
 Current CPU Blocking 
(sw, 120, 3524, 8, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 9/22
DRAM Request(Write) Issued for sw 756 7908 on Line 841

Clock Cycle 5985:
 Current CPU Blocking 
(sw, 120, 3524, 9, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )
Completed 10/22
DRAM Request(Write) Issued for sw 3020 932 on Line 842

Clock Cycle 5986:
 Current CPU Blocking 
(sw, 120, 3524, 10, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 11/22
DRAM Request(Read) Issued for lw 1484 $t3 on Line 843

Clock Cycle 5987:
 Current CPU Blocking 
(sw, 120, 3524, 11, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(lw, 1484, $t3, 0, 0, 843, )
Completed 12/22

Clock Cycle 5988:
 Current CPU Blocking $t3
(sw, 120, 3524, 12, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 13/22

Clock Cycle 5989:
 Current CPU Blocking $t3
(sw, 120, 3524, 13, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 14/22

Clock Cycle 5990:
 Current CPU Blocking $t3
(sw, 120, 3524, 14, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 15/22

Clock Cycle 5991:
 Current CPU Blocking $t3
(sw, 120, 3524, 15, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 16/22

Clock Cycle 5992:
 Current CPU Blocking $t3
(sw, 120, 3524, 16, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 17/22

Clock Cycle 5993:
 Current CPU Blocking $t3
(sw, 120, 3524, 17, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 18/22

Clock Cycle 5994:
 Current CPU Blocking $t3
(sw, 120, 3524, 18, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 19/22

Clock Cycle 5995:
 Current CPU Blocking $t3
(sw, 120, 3524, 19, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 20/22

Clock Cycle 5996:
 Current CPU Blocking $t3
(sw, 120, 3524, 20, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 21/22

Clock Cycle 5997:
 Current CPU Blocking $t3
(sw, 120, 3524, 21, 22, 831, )(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 22/22
Finished Instruction sw 120 3524 on Line 831

Clock Cycle 5998:
 Current CPU Blocking $t3
(lw, 788, $t0, 0, 0, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Started lw 788 $t0 on Line 838
Completed 1/2

Clock Cycle 5999:
 Current CPU Blocking $t3
(lw, 788, $t0, 1, 2, 838, )(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 2/2
$t0 = 2020
Finished Instruction lw 788 $t0 on Line 838

Clock Cycle 6000:
 Current CPU Blocking $t3
(sw, 756, 7908, 0, 0, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Started sw 756 7908 on Line 841
Completed 1/2

Clock Cycle 6001:
 Current CPU Blocking $t3
(sw, 756, 7908, 1, 2, 841, )(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 2/2
Finished Instruction sw 756 7908 on Line 841

Clock Cycle 6002:
 Current CPU Blocking $t3
(lw, 1484, $t3, 0, 0, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Started lw 1484 $t3 on Line 843
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6003:
 Current CPU Blocking $t3
(lw, 1484, $t3, 1, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 2/22

Clock Cycle 6004:
 Current CPU Blocking $t3
(lw, 1484, $t3, 2, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 3/22

Clock Cycle 6005:
 Current CPU Blocking $t3
(lw, 1484, $t3, 3, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 4/22

Clock Cycle 6006:
 Current CPU Blocking $t3
(lw, 1484, $t3, 4, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 5/22

Clock Cycle 6007:
 Current CPU Blocking $t3
(lw, 1484, $t3, 5, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 6/22

Clock Cycle 6008:
 Current CPU Blocking $t3
(lw, 1484, $t3, 6, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 7/22

Clock Cycle 6009:
 Current CPU Blocking $t3
(lw, 1484, $t3, 7, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 8/22

Clock Cycle 6010:
 Current CPU Blocking $t3
(lw, 1484, $t3, 8, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 9/22

Clock Cycle 6011:
 Current CPU Blocking $t3
(lw, 1484, $t3, 9, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 10/22
Memory at 120 = 3524
Memory at 756 = 7908

Clock Cycle 6012:
 Current CPU Blocking $t3
(lw, 1484, $t3, 10, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 11/22

Clock Cycle 6013:
 Current CPU Blocking $t3
(lw, 1484, $t3, 11, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 12/22

Clock Cycle 6014:
 Current CPU Blocking $t3
(lw, 1484, $t3, 12, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 13/22

Clock Cycle 6015:
 Current CPU Blocking $t3
(lw, 1484, $t3, 13, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 14/22

Clock Cycle 6016:
 Current CPU Blocking $t3
(lw, 1484, $t3, 14, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 15/22

Clock Cycle 6017:
 Current CPU Blocking $t3
(lw, 1484, $t3, 15, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 16/22

Clock Cycle 6018:
 Current CPU Blocking $t3
(lw, 1484, $t3, 16, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 17/22

Clock Cycle 6019:
 Current CPU Blocking $t3
(lw, 1484, $t3, 17, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 18/22

Clock Cycle 6020:
 Current CPU Blocking $t3
(lw, 1484, $t3, 18, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 19/22

Clock Cycle 6021:
 Current CPU Blocking $t3
(lw, 1484, $t3, 19, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 20/22

Clock Cycle 6022:
 Current CPU Blocking $t3
(lw, 1484, $t3, 20, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 21/22

Clock Cycle 6023:
 Current CPU Blocking $t3
(lw, 1484, $t3, 21, 22, 843, )(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Completed 22/22
$t3 = 8828
Finished Instruction lw 1484 $t3 on Line 843

Clock Cycle 6024:
 Current CPU Blocking $t3
(sw, 3124, 0, 0, 0, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )
Started sw 3124 0 on Line 833
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 964 8828 on Line 844

Clock Cycle 6025:
 Current CPU Blocking 
(sw, 3124, 0, 1, 12, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )
Completed 2/12
DRAM Request(Read) Issued for lw 844 $t1 on Line 845

Clock Cycle 6026:
 Current CPU Blocking 
(sw, 3124, 0, 2, 12, 833, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 3/12
DRAM Request(Read) Issued for lw 3748 $t3 on Line 846

Clock Cycle 6027:
 Current CPU Blocking 
(sw, 3124, 0, 3, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 4/12
DRAM Request(Read) Issued for lw 2892 $t0 on Line 847

Clock Cycle 6028:
 Current CPU Blocking 
(sw, 3124, 0, 4, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 5/12

Clock Cycle 6029:
 Current CPU Blocking $t0
(sw, 3124, 0, 5, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 6/12

Clock Cycle 6030:
 Current CPU Blocking $t0
(sw, 3124, 0, 6, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 7/12

Clock Cycle 6031:
 Current CPU Blocking $t0
(sw, 3124, 0, 7, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 8/12

Clock Cycle 6032:
 Current CPU Blocking $t0
(sw, 3124, 0, 8, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 9/12

Clock Cycle 6033:
 Current CPU Blocking $t0
(sw, 3124, 0, 9, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 10/12

Clock Cycle 6034:
 Current CPU Blocking $t0
(sw, 3124, 0, 10, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 11/12

Clock Cycle 6035:
 Current CPU Blocking $t0
(sw, 3124, 0, 11, 12, 833, )(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 12/12
Finished Instruction sw 3124 0 on Line 833

Clock Cycle 6036:
 Current CPU Blocking $t0
(lw, 3748, $t3, 0, 0, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Started lw 3748 $t3 on Line 846
Completed 1/2

Clock Cycle 6037:
 Current CPU Blocking $t0
(lw, 3748, $t3, 1, 2, 846, )(sw, 2388, 0, 0, 0, 834, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )(lw, 2892, $t0, 0, 0, 847, )
Completed 2/2
$t3 = 992
Finished Instruction lw 3748 $t3 on Line 846

Clock Cycle 6038:
 Current CPU Blocking $t0
(sw, 2388, 0, 0, 0, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Started sw 2388 0 on Line 834
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6039:
 Current CPU Blocking $t0
(sw, 2388, 0, 1, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 2/22

Clock Cycle 6040:
 Current CPU Blocking $t0
(sw, 2388, 0, 2, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 3/22

Clock Cycle 6041:
 Current CPU Blocking $t0
(sw, 2388, 0, 3, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 4/22

Clock Cycle 6042:
 Current CPU Blocking $t0
(sw, 2388, 0, 4, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 5/22

Clock Cycle 6043:
 Current CPU Blocking $t0
(sw, 2388, 0, 5, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 6/22

Clock Cycle 6044:
 Current CPU Blocking $t0
(sw, 2388, 0, 6, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 7/22

Clock Cycle 6045:
 Current CPU Blocking $t0
(sw, 2388, 0, 7, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 8/22

Clock Cycle 6046:
 Current CPU Blocking $t0
(sw, 2388, 0, 8, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 9/22

Clock Cycle 6047:
 Current CPU Blocking $t0
(sw, 2388, 0, 9, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 10/22

Clock Cycle 6048:
 Current CPU Blocking $t0
(sw, 2388, 0, 10, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 11/22

Clock Cycle 6049:
 Current CPU Blocking $t0
(sw, 2388, 0, 11, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 12/22

Clock Cycle 6050:
 Current CPU Blocking $t0
(sw, 2388, 0, 12, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 13/22

Clock Cycle 6051:
 Current CPU Blocking $t0
(sw, 2388, 0, 13, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 14/22

Clock Cycle 6052:
 Current CPU Blocking $t0
(sw, 2388, 0, 14, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 15/22

Clock Cycle 6053:
 Current CPU Blocking $t0
(sw, 2388, 0, 15, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 16/22

Clock Cycle 6054:
 Current CPU Blocking $t0
(sw, 2388, 0, 16, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 17/22

Clock Cycle 6055:
 Current CPU Blocking $t0
(sw, 2388, 0, 17, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 18/22

Clock Cycle 6056:
 Current CPU Blocking $t0
(sw, 2388, 0, 18, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 19/22

Clock Cycle 6057:
 Current CPU Blocking $t0
(sw, 2388, 0, 19, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 20/22

Clock Cycle 6058:
 Current CPU Blocking $t0
(sw, 2388, 0, 20, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 21/22

Clock Cycle 6059:
 Current CPU Blocking $t0
(sw, 2388, 0, 21, 22, 834, )(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 22/22
Finished Instruction sw 2388 0 on Line 834

Clock Cycle 6060:
 Current CPU Blocking $t0
(lw, 2892, $t0, 0, 0, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Started lw 2892 $t0 on Line 847
Completed 1/2

Clock Cycle 6061:
 Current CPU Blocking $t0
(lw, 2892, $t0, 1, 2, 847, )(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 2/2
$t0 = 5888
Finished Instruction lw 2892 $t0 on Line 847

Clock Cycle 6062:
 Current CPU Blocking $t0
(sw, 3020, 932, 0, 0, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Started sw 3020 932 on Line 842
Completed 1/2
addi$t0,$t0,1776
$t0 = 7664

Clock Cycle 6063:
 Current CPU Blocking 
(sw, 3020, 932, 1, 2, 842, )(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 2/2
Finished Instruction sw 3020 932 on Line 842

Clock Cycle 6064:
 Current CPU Blocking $t1
(sw, 964, 8828, 0, 0, 844, )(lw, 844, $t1, 0, 0, 845, )
Started sw 964 8828 on Line 844
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6065:
 Current CPU Blocking $t1
(sw, 964, 8828, 1, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 2/22

Clock Cycle 6066:
 Current CPU Blocking $t1
(sw, 964, 8828, 2, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 3/22

Clock Cycle 6067:
 Current CPU Blocking $t1
(sw, 964, 8828, 3, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 4/22

Clock Cycle 6068:
 Current CPU Blocking $t1
(sw, 964, 8828, 4, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 5/22

Clock Cycle 6069:
 Current CPU Blocking $t1
(sw, 964, 8828, 5, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 6/22

Clock Cycle 6070:
 Current CPU Blocking $t1
(sw, 964, 8828, 6, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 7/22

Clock Cycle 6071:
 Current CPU Blocking $t1
(sw, 964, 8828, 7, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 8/22

Clock Cycle 6072:
 Current CPU Blocking $t1
(sw, 964, 8828, 8, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 9/22

Clock Cycle 6073:
 Current CPU Blocking $t1
(sw, 964, 8828, 9, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 10/22
Memory at 3020 = 932

Clock Cycle 6074:
 Current CPU Blocking $t1
(sw, 964, 8828, 10, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 11/22

Clock Cycle 6075:
 Current CPU Blocking $t1
(sw, 964, 8828, 11, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 12/22

Clock Cycle 6076:
 Current CPU Blocking $t1
(sw, 964, 8828, 12, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 13/22

Clock Cycle 6077:
 Current CPU Blocking $t1
(sw, 964, 8828, 13, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 14/22

Clock Cycle 6078:
 Current CPU Blocking $t1
(sw, 964, 8828, 14, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 15/22

Clock Cycle 6079:
 Current CPU Blocking $t1
(sw, 964, 8828, 15, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 16/22

Clock Cycle 6080:
 Current CPU Blocking $t1
(sw, 964, 8828, 16, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 17/22

Clock Cycle 6081:
 Current CPU Blocking $t1
(sw, 964, 8828, 17, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 18/22

Clock Cycle 6082:
 Current CPU Blocking $t1
(sw, 964, 8828, 18, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 19/22

Clock Cycle 6083:
 Current CPU Blocking $t1
(sw, 964, 8828, 19, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 20/22

Clock Cycle 6084:
 Current CPU Blocking $t1
(sw, 964, 8828, 20, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 21/22

Clock Cycle 6085:
 Current CPU Blocking $t1
(sw, 964, 8828, 21, 22, 844, )(lw, 844, $t1, 0, 0, 845, )
Completed 22/22
Finished Instruction sw 964 8828 on Line 844

Clock Cycle 6086:
 Current CPU Blocking $t1
(lw, 844, $t1, 0, 0, 845, )
Started lw 844 $t1 on Line 845
Completed 1/2

Clock Cycle 6087:
 Current CPU Blocking $t1
(lw, 844, $t1, 1, 2, 845, )
Completed 2/2
$t1 = 0
Finished Instruction lw 844 $t1 on Line 845

Clock Cycle 6088:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 1368 $t1 on Line 849

Clock Cycle 6089:
 Current CPU Blocking 
(lw, 1368, $t1, 0, 0, 849, )
Started lw 1368 $t1 on Line 849
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6090:
 Current CPU Blocking $t1
(lw, 1368, $t1, 1, 22, 849, )
Completed 2/22

Clock Cycle 6091:
 Current CPU Blocking $t1
(lw, 1368, $t1, 2, 22, 849, )
Completed 3/22

Clock Cycle 6092:
 Current CPU Blocking $t1
(lw, 1368, $t1, 3, 22, 849, )
Completed 4/22

Clock Cycle 6093:
 Current CPU Blocking $t1
(lw, 1368, $t1, 4, 22, 849, )
Completed 5/22

Clock Cycle 6094:
 Current CPU Blocking $t1
(lw, 1368, $t1, 5, 22, 849, )
Completed 6/22

Clock Cycle 6095:
 Current CPU Blocking $t1
(lw, 1368, $t1, 6, 22, 849, )
Completed 7/22

Clock Cycle 6096:
 Current CPU Blocking $t1
(lw, 1368, $t1, 7, 22, 849, )
Completed 8/22

Clock Cycle 6097:
 Current CPU Blocking $t1
(lw, 1368, $t1, 8, 22, 849, )
Completed 9/22

Clock Cycle 6098:
 Current CPU Blocking $t1
(lw, 1368, $t1, 9, 22, 849, )
Completed 10/22
Memory at 964 = 8828

Clock Cycle 6099:
 Current CPU Blocking $t1
(lw, 1368, $t1, 10, 22, 849, )
Completed 11/22

Clock Cycle 6100:
 Current CPU Blocking $t1
(lw, 1368, $t1, 11, 22, 849, )
Completed 12/22

Clock Cycle 6101:
 Current CPU Blocking $t1
(lw, 1368, $t1, 12, 22, 849, )
Completed 13/22

Clock Cycle 6102:
 Current CPU Blocking $t1
(lw, 1368, $t1, 13, 22, 849, )
Completed 14/22

Clock Cycle 6103:
 Current CPU Blocking $t1
(lw, 1368, $t1, 14, 22, 849, )
Completed 15/22

Clock Cycle 6104:
 Current CPU Blocking $t1
(lw, 1368, $t1, 15, 22, 849, )
Completed 16/22

Clock Cycle 6105:
 Current CPU Blocking $t1
(lw, 1368, $t1, 16, 22, 849, )
Completed 17/22

Clock Cycle 6106:
 Current CPU Blocking $t1
(lw, 1368, $t1, 17, 22, 849, )
Completed 18/22

Clock Cycle 6107:
 Current CPU Blocking $t1
(lw, 1368, $t1, 18, 22, 849, )
Completed 19/22

Clock Cycle 6108:
 Current CPU Blocking $t1
(lw, 1368, $t1, 19, 22, 849, )
Completed 20/22

Clock Cycle 6109:
 Current CPU Blocking $t1
(lw, 1368, $t1, 20, 22, 849, )
Completed 21/22

Clock Cycle 6110:
 Current CPU Blocking $t1
(lw, 1368, $t1, 21, 22, 849, )
Completed 22/22
$t1 = 0
Finished Instruction lw 1368 $t1 on Line 849

Clock Cycle 6111:
 Current CPU Blocking $t1

addi$t3,$t1,1424
$t3 = 1424

Clock Cycle 6112:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2072 7664 on Line 851

Clock Cycle 6113:
 Current CPU Blocking 
(sw, 2072, 7664, 0, 0, 851, )
Started sw 2072 7664 on Line 851
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3556 0 on Line 852

Clock Cycle 6114:
 Current CPU Blocking 
(sw, 2072, 7664, 1, 12, 851, )(sw, 3556, 0, 0, 0, 852, )
Completed 2/12
DRAM Request(Write) Issued for sw 2428 7664 on Line 853

Clock Cycle 6115:
 Current CPU Blocking 
(sw, 2072, 7664, 2, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(sw, 3556, 0, 0, 0, 852, )
Completed 3/12
DRAM Request(Write) Issued for sw 168 7664 on Line 854

Clock Cycle 6116:
 Current CPU Blocking 
(sw, 2072, 7664, 3, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )
Completed 4/12
DRAM Request(Write) Issued for sw 3244 0 on Line 855

Clock Cycle 6117:
 Current CPU Blocking 
(sw, 2072, 7664, 4, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )
Completed 5/12
addi$t4,$t1,1640
$t4 = 1640

Clock Cycle 6118:
 Current CPU Blocking 
(sw, 2072, 7664, 5, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )
Completed 6/12
DRAM Request(Read) Issued for lw 2336 $t2 on Line 857

Clock Cycle 6119:
 Current CPU Blocking 
(sw, 2072, 7664, 6, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )
Completed 7/12
DRAM Request(Write) Issued for sw 120 1424 on Line 858

Clock Cycle 6120:
 Current CPU Blocking 
(sw, 2072, 7664, 7, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )
Completed 8/12
DRAM Request(Read) Issued for lw 3752 $t0 on Line 859

Clock Cycle 6121:
 Current CPU Blocking 
(sw, 2072, 7664, 8, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Completed 9/12

Clock Cycle 6122:
 Current CPU Blocking $t0
(sw, 2072, 7664, 9, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Completed 10/12

Clock Cycle 6123:
 Current CPU Blocking $t0
(sw, 2072, 7664, 10, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Completed 11/12

Clock Cycle 6124:
 Current CPU Blocking $t0
(sw, 2072, 7664, 11, 12, 851, )(sw, 2428, 7664, 0, 0, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Completed 12/12
Finished Instruction sw 2072 7664 on Line 851

Clock Cycle 6125:
 Current CPU Blocking $t0
(sw, 2428, 7664, 0, 0, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Started sw 2428 7664 on Line 853
Completed 1/2

Clock Cycle 6126:
 Current CPU Blocking $t0
(sw, 2428, 7664, 1, 2, 853, )(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Completed 2/2
Finished Instruction sw 2428 7664 on Line 853

Clock Cycle 6127:
 Current CPU Blocking $t0
(lw, 2336, $t2, 0, 0, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Started lw 2336 $t2 on Line 857
Completed 1/2

Clock Cycle 6128:
 Current CPU Blocking $t0
(lw, 2336, $t2, 1, 2, 857, )(sw, 3556, 0, 0, 0, 852, )(sw, 168, 7664, 0, 0, 854, )(sw, 3244, 0, 0, 0, 855, )(sw, 120, 1424, 0, 0, 858, )(lw, 3752, $t0, 0, 0, 859, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2336 $t2 on Line 857

Clock Cycle 6129:
 Current CPU Blocking $t0
(sw, 3556, 0, 0, 0, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Started sw 3556 0 on Line 852
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6130:
 Current CPU Blocking $t0
(sw, 3556, 0, 1, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 2/22

Clock Cycle 6131:
 Current CPU Blocking $t0
(sw, 3556, 0, 2, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 3/22

Clock Cycle 6132:
 Current CPU Blocking $t0
(sw, 3556, 0, 3, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 4/22

Clock Cycle 6133:
 Current CPU Blocking $t0
(sw, 3556, 0, 4, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 5/22

Clock Cycle 6134:
 Current CPU Blocking $t0
(sw, 3556, 0, 5, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 6/22

Clock Cycle 6135:
 Current CPU Blocking $t0
(sw, 3556, 0, 6, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 7/22

Clock Cycle 6136:
 Current CPU Blocking $t0
(sw, 3556, 0, 7, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 8/22

Clock Cycle 6137:
 Current CPU Blocking $t0
(sw, 3556, 0, 8, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 9/22

Clock Cycle 6138:
 Current CPU Blocking $t0
(sw, 3556, 0, 9, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 10/22
Memory at 2072 = 7664
Memory at 2428 = 7664

Clock Cycle 6139:
 Current CPU Blocking $t0
(sw, 3556, 0, 10, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 11/22

Clock Cycle 6140:
 Current CPU Blocking $t0
(sw, 3556, 0, 11, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 12/22

Clock Cycle 6141:
 Current CPU Blocking $t0
(sw, 3556, 0, 12, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 13/22

Clock Cycle 6142:
 Current CPU Blocking $t0
(sw, 3556, 0, 13, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 14/22

Clock Cycle 6143:
 Current CPU Blocking $t0
(sw, 3556, 0, 14, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 15/22

Clock Cycle 6144:
 Current CPU Blocking $t0
(sw, 3556, 0, 15, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 16/22

Clock Cycle 6145:
 Current CPU Blocking $t0
(sw, 3556, 0, 16, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 17/22

Clock Cycle 6146:
 Current CPU Blocking $t0
(sw, 3556, 0, 17, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 18/22

Clock Cycle 6147:
 Current CPU Blocking $t0
(sw, 3556, 0, 18, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 19/22

Clock Cycle 6148:
 Current CPU Blocking $t0
(sw, 3556, 0, 19, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 20/22

Clock Cycle 6149:
 Current CPU Blocking $t0
(sw, 3556, 0, 20, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 21/22

Clock Cycle 6150:
 Current CPU Blocking $t0
(sw, 3556, 0, 21, 22, 852, )(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 22/22
Finished Instruction sw 3556 0 on Line 852

Clock Cycle 6151:
 Current CPU Blocking $t0
(lw, 3752, $t0, 0, 0, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Started lw 3752 $t0 on Line 859
Completed 1/2

Clock Cycle 6152:
 Current CPU Blocking $t0
(lw, 3752, $t0, 1, 2, 859, )(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3752 $t0 on Line 859

Clock Cycle 6153:
 Current CPU Blocking $t0
(sw, 3244, 0, 0, 0, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )
Started sw 3244 0 on Line 855
Completed 1/2
DRAM Request(Read) Issued for lw 1156 $t0 on Line 860

Clock Cycle 6154:
 Current CPU Blocking 
(sw, 3244, 0, 1, 2, 855, )(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 1156, $t0, 0, 0, 860, )
Completed 2/2
Finished Instruction sw 3244 0 on Line 855
DRAM Request(Read) Issued for lw 328 $t4 on Line 861

Clock Cycle 6155:
 Current CPU Blocking 
(sw, 168, 7664, 0, 0, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Started sw 168 7664 on Line 854
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6156:
 Current CPU Blocking $t0
(sw, 168, 7664, 1, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 2/22

Clock Cycle 6157:
 Current CPU Blocking $t0
(sw, 168, 7664, 2, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 3/22

Clock Cycle 6158:
 Current CPU Blocking $t0
(sw, 168, 7664, 3, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 4/22

Clock Cycle 6159:
 Current CPU Blocking $t0
(sw, 168, 7664, 4, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 5/22

Clock Cycle 6160:
 Current CPU Blocking $t0
(sw, 168, 7664, 5, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 6/22

Clock Cycle 6161:
 Current CPU Blocking $t0
(sw, 168, 7664, 6, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 7/22

Clock Cycle 6162:
 Current CPU Blocking $t0
(sw, 168, 7664, 7, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 8/22

Clock Cycle 6163:
 Current CPU Blocking $t0
(sw, 168, 7664, 8, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 9/22

Clock Cycle 6164:
 Current CPU Blocking $t0
(sw, 168, 7664, 9, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 10/22

Clock Cycle 6165:
 Current CPU Blocking $t0
(sw, 168, 7664, 10, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 11/22

Clock Cycle 6166:
 Current CPU Blocking $t0
(sw, 168, 7664, 11, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 12/22

Clock Cycle 6167:
 Current CPU Blocking $t0
(sw, 168, 7664, 12, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 13/22

Clock Cycle 6168:
 Current CPU Blocking $t0
(sw, 168, 7664, 13, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 14/22

Clock Cycle 6169:
 Current CPU Blocking $t0
(sw, 168, 7664, 14, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 15/22

Clock Cycle 6170:
 Current CPU Blocking $t0
(sw, 168, 7664, 15, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 16/22

Clock Cycle 6171:
 Current CPU Blocking $t0
(sw, 168, 7664, 16, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 17/22

Clock Cycle 6172:
 Current CPU Blocking $t0
(sw, 168, 7664, 17, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 18/22

Clock Cycle 6173:
 Current CPU Blocking $t0
(sw, 168, 7664, 18, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 19/22

Clock Cycle 6174:
 Current CPU Blocking $t0
(sw, 168, 7664, 19, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 20/22

Clock Cycle 6175:
 Current CPU Blocking $t0
(sw, 168, 7664, 20, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 21/22

Clock Cycle 6176:
 Current CPU Blocking $t0
(sw, 168, 7664, 21, 22, 854, )(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 22/22
Finished Instruction sw 168 7664 on Line 854

Clock Cycle 6177:
 Current CPU Blocking $t0
(sw, 120, 1424, 0, 0, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Started sw 120 1424 on Line 858
Completed 1/2

Clock Cycle 6178:
 Current CPU Blocking $t0
(sw, 120, 1424, 1, 2, 858, )(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 2/2
Finished Instruction sw 120 1424 on Line 858

Clock Cycle 6179:
 Current CPU Blocking $t0
(lw, 328, $t4, 0, 0, 861, )(lw, 1156, $t0, 0, 0, 860, )
Started lw 328 $t4 on Line 861
Completed 1/2

Clock Cycle 6180:
 Current CPU Blocking $t0
(lw, 328, $t4, 1, 2, 861, )(lw, 1156, $t0, 0, 0, 860, )
Completed 2/2
$t4 = 0
Finished Instruction lw 328 $t4 on Line 861

Clock Cycle 6181:
 Current CPU Blocking $t0
(lw, 1156, $t0, 0, 0, 860, )
Started lw 1156 $t0 on Line 860
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 6182:
 Current CPU Blocking $t0
(lw, 1156, $t0, 1, 22, 860, )
Completed 2/22

Clock Cycle 6183:
 Current CPU Blocking $t0
(lw, 1156, $t0, 2, 22, 860, )
Completed 3/22

Clock Cycle 6184:
 Current CPU Blocking $t0
(lw, 1156, $t0, 3, 22, 860, )
Completed 4/22

Clock Cycle 6185:
 Current CPU Blocking $t0
(lw, 1156, $t0, 4, 22, 860, )
Completed 5/22

Clock Cycle 6186:
 Current CPU Blocking $t0
(lw, 1156, $t0, 5, 22, 860, )
Completed 6/22

Clock Cycle 6187:
 Current CPU Blocking $t0
(lw, 1156, $t0, 6, 22, 860, )
Completed 7/22

Clock Cycle 6188:
 Current CPU Blocking $t0
(lw, 1156, $t0, 7, 22, 860, )
Completed 8/22

Clock Cycle 6189:
 Current CPU Blocking $t0
(lw, 1156, $t0, 8, 22, 860, )
Completed 9/22

Clock Cycle 6190:
 Current CPU Blocking $t0
(lw, 1156, $t0, 9, 22, 860, )
Completed 10/22
Memory at 120 = 1424
Memory at 168 = 7664

Clock Cycle 6191:
 Current CPU Blocking $t0
(lw, 1156, $t0, 10, 22, 860, )
Completed 11/22

Clock Cycle 6192:
 Current CPU Blocking $t0
(lw, 1156, $t0, 11, 22, 860, )
Completed 12/22

Clock Cycle 6193:
 Current CPU Blocking $t0
(lw, 1156, $t0, 12, 22, 860, )
Completed 13/22

Clock Cycle 6194:
 Current CPU Blocking $t0
(lw, 1156, $t0, 13, 22, 860, )
Completed 14/22

Clock Cycle 6195:
 Current CPU Blocking $t0
(lw, 1156, $t0, 14, 22, 860, )
Completed 15/22

Clock Cycle 6196:
 Current CPU Blocking $t0
(lw, 1156, $t0, 15, 22, 860, )
Completed 16/22

Clock Cycle 6197:
 Current CPU Blocking $t0
(lw, 1156, $t0, 16, 22, 860, )
Completed 17/22

Clock Cycle 6198:
 Current CPU Blocking $t0
(lw, 1156, $t0, 17, 22, 860, )
Completed 18/22

Clock Cycle 6199:
 Current CPU Blocking $t0
(lw, 1156, $t0, 18, 22, 860, )
Completed 19/22

Clock Cycle 6200:
 Current CPU Blocking $t0
(lw, 1156, $t0, 19, 22, 860, )
Completed 20/22

Clock Cycle 6201:
 Current CPU Blocking $t0
(lw, 1156, $t0, 20, 22, 860, )
Completed 21/22

Clock Cycle 6202:
 Current CPU Blocking $t0
(lw, 1156, $t0, 21, 22, 860, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1156 $t0 on Line 860

Clock Cycle 6203:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 1940 0 on Line 862

Clock Cycle 6204:
 Current CPU Blocking 
(sw, 1940, 0, 0, 0, 862, )
Started sw 1940 0 on Line 862
Completed 1/2
DRAM Request(Write) Issued for sw 652 1424 on Line 863

Clock Cycle 6205:
 Current CPU Blocking 
(sw, 1940, 0, 1, 2, 862, )(sw, 652, 1424, 0, 0, 863, )
Completed 2/2
Finished Instruction sw 1940 0 on Line 862
DRAM Request(Write) Issued for sw 388 0 on Line 864

Clock Cycle 6206:
 Current CPU Blocking 
(sw, 652, 1424, 0, 0, 863, )(sw, 388, 0, 0, 0, 864, )
Started sw 652 1424 on Line 863
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t1,$t0,3144
$t1 = 3144

Clock Cycle 6207:
 Current CPU Blocking 
(sw, 652, 1424, 1, 22, 863, )(sw, 388, 0, 0, 0, 864, )
Completed 2/22
DRAM Request(Read) Issued for lw 2168 $t0 on Line 866

Clock Cycle 6208:
 Current CPU Blocking 
(sw, 652, 1424, 2, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 2168, $t0, 0, 0, 866, )
Completed 3/22
DRAM Request(Write) Issued for sw 2888 3144 on Line 867

Clock Cycle 6209:
 Current CPU Blocking 
(sw, 652, 1424, 3, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )
Completed 4/22
DRAM Request(Read) Issued for lw 3900 $t1 on Line 868

Clock Cycle 6210:
 Current CPU Blocking 
(sw, 652, 1424, 4, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 3900, $t1, 0, 0, 868, )
Completed 5/22
DRAM Request(Read) Issued for lw 2180 $t2 on Line 869

Clock Cycle 6211:
 Current CPU Blocking 
(sw, 652, 1424, 5, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2180, $t2, 0, 0, 869, )
Completed 6/22
addi$t3,$t3,3876
$t3 = 5300

Clock Cycle 6212:
 Current CPU Blocking 
(sw, 652, 1424, 6, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2180, $t2, 0, 0, 869, )
Completed 7/22
DRAM Request(Read) Issued for lw 2220 $t4 on Line 871

Clock Cycle 6213:
 Current CPU Blocking 
(sw, 652, 1424, 7, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 8/22

Clock Cycle 6214:
 Current CPU Blocking $t1
(sw, 652, 1424, 8, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 9/22

Clock Cycle 6215:
 Current CPU Blocking $t1
(sw, 652, 1424, 9, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 10/22

Clock Cycle 6216:
 Current CPU Blocking $t1
(sw, 652, 1424, 10, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 11/22

Clock Cycle 6217:
 Current CPU Blocking $t1
(sw, 652, 1424, 11, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 12/22

Clock Cycle 6218:
 Current CPU Blocking $t1
(sw, 652, 1424, 12, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 13/22

Clock Cycle 6219:
 Current CPU Blocking $t1
(sw, 652, 1424, 13, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 14/22

Clock Cycle 6220:
 Current CPU Blocking $t1
(sw, 652, 1424, 14, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 15/22

Clock Cycle 6221:
 Current CPU Blocking $t1
(sw, 652, 1424, 15, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 16/22

Clock Cycle 6222:
 Current CPU Blocking $t1
(sw, 652, 1424, 16, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 17/22

Clock Cycle 6223:
 Current CPU Blocking $t1
(sw, 652, 1424, 17, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 18/22

Clock Cycle 6224:
 Current CPU Blocking $t1
(sw, 652, 1424, 18, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 19/22

Clock Cycle 6225:
 Current CPU Blocking $t1
(sw, 652, 1424, 19, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 20/22

Clock Cycle 6226:
 Current CPU Blocking $t1
(sw, 652, 1424, 20, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 21/22

Clock Cycle 6227:
 Current CPU Blocking $t1
(sw, 652, 1424, 21, 22, 863, )(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 22/22
Finished Instruction sw 652 1424 on Line 863

Clock Cycle 6228:
 Current CPU Blocking $t1
(sw, 388, 0, 0, 0, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Started sw 388 0 on Line 864
Completed 1/2

Clock Cycle 6229:
 Current CPU Blocking $t1
(sw, 388, 0, 1, 2, 864, )(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 2/2
Finished Instruction sw 388 0 on Line 864

Clock Cycle 6230:
 Current CPU Blocking $t1
(lw, 3900, $t1, 0, 0, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Started lw 3900 $t1 on Line 868
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6231:
 Current CPU Blocking $t1
(lw, 3900, $t1, 1, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 2/22

Clock Cycle 6232:
 Current CPU Blocking $t1
(lw, 3900, $t1, 2, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 3/22

Clock Cycle 6233:
 Current CPU Blocking $t1
(lw, 3900, $t1, 3, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 4/22

Clock Cycle 6234:
 Current CPU Blocking $t1
(lw, 3900, $t1, 4, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 5/22

Clock Cycle 6235:
 Current CPU Blocking $t1
(lw, 3900, $t1, 5, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 6/22

Clock Cycle 6236:
 Current CPU Blocking $t1
(lw, 3900, $t1, 6, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 7/22

Clock Cycle 6237:
 Current CPU Blocking $t1
(lw, 3900, $t1, 7, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 8/22

Clock Cycle 6238:
 Current CPU Blocking $t1
(lw, 3900, $t1, 8, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 9/22

Clock Cycle 6239:
 Current CPU Blocking $t1
(lw, 3900, $t1, 9, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 10/22
Memory at 652 = 1424

Clock Cycle 6240:
 Current CPU Blocking $t1
(lw, 3900, $t1, 10, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 11/22

Clock Cycle 6241:
 Current CPU Blocking $t1
(lw, 3900, $t1, 11, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 12/22

Clock Cycle 6242:
 Current CPU Blocking $t1
(lw, 3900, $t1, 12, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 13/22

Clock Cycle 6243:
 Current CPU Blocking $t1
(lw, 3900, $t1, 13, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 14/22

Clock Cycle 6244:
 Current CPU Blocking $t1
(lw, 3900, $t1, 14, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 15/22

Clock Cycle 6245:
 Current CPU Blocking $t1
(lw, 3900, $t1, 15, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 16/22

Clock Cycle 6246:
 Current CPU Blocking $t1
(lw, 3900, $t1, 16, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 17/22

Clock Cycle 6247:
 Current CPU Blocking $t1
(lw, 3900, $t1, 17, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 18/22

Clock Cycle 6248:
 Current CPU Blocking $t1
(lw, 3900, $t1, 18, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 19/22

Clock Cycle 6249:
 Current CPU Blocking $t1
(lw, 3900, $t1, 19, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 20/22

Clock Cycle 6250:
 Current CPU Blocking $t1
(lw, 3900, $t1, 20, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 21/22

Clock Cycle 6251:
 Current CPU Blocking $t1
(lw, 3900, $t1, 21, 22, 868, )(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3900 $t1 on Line 868

Clock Cycle 6252:
 Current CPU Blocking $t1
(lw, 2168, $t0, 0, 0, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )
Started lw 2168 $t0 on Line 866
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3344 $t1 on Line 872

Clock Cycle 6253:
 Current CPU Blocking 
(lw, 2168, $t0, 1, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 2/12

Clock Cycle 6254:
 Current CPU Blocking $t0
(lw, 2168, $t0, 2, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 3/12

Clock Cycle 6255:
 Current CPU Blocking $t0
(lw, 2168, $t0, 3, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 4/12

Clock Cycle 6256:
 Current CPU Blocking $t0
(lw, 2168, $t0, 4, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 5/12

Clock Cycle 6257:
 Current CPU Blocking $t0
(lw, 2168, $t0, 5, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 6/12

Clock Cycle 6258:
 Current CPU Blocking $t0
(lw, 2168, $t0, 6, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 7/12

Clock Cycle 6259:
 Current CPU Blocking $t0
(lw, 2168, $t0, 7, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 8/12

Clock Cycle 6260:
 Current CPU Blocking $t0
(lw, 2168, $t0, 8, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 9/12

Clock Cycle 6261:
 Current CPU Blocking $t0
(lw, 2168, $t0, 9, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 10/12

Clock Cycle 6262:
 Current CPU Blocking $t0
(lw, 2168, $t0, 10, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 11/12

Clock Cycle 6263:
 Current CPU Blocking $t0
(lw, 2168, $t0, 11, 12, 866, )(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2168 $t0 on Line 866

Clock Cycle 6264:
 Current CPU Blocking $t0
(sw, 2888, 3144, 0, 0, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )
Started sw 2888 3144 on Line 867
Completed 1/2
DRAM Request(Read) Issued for lw 1864 $t0 on Line 873

Clock Cycle 6265:
 Current CPU Blocking 
(sw, 2888, 3144, 1, 2, 867, )(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )(lw, 1864, $t0, 0, 0, 873, )
Completed 2/2
Finished Instruction sw 2888 3144 on Line 867
DRAM Request(Write) Issued for sw 1876 5300 on Line 874

Clock Cycle 6266:
 Current CPU Blocking 
(lw, 2180, $t2, 0, 0, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )
Started lw 2180 $t2 on Line 869
Completed 1/2

Clock Cycle 6267:
 Current CPU Blocking $t4
(lw, 2180, $t2, 1, 2, 869, )(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )
Completed 2/2
$t2 = 4412
Finished Instruction lw 2180 $t2 on Line 869

Clock Cycle 6268:
 Current CPU Blocking $t4
(lw, 2220, $t4, 0, 0, 871, )(lw, 3344, $t1, 0, 0, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )
Started lw 2220 $t4 on Line 871
Completed 1/2

Clock Cycle 6269:
 Current CPU Blocking $t4
(lw, 2220, $t4, 1, 2, 871, )(lw, 3344, $t1, 0, 0, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2220 $t4 on Line 871

Clock Cycle 6270:
 Current CPU Blocking $t4
(lw, 3344, $t1, 0, 0, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )
Started lw 3344 $t1 on Line 872
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2332 0 on Line 875

Clock Cycle 6271:
 Current CPU Blocking 
(lw, 3344, $t1, 1, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 2/22

Clock Cycle 6272:
 Current CPU Blocking $t0
(lw, 3344, $t1, 2, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 3/22

Clock Cycle 6273:
 Current CPU Blocking $t0
(lw, 3344, $t1, 3, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 4/22

Clock Cycle 6274:
 Current CPU Blocking $t0
(lw, 3344, $t1, 4, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 5/22

Clock Cycle 6275:
 Current CPU Blocking $t0
(lw, 3344, $t1, 5, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 6/22

Clock Cycle 6276:
 Current CPU Blocking $t0
(lw, 3344, $t1, 6, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 7/22

Clock Cycle 6277:
 Current CPU Blocking $t0
(lw, 3344, $t1, 7, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 8/22

Clock Cycle 6278:
 Current CPU Blocking $t0
(lw, 3344, $t1, 8, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 9/22

Clock Cycle 6279:
 Current CPU Blocking $t0
(lw, 3344, $t1, 9, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 10/22
Memory at 2888 = 3144

Clock Cycle 6280:
 Current CPU Blocking $t0
(lw, 3344, $t1, 10, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 11/22

Clock Cycle 6281:
 Current CPU Blocking $t0
(lw, 3344, $t1, 11, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 12/22

Clock Cycle 6282:
 Current CPU Blocking $t0
(lw, 3344, $t1, 12, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 13/22

Clock Cycle 6283:
 Current CPU Blocking $t0
(lw, 3344, $t1, 13, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 14/22

Clock Cycle 6284:
 Current CPU Blocking $t0
(lw, 3344, $t1, 14, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 15/22

Clock Cycle 6285:
 Current CPU Blocking $t0
(lw, 3344, $t1, 15, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 16/22

Clock Cycle 6286:
 Current CPU Blocking $t0
(lw, 3344, $t1, 16, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 17/22

Clock Cycle 6287:
 Current CPU Blocking $t0
(lw, 3344, $t1, 17, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 18/22

Clock Cycle 6288:
 Current CPU Blocking $t0
(lw, 3344, $t1, 18, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 19/22

Clock Cycle 6289:
 Current CPU Blocking $t0
(lw, 3344, $t1, 19, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 20/22

Clock Cycle 6290:
 Current CPU Blocking $t0
(lw, 3344, $t1, 20, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 21/22

Clock Cycle 6291:
 Current CPU Blocking $t0
(lw, 3344, $t1, 21, 22, 872, )(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3344 $t1 on Line 872

Clock Cycle 6292:
 Current CPU Blocking $t0
(lw, 1864, $t0, 0, 0, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Started lw 1864 $t0 on Line 873
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 6293:
 Current CPU Blocking $t0
(lw, 1864, $t0, 1, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 2/12

Clock Cycle 6294:
 Current CPU Blocking $t0
(lw, 1864, $t0, 2, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 3/12

Clock Cycle 6295:
 Current CPU Blocking $t0
(lw, 1864, $t0, 3, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 4/12

Clock Cycle 6296:
 Current CPU Blocking $t0
(lw, 1864, $t0, 4, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 5/12

Clock Cycle 6297:
 Current CPU Blocking $t0
(lw, 1864, $t0, 5, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 6/12

Clock Cycle 6298:
 Current CPU Blocking $t0
(lw, 1864, $t0, 6, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 7/12

Clock Cycle 6299:
 Current CPU Blocking $t0
(lw, 1864, $t0, 7, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 8/12

Clock Cycle 6300:
 Current CPU Blocking $t0
(lw, 1864, $t0, 8, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 9/12

Clock Cycle 6301:
 Current CPU Blocking $t0
(lw, 1864, $t0, 9, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 10/12

Clock Cycle 6302:
 Current CPU Blocking $t0
(lw, 1864, $t0, 10, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 11/12

Clock Cycle 6303:
 Current CPU Blocking $t0
(lw, 1864, $t0, 11, 12, 873, )(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1864 $t0 on Line 873

Clock Cycle 6304:
 Current CPU Blocking $t0
(sw, 1876, 5300, 0, 0, 874, )(sw, 2332, 0, 0, 0, 875, )
Started sw 1876 5300 on Line 874
Completed 1/2
DRAM Request(Read) Issued for lw 3788 $t0 on Line 876

Clock Cycle 6305:
 Current CPU Blocking 
(sw, 1876, 5300, 1, 2, 874, )(sw, 2332, 0, 0, 0, 875, )(lw, 3788, $t0, 0, 0, 876, )
Completed 2/2
Finished Instruction sw 1876 5300 on Line 874
addi$t3,$t4,2804
$t3 = 2804

Clock Cycle 6306:
 Current CPU Blocking 
(sw, 2332, 0, 0, 0, 875, )(lw, 3788, $t0, 0, 0, 876, )
Started sw 2332 0 on Line 875
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3504 0 on Line 878

Clock Cycle 6307:
 Current CPU Blocking 
(sw, 2332, 0, 1, 22, 875, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 2/22
DRAM Request(Read) Issued for lw 2556 $t1 on Line 879

Clock Cycle 6308:
 Current CPU Blocking 
(sw, 2332, 0, 2, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 3/22

Clock Cycle 6309:
 Current CPU Blocking $t1
(sw, 2332, 0, 3, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 4/22

Clock Cycle 6310:
 Current CPU Blocking $t1
(sw, 2332, 0, 4, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 5/22

Clock Cycle 6311:
 Current CPU Blocking $t1
(sw, 2332, 0, 5, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 6/22

Clock Cycle 6312:
 Current CPU Blocking $t1
(sw, 2332, 0, 6, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 7/22

Clock Cycle 6313:
 Current CPU Blocking $t1
(sw, 2332, 0, 7, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 8/22

Clock Cycle 6314:
 Current CPU Blocking $t1
(sw, 2332, 0, 8, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 9/22

Clock Cycle 6315:
 Current CPU Blocking $t1
(sw, 2332, 0, 9, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 10/22
Memory at 1876 = 5300

Clock Cycle 6316:
 Current CPU Blocking $t1
(sw, 2332, 0, 10, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 11/22

Clock Cycle 6317:
 Current CPU Blocking $t1
(sw, 2332, 0, 11, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 12/22

Clock Cycle 6318:
 Current CPU Blocking $t1
(sw, 2332, 0, 12, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 13/22

Clock Cycle 6319:
 Current CPU Blocking $t1
(sw, 2332, 0, 13, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 14/22

Clock Cycle 6320:
 Current CPU Blocking $t1
(sw, 2332, 0, 14, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 15/22

Clock Cycle 6321:
 Current CPU Blocking $t1
(sw, 2332, 0, 15, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 16/22

Clock Cycle 6322:
 Current CPU Blocking $t1
(sw, 2332, 0, 16, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 17/22

Clock Cycle 6323:
 Current CPU Blocking $t1
(sw, 2332, 0, 17, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 18/22

Clock Cycle 6324:
 Current CPU Blocking $t1
(sw, 2332, 0, 18, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 19/22

Clock Cycle 6325:
 Current CPU Blocking $t1
(sw, 2332, 0, 19, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 20/22

Clock Cycle 6326:
 Current CPU Blocking $t1
(sw, 2332, 0, 20, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 21/22

Clock Cycle 6327:
 Current CPU Blocking $t1
(sw, 2332, 0, 21, 22, 875, )(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 22/22
Finished Instruction sw 2332 0 on Line 875

Clock Cycle 6328:
 Current CPU Blocking $t1
(lw, 2556, $t1, 0, 0, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Started lw 2556 $t1 on Line 879
Completed 1/2

Clock Cycle 6329:
 Current CPU Blocking $t1
(lw, 2556, $t1, 1, 2, 879, )(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2556 $t1 on Line 879

Clock Cycle 6330:
 Current CPU Blocking $t1
(lw, 3788, $t0, 0, 0, 876, )(sw, 3504, 0, 0, 0, 878, )
Started lw 3788 $t0 on Line 876
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 116 $t1 on Line 880

Clock Cycle 6331:
 Current CPU Blocking 
(lw, 3788, $t0, 1, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(lw, 116, $t1, 0, 0, 880, )
Completed 2/22
DRAM Request(Write) Issued for sw 3480 0 on Line 881

Clock Cycle 6332:
 Current CPU Blocking 
(lw, 3788, $t0, 2, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 3/22
addi$t4,$t3,3740
$t4 = 6544

Clock Cycle 6333:
 Current CPU Blocking 
(lw, 3788, $t0, 3, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 4/22

Clock Cycle 6334:
 Current CPU Blocking $t1
(lw, 3788, $t0, 4, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 5/22

Clock Cycle 6335:
 Current CPU Blocking $t1
(lw, 3788, $t0, 5, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 6/22

Clock Cycle 6336:
 Current CPU Blocking $t1
(lw, 3788, $t0, 6, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 7/22

Clock Cycle 6337:
 Current CPU Blocking $t1
(lw, 3788, $t0, 7, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 8/22

Clock Cycle 6338:
 Current CPU Blocking $t1
(lw, 3788, $t0, 8, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 9/22

Clock Cycle 6339:
 Current CPU Blocking $t1
(lw, 3788, $t0, 9, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 10/22

Clock Cycle 6340:
 Current CPU Blocking $t1
(lw, 3788, $t0, 10, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 11/22

Clock Cycle 6341:
 Current CPU Blocking $t1
(lw, 3788, $t0, 11, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 12/22

Clock Cycle 6342:
 Current CPU Blocking $t1
(lw, 3788, $t0, 12, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 13/22

Clock Cycle 6343:
 Current CPU Blocking $t1
(lw, 3788, $t0, 13, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 14/22

Clock Cycle 6344:
 Current CPU Blocking $t1
(lw, 3788, $t0, 14, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 15/22

Clock Cycle 6345:
 Current CPU Blocking $t1
(lw, 3788, $t0, 15, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 16/22

Clock Cycle 6346:
 Current CPU Blocking $t1
(lw, 3788, $t0, 16, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 17/22

Clock Cycle 6347:
 Current CPU Blocking $t1
(lw, 3788, $t0, 17, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 18/22

Clock Cycle 6348:
 Current CPU Blocking $t1
(lw, 3788, $t0, 18, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 19/22

Clock Cycle 6349:
 Current CPU Blocking $t1
(lw, 3788, $t0, 19, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 20/22

Clock Cycle 6350:
 Current CPU Blocking $t1
(lw, 3788, $t0, 20, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 21/22

Clock Cycle 6351:
 Current CPU Blocking $t1
(lw, 3788, $t0, 21, 22, 876, )(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3788 $t0 on Line 876

Clock Cycle 6352:
 Current CPU Blocking $t1
(sw, 3504, 0, 0, 0, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Started sw 3504 0 on Line 878
Completed 1/2

Clock Cycle 6353:
 Current CPU Blocking $t1
(sw, 3504, 0, 1, 2, 878, )(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 2/2
Finished Instruction sw 3504 0 on Line 878

Clock Cycle 6354:
 Current CPU Blocking $t1
(sw, 3480, 0, 0, 0, 881, )(lw, 116, $t1, 0, 0, 880, )
Started sw 3480 0 on Line 881
Completed 1/2

Clock Cycle 6355:
 Current CPU Blocking $t1
(sw, 3480, 0, 1, 2, 881, )(lw, 116, $t1, 0, 0, 880, )
Completed 2/2
Finished Instruction sw 3480 0 on Line 881

Clock Cycle 6356:
 Current CPU Blocking $t1
(lw, 116, $t1, 0, 0, 880, )
Started lw 116 $t1 on Line 880
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6357:
 Current CPU Blocking $t1
(lw, 116, $t1, 1, 22, 880, )
Completed 2/22

Clock Cycle 6358:
 Current CPU Blocking $t1
(lw, 116, $t1, 2, 22, 880, )
Completed 3/22

Clock Cycle 6359:
 Current CPU Blocking $t1
(lw, 116, $t1, 3, 22, 880, )
Completed 4/22

Clock Cycle 6360:
 Current CPU Blocking $t1
(lw, 116, $t1, 4, 22, 880, )
Completed 5/22

Clock Cycle 6361:
 Current CPU Blocking $t1
(lw, 116, $t1, 5, 22, 880, )
Completed 6/22

Clock Cycle 6362:
 Current CPU Blocking $t1
(lw, 116, $t1, 6, 22, 880, )
Completed 7/22

Clock Cycle 6363:
 Current CPU Blocking $t1
(lw, 116, $t1, 7, 22, 880, )
Completed 8/22

Clock Cycle 6364:
 Current CPU Blocking $t1
(lw, 116, $t1, 8, 22, 880, )
Completed 9/22

Clock Cycle 6365:
 Current CPU Blocking $t1
(lw, 116, $t1, 9, 22, 880, )
Completed 10/22

Clock Cycle 6366:
 Current CPU Blocking $t1
(lw, 116, $t1, 10, 22, 880, )
Completed 11/22

Clock Cycle 6367:
 Current CPU Blocking $t1
(lw, 116, $t1, 11, 22, 880, )
Completed 12/22

Clock Cycle 6368:
 Current CPU Blocking $t1
(lw, 116, $t1, 12, 22, 880, )
Completed 13/22

Clock Cycle 6369:
 Current CPU Blocking $t1
(lw, 116, $t1, 13, 22, 880, )
Completed 14/22

Clock Cycle 6370:
 Current CPU Blocking $t1
(lw, 116, $t1, 14, 22, 880, )
Completed 15/22

Clock Cycle 6371:
 Current CPU Blocking $t1
(lw, 116, $t1, 15, 22, 880, )
Completed 16/22

Clock Cycle 6372:
 Current CPU Blocking $t1
(lw, 116, $t1, 16, 22, 880, )
Completed 17/22

Clock Cycle 6373:
 Current CPU Blocking $t1
(lw, 116, $t1, 17, 22, 880, )
Completed 18/22

Clock Cycle 6374:
 Current CPU Blocking $t1
(lw, 116, $t1, 18, 22, 880, )
Completed 19/22

Clock Cycle 6375:
 Current CPU Blocking $t1
(lw, 116, $t1, 19, 22, 880, )
Completed 20/22

Clock Cycle 6376:
 Current CPU Blocking $t1
(lw, 116, $t1, 20, 22, 880, )
Completed 21/22

Clock Cycle 6377:
 Current CPU Blocking $t1
(lw, 116, $t1, 21, 22, 880, )
Completed 22/22
$t1 = 0
Finished Instruction lw 116 $t1 on Line 880

Clock Cycle 6378:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 1168 $t1 on Line 883

Clock Cycle 6379:
 Current CPU Blocking 
(lw, 1168, $t1, 0, 0, 883, )
Started lw 1168 $t1 on Line 883
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2984 2804 on Line 884

Clock Cycle 6380:
 Current CPU Blocking 
(lw, 1168, $t1, 1, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )
Completed 2/12
DRAM Request(Write) Issued for sw 2508 6544 on Line 885

Clock Cycle 6381:
 Current CPU Blocking 
(lw, 1168, $t1, 2, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )
Completed 3/12
DRAM Request(Read) Issued for lw 3028 $t0 on Line 886

Clock Cycle 6382:
 Current CPU Blocking 
(lw, 1168, $t1, 3, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 4/12
addi$t4,$t2,3752
$t4 = 8164

Clock Cycle 6383:
 Current CPU Blocking 
(lw, 1168, $t1, 4, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 5/12

Clock Cycle 6384:
 Current CPU Blocking $t0
(lw, 1168, $t1, 5, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 6/12

Clock Cycle 6385:
 Current CPU Blocking $t0
(lw, 1168, $t1, 6, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 7/12

Clock Cycle 6386:
 Current CPU Blocking $t0
(lw, 1168, $t1, 7, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 8/12

Clock Cycle 6387:
 Current CPU Blocking $t0
(lw, 1168, $t1, 8, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 9/12

Clock Cycle 6388:
 Current CPU Blocking $t0
(lw, 1168, $t1, 9, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 10/12

Clock Cycle 6389:
 Current CPU Blocking $t0
(lw, 1168, $t1, 10, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 11/12

Clock Cycle 6390:
 Current CPU Blocking $t0
(lw, 1168, $t1, 11, 12, 883, )(sw, 2984, 2804, 0, 0, 884, )(sw, 2508, 6544, 0, 0, 885, )(lw, 3028, $t0, 0, 0, 886, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1168 $t1 on Line 883

Clock Cycle 6391:
 Current CPU Blocking $t0
(sw, 2984, 2804, 0, 0, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Started sw 2984 2804 on Line 884
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 6392:
 Current CPU Blocking $t0
(sw, 2984, 2804, 1, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 2/12

Clock Cycle 6393:
 Current CPU Blocking $t0
(sw, 2984, 2804, 2, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 3/12

Clock Cycle 6394:
 Current CPU Blocking $t0
(sw, 2984, 2804, 3, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 4/12

Clock Cycle 6395:
 Current CPU Blocking $t0
(sw, 2984, 2804, 4, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 5/12

Clock Cycle 6396:
 Current CPU Blocking $t0
(sw, 2984, 2804, 5, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 6/12

Clock Cycle 6397:
 Current CPU Blocking $t0
(sw, 2984, 2804, 6, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 7/12

Clock Cycle 6398:
 Current CPU Blocking $t0
(sw, 2984, 2804, 7, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 8/12

Clock Cycle 6399:
 Current CPU Blocking $t0
(sw, 2984, 2804, 8, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 9/12

Clock Cycle 6400:
 Current CPU Blocking $t0
(sw, 2984, 2804, 9, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 10/12

Clock Cycle 6401:
 Current CPU Blocking $t0
(sw, 2984, 2804, 10, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 11/12

Clock Cycle 6402:
 Current CPU Blocking $t0
(sw, 2984, 2804, 11, 12, 884, )(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 12/12
Finished Instruction sw 2984 2804 on Line 884

Clock Cycle 6403:
 Current CPU Blocking $t0
(lw, 3028, $t0, 0, 0, 886, )(sw, 2508, 6544, 0, 0, 885, )
Started lw 3028 $t0 on Line 886
Completed 1/2

Clock Cycle 6404:
 Current CPU Blocking $t0
(lw, 3028, $t0, 1, 2, 886, )(sw, 2508, 6544, 0, 0, 885, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3028 $t0 on Line 886

Clock Cycle 6405:
 Current CPU Blocking $t0
(sw, 2508, 6544, 0, 0, 885, )
Started sw 2508 6544 on Line 885
Completed 1/2
DRAM Request(Write) Issued for sw 1540 0 on Line 888

Clock Cycle 6406:
 Current CPU Blocking 
(sw, 2508, 6544, 1, 2, 885, )(sw, 1540, 0, 0, 0, 888, )
Completed 2/2
Finished Instruction sw 2508 6544 on Line 885
addi$t3,$t3,3076
$t3 = 5880

Clock Cycle 6407:
 Current CPU Blocking 
(sw, 1540, 0, 0, 0, 888, )
Started sw 1540 0 on Line 888
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3456 $t1 on Line 890

Clock Cycle 6408:
 Current CPU Blocking 
(sw, 1540, 0, 1, 22, 888, )(lw, 3456, $t1, 0, 0, 890, )
Completed 2/22
addi$t2,$t4,128
$t2 = 8292

Clock Cycle 6409:
 Current CPU Blocking 
(sw, 1540, 0, 2, 22, 888, )(lw, 3456, $t1, 0, 0, 890, )
Completed 3/22
DRAM Request(Read) Issued for lw 920 $t0 on Line 892

Clock Cycle 6410:
 Current CPU Blocking 
(sw, 1540, 0, 3, 22, 888, )(lw, 3456, $t1, 0, 0, 890, )(lw, 920, $t0, 0, 0, 892, )
Completed 4/22
DRAM Request(Write) Issued for sw 2052 5880 on Line 893

Clock Cycle 6411:
 Current CPU Blocking 
(sw, 1540, 0, 4, 22, 888, )(lw, 3456, $t1, 0, 0, 890, )(lw, 920, $t0, 0, 0, 892, )(sw, 2052, 5880, 0, 0, 893, )
Completed 5/22

Clock Cycle 6412:
 Current CPU Blocking $t0
(sw, 1540, 0, 5, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 6/22

Clock Cycle 6413:
 Current CPU Blocking $t0
(sw, 1540, 0, 6, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 7/22

Clock Cycle 6414:
 Current CPU Blocking $t0
(sw, 1540, 0, 7, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 8/22

Clock Cycle 6415:
 Current CPU Blocking $t0
(sw, 1540, 0, 8, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 9/22

Clock Cycle 6416:
 Current CPU Blocking $t0
(sw, 1540, 0, 9, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 10/22
Memory at 2508 = 6544
Memory at 2984 = 2804

Clock Cycle 6417:
 Current CPU Blocking $t0
(sw, 1540, 0, 10, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 11/22

Clock Cycle 6418:
 Current CPU Blocking $t0
(sw, 1540, 0, 11, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 12/22

Clock Cycle 6419:
 Current CPU Blocking $t0
(sw, 1540, 0, 12, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 13/22

Clock Cycle 6420:
 Current CPU Blocking $t0
(sw, 1540, 0, 13, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 14/22

Clock Cycle 6421:
 Current CPU Blocking $t0
(sw, 1540, 0, 14, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 15/22

Clock Cycle 6422:
 Current CPU Blocking $t0
(sw, 1540, 0, 15, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 16/22

Clock Cycle 6423:
 Current CPU Blocking $t0
(sw, 1540, 0, 16, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 17/22

Clock Cycle 6424:
 Current CPU Blocking $t0
(sw, 1540, 0, 17, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 18/22

Clock Cycle 6425:
 Current CPU Blocking $t0
(sw, 1540, 0, 18, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 19/22

Clock Cycle 6426:
 Current CPU Blocking $t0
(sw, 1540, 0, 19, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 20/22

Clock Cycle 6427:
 Current CPU Blocking $t0
(sw, 1540, 0, 20, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 21/22

Clock Cycle 6428:
 Current CPU Blocking $t0
(sw, 1540, 0, 21, 22, 888, )(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 22/22
Finished Instruction sw 1540 0 on Line 888

Clock Cycle 6429:
 Current CPU Blocking $t0
(lw, 920, $t0, 0, 0, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Started lw 920 $t0 on Line 892
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6430:
 Current CPU Blocking $t0
(lw, 920, $t0, 1, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 2/22

Clock Cycle 6431:
 Current CPU Blocking $t0
(lw, 920, $t0, 2, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 3/22

Clock Cycle 6432:
 Current CPU Blocking $t0
(lw, 920, $t0, 3, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 4/22

Clock Cycle 6433:
 Current CPU Blocking $t0
(lw, 920, $t0, 4, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 5/22

Clock Cycle 6434:
 Current CPU Blocking $t0
(lw, 920, $t0, 5, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 6/22

Clock Cycle 6435:
 Current CPU Blocking $t0
(lw, 920, $t0, 6, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 7/22

Clock Cycle 6436:
 Current CPU Blocking $t0
(lw, 920, $t0, 7, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 8/22

Clock Cycle 6437:
 Current CPU Blocking $t0
(lw, 920, $t0, 8, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 9/22

Clock Cycle 6438:
 Current CPU Blocking $t0
(lw, 920, $t0, 9, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 10/22

Clock Cycle 6439:
 Current CPU Blocking $t0
(lw, 920, $t0, 10, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 11/22

Clock Cycle 6440:
 Current CPU Blocking $t0
(lw, 920, $t0, 11, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 12/22

Clock Cycle 6441:
 Current CPU Blocking $t0
(lw, 920, $t0, 12, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 13/22

Clock Cycle 6442:
 Current CPU Blocking $t0
(lw, 920, $t0, 13, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 14/22

Clock Cycle 6443:
 Current CPU Blocking $t0
(lw, 920, $t0, 14, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 15/22

Clock Cycle 6444:
 Current CPU Blocking $t0
(lw, 920, $t0, 15, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 16/22

Clock Cycle 6445:
 Current CPU Blocking $t0
(lw, 920, $t0, 16, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 17/22

Clock Cycle 6446:
 Current CPU Blocking $t0
(lw, 920, $t0, 17, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 18/22

Clock Cycle 6447:
 Current CPU Blocking $t0
(lw, 920, $t0, 18, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 19/22

Clock Cycle 6448:
 Current CPU Blocking $t0
(lw, 920, $t0, 19, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 20/22

Clock Cycle 6449:
 Current CPU Blocking $t0
(lw, 920, $t0, 20, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 21/22

Clock Cycle 6450:
 Current CPU Blocking $t0
(lw, 920, $t0, 21, 22, 892, )(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Completed 22/22
$t0 = 0
Finished Instruction lw 920 $t0 on Line 892

Clock Cycle 6451:
 Current CPU Blocking $t0
(lw, 3456, $t1, 0, 0, 890, )(sw, 2052, 5880, 0, 0, 893, )
Started lw 3456 $t1 on Line 890
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3188 0 on Line 894

Clock Cycle 6452:
 Current CPU Blocking 
(lw, 3456, $t1, 1, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 2052, 5880, 0, 0, 893, )
Completed 2/12
DRAM Request(Write) Issued for sw 3324 0 on Line 895

Clock Cycle 6453:
 Current CPU Blocking 
(lw, 3456, $t1, 2, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(sw, 2052, 5880, 0, 0, 893, )
Completed 3/12
DRAM Request(Read) Issued for lw 636 $t3 on Line 896

Clock Cycle 6454:
 Current CPU Blocking 
(lw, 3456, $t1, 3, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 4/12
DRAM Request(Read) Issued for lw 3392 $t4 on Line 897

Clock Cycle 6455:
 Current CPU Blocking 
(lw, 3456, $t1, 4, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 5/12
DRAM Request(Read) Issued for lw 3984 $t0 on Line 898

Clock Cycle 6456:
 Current CPU Blocking 
(lw, 3456, $t1, 5, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 6/12

Clock Cycle 6457:
 Current CPU Blocking $t1
(lw, 3456, $t1, 6, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 7/12

Clock Cycle 6458:
 Current CPU Blocking $t1
(lw, 3456, $t1, 7, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 8/12

Clock Cycle 6459:
 Current CPU Blocking $t1
(lw, 3456, $t1, 8, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 9/12

Clock Cycle 6460:
 Current CPU Blocking $t1
(lw, 3456, $t1, 9, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 10/12

Clock Cycle 6461:
 Current CPU Blocking $t1
(lw, 3456, $t1, 10, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 11/12

Clock Cycle 6462:
 Current CPU Blocking $t1
(lw, 3456, $t1, 11, 12, 890, )(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Completed 12/12
$t1 = 0
Finished Instruction lw 3456 $t1 on Line 890

Clock Cycle 6463:
 Current CPU Blocking $t1
(sw, 3188, 0, 0, 0, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )
Started sw 3188 0 on Line 894
Completed 1/2
DRAM Request(Write) Issued for sw 536 0 on Line 899

Clock Cycle 6464:
 Current CPU Blocking 
(sw, 3188, 0, 1, 2, 894, )(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )(sw, 536, 0, 0, 0, 899, )
Completed 2/2
Finished Instruction sw 3188 0 on Line 894
DRAM Request(Write) Issued for sw 3104 0 on Line 900

Clock Cycle 6465:
 Current CPU Blocking 
(sw, 3324, 0, 0, 0, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 3104, 0, 0, 0, 900, )(sw, 2052, 5880, 0, 0, 893, )(lw, 636, $t3, 0, 0, 896, )(sw, 536, 0, 0, 0, 899, )
Started sw 3324 0 on Line 895
Completed 1/2

Clock Cycle 6466:
 Current CPU Blocking $t3
(sw, 3324, 0, 1, 2, 895, )(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 3104, 0, 0, 0, 900, )(lw, 636, $t3, 0, 0, 896, )(sw, 2052, 5880, 0, 0, 893, )(sw, 536, 0, 0, 0, 899, )
Completed 2/2
Finished Instruction sw 3324 0 on Line 895

Clock Cycle 6467:
 Current CPU Blocking $t3
(lw, 3392, $t4, 0, 0, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 3104, 0, 0, 0, 900, )(lw, 636, $t3, 0, 0, 896, )(sw, 2052, 5880, 0, 0, 893, )(sw, 536, 0, 0, 0, 899, )
Started lw 3392 $t4 on Line 897
Completed 1/2

Clock Cycle 6468:
 Current CPU Blocking $t3
(lw, 3392, $t4, 1, 2, 897, )(lw, 3984, $t0, 0, 0, 898, )(sw, 3104, 0, 0, 0, 900, )(lw, 636, $t3, 0, 0, 896, )(sw, 2052, 5880, 0, 0, 893, )(sw, 536, 0, 0, 0, 899, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3392 $t4 on Line 897

Clock Cycle 6469:
 Current CPU Blocking $t3
(lw, 3984, $t0, 0, 0, 898, )(sw, 3104, 0, 0, 0, 900, )(lw, 636, $t3, 0, 0, 896, )(sw, 2052, 5880, 0, 0, 893, )(sw, 536, 0, 0, 0, 899, )
Started lw 3984 $t0 on Line 898
Completed 1/2

Clock Cycle 6470:
 Current CPU Blocking $t3
(lw, 3984, $t0, 1, 2, 898, )(sw, 3104, 0, 0, 0, 900, )(lw, 636, $t3, 0, 0, 896, )(sw, 2052, 5880, 0, 0, 893, )(sw, 536, 0, 0, 0, 899, )
Completed 2/2
$t0 = 1476
Finished Instruction lw 3984 $t0 on Line 898

Clock Cycle 6471:
 Current CPU Blocking $t3
(sw, 3104, 0, 0, 0, 900, )(lw, 636, $t3, 0, 0, 896, )(sw, 2052, 5880, 0, 0, 893, )(sw, 536, 0, 0, 0, 899, )
Started sw 3104 0 on Line 900
Completed 1/2

Clock Cycle 6472:
 Current CPU Blocking $t3
(sw, 3104, 0, 1, 2, 900, )(lw, 636, $t3, 0, 0, 896, )(sw, 2052, 5880, 0, 0, 893, )(sw, 536, 0, 0, 0, 899, )
Completed 2/2
Finished Instruction sw 3104 0 on Line 900

Clock Cycle 6473:
 Current CPU Blocking $t3
(lw, 636, $t3, 0, 0, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Started lw 636 $t3 on Line 896
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6474:
 Current CPU Blocking $t3
(lw, 636, $t3, 1, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 2/22

Clock Cycle 6475:
 Current CPU Blocking $t3
(lw, 636, $t3, 2, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 3/22

Clock Cycle 6476:
 Current CPU Blocking $t3
(lw, 636, $t3, 3, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 4/22

Clock Cycle 6477:
 Current CPU Blocking $t3
(lw, 636, $t3, 4, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 5/22

Clock Cycle 6478:
 Current CPU Blocking $t3
(lw, 636, $t3, 5, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 6/22

Clock Cycle 6479:
 Current CPU Blocking $t3
(lw, 636, $t3, 6, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 7/22

Clock Cycle 6480:
 Current CPU Blocking $t3
(lw, 636, $t3, 7, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 8/22

Clock Cycle 6481:
 Current CPU Blocking $t3
(lw, 636, $t3, 8, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 9/22

Clock Cycle 6482:
 Current CPU Blocking $t3
(lw, 636, $t3, 9, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 10/22

Clock Cycle 6483:
 Current CPU Blocking $t3
(lw, 636, $t3, 10, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 11/22

Clock Cycle 6484:
 Current CPU Blocking $t3
(lw, 636, $t3, 11, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 12/22

Clock Cycle 6485:
 Current CPU Blocking $t3
(lw, 636, $t3, 12, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 13/22

Clock Cycle 6486:
 Current CPU Blocking $t3
(lw, 636, $t3, 13, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 14/22

Clock Cycle 6487:
 Current CPU Blocking $t3
(lw, 636, $t3, 14, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 15/22

Clock Cycle 6488:
 Current CPU Blocking $t3
(lw, 636, $t3, 15, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 16/22

Clock Cycle 6489:
 Current CPU Blocking $t3
(lw, 636, $t3, 16, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 17/22

Clock Cycle 6490:
 Current CPU Blocking $t3
(lw, 636, $t3, 17, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 18/22

Clock Cycle 6491:
 Current CPU Blocking $t3
(lw, 636, $t3, 18, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 19/22

Clock Cycle 6492:
 Current CPU Blocking $t3
(lw, 636, $t3, 19, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 20/22

Clock Cycle 6493:
 Current CPU Blocking $t3
(lw, 636, $t3, 20, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 21/22

Clock Cycle 6494:
 Current CPU Blocking $t3
(lw, 636, $t3, 21, 22, 896, )(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Completed 22/22
$t3 = 0
Finished Instruction lw 636 $t3 on Line 896

Clock Cycle 6495:
 Current CPU Blocking $t3
(sw, 536, 0, 0, 0, 899, )(sw, 2052, 5880, 0, 0, 893, )
Started sw 536 0 on Line 899
Completed 1/2
DRAM Request(Write) Issued for sw 3872 0 on Line 901

Clock Cycle 6496:
 Current CPU Blocking 
(sw, 536, 0, 1, 2, 899, )(sw, 2052, 5880, 0, 0, 893, )(sw, 3872, 0, 0, 0, 901, )
Completed 2/2
Finished Instruction sw 536 0 on Line 899
addi$t2,$t0,304
$t2 = 1780

Clock Cycle 6497:
 Current CPU Blocking 
(sw, 2052, 5880, 0, 0, 893, )(sw, 3872, 0, 0, 0, 901, )
Started sw 2052 5880 on Line 893
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t2,452
$t0 = 2232

Clock Cycle 6498:
 Current CPU Blocking 
(sw, 2052, 5880, 1, 22, 893, )(sw, 3872, 0, 0, 0, 901, )
Completed 2/22
DRAM Request(Write) Issued for sw 3224 0 on Line 904

Clock Cycle 6499:
 Current CPU Blocking 
(sw, 2052, 5880, 2, 22, 893, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )
Completed 3/22
addi$t1,$t4,476
$t1 = 476

Clock Cycle 6500:
 Current CPU Blocking 
(sw, 2052, 5880, 3, 22, 893, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )
Completed 4/22
DRAM Request(Write) Issued for sw 3988 0 on Line 906

Clock Cycle 6501:
 Current CPU Blocking 
(sw, 2052, 5880, 4, 22, 893, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )
Completed 5/22
addi$t0,$t1,2396
$t0 = 2872

Clock Cycle 6502:
 Current CPU Blocking 
(sw, 2052, 5880, 5, 22, 893, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )
Completed 6/22
DRAM Request(Write) Issued for sw 2116 476 on Line 908

Clock Cycle 6503:
 Current CPU Blocking 
(sw, 2052, 5880, 6, 22, 893, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )
Completed 7/22
DRAM Request(Write) Issued for sw 1240 1780 on Line 909

Clock Cycle 6504:
 Current CPU Blocking 
(sw, 2052, 5880, 7, 22, 893, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 8/22
DRAM Request(Read) Issued for lw 2200 $t2 on Line 910

Clock Cycle 6505:
 Current CPU Blocking 
(sw, 2052, 5880, 8, 22, 893, )(sw, 2116, 476, 0, 0, 908, )(lw, 2200, $t2, 0, 0, 910, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 9/22

Clock Cycle 6506:
 Current CPU Blocking $t2
(sw, 2052, 5880, 9, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 10/22

Clock Cycle 6507:
 Current CPU Blocking $t2
(sw, 2052, 5880, 10, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 11/22

Clock Cycle 6508:
 Current CPU Blocking $t2
(sw, 2052, 5880, 11, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 12/22

Clock Cycle 6509:
 Current CPU Blocking $t2
(sw, 2052, 5880, 12, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 13/22

Clock Cycle 6510:
 Current CPU Blocking $t2
(sw, 2052, 5880, 13, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 14/22

Clock Cycle 6511:
 Current CPU Blocking $t2
(sw, 2052, 5880, 14, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 15/22

Clock Cycle 6512:
 Current CPU Blocking $t2
(sw, 2052, 5880, 15, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 16/22

Clock Cycle 6513:
 Current CPU Blocking $t2
(sw, 2052, 5880, 16, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 17/22

Clock Cycle 6514:
 Current CPU Blocking $t2
(sw, 2052, 5880, 17, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 18/22

Clock Cycle 6515:
 Current CPU Blocking $t2
(sw, 2052, 5880, 18, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 19/22

Clock Cycle 6516:
 Current CPU Blocking $t2
(sw, 2052, 5880, 19, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 20/22

Clock Cycle 6517:
 Current CPU Blocking $t2
(sw, 2052, 5880, 20, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 21/22

Clock Cycle 6518:
 Current CPU Blocking $t2
(sw, 2052, 5880, 21, 22, 893, )(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 22/22
Finished Instruction sw 2052 5880 on Line 893

Clock Cycle 6519:
 Current CPU Blocking $t2
(lw, 2200, $t2, 0, 0, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Started lw 2200 $t2 on Line 910
Completed 1/2

Clock Cycle 6520:
 Current CPU Blocking $t2
(lw, 2200, $t2, 1, 2, 910, )(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2200 $t2 on Line 910

Clock Cycle 6521:
 Current CPU Blocking $t2
(sw, 2116, 476, 0, 0, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Started sw 2116 476 on Line 908
Completed 1/2
addi$t0,$t2,3928
$t0 = 3928

Clock Cycle 6522:
 Current CPU Blocking 
(sw, 2116, 476, 1, 2, 908, )(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )
Completed 2/2
Finished Instruction sw 2116 476 on Line 908
DRAM Request(Read) Issued for lw 872 $t1 on Line 912

Clock Cycle 6523:
 Current CPU Blocking 
(sw, 3872, 0, 0, 0, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(sw, 1240, 1780, 0, 0, 909, )(lw, 872, $t1, 0, 0, 912, )
Started sw 3872 0 on Line 901
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6524:
 Current CPU Blocking $t1
(sw, 3872, 0, 1, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 2/22

Clock Cycle 6525:
 Current CPU Blocking $t1
(sw, 3872, 0, 2, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 3/22

Clock Cycle 6526:
 Current CPU Blocking $t1
(sw, 3872, 0, 3, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 4/22

Clock Cycle 6527:
 Current CPU Blocking $t1
(sw, 3872, 0, 4, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 5/22

Clock Cycle 6528:
 Current CPU Blocking $t1
(sw, 3872, 0, 5, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 6/22

Clock Cycle 6529:
 Current CPU Blocking $t1
(sw, 3872, 0, 6, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 7/22

Clock Cycle 6530:
 Current CPU Blocking $t1
(sw, 3872, 0, 7, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 8/22

Clock Cycle 6531:
 Current CPU Blocking $t1
(sw, 3872, 0, 8, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 9/22

Clock Cycle 6532:
 Current CPU Blocking $t1
(sw, 3872, 0, 9, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 10/22
Memory at 2052 = 5880
Memory at 2116 = 476

Clock Cycle 6533:
 Current CPU Blocking $t1
(sw, 3872, 0, 10, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 11/22

Clock Cycle 6534:
 Current CPU Blocking $t1
(sw, 3872, 0, 11, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 12/22

Clock Cycle 6535:
 Current CPU Blocking $t1
(sw, 3872, 0, 12, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 13/22

Clock Cycle 6536:
 Current CPU Blocking $t1
(sw, 3872, 0, 13, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 14/22

Clock Cycle 6537:
 Current CPU Blocking $t1
(sw, 3872, 0, 14, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 15/22

Clock Cycle 6538:
 Current CPU Blocking $t1
(sw, 3872, 0, 15, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 16/22

Clock Cycle 6539:
 Current CPU Blocking $t1
(sw, 3872, 0, 16, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 17/22

Clock Cycle 6540:
 Current CPU Blocking $t1
(sw, 3872, 0, 17, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 18/22

Clock Cycle 6541:
 Current CPU Blocking $t1
(sw, 3872, 0, 18, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 19/22

Clock Cycle 6542:
 Current CPU Blocking $t1
(sw, 3872, 0, 19, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 20/22

Clock Cycle 6543:
 Current CPU Blocking $t1
(sw, 3872, 0, 20, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 21/22

Clock Cycle 6544:
 Current CPU Blocking $t1
(sw, 3872, 0, 21, 22, 901, )(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 22/22
Finished Instruction sw 3872 0 on Line 901

Clock Cycle 6545:
 Current CPU Blocking $t1
(sw, 3224, 0, 0, 0, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Started sw 3224 0 on Line 904
Completed 1/2

Clock Cycle 6546:
 Current CPU Blocking $t1
(sw, 3224, 0, 1, 2, 904, )(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 2/2
Finished Instruction sw 3224 0 on Line 904

Clock Cycle 6547:
 Current CPU Blocking $t1
(sw, 3988, 0, 0, 0, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Started sw 3988 0 on Line 906
Completed 1/2

Clock Cycle 6548:
 Current CPU Blocking $t1
(sw, 3988, 0, 1, 2, 906, )(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 2/2
Finished Instruction sw 3988 0 on Line 906

Clock Cycle 6549:
 Current CPU Blocking $t1
(lw, 872, $t1, 0, 0, 912, )(sw, 1240, 1780, 0, 0, 909, )
Started lw 872 $t1 on Line 912
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6550:
 Current CPU Blocking $t1
(lw, 872, $t1, 1, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 2/22

Clock Cycle 6551:
 Current CPU Blocking $t1
(lw, 872, $t1, 2, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 3/22

Clock Cycle 6552:
 Current CPU Blocking $t1
(lw, 872, $t1, 3, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 4/22

Clock Cycle 6553:
 Current CPU Blocking $t1
(lw, 872, $t1, 4, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 5/22

Clock Cycle 6554:
 Current CPU Blocking $t1
(lw, 872, $t1, 5, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 6/22

Clock Cycle 6555:
 Current CPU Blocking $t1
(lw, 872, $t1, 6, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 7/22

Clock Cycle 6556:
 Current CPU Blocking $t1
(lw, 872, $t1, 7, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 8/22

Clock Cycle 6557:
 Current CPU Blocking $t1
(lw, 872, $t1, 8, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 9/22

Clock Cycle 6558:
 Current CPU Blocking $t1
(lw, 872, $t1, 9, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 10/22
Memory at 3872 = 0

Clock Cycle 6559:
 Current CPU Blocking $t1
(lw, 872, $t1, 10, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 11/22

Clock Cycle 6560:
 Current CPU Blocking $t1
(lw, 872, $t1, 11, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 12/22

Clock Cycle 6561:
 Current CPU Blocking $t1
(lw, 872, $t1, 12, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 13/22

Clock Cycle 6562:
 Current CPU Blocking $t1
(lw, 872, $t1, 13, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 14/22

Clock Cycle 6563:
 Current CPU Blocking $t1
(lw, 872, $t1, 14, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 15/22

Clock Cycle 6564:
 Current CPU Blocking $t1
(lw, 872, $t1, 15, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 16/22

Clock Cycle 6565:
 Current CPU Blocking $t1
(lw, 872, $t1, 16, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 17/22

Clock Cycle 6566:
 Current CPU Blocking $t1
(lw, 872, $t1, 17, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 18/22

Clock Cycle 6567:
 Current CPU Blocking $t1
(lw, 872, $t1, 18, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 19/22

Clock Cycle 6568:
 Current CPU Blocking $t1
(lw, 872, $t1, 19, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 20/22

Clock Cycle 6569:
 Current CPU Blocking $t1
(lw, 872, $t1, 20, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 21/22

Clock Cycle 6570:
 Current CPU Blocking $t1
(lw, 872, $t1, 21, 22, 912, )(sw, 1240, 1780, 0, 0, 909, )
Completed 22/22
$t1 = 0
Finished Instruction lw 872 $t1 on Line 912

Clock Cycle 6571:
 Current CPU Blocking $t1
(sw, 1240, 1780, 0, 0, 909, )
Started sw 1240 1780 on Line 909
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t1,$t3,2452
$t1 = 2452

Clock Cycle 6572:
 Current CPU Blocking 
(sw, 1240, 1780, 1, 12, 909, )
Completed 2/12
DRAM Request(Read) Issued for lw 2132 $t3 on Line 914

Clock Cycle 6573:
 Current CPU Blocking 
(sw, 1240, 1780, 2, 12, 909, )(lw, 2132, $t3, 0, 0, 914, )
Completed 3/12
addi$t1,$t1,1616
$t1 = 4068

Clock Cycle 6574:
 Current CPU Blocking 
(sw, 1240, 1780, 3, 12, 909, )(lw, 2132, $t3, 0, 0, 914, )
Completed 4/12
addi$t1,$t0,2176
$t1 = 6104

Clock Cycle 6575:
 Current CPU Blocking 
(sw, 1240, 1780, 4, 12, 909, )(lw, 2132, $t3, 0, 0, 914, )
Completed 5/12
DRAM Request(Write) Issued for sw 1176 0 on Line 917

Clock Cycle 6576:
 Current CPU Blocking 
(sw, 1240, 1780, 5, 12, 909, )(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 6/12

Clock Cycle 6577:
 Current CPU Blocking $t3
(sw, 1240, 1780, 6, 12, 909, )(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 7/12

Clock Cycle 6578:
 Current CPU Blocking $t3
(sw, 1240, 1780, 7, 12, 909, )(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 8/12

Clock Cycle 6579:
 Current CPU Blocking $t3
(sw, 1240, 1780, 8, 12, 909, )(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 9/12

Clock Cycle 6580:
 Current CPU Blocking $t3
(sw, 1240, 1780, 9, 12, 909, )(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 10/12

Clock Cycle 6581:
 Current CPU Blocking $t3
(sw, 1240, 1780, 10, 12, 909, )(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 11/12

Clock Cycle 6582:
 Current CPU Blocking $t3
(sw, 1240, 1780, 11, 12, 909, )(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 12/12
Finished Instruction sw 1240 1780 on Line 909

Clock Cycle 6583:
 Current CPU Blocking $t3
(sw, 1176, 0, 0, 0, 917, )(lw, 2132, $t3, 0, 0, 914, )
Started sw 1176 0 on Line 917
Completed 1/2

Clock Cycle 6584:
 Current CPU Blocking $t3
(sw, 1176, 0, 1, 2, 917, )(lw, 2132, $t3, 0, 0, 914, )
Completed 2/2
Finished Instruction sw 1176 0 on Line 917

Clock Cycle 6585:
 Current CPU Blocking $t3
(lw, 2132, $t3, 0, 0, 914, )
Started lw 2132 $t3 on Line 914
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6586:
 Current CPU Blocking $t3
(lw, 2132, $t3, 1, 22, 914, )
Completed 2/22

Clock Cycle 6587:
 Current CPU Blocking $t3
(lw, 2132, $t3, 2, 22, 914, )
Completed 3/22

Clock Cycle 6588:
 Current CPU Blocking $t3
(lw, 2132, $t3, 3, 22, 914, )
Completed 4/22

Clock Cycle 6589:
 Current CPU Blocking $t3
(lw, 2132, $t3, 4, 22, 914, )
Completed 5/22

Clock Cycle 6590:
 Current CPU Blocking $t3
(lw, 2132, $t3, 5, 22, 914, )
Completed 6/22

Clock Cycle 6591:
 Current CPU Blocking $t3
(lw, 2132, $t3, 6, 22, 914, )
Completed 7/22

Clock Cycle 6592:
 Current CPU Blocking $t3
(lw, 2132, $t3, 7, 22, 914, )
Completed 8/22

Clock Cycle 6593:
 Current CPU Blocking $t3
(lw, 2132, $t3, 8, 22, 914, )
Completed 9/22

Clock Cycle 6594:
 Current CPU Blocking $t3
(lw, 2132, $t3, 9, 22, 914, )
Completed 10/22
Memory at 1240 = 1780

Clock Cycle 6595:
 Current CPU Blocking $t3
(lw, 2132, $t3, 10, 22, 914, )
Completed 11/22

Clock Cycle 6596:
 Current CPU Blocking $t3
(lw, 2132, $t3, 11, 22, 914, )
Completed 12/22

Clock Cycle 6597:
 Current CPU Blocking $t3
(lw, 2132, $t3, 12, 22, 914, )
Completed 13/22

Clock Cycle 6598:
 Current CPU Blocking $t3
(lw, 2132, $t3, 13, 22, 914, )
Completed 14/22

Clock Cycle 6599:
 Current CPU Blocking $t3
(lw, 2132, $t3, 14, 22, 914, )
Completed 15/22

Clock Cycle 6600:
 Current CPU Blocking $t3
(lw, 2132, $t3, 15, 22, 914, )
Completed 16/22

Clock Cycle 6601:
 Current CPU Blocking $t3
(lw, 2132, $t3, 16, 22, 914, )
Completed 17/22

Clock Cycle 6602:
 Current CPU Blocking $t3
(lw, 2132, $t3, 17, 22, 914, )
Completed 18/22

Clock Cycle 6603:
 Current CPU Blocking $t3
(lw, 2132, $t3, 18, 22, 914, )
Completed 19/22

Clock Cycle 6604:
 Current CPU Blocking $t3
(lw, 2132, $t3, 19, 22, 914, )
Completed 20/22

Clock Cycle 6605:
 Current CPU Blocking $t3
(lw, 2132, $t3, 20, 22, 914, )
Completed 21/22

Clock Cycle 6606:
 Current CPU Blocking $t3
(lw, 2132, $t3, 21, 22, 914, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2132 $t3 on Line 914

Clock Cycle 6607:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 952 $t3 on Line 918

Clock Cycle 6608:
 Current CPU Blocking 
(lw, 952, $t3, 0, 0, 918, )
Started lw 952 $t3 on Line 918
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1928 3928 on Line 919

Clock Cycle 6609:
 Current CPU Blocking 
(lw, 952, $t3, 1, 12, 918, )(sw, 1928, 3928, 0, 0, 919, )
Completed 2/12
DRAM Request(Read) Issued for lw 816 $t0 on Line 920

Clock Cycle 6610:
 Current CPU Blocking 
(lw, 952, $t3, 2, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 3/12

Clock Cycle 6611:
 Current CPU Blocking $t3
(lw, 952, $t3, 3, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 4/12

Clock Cycle 6612:
 Current CPU Blocking $t3
(lw, 952, $t3, 4, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 5/12

Clock Cycle 6613:
 Current CPU Blocking $t3
(lw, 952, $t3, 5, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 6/12

Clock Cycle 6614:
 Current CPU Blocking $t3
(lw, 952, $t3, 6, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 7/12

Clock Cycle 6615:
 Current CPU Blocking $t3
(lw, 952, $t3, 7, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 8/12

Clock Cycle 6616:
 Current CPU Blocking $t3
(lw, 952, $t3, 8, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 9/12

Clock Cycle 6617:
 Current CPU Blocking $t3
(lw, 952, $t3, 9, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 10/12

Clock Cycle 6618:
 Current CPU Blocking $t3
(lw, 952, $t3, 10, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 11/12

Clock Cycle 6619:
 Current CPU Blocking $t3
(lw, 952, $t3, 11, 12, 918, )(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Completed 12/12
$t3 = 0
Finished Instruction lw 952 $t3 on Line 918

Clock Cycle 6620:
 Current CPU Blocking $t3
(lw, 816, $t0, 0, 0, 920, )(sw, 1928, 3928, 0, 0, 919, )
Started lw 816 $t0 on Line 920
Completed 1/2
DRAM Request(Write) Issued for sw 1968 0 on Line 921

Clock Cycle 6621:
 Current CPU Blocking 
(lw, 816, $t0, 1, 2, 920, )(sw, 1928, 3928, 0, 0, 919, )(sw, 1968, 0, 0, 0, 921, )
Completed 2/2
$t0 = 0
Finished Instruction lw 816 $t0 on Line 920
DRAM Request(Write) Issued for sw 2008 0 on Line 922

Clock Cycle 6622:
 Current CPU Blocking 
(sw, 1928, 3928, 0, 0, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )
Started sw 1928 3928 on Line 919
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1456 0 on Line 923

Clock Cycle 6623:
 Current CPU Blocking 
(sw, 1928, 3928, 1, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )
Completed 2/12
DRAM Request(Write) Issued for sw 324 0 on Line 924

Clock Cycle 6624:
 Current CPU Blocking 
(sw, 1928, 3928, 2, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 324, 0, 0, 0, 924, )
Completed 3/12
DRAM Request(Write) Issued for sw 2352 0 on Line 925

Clock Cycle 6625:
 Current CPU Blocking 
(sw, 1928, 3928, 3, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 324, 0, 0, 0, 924, )(sw, 2352, 0, 0, 0, 925, )
Completed 4/12
DRAM Request(Write) Issued for sw 3968 0 on Line 926

Clock Cycle 6626:
 Current CPU Blocking 
(sw, 1928, 3928, 4, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 324, 0, 0, 0, 924, )(sw, 2352, 0, 0, 0, 925, )(sw, 3968, 0, 0, 0, 926, )
Completed 5/12
DRAM Request(Write) Issued for sw 1356 0 on Line 927

Clock Cycle 6627:
 Current CPU Blocking 
(sw, 1928, 3928, 5, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(sw, 324, 0, 0, 0, 924, )(sw, 2352, 0, 0, 0, 925, )(sw, 3968, 0, 0, 0, 926, )
Completed 6/12
DRAM Request(Read) Issued for lw 1604 $t0 on Line 928

Clock Cycle 6628:
 Current CPU Blocking 
(sw, 1928, 3928, 6, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 324, 0, 0, 0, 924, )(sw, 2352, 0, 0, 0, 925, )(sw, 3968, 0, 0, 0, 926, )
Completed 7/12
DRAM Request(Read) Issued for lw 2856 $t4 on Line 929

Clock Cycle 6629:
 Current CPU Blocking 
(sw, 1928, 3928, 7, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 324, 0, 0, 0, 924, )(sw, 2352, 0, 0, 0, 925, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )
Completed 8/12
DRAM Request(Read) Issued for lw 3908 $t3 on Line 930

Clock Cycle 6630:
 Current CPU Blocking 
(sw, 1928, 3928, 8, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 324, 0, 0, 0, 924, )(sw, 2352, 0, 0, 0, 925, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 9/12

Clock Cycle 6631:
 Current CPU Blocking $t4
(sw, 1928, 3928, 9, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 10/12

Clock Cycle 6632:
 Current CPU Blocking $t4
(sw, 1928, 3928, 10, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 11/12

Clock Cycle 6633:
 Current CPU Blocking $t4
(sw, 1928, 3928, 11, 12, 919, )(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 12/12
Finished Instruction sw 1928 3928 on Line 919

Clock Cycle 6634:
 Current CPU Blocking $t4
(sw, 1968, 0, 0, 0, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Started sw 1968 0 on Line 921
Completed 1/2

Clock Cycle 6635:
 Current CPU Blocking $t4
(sw, 1968, 0, 1, 2, 921, )(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/2
Finished Instruction sw 1968 0 on Line 921

Clock Cycle 6636:
 Current CPU Blocking $t4
(sw, 2008, 0, 0, 0, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Started sw 2008 0 on Line 922
Completed 1/2

Clock Cycle 6637:
 Current CPU Blocking $t4
(sw, 2008, 0, 1, 2, 922, )(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/2
Finished Instruction sw 2008 0 on Line 922

Clock Cycle 6638:
 Current CPU Blocking $t4
(sw, 1456, 0, 0, 0, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Started sw 1456 0 on Line 923
Completed 1/2

Clock Cycle 6639:
 Current CPU Blocking $t4
(sw, 1456, 0, 1, 2, 923, )(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/2
Finished Instruction sw 1456 0 on Line 923

Clock Cycle 6640:
 Current CPU Blocking $t4
(sw, 1356, 0, 0, 0, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Started sw 1356 0 on Line 927
Completed 1/2

Clock Cycle 6641:
 Current CPU Blocking $t4
(sw, 1356, 0, 1, 2, 927, )(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/2
Finished Instruction sw 1356 0 on Line 927

Clock Cycle 6642:
 Current CPU Blocking $t4
(lw, 1604, $t0, 0, 0, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Started lw 1604 $t0 on Line 928
Completed 1/2

Clock Cycle 6643:
 Current CPU Blocking $t4
(lw, 1604, $t0, 1, 2, 928, )(sw, 2352, 0, 0, 0, 925, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 2856, $t4, 0, 0, 929, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1604 $t0 on Line 928

Clock Cycle 6644:
 Current CPU Blocking $t4
(sw, 2352, 0, 0, 0, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Started sw 2352 0 on Line 925
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 6645:
 Current CPU Blocking $t4
(sw, 2352, 0, 1, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/22

Clock Cycle 6646:
 Current CPU Blocking $t4
(sw, 2352, 0, 2, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 3/22

Clock Cycle 6647:
 Current CPU Blocking $t4
(sw, 2352, 0, 3, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 4/22

Clock Cycle 6648:
 Current CPU Blocking $t4
(sw, 2352, 0, 4, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 5/22

Clock Cycle 6649:
 Current CPU Blocking $t4
(sw, 2352, 0, 5, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 6/22

Clock Cycle 6650:
 Current CPU Blocking $t4
(sw, 2352, 0, 6, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 7/22

Clock Cycle 6651:
 Current CPU Blocking $t4
(sw, 2352, 0, 7, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 8/22

Clock Cycle 6652:
 Current CPU Blocking $t4
(sw, 2352, 0, 8, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 9/22

Clock Cycle 6653:
 Current CPU Blocking $t4
(sw, 2352, 0, 9, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 10/22
Memory at 1456 = 0
Memory at 1928 = 3928

Clock Cycle 6654:
 Current CPU Blocking $t4
(sw, 2352, 0, 10, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 11/22

Clock Cycle 6655:
 Current CPU Blocking $t4
(sw, 2352, 0, 11, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 12/22

Clock Cycle 6656:
 Current CPU Blocking $t4
(sw, 2352, 0, 12, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 13/22

Clock Cycle 6657:
 Current CPU Blocking $t4
(sw, 2352, 0, 13, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 14/22

Clock Cycle 6658:
 Current CPU Blocking $t4
(sw, 2352, 0, 14, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 15/22

Clock Cycle 6659:
 Current CPU Blocking $t4
(sw, 2352, 0, 15, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 16/22

Clock Cycle 6660:
 Current CPU Blocking $t4
(sw, 2352, 0, 16, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 17/22

Clock Cycle 6661:
 Current CPU Blocking $t4
(sw, 2352, 0, 17, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 18/22

Clock Cycle 6662:
 Current CPU Blocking $t4
(sw, 2352, 0, 18, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 19/22

Clock Cycle 6663:
 Current CPU Blocking $t4
(sw, 2352, 0, 19, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 20/22

Clock Cycle 6664:
 Current CPU Blocking $t4
(sw, 2352, 0, 20, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 21/22

Clock Cycle 6665:
 Current CPU Blocking $t4
(sw, 2352, 0, 21, 22, 925, )(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 22/22
Finished Instruction sw 2352 0 on Line 925

Clock Cycle 6666:
 Current CPU Blocking $t4
(lw, 2856, $t4, 0, 0, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Started lw 2856 $t4 on Line 929
Completed 1/2

Clock Cycle 6667:
 Current CPU Blocking $t4
(lw, 2856, $t4, 1, 2, 929, )(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2856 $t4 on Line 929

Clock Cycle 6668:
 Current CPU Blocking $t4
(sw, 324, 0, 0, 0, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Started sw 324 0 on Line 924
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 6669:
 Current CPU Blocking $t3
(sw, 324, 0, 1, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/22

Clock Cycle 6670:
 Current CPU Blocking $t3
(sw, 324, 0, 2, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 3/22

Clock Cycle 6671:
 Current CPU Blocking $t3
(sw, 324, 0, 3, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 4/22

Clock Cycle 6672:
 Current CPU Blocking $t3
(sw, 324, 0, 4, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 5/22

Clock Cycle 6673:
 Current CPU Blocking $t3
(sw, 324, 0, 5, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 6/22

Clock Cycle 6674:
 Current CPU Blocking $t3
(sw, 324, 0, 6, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 7/22

Clock Cycle 6675:
 Current CPU Blocking $t3
(sw, 324, 0, 7, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 8/22

Clock Cycle 6676:
 Current CPU Blocking $t3
(sw, 324, 0, 8, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 9/22

Clock Cycle 6677:
 Current CPU Blocking $t3
(sw, 324, 0, 9, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 10/22

Clock Cycle 6678:
 Current CPU Blocking $t3
(sw, 324, 0, 10, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 11/22

Clock Cycle 6679:
 Current CPU Blocking $t3
(sw, 324, 0, 11, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 12/22

Clock Cycle 6680:
 Current CPU Blocking $t3
(sw, 324, 0, 12, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 13/22

Clock Cycle 6681:
 Current CPU Blocking $t3
(sw, 324, 0, 13, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 14/22

Clock Cycle 6682:
 Current CPU Blocking $t3
(sw, 324, 0, 14, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 15/22

Clock Cycle 6683:
 Current CPU Blocking $t3
(sw, 324, 0, 15, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 16/22

Clock Cycle 6684:
 Current CPU Blocking $t3
(sw, 324, 0, 16, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 17/22

Clock Cycle 6685:
 Current CPU Blocking $t3
(sw, 324, 0, 17, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 18/22

Clock Cycle 6686:
 Current CPU Blocking $t3
(sw, 324, 0, 18, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 19/22

Clock Cycle 6687:
 Current CPU Blocking $t3
(sw, 324, 0, 19, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 20/22

Clock Cycle 6688:
 Current CPU Blocking $t3
(sw, 324, 0, 20, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 21/22

Clock Cycle 6689:
 Current CPU Blocking $t3
(sw, 324, 0, 21, 22, 924, )(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 22/22
Finished Instruction sw 324 0 on Line 924

Clock Cycle 6690:
 Current CPU Blocking $t3
(sw, 3968, 0, 0, 0, 926, )(lw, 3908, $t3, 0, 0, 930, )
Started sw 3968 0 on Line 926
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6691:
 Current CPU Blocking $t3
(sw, 3968, 0, 1, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 2/22

Clock Cycle 6692:
 Current CPU Blocking $t3
(sw, 3968, 0, 2, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 3/22

Clock Cycle 6693:
 Current CPU Blocking $t3
(sw, 3968, 0, 3, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 4/22

Clock Cycle 6694:
 Current CPU Blocking $t3
(sw, 3968, 0, 4, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 5/22

Clock Cycle 6695:
 Current CPU Blocking $t3
(sw, 3968, 0, 5, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 6/22

Clock Cycle 6696:
 Current CPU Blocking $t3
(sw, 3968, 0, 6, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 7/22

Clock Cycle 6697:
 Current CPU Blocking $t3
(sw, 3968, 0, 7, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 8/22

Clock Cycle 6698:
 Current CPU Blocking $t3
(sw, 3968, 0, 8, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 9/22

Clock Cycle 6699:
 Current CPU Blocking $t3
(sw, 3968, 0, 9, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 10/22

Clock Cycle 6700:
 Current CPU Blocking $t3
(sw, 3968, 0, 10, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 11/22

Clock Cycle 6701:
 Current CPU Blocking $t3
(sw, 3968, 0, 11, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 12/22

Clock Cycle 6702:
 Current CPU Blocking $t3
(sw, 3968, 0, 12, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 13/22

Clock Cycle 6703:
 Current CPU Blocking $t3
(sw, 3968, 0, 13, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 14/22

Clock Cycle 6704:
 Current CPU Blocking $t3
(sw, 3968, 0, 14, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 15/22

Clock Cycle 6705:
 Current CPU Blocking $t3
(sw, 3968, 0, 15, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 16/22

Clock Cycle 6706:
 Current CPU Blocking $t3
(sw, 3968, 0, 16, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 17/22

Clock Cycle 6707:
 Current CPU Blocking $t3
(sw, 3968, 0, 17, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 18/22

Clock Cycle 6708:
 Current CPU Blocking $t3
(sw, 3968, 0, 18, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 19/22

Clock Cycle 6709:
 Current CPU Blocking $t3
(sw, 3968, 0, 19, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 20/22

Clock Cycle 6710:
 Current CPU Blocking $t3
(sw, 3968, 0, 20, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 21/22

Clock Cycle 6711:
 Current CPU Blocking $t3
(sw, 3968, 0, 21, 22, 926, )(lw, 3908, $t3, 0, 0, 930, )
Completed 22/22
Finished Instruction sw 3968 0 on Line 926

Clock Cycle 6712:
 Current CPU Blocking $t3
(lw, 3908, $t3, 0, 0, 930, )
Started lw 3908 $t3 on Line 930
Completed 1/2

Clock Cycle 6713:
 Current CPU Blocking $t3
(lw, 3908, $t3, 1, 2, 930, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3908 $t3 on Line 930

Clock Cycle 6714:
 Current CPU Blocking $t3

addi$t4,$t3,700
$t4 = 700

Clock Cycle 6715:
 Current CPU Blocking 

addi$t0,$t4,1872
$t0 = 2572

Clock Cycle 6716:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1284 2572 on Line 933

Clock Cycle 6717:
 Current CPU Blocking 
(sw, 1284, 2572, 0, 0, 933, )
Started sw 1284 2572 on Line 933
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3752 $t0 on Line 934

Clock Cycle 6718:
 Current CPU Blocking 
(sw, 1284, 2572, 1, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )
Completed 2/22
DRAM Request(Read) Issued for lw 3856 $t3 on Line 935

Clock Cycle 6719:
 Current CPU Blocking 
(sw, 1284, 2572, 2, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 3/22

Clock Cycle 6720:
 Current CPU Blocking $t0
(sw, 1284, 2572, 3, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 4/22

Clock Cycle 6721:
 Current CPU Blocking $t0
(sw, 1284, 2572, 4, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 5/22

Clock Cycle 6722:
 Current CPU Blocking $t0
(sw, 1284, 2572, 5, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 6/22

Clock Cycle 6723:
 Current CPU Blocking $t0
(sw, 1284, 2572, 6, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 7/22

Clock Cycle 6724:
 Current CPU Blocking $t0
(sw, 1284, 2572, 7, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 8/22

Clock Cycle 6725:
 Current CPU Blocking $t0
(sw, 1284, 2572, 8, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 9/22

Clock Cycle 6726:
 Current CPU Blocking $t0
(sw, 1284, 2572, 9, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 10/22

Clock Cycle 6727:
 Current CPU Blocking $t0
(sw, 1284, 2572, 10, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 11/22

Clock Cycle 6728:
 Current CPU Blocking $t0
(sw, 1284, 2572, 11, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 12/22

Clock Cycle 6729:
 Current CPU Blocking $t0
(sw, 1284, 2572, 12, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 13/22

Clock Cycle 6730:
 Current CPU Blocking $t0
(sw, 1284, 2572, 13, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 14/22

Clock Cycle 6731:
 Current CPU Blocking $t0
(sw, 1284, 2572, 14, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 15/22

Clock Cycle 6732:
 Current CPU Blocking $t0
(sw, 1284, 2572, 15, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 16/22

Clock Cycle 6733:
 Current CPU Blocking $t0
(sw, 1284, 2572, 16, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 17/22

Clock Cycle 6734:
 Current CPU Blocking $t0
(sw, 1284, 2572, 17, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 18/22

Clock Cycle 6735:
 Current CPU Blocking $t0
(sw, 1284, 2572, 18, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 19/22

Clock Cycle 6736:
 Current CPU Blocking $t0
(sw, 1284, 2572, 19, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 20/22

Clock Cycle 6737:
 Current CPU Blocking $t0
(sw, 1284, 2572, 20, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 21/22

Clock Cycle 6738:
 Current CPU Blocking $t0
(sw, 1284, 2572, 21, 22, 933, )(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 22/22
Finished Instruction sw 1284 2572 on Line 933

Clock Cycle 6739:
 Current CPU Blocking $t0
(lw, 3752, $t0, 0, 0, 934, )(lw, 3856, $t3, 0, 0, 935, )
Started lw 3752 $t0 on Line 934
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6740:
 Current CPU Blocking $t0
(lw, 3752, $t0, 1, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 2/22

Clock Cycle 6741:
 Current CPU Blocking $t0
(lw, 3752, $t0, 2, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 3/22

Clock Cycle 6742:
 Current CPU Blocking $t0
(lw, 3752, $t0, 3, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 4/22

Clock Cycle 6743:
 Current CPU Blocking $t0
(lw, 3752, $t0, 4, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 5/22

Clock Cycle 6744:
 Current CPU Blocking $t0
(lw, 3752, $t0, 5, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 6/22

Clock Cycle 6745:
 Current CPU Blocking $t0
(lw, 3752, $t0, 6, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 7/22

Clock Cycle 6746:
 Current CPU Blocking $t0
(lw, 3752, $t0, 7, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 8/22

Clock Cycle 6747:
 Current CPU Blocking $t0
(lw, 3752, $t0, 8, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 9/22

Clock Cycle 6748:
 Current CPU Blocking $t0
(lw, 3752, $t0, 9, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 10/22
Memory at 1284 = 2572

Clock Cycle 6749:
 Current CPU Blocking $t0
(lw, 3752, $t0, 10, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 11/22

Clock Cycle 6750:
 Current CPU Blocking $t0
(lw, 3752, $t0, 11, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 12/22

Clock Cycle 6751:
 Current CPU Blocking $t0
(lw, 3752, $t0, 12, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 13/22

Clock Cycle 6752:
 Current CPU Blocking $t0
(lw, 3752, $t0, 13, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 14/22

Clock Cycle 6753:
 Current CPU Blocking $t0
(lw, 3752, $t0, 14, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 15/22

Clock Cycle 6754:
 Current CPU Blocking $t0
(lw, 3752, $t0, 15, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 16/22

Clock Cycle 6755:
 Current CPU Blocking $t0
(lw, 3752, $t0, 16, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 17/22

Clock Cycle 6756:
 Current CPU Blocking $t0
(lw, 3752, $t0, 17, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 18/22

Clock Cycle 6757:
 Current CPU Blocking $t0
(lw, 3752, $t0, 18, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 19/22

Clock Cycle 6758:
 Current CPU Blocking $t0
(lw, 3752, $t0, 19, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 20/22

Clock Cycle 6759:
 Current CPU Blocking $t0
(lw, 3752, $t0, 20, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 21/22

Clock Cycle 6760:
 Current CPU Blocking $t0
(lw, 3752, $t0, 21, 22, 934, )(lw, 3856, $t3, 0, 0, 935, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3752 $t0 on Line 934

Clock Cycle 6761:
 Current CPU Blocking $t0
(lw, 3856, $t3, 0, 0, 935, )
Started lw 3856 $t3 on Line 935
Completed 1/2
DRAM Request(Write) Issued for sw 3096 0 on Line 936

Clock Cycle 6762:
 Current CPU Blocking 
(lw, 3856, $t3, 1, 2, 935, )(sw, 3096, 0, 0, 0, 936, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3856 $t3 on Line 935
DRAM Request(Read) Issued for lw 976 $t1 on Line 937

Clock Cycle 6763:
 Current CPU Blocking 
(sw, 3096, 0, 0, 0, 936, )(lw, 976, $t1, 0, 0, 937, )
Started sw 3096 0 on Line 936
Completed 1/2
addi$t4,$t4,916
$t4 = 1616

Clock Cycle 6764:
 Current CPU Blocking 
(sw, 3096, 0, 1, 2, 936, )(lw, 976, $t1, 0, 0, 937, )
Completed 2/2
Finished Instruction sw 3096 0 on Line 936
DRAM Request(Read) Issued for lw 3616 $t3 on Line 939

Clock Cycle 6765:
 Current CPU Blocking 
(lw, 976, $t1, 0, 0, 937, )(lw, 3616, $t3, 0, 0, 939, )
Started lw 976 $t1 on Line 937
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3020 $t2 on Line 940

Clock Cycle 6766:
 Current CPU Blocking 
(lw, 976, $t1, 1, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 2/22

Clock Cycle 6767:
 Current CPU Blocking $t1
(lw, 976, $t1, 2, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 3/22

Clock Cycle 6768:
 Current CPU Blocking $t1
(lw, 976, $t1, 3, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 4/22

Clock Cycle 6769:
 Current CPU Blocking $t1
(lw, 976, $t1, 4, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 5/22

Clock Cycle 6770:
 Current CPU Blocking $t1
(lw, 976, $t1, 5, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 6/22

Clock Cycle 6771:
 Current CPU Blocking $t1
(lw, 976, $t1, 6, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 7/22

Clock Cycle 6772:
 Current CPU Blocking $t1
(lw, 976, $t1, 7, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 8/22

Clock Cycle 6773:
 Current CPU Blocking $t1
(lw, 976, $t1, 8, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 9/22

Clock Cycle 6774:
 Current CPU Blocking $t1
(lw, 976, $t1, 9, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 10/22

Clock Cycle 6775:
 Current CPU Blocking $t1
(lw, 976, $t1, 10, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 11/22

Clock Cycle 6776:
 Current CPU Blocking $t1
(lw, 976, $t1, 11, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 12/22

Clock Cycle 6777:
 Current CPU Blocking $t1
(lw, 976, $t1, 12, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 13/22

Clock Cycle 6778:
 Current CPU Blocking $t1
(lw, 976, $t1, 13, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 14/22

Clock Cycle 6779:
 Current CPU Blocking $t1
(lw, 976, $t1, 14, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 15/22

Clock Cycle 6780:
 Current CPU Blocking $t1
(lw, 976, $t1, 15, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 16/22

Clock Cycle 6781:
 Current CPU Blocking $t1
(lw, 976, $t1, 16, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 17/22

Clock Cycle 6782:
 Current CPU Blocking $t1
(lw, 976, $t1, 17, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 18/22

Clock Cycle 6783:
 Current CPU Blocking $t1
(lw, 976, $t1, 18, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 19/22

Clock Cycle 6784:
 Current CPU Blocking $t1
(lw, 976, $t1, 19, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 20/22

Clock Cycle 6785:
 Current CPU Blocking $t1
(lw, 976, $t1, 20, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 21/22

Clock Cycle 6786:
 Current CPU Blocking $t1
(lw, 976, $t1, 21, 22, 937, )(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Completed 22/22
$t1 = 0
Finished Instruction lw 976 $t1 on Line 937

Clock Cycle 6787:
 Current CPU Blocking $t1
(lw, 3616, $t3, 0, 0, 939, )(lw, 3020, $t2, 0, 0, 940, )
Started lw 3616 $t3 on Line 939
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3396 0 on Line 941

Clock Cycle 6788:
 Current CPU Blocking 
(lw, 3616, $t3, 1, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 2/12

Clock Cycle 6789:
 Current CPU Blocking $t3
(lw, 3616, $t3, 2, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 3/12

Clock Cycle 6790:
 Current CPU Blocking $t3
(lw, 3616, $t3, 3, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 4/12

Clock Cycle 6791:
 Current CPU Blocking $t3
(lw, 3616, $t3, 4, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 5/12

Clock Cycle 6792:
 Current CPU Blocking $t3
(lw, 3616, $t3, 5, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 6/12

Clock Cycle 6793:
 Current CPU Blocking $t3
(lw, 3616, $t3, 6, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 7/12

Clock Cycle 6794:
 Current CPU Blocking $t3
(lw, 3616, $t3, 7, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 8/12

Clock Cycle 6795:
 Current CPU Blocking $t3
(lw, 3616, $t3, 8, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 9/12

Clock Cycle 6796:
 Current CPU Blocking $t3
(lw, 3616, $t3, 9, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 10/12

Clock Cycle 6797:
 Current CPU Blocking $t3
(lw, 3616, $t3, 10, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 11/12

Clock Cycle 6798:
 Current CPU Blocking $t3
(lw, 3616, $t3, 11, 12, 939, )(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3616 $t3 on Line 939

Clock Cycle 6799:
 Current CPU Blocking $t3
(sw, 3396, 0, 0, 0, 941, )(lw, 3020, $t2, 0, 0, 940, )
Started sw 3396 0 on Line 941
Completed 1/2
addi$t4,$t3,668
$t4 = 668

Clock Cycle 6800:
 Current CPU Blocking 
(sw, 3396, 0, 1, 2, 941, )(lw, 3020, $t2, 0, 0, 940, )
Completed 2/2
Finished Instruction sw 3396 0 on Line 941
addi$t3,$t1,2264
$t3 = 2264

Clock Cycle 6801:
 Current CPU Blocking 
(lw, 3020, $t2, 0, 0, 940, )
Started lw 3020 $t2 on Line 940
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t1,$t1,2848
$t1 = 2848

Clock Cycle 6802:
 Current CPU Blocking 
(lw, 3020, $t2, 1, 22, 940, )
Completed 2/22
DRAM Request(Read) Issued for lw 628 $t1 on Line 945

Clock Cycle 6803:
 Current CPU Blocking 
(lw, 3020, $t2, 2, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 3/22

Clock Cycle 6804:
 Current CPU Blocking $t2
(lw, 3020, $t2, 3, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 4/22

Clock Cycle 6805:
 Current CPU Blocking $t2
(lw, 3020, $t2, 4, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 5/22

Clock Cycle 6806:
 Current CPU Blocking $t2
(lw, 3020, $t2, 5, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 6/22

Clock Cycle 6807:
 Current CPU Blocking $t2
(lw, 3020, $t2, 6, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 7/22

Clock Cycle 6808:
 Current CPU Blocking $t2
(lw, 3020, $t2, 7, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 8/22

Clock Cycle 6809:
 Current CPU Blocking $t2
(lw, 3020, $t2, 8, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 9/22

Clock Cycle 6810:
 Current CPU Blocking $t2
(lw, 3020, $t2, 9, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 10/22

Clock Cycle 6811:
 Current CPU Blocking $t2
(lw, 3020, $t2, 10, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 11/22

Clock Cycle 6812:
 Current CPU Blocking $t2
(lw, 3020, $t2, 11, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 12/22

Clock Cycle 6813:
 Current CPU Blocking $t2
(lw, 3020, $t2, 12, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 13/22

Clock Cycle 6814:
 Current CPU Blocking $t2
(lw, 3020, $t2, 13, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 14/22

Clock Cycle 6815:
 Current CPU Blocking $t2
(lw, 3020, $t2, 14, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 15/22

Clock Cycle 6816:
 Current CPU Blocking $t2
(lw, 3020, $t2, 15, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 16/22

Clock Cycle 6817:
 Current CPU Blocking $t2
(lw, 3020, $t2, 16, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 17/22

Clock Cycle 6818:
 Current CPU Blocking $t2
(lw, 3020, $t2, 17, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 18/22

Clock Cycle 6819:
 Current CPU Blocking $t2
(lw, 3020, $t2, 18, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 19/22

Clock Cycle 6820:
 Current CPU Blocking $t2
(lw, 3020, $t2, 19, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 20/22

Clock Cycle 6821:
 Current CPU Blocking $t2
(lw, 3020, $t2, 20, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 21/22

Clock Cycle 6822:
 Current CPU Blocking $t2
(lw, 3020, $t2, 21, 22, 940, )(lw, 628, $t1, 0, 0, 945, )
Completed 22/22
$t2 = 932
Finished Instruction lw 3020 $t2 on Line 940

Clock Cycle 6823:
 Current CPU Blocking $t2
(lw, 628, $t1, 0, 0, 945, )
Started lw 628 $t1 on Line 945
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t2,3420
$t3 = 4352

Clock Cycle 6824:
 Current CPU Blocking 
(lw, 628, $t1, 1, 12, 945, )
Completed 2/12

Clock Cycle 6825:
 Current CPU Blocking $t1
(lw, 628, $t1, 2, 12, 945, )
Completed 3/12

Clock Cycle 6826:
 Current CPU Blocking $t1
(lw, 628, $t1, 3, 12, 945, )
Completed 4/12

Clock Cycle 6827:
 Current CPU Blocking $t1
(lw, 628, $t1, 4, 12, 945, )
Completed 5/12

Clock Cycle 6828:
 Current CPU Blocking $t1
(lw, 628, $t1, 5, 12, 945, )
Completed 6/12

Clock Cycle 6829:
 Current CPU Blocking $t1
(lw, 628, $t1, 6, 12, 945, )
Completed 7/12

Clock Cycle 6830:
 Current CPU Blocking $t1
(lw, 628, $t1, 7, 12, 945, )
Completed 8/12

Clock Cycle 6831:
 Current CPU Blocking $t1
(lw, 628, $t1, 8, 12, 945, )
Completed 9/12

Clock Cycle 6832:
 Current CPU Blocking $t1
(lw, 628, $t1, 9, 12, 945, )
Completed 10/12

Clock Cycle 6833:
 Current CPU Blocking $t1
(lw, 628, $t1, 10, 12, 945, )
Completed 11/12

Clock Cycle 6834:
 Current CPU Blocking $t1
(lw, 628, $t1, 11, 12, 945, )
Completed 12/12
$t1 = 0
Finished Instruction lw 628 $t1 on Line 945

Clock Cycle 6835:
 Current CPU Blocking $t1

addi$t2,$t1,672
$t2 = 672

Clock Cycle 6836:
 Current CPU Blocking 

addi$t0,$t4,632
$t0 = 1300

Clock Cycle 6837:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1904 $t3 on Line 949

Clock Cycle 6838:
 Current CPU Blocking 
(lw, 1904, $t3, 0, 0, 949, )
Started lw 1904 $t3 on Line 949
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2460 672 on Line 950

Clock Cycle 6839:
 Current CPU Blocking 
(lw, 1904, $t3, 1, 12, 949, )(sw, 2460, 672, 0, 0, 950, )
Completed 2/12
DRAM Request(Write) Issued for sw 3424 0 on Line 951

Clock Cycle 6840:
 Current CPU Blocking 
(lw, 1904, $t3, 2, 12, 949, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )
Completed 3/12
DRAM Request(Write) Issued for sw 3116 668 on Line 952

Clock Cycle 6841:
 Current CPU Blocking 
(lw, 1904, $t3, 3, 12, 949, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 4/12
addi$t4,$t0,3072
$t4 = 4372

Clock Cycle 6842:
 Current CPU Blocking 
(lw, 1904, $t3, 4, 12, 949, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 5/12
DRAM Request(Read) Issued for lw 440 $t4 on Line 954

Clock Cycle 6843:
 Current CPU Blocking 
(lw, 1904, $t3, 5, 12, 949, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )(lw, 440, $t4, 0, 0, 954, )
Completed 6/12

Clock Cycle 6844:
 Current CPU Blocking $t4
(lw, 1904, $t3, 6, 12, 949, )(lw, 440, $t4, 0, 0, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 7/12

Clock Cycle 6845:
 Current CPU Blocking $t4
(lw, 1904, $t3, 7, 12, 949, )(lw, 440, $t4, 0, 0, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 8/12

Clock Cycle 6846:
 Current CPU Blocking $t4
(lw, 1904, $t3, 8, 12, 949, )(lw, 440, $t4, 0, 0, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 9/12

Clock Cycle 6847:
 Current CPU Blocking $t4
(lw, 1904, $t3, 9, 12, 949, )(lw, 440, $t4, 0, 0, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 10/12

Clock Cycle 6848:
 Current CPU Blocking $t4
(lw, 1904, $t3, 10, 12, 949, )(lw, 440, $t4, 0, 0, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 11/12

Clock Cycle 6849:
 Current CPU Blocking $t4
(lw, 1904, $t3, 11, 12, 949, )(lw, 440, $t4, 0, 0, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1904 $t3 on Line 949

Clock Cycle 6850:
 Current CPU Blocking $t4
(lw, 440, $t4, 0, 0, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Started lw 440 $t4 on Line 954
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 6851:
 Current CPU Blocking $t4
(lw, 440, $t4, 1, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 2/12

Clock Cycle 6852:
 Current CPU Blocking $t4
(lw, 440, $t4, 2, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 3/12

Clock Cycle 6853:
 Current CPU Blocking $t4
(lw, 440, $t4, 3, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 4/12

Clock Cycle 6854:
 Current CPU Blocking $t4
(lw, 440, $t4, 4, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 5/12

Clock Cycle 6855:
 Current CPU Blocking $t4
(lw, 440, $t4, 5, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 6/12

Clock Cycle 6856:
 Current CPU Blocking $t4
(lw, 440, $t4, 6, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 7/12

Clock Cycle 6857:
 Current CPU Blocking $t4
(lw, 440, $t4, 7, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 8/12

Clock Cycle 6858:
 Current CPU Blocking $t4
(lw, 440, $t4, 8, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 9/12

Clock Cycle 6859:
 Current CPU Blocking $t4
(lw, 440, $t4, 9, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 10/12

Clock Cycle 6860:
 Current CPU Blocking $t4
(lw, 440, $t4, 10, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 11/12

Clock Cycle 6861:
 Current CPU Blocking $t4
(lw, 440, $t4, 11, 12, 954, )(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 12/12
$t4 = 0
Finished Instruction lw 440 $t4 on Line 954

Clock Cycle 6862:
 Current CPU Blocking $t4
(sw, 2460, 672, 0, 0, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Started sw 2460 672 on Line 950
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t4,3008
$t1 = 3008

Clock Cycle 6863:
 Current CPU Blocking 
(sw, 2460, 672, 1, 12, 950, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 2/12
DRAM Request(Write) Issued for sw 2908 3008 on Line 956

Clock Cycle 6864:
 Current CPU Blocking 
(sw, 2460, 672, 2, 12, 950, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 3/12
DRAM Request(Read) Issued for lw 2732 $t2 on Line 957

Clock Cycle 6865:
 Current CPU Blocking 
(sw, 2460, 672, 3, 12, 950, )(sw, 2908, 3008, 0, 0, 956, )(lw, 2732, $t2, 0, 0, 957, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 4/12

Clock Cycle 6866:
 Current CPU Blocking $t2
(sw, 2460, 672, 4, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 5/12

Clock Cycle 6867:
 Current CPU Blocking $t2
(sw, 2460, 672, 5, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 6/12

Clock Cycle 6868:
 Current CPU Blocking $t2
(sw, 2460, 672, 6, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 7/12

Clock Cycle 6869:
 Current CPU Blocking $t2
(sw, 2460, 672, 7, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 8/12

Clock Cycle 6870:
 Current CPU Blocking $t2
(sw, 2460, 672, 8, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 9/12

Clock Cycle 6871:
 Current CPU Blocking $t2
(sw, 2460, 672, 9, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 10/12

Clock Cycle 6872:
 Current CPU Blocking $t2
(sw, 2460, 672, 10, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 11/12

Clock Cycle 6873:
 Current CPU Blocking $t2
(sw, 2460, 672, 11, 12, 950, )(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 12/12
Finished Instruction sw 2460 672 on Line 950

Clock Cycle 6874:
 Current CPU Blocking $t2
(lw, 2732, $t2, 0, 0, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Started lw 2732 $t2 on Line 957
Completed 1/2

Clock Cycle 6875:
 Current CPU Blocking $t2
(lw, 2732, $t2, 1, 2, 957, )(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2732 $t2 on Line 957

Clock Cycle 6876:
 Current CPU Blocking $t2
(sw, 2908, 3008, 0, 0, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Started sw 2908 3008 on Line 956
Completed 1/2
addi$t2,$t1,916
$t2 = 3924

Clock Cycle 6877:
 Current CPU Blocking 
(sw, 2908, 3008, 1, 2, 956, )(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Completed 2/2
Finished Instruction sw 2908 3008 on Line 956
addi$t3,$t0,3228
$t3 = 4528

Clock Cycle 6878:
 Current CPU Blocking 
(sw, 3424, 0, 0, 0, 951, )(sw, 3116, 668, 0, 0, 952, )
Started sw 3424 0 on Line 951
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3832 $t4 on Line 960

Clock Cycle 6879:
 Current CPU Blocking 
(sw, 3424, 0, 1, 22, 951, )(sw, 3116, 668, 0, 0, 952, )(lw, 3832, $t4, 0, 0, 960, )
Completed 2/22
DRAM Request(Read) Issued for lw 2412 $t1 on Line 961

Clock Cycle 6880:
 Current CPU Blocking 
(sw, 3424, 0, 2, 22, 951, )(sw, 3116, 668, 0, 0, 952, )(lw, 3832, $t4, 0, 0, 960, )(lw, 2412, $t1, 0, 0, 961, )
Completed 3/22
DRAM Request(Write) Issued for sw 2232 1300 on Line 962

Clock Cycle 6881:
 Current CPU Blocking 
(sw, 3424, 0, 3, 22, 951, )(sw, 3116, 668, 0, 0, 952, )(lw, 3832, $t4, 0, 0, 960, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 4/22

Clock Cycle 6882:
 Current CPU Blocking $t4
(sw, 3424, 0, 4, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 5/22

Clock Cycle 6883:
 Current CPU Blocking $t4
(sw, 3424, 0, 5, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 6/22

Clock Cycle 6884:
 Current CPU Blocking $t4
(sw, 3424, 0, 6, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 7/22

Clock Cycle 6885:
 Current CPU Blocking $t4
(sw, 3424, 0, 7, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 8/22

Clock Cycle 6886:
 Current CPU Blocking $t4
(sw, 3424, 0, 8, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 9/22

Clock Cycle 6887:
 Current CPU Blocking $t4
(sw, 3424, 0, 9, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 10/22
Memory at 2460 = 672
Memory at 2908 = 3008

Clock Cycle 6888:
 Current CPU Blocking $t4
(sw, 3424, 0, 10, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 11/22

Clock Cycle 6889:
 Current CPU Blocking $t4
(sw, 3424, 0, 11, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 12/22

Clock Cycle 6890:
 Current CPU Blocking $t4
(sw, 3424, 0, 12, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 13/22

Clock Cycle 6891:
 Current CPU Blocking $t4
(sw, 3424, 0, 13, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 14/22

Clock Cycle 6892:
 Current CPU Blocking $t4
(sw, 3424, 0, 14, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 15/22

Clock Cycle 6893:
 Current CPU Blocking $t4
(sw, 3424, 0, 15, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 16/22

Clock Cycle 6894:
 Current CPU Blocking $t4
(sw, 3424, 0, 16, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 17/22

Clock Cycle 6895:
 Current CPU Blocking $t4
(sw, 3424, 0, 17, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 18/22

Clock Cycle 6896:
 Current CPU Blocking $t4
(sw, 3424, 0, 18, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 19/22

Clock Cycle 6897:
 Current CPU Blocking $t4
(sw, 3424, 0, 19, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 20/22

Clock Cycle 6898:
 Current CPU Blocking $t4
(sw, 3424, 0, 20, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 21/22

Clock Cycle 6899:
 Current CPU Blocking $t4
(sw, 3424, 0, 21, 22, 951, )(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 22/22
Finished Instruction sw 3424 0 on Line 951

Clock Cycle 6900:
 Current CPU Blocking $t4
(lw, 3832, $t4, 0, 0, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Started lw 3832 $t4 on Line 960
Completed 1/2

Clock Cycle 6901:
 Current CPU Blocking $t4
(lw, 3832, $t4, 1, 2, 960, )(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3832 $t4 on Line 960

Clock Cycle 6902:
 Current CPU Blocking $t4
(sw, 3116, 668, 0, 0, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )
Started sw 3116 668 on Line 952
Completed 1/2
DRAM Request(Write) Issued for sw 100 0 on Line 963

Clock Cycle 6903:
 Current CPU Blocking 
(sw, 3116, 668, 1, 2, 952, )(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )(sw, 100, 0, 0, 0, 963, )
Completed 2/2
Finished Instruction sw 3116 668 on Line 952
DRAM Request(Write) Issued for sw 1312 1300 on Line 964

Clock Cycle 6904:
 Current CPU Blocking 
(lw, 2412, $t1, 0, 0, 961, )(sw, 2232, 1300, 0, 0, 962, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )
Started lw 2412 $t1 on Line 961
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3640 $t3 on Line 965

Clock Cycle 6905:
 Current CPU Blocking 
(lw, 2412, $t1, 1, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 3640, $t3, 0, 0, 965, )
Completed 2/22
DRAM Request(Read) Issued for lw 2044 $t0 on Line 966

Clock Cycle 6906:
 Current CPU Blocking 
(lw, 2412, $t1, 2, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 3640, $t3, 0, 0, 965, )(lw, 2044, $t0, 0, 0, 966, )
Completed 3/22

Clock Cycle 6907:
 Current CPU Blocking $t3
(lw, 2412, $t1, 3, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 4/22

Clock Cycle 6908:
 Current CPU Blocking $t3
(lw, 2412, $t1, 4, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 5/22

Clock Cycle 6909:
 Current CPU Blocking $t3
(lw, 2412, $t1, 5, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 6/22

Clock Cycle 6910:
 Current CPU Blocking $t3
(lw, 2412, $t1, 6, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 7/22

Clock Cycle 6911:
 Current CPU Blocking $t3
(lw, 2412, $t1, 7, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 8/22

Clock Cycle 6912:
 Current CPU Blocking $t3
(lw, 2412, $t1, 8, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 9/22

Clock Cycle 6913:
 Current CPU Blocking $t3
(lw, 2412, $t1, 9, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 10/22
Memory at 3116 = 668

Clock Cycle 6914:
 Current CPU Blocking $t3
(lw, 2412, $t1, 10, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 11/22

Clock Cycle 6915:
 Current CPU Blocking $t3
(lw, 2412, $t1, 11, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 12/22

Clock Cycle 6916:
 Current CPU Blocking $t3
(lw, 2412, $t1, 12, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 13/22

Clock Cycle 6917:
 Current CPU Blocking $t3
(lw, 2412, $t1, 13, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 14/22

Clock Cycle 6918:
 Current CPU Blocking $t3
(lw, 2412, $t1, 14, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 15/22

Clock Cycle 6919:
 Current CPU Blocking $t3
(lw, 2412, $t1, 15, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 16/22

Clock Cycle 6920:
 Current CPU Blocking $t3
(lw, 2412, $t1, 16, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 17/22

Clock Cycle 6921:
 Current CPU Blocking $t3
(lw, 2412, $t1, 17, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 18/22

Clock Cycle 6922:
 Current CPU Blocking $t3
(lw, 2412, $t1, 18, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 19/22

Clock Cycle 6923:
 Current CPU Blocking $t3
(lw, 2412, $t1, 19, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 20/22

Clock Cycle 6924:
 Current CPU Blocking $t3
(lw, 2412, $t1, 20, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 21/22

Clock Cycle 6925:
 Current CPU Blocking $t3
(lw, 2412, $t1, 21, 22, 961, )(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2412 $t1 on Line 961

Clock Cycle 6926:
 Current CPU Blocking $t3
(sw, 2232, 1300, 0, 0, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Started sw 2232 1300 on Line 962
Completed 1/2

Clock Cycle 6927:
 Current CPU Blocking $t3
(sw, 2232, 1300, 1, 2, 962, )(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 2/2
Finished Instruction sw 2232 1300 on Line 962

Clock Cycle 6928:
 Current CPU Blocking $t3
(lw, 3640, $t3, 0, 0, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Started lw 3640 $t3 on Line 965
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6929:
 Current CPU Blocking $t3
(lw, 3640, $t3, 1, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 2/22

Clock Cycle 6930:
 Current CPU Blocking $t3
(lw, 3640, $t3, 2, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 3/22

Clock Cycle 6931:
 Current CPU Blocking $t3
(lw, 3640, $t3, 3, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 4/22

Clock Cycle 6932:
 Current CPU Blocking $t3
(lw, 3640, $t3, 4, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 5/22

Clock Cycle 6933:
 Current CPU Blocking $t3
(lw, 3640, $t3, 5, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 6/22

Clock Cycle 6934:
 Current CPU Blocking $t3
(lw, 3640, $t3, 6, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 7/22

Clock Cycle 6935:
 Current CPU Blocking $t3
(lw, 3640, $t3, 7, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 8/22

Clock Cycle 6936:
 Current CPU Blocking $t3
(lw, 3640, $t3, 8, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 9/22

Clock Cycle 6937:
 Current CPU Blocking $t3
(lw, 3640, $t3, 9, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 10/22
Memory at 2232 = 1300

Clock Cycle 6938:
 Current CPU Blocking $t3
(lw, 3640, $t3, 10, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 11/22

Clock Cycle 6939:
 Current CPU Blocking $t3
(lw, 3640, $t3, 11, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 12/22

Clock Cycle 6940:
 Current CPU Blocking $t3
(lw, 3640, $t3, 12, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 13/22

Clock Cycle 6941:
 Current CPU Blocking $t3
(lw, 3640, $t3, 13, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 14/22

Clock Cycle 6942:
 Current CPU Blocking $t3
(lw, 3640, $t3, 14, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 15/22

Clock Cycle 6943:
 Current CPU Blocking $t3
(lw, 3640, $t3, 15, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 16/22

Clock Cycle 6944:
 Current CPU Blocking $t3
(lw, 3640, $t3, 16, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 17/22

Clock Cycle 6945:
 Current CPU Blocking $t3
(lw, 3640, $t3, 17, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 18/22

Clock Cycle 6946:
 Current CPU Blocking $t3
(lw, 3640, $t3, 18, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 19/22

Clock Cycle 6947:
 Current CPU Blocking $t3
(lw, 3640, $t3, 19, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 20/22

Clock Cycle 6948:
 Current CPU Blocking $t3
(lw, 3640, $t3, 20, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 21/22

Clock Cycle 6949:
 Current CPU Blocking $t3
(lw, 3640, $t3, 21, 22, 965, )(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Completed 22/22
$t3 = 5424
Finished Instruction lw 3640 $t3 on Line 965

Clock Cycle 6950:
 Current CPU Blocking $t3
(sw, 100, 0, 0, 0, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )
Started sw 100 0 on Line 963
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3580 $t3 on Line 967

Clock Cycle 6951:
 Current CPU Blocking 
(sw, 100, 0, 1, 12, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(lw, 3580, $t3, 0, 0, 967, )
Completed 2/12
DRAM Request(Write) Issued for sw 1536 0 on Line 968

Clock Cycle 6952:
 Current CPU Blocking 
(sw, 100, 0, 2, 12, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1536, 0, 0, 0, 968, )
Completed 3/12
addi$t1,$t4,1828
$t1 = 1828

Clock Cycle 6953:
 Current CPU Blocking 
(sw, 100, 0, 3, 12, 963, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1536, 0, 0, 0, 968, )
Completed 4/12
DRAM Request(Write) Issued for sw 472 3924 on Line 970

Clock Cycle 6954:
 Current CPU Blocking 
(sw, 100, 0, 4, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1536, 0, 0, 0, 968, )
Completed 5/12
addi$t4,$t4,340
$t4 = 340

Clock Cycle 6955:
 Current CPU Blocking 
(sw, 100, 0, 5, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1536, 0, 0, 0, 968, )
Completed 6/12

Clock Cycle 6956:
 Current CPU Blocking $t3
(sw, 100, 0, 6, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 7/12

Clock Cycle 6957:
 Current CPU Blocking $t3
(sw, 100, 0, 7, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 8/12

Clock Cycle 6958:
 Current CPU Blocking $t3
(sw, 100, 0, 8, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 9/12

Clock Cycle 6959:
 Current CPU Blocking $t3
(sw, 100, 0, 9, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 10/12

Clock Cycle 6960:
 Current CPU Blocking $t3
(sw, 100, 0, 10, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 11/12

Clock Cycle 6961:
 Current CPU Blocking $t3
(sw, 100, 0, 11, 12, 963, )(sw, 472, 3924, 0, 0, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 12/12
Finished Instruction sw 100 0 on Line 963

Clock Cycle 6962:
 Current CPU Blocking $t3
(sw, 472, 3924, 0, 0, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Started sw 472 3924 on Line 970
Completed 1/2

Clock Cycle 6963:
 Current CPU Blocking $t3
(sw, 472, 3924, 1, 2, 970, )(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 2/2
Finished Instruction sw 472 3924 on Line 970

Clock Cycle 6964:
 Current CPU Blocking $t3
(lw, 3580, $t3, 0, 0, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Started lw 3580 $t3 on Line 967
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 6965:
 Current CPU Blocking $t3
(lw, 3580, $t3, 1, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 2/22

Clock Cycle 6966:
 Current CPU Blocking $t3
(lw, 3580, $t3, 2, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 3/22

Clock Cycle 6967:
 Current CPU Blocking $t3
(lw, 3580, $t3, 3, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 4/22

Clock Cycle 6968:
 Current CPU Blocking $t3
(lw, 3580, $t3, 4, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 5/22

Clock Cycle 6969:
 Current CPU Blocking $t3
(lw, 3580, $t3, 5, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 6/22

Clock Cycle 6970:
 Current CPU Blocking $t3
(lw, 3580, $t3, 6, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 7/22

Clock Cycle 6971:
 Current CPU Blocking $t3
(lw, 3580, $t3, 7, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 8/22

Clock Cycle 6972:
 Current CPU Blocking $t3
(lw, 3580, $t3, 8, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 9/22

Clock Cycle 6973:
 Current CPU Blocking $t3
(lw, 3580, $t3, 9, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 10/22
Memory at 472 = 3924

Clock Cycle 6974:
 Current CPU Blocking $t3
(lw, 3580, $t3, 10, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 11/22

Clock Cycle 6975:
 Current CPU Blocking $t3
(lw, 3580, $t3, 11, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 12/22

Clock Cycle 6976:
 Current CPU Blocking $t3
(lw, 3580, $t3, 12, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 13/22

Clock Cycle 6977:
 Current CPU Blocking $t3
(lw, 3580, $t3, 13, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 14/22

Clock Cycle 6978:
 Current CPU Blocking $t3
(lw, 3580, $t3, 14, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 15/22

Clock Cycle 6979:
 Current CPU Blocking $t3
(lw, 3580, $t3, 15, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 16/22

Clock Cycle 6980:
 Current CPU Blocking $t3
(lw, 3580, $t3, 16, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 17/22

Clock Cycle 6981:
 Current CPU Blocking $t3
(lw, 3580, $t3, 17, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 18/22

Clock Cycle 6982:
 Current CPU Blocking $t3
(lw, 3580, $t3, 18, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 19/22

Clock Cycle 6983:
 Current CPU Blocking $t3
(lw, 3580, $t3, 19, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 20/22

Clock Cycle 6984:
 Current CPU Blocking $t3
(lw, 3580, $t3, 20, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 21/22

Clock Cycle 6985:
 Current CPU Blocking $t3
(lw, 3580, $t3, 21, 22, 967, )(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3580 $t3 on Line 967

Clock Cycle 6986:
 Current CPU Blocking $t3
(sw, 1312, 1300, 0, 0, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Started sw 1312 1300 on Line 964
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t3,1684
$t2 = 1684

Clock Cycle 6987:
 Current CPU Blocking 
(sw, 1312, 1300, 1, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )
Completed 2/12
DRAM Request(Read) Issued for lw 3952 $t1 on Line 973

Clock Cycle 6988:
 Current CPU Blocking 
(sw, 1312, 1300, 2, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 3/12

Clock Cycle 6989:
 Current CPU Blocking $t0
(sw, 1312, 1300, 3, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 4/12

Clock Cycle 6990:
 Current CPU Blocking $t0
(sw, 1312, 1300, 4, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 5/12

Clock Cycle 6991:
 Current CPU Blocking $t0
(sw, 1312, 1300, 5, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 6/12

Clock Cycle 6992:
 Current CPU Blocking $t0
(sw, 1312, 1300, 6, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 7/12

Clock Cycle 6993:
 Current CPU Blocking $t0
(sw, 1312, 1300, 7, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 8/12

Clock Cycle 6994:
 Current CPU Blocking $t0
(sw, 1312, 1300, 8, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 9/12

Clock Cycle 6995:
 Current CPU Blocking $t0
(sw, 1312, 1300, 9, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 10/12

Clock Cycle 6996:
 Current CPU Blocking $t0
(sw, 1312, 1300, 10, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 11/12

Clock Cycle 6997:
 Current CPU Blocking $t0
(sw, 1312, 1300, 11, 12, 964, )(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 12/12
Finished Instruction sw 1312 1300 on Line 964

Clock Cycle 6998:
 Current CPU Blocking $t0
(lw, 2044, $t0, 0, 0, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Started lw 2044 $t0 on Line 966
Completed 1/2

Clock Cycle 6999:
 Current CPU Blocking $t0
(lw, 2044, $t0, 1, 2, 966, )(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2044 $t0 on Line 966

Clock Cycle 7000:
 Current CPU Blocking $t0
(sw, 1536, 0, 0, 0, 968, )(lw, 3952, $t1, 0, 0, 973, )
Started sw 1536 0 on Line 968
Completed 1/2
addi$t2,$t0,3424
$t2 = 3424

Clock Cycle 7001:
 Current CPU Blocking 
(sw, 1536, 0, 1, 2, 968, )(lw, 3952, $t1, 0, 0, 973, )
Completed 2/2
Finished Instruction sw 1536 0 on Line 968
addi$t0,$t2,2800
$t0 = 6224

Clock Cycle 7002:
 Current CPU Blocking 
(lw, 3952, $t1, 0, 0, 973, )
Started lw 3952 $t1 on Line 973
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3392 340 on Line 976

Clock Cycle 7003:
 Current CPU Blocking 
(lw, 3952, $t1, 1, 22, 973, )(sw, 3392, 340, 0, 0, 976, )
Completed 2/22
DRAM Request(Write) Issued for sw 1108 3424 on Line 977

Clock Cycle 7004:
 Current CPU Blocking 
(lw, 3952, $t1, 2, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 1108, 3424, 0, 0, 977, )
Completed 3/22
DRAM Request(Read) Issued for lw 1364 $t0 on Line 978

Clock Cycle 7005:
 Current CPU Blocking 
(lw, 3952, $t1, 3, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 4/22
DRAM Request(Write) Issued for sw 3988 3424 on Line 979

Clock Cycle 7006:
 Current CPU Blocking 
(lw, 3952, $t1, 4, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 5/22

Clock Cycle 7007:
 Current CPU Blocking $t1
(lw, 3952, $t1, 5, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 6/22

Clock Cycle 7008:
 Current CPU Blocking $t1
(lw, 3952, $t1, 6, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 7/22

Clock Cycle 7009:
 Current CPU Blocking $t1
(lw, 3952, $t1, 7, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 8/22

Clock Cycle 7010:
 Current CPU Blocking $t1
(lw, 3952, $t1, 8, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 9/22

Clock Cycle 7011:
 Current CPU Blocking $t1
(lw, 3952, $t1, 9, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 10/22
Memory at 1312 = 1300

Clock Cycle 7012:
 Current CPU Blocking $t1
(lw, 3952, $t1, 10, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 11/22

Clock Cycle 7013:
 Current CPU Blocking $t1
(lw, 3952, $t1, 11, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 12/22

Clock Cycle 7014:
 Current CPU Blocking $t1
(lw, 3952, $t1, 12, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 13/22

Clock Cycle 7015:
 Current CPU Blocking $t1
(lw, 3952, $t1, 13, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 14/22

Clock Cycle 7016:
 Current CPU Blocking $t1
(lw, 3952, $t1, 14, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 15/22

Clock Cycle 7017:
 Current CPU Blocking $t1
(lw, 3952, $t1, 15, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 16/22

Clock Cycle 7018:
 Current CPU Blocking $t1
(lw, 3952, $t1, 16, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 17/22

Clock Cycle 7019:
 Current CPU Blocking $t1
(lw, 3952, $t1, 17, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 18/22

Clock Cycle 7020:
 Current CPU Blocking $t1
(lw, 3952, $t1, 18, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 19/22

Clock Cycle 7021:
 Current CPU Blocking $t1
(lw, 3952, $t1, 19, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 20/22

Clock Cycle 7022:
 Current CPU Blocking $t1
(lw, 3952, $t1, 20, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 21/22

Clock Cycle 7023:
 Current CPU Blocking $t1
(lw, 3952, $t1, 21, 22, 973, )(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3952 $t1 on Line 973

Clock Cycle 7024:
 Current CPU Blocking $t1
(sw, 3392, 340, 0, 0, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Started sw 3392 340 on Line 976
Completed 1/2
addi$t1,$t4,2512
$t1 = 2852

Clock Cycle 7025:
 Current CPU Blocking 
(sw, 3392, 340, 1, 2, 976, )(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Completed 2/2
Finished Instruction sw 3392 340 on Line 976
addi$t1,$t4,3464
$t1 = 3804

Clock Cycle 7026:
 Current CPU Blocking 
(sw, 3988, 3424, 0, 0, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )
Started sw 3988 3424 on Line 979
Completed 1/2
DRAM Request(Write) Issued for sw 1128 3424 on Line 982

Clock Cycle 7027:
 Current CPU Blocking 
(sw, 3988, 3424, 1, 2, 979, )(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )
Completed 2/2
Finished Instruction sw 3988 3424 on Line 979
DRAM Request(Write) Issued for sw 2368 340 on Line 983

Clock Cycle 7028:
 Current CPU Blocking 
(sw, 1108, 3424, 0, 0, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(sw, 2368, 340, 0, 0, 983, )
Started sw 1108 3424 on Line 977
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1260 $t3 on Line 984

Clock Cycle 7029:
 Current CPU Blocking 
(sw, 1108, 3424, 1, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )
Completed 2/22
DRAM Request(Write) Issued for sw 3688 3804 on Line 985

Clock Cycle 7030:
 Current CPU Blocking 
(sw, 1108, 3424, 2, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 3/22

Clock Cycle 7031:
 Current CPU Blocking $t0
(sw, 1108, 3424, 3, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 4/22

Clock Cycle 7032:
 Current CPU Blocking $t0
(sw, 1108, 3424, 4, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 5/22

Clock Cycle 7033:
 Current CPU Blocking $t0
(sw, 1108, 3424, 5, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 6/22

Clock Cycle 7034:
 Current CPU Blocking $t0
(sw, 1108, 3424, 6, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 7/22

Clock Cycle 7035:
 Current CPU Blocking $t0
(sw, 1108, 3424, 7, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 8/22

Clock Cycle 7036:
 Current CPU Blocking $t0
(sw, 1108, 3424, 8, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 9/22

Clock Cycle 7037:
 Current CPU Blocking $t0
(sw, 1108, 3424, 9, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 10/22
Memory at 3392 = 340
Memory at 3988 = 3424

Clock Cycle 7038:
 Current CPU Blocking $t0
(sw, 1108, 3424, 10, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 11/22

Clock Cycle 7039:
 Current CPU Blocking $t0
(sw, 1108, 3424, 11, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 12/22

Clock Cycle 7040:
 Current CPU Blocking $t0
(sw, 1108, 3424, 12, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 13/22

Clock Cycle 7041:
 Current CPU Blocking $t0
(sw, 1108, 3424, 13, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 14/22

Clock Cycle 7042:
 Current CPU Blocking $t0
(sw, 1108, 3424, 14, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 15/22

Clock Cycle 7043:
 Current CPU Blocking $t0
(sw, 1108, 3424, 15, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 16/22

Clock Cycle 7044:
 Current CPU Blocking $t0
(sw, 1108, 3424, 16, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 17/22

Clock Cycle 7045:
 Current CPU Blocking $t0
(sw, 1108, 3424, 17, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 18/22

Clock Cycle 7046:
 Current CPU Blocking $t0
(sw, 1108, 3424, 18, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 19/22

Clock Cycle 7047:
 Current CPU Blocking $t0
(sw, 1108, 3424, 19, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 20/22

Clock Cycle 7048:
 Current CPU Blocking $t0
(sw, 1108, 3424, 20, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 21/22

Clock Cycle 7049:
 Current CPU Blocking $t0
(sw, 1108, 3424, 21, 22, 977, )(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 22/22
Finished Instruction sw 1108 3424 on Line 977

Clock Cycle 7050:
 Current CPU Blocking $t0
(lw, 1364, $t0, 0, 0, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Started lw 1364 $t0 on Line 978
Completed 1/2

Clock Cycle 7051:
 Current CPU Blocking $t0
(lw, 1364, $t0, 1, 2, 978, )(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1364 $t0 on Line 978

Clock Cycle 7052:
 Current CPU Blocking $t0
(sw, 1128, 3424, 0, 0, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )
Started sw 1128 3424 on Line 982
Completed 1/2
DRAM Request(Write) Issued for sw 2788 0 on Line 986

Clock Cycle 7053:
 Current CPU Blocking 
(sw, 1128, 3424, 1, 2, 982, )(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )(sw, 2788, 0, 0, 0, 986, )
Completed 2/2
Finished Instruction sw 1128 3424 on Line 982
DRAM Request(Write) Issued for sw 652 3424 on Line 987

Clock Cycle 7054:
 Current CPU Blocking 
(lw, 1260, $t3, 0, 0, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )(sw, 2788, 0, 0, 0, 986, )(sw, 652, 3424, 0, 0, 987, )
Started lw 1260 $t3 on Line 984
Completed 1/2
DRAM Request(Write) Issued for sw 2188 340 on Line 988

Clock Cycle 7055:
 Current CPU Blocking 
(lw, 1260, $t3, 1, 2, 984, )(sw, 2368, 340, 0, 0, 983, )(sw, 3688, 3804, 0, 0, 985, )(sw, 2788, 0, 0, 0, 986, )(sw, 652, 3424, 0, 0, 987, )(sw, 2188, 340, 0, 0, 988, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1260 $t3 on Line 984
DRAM Request(Write) Issued for sw 428 3804 on Line 989

Clock Cycle 7056:
 Current CPU Blocking 
(sw, 2368, 340, 0, 0, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Started sw 2368 340 on Line 983
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t3,$t2,1700
$t3 = 5124

Clock Cycle 7057:
 Current CPU Blocking 
(sw, 2368, 340, 1, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 2/22
DRAM Request(Read) Issued for lw 1476 $t2 on Line 991

Clock Cycle 7058:
 Current CPU Blocking 
(sw, 2368, 340, 2, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 1476, $t2, 0, 0, 991, )
Completed 3/22
DRAM Request(Write) Issued for sw 3352 5124 on Line 992

Clock Cycle 7059:
 Current CPU Blocking 
(sw, 2368, 340, 3, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3352, 5124, 0, 0, 992, )
Completed 4/22
DRAM Request(Read) Issued for lw 1252 $t0 on Line 993

Clock Cycle 7060:
 Current CPU Blocking 
(sw, 2368, 340, 4, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 5/22

Clock Cycle 7061:
 Current CPU Blocking $t0
(sw, 2368, 340, 5, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 6/22

Clock Cycle 7062:
 Current CPU Blocking $t0
(sw, 2368, 340, 6, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 7/22

Clock Cycle 7063:
 Current CPU Blocking $t0
(sw, 2368, 340, 7, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 8/22

Clock Cycle 7064:
 Current CPU Blocking $t0
(sw, 2368, 340, 8, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 9/22

Clock Cycle 7065:
 Current CPU Blocking $t0
(sw, 2368, 340, 9, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 10/22
Memory at 1108 = 3424
Memory at 1128 = 3424

Clock Cycle 7066:
 Current CPU Blocking $t0
(sw, 2368, 340, 10, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 11/22

Clock Cycle 7067:
 Current CPU Blocking $t0
(sw, 2368, 340, 11, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 12/22

Clock Cycle 7068:
 Current CPU Blocking $t0
(sw, 2368, 340, 12, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 13/22

Clock Cycle 7069:
 Current CPU Blocking $t0
(sw, 2368, 340, 13, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 14/22

Clock Cycle 7070:
 Current CPU Blocking $t0
(sw, 2368, 340, 14, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 15/22

Clock Cycle 7071:
 Current CPU Blocking $t0
(sw, 2368, 340, 15, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 16/22

Clock Cycle 7072:
 Current CPU Blocking $t0
(sw, 2368, 340, 16, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 17/22

Clock Cycle 7073:
 Current CPU Blocking $t0
(sw, 2368, 340, 17, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 18/22

Clock Cycle 7074:
 Current CPU Blocking $t0
(sw, 2368, 340, 18, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 19/22

Clock Cycle 7075:
 Current CPU Blocking $t0
(sw, 2368, 340, 19, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 20/22

Clock Cycle 7076:
 Current CPU Blocking $t0
(sw, 2368, 340, 20, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 21/22

Clock Cycle 7077:
 Current CPU Blocking $t0
(sw, 2368, 340, 21, 22, 983, )(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 22/22
Finished Instruction sw 2368 340 on Line 983

Clock Cycle 7078:
 Current CPU Blocking $t0
(sw, 2788, 0, 0, 0, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Started sw 2788 0 on Line 986
Completed 1/2

Clock Cycle 7079:
 Current CPU Blocking $t0
(sw, 2788, 0, 1, 2, 986, )(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 2/2
Finished Instruction sw 2788 0 on Line 986

Clock Cycle 7080:
 Current CPU Blocking $t0
(sw, 2188, 340, 0, 0, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Started sw 2188 340 on Line 988
Completed 1/2

Clock Cycle 7081:
 Current CPU Blocking $t0
(sw, 2188, 340, 1, 2, 988, )(lw, 1476, $t2, 0, 0, 991, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )(lw, 1252, $t0, 0, 0, 993, )
Completed 2/2
Finished Instruction sw 2188 340 on Line 988

Clock Cycle 7082:
 Current CPU Blocking $t0
(lw, 1476, $t2, 0, 0, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Started lw 1476 $t2 on Line 991
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7083:
 Current CPU Blocking $t0
(lw, 1476, $t2, 1, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 2/22

Clock Cycle 7084:
 Current CPU Blocking $t0
(lw, 1476, $t2, 2, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 3/22

Clock Cycle 7085:
 Current CPU Blocking $t0
(lw, 1476, $t2, 3, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 4/22

Clock Cycle 7086:
 Current CPU Blocking $t0
(lw, 1476, $t2, 4, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 5/22

Clock Cycle 7087:
 Current CPU Blocking $t0
(lw, 1476, $t2, 5, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 6/22

Clock Cycle 7088:
 Current CPU Blocking $t0
(lw, 1476, $t2, 6, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 7/22

Clock Cycle 7089:
 Current CPU Blocking $t0
(lw, 1476, $t2, 7, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 8/22

Clock Cycle 7090:
 Current CPU Blocking $t0
(lw, 1476, $t2, 8, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 9/22

Clock Cycle 7091:
 Current CPU Blocking $t0
(lw, 1476, $t2, 9, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 10/22
Memory at 2188 = 340
Memory at 2368 = 340

Clock Cycle 7092:
 Current CPU Blocking $t0
(lw, 1476, $t2, 10, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 11/22

Clock Cycle 7093:
 Current CPU Blocking $t0
(lw, 1476, $t2, 11, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 12/22

Clock Cycle 7094:
 Current CPU Blocking $t0
(lw, 1476, $t2, 12, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 13/22

Clock Cycle 7095:
 Current CPU Blocking $t0
(lw, 1476, $t2, 13, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 14/22

Clock Cycle 7096:
 Current CPU Blocking $t0
(lw, 1476, $t2, 14, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 15/22

Clock Cycle 7097:
 Current CPU Blocking $t0
(lw, 1476, $t2, 15, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 16/22

Clock Cycle 7098:
 Current CPU Blocking $t0
(lw, 1476, $t2, 16, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 17/22

Clock Cycle 7099:
 Current CPU Blocking $t0
(lw, 1476, $t2, 17, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 18/22

Clock Cycle 7100:
 Current CPU Blocking $t0
(lw, 1476, $t2, 18, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 19/22

Clock Cycle 7101:
 Current CPU Blocking $t0
(lw, 1476, $t2, 19, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 20/22

Clock Cycle 7102:
 Current CPU Blocking $t0
(lw, 1476, $t2, 20, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 21/22

Clock Cycle 7103:
 Current CPU Blocking $t0
(lw, 1476, $t2, 21, 22, 991, )(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1476 $t2 on Line 991

Clock Cycle 7104:
 Current CPU Blocking $t0
(lw, 1252, $t0, 0, 0, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Started lw 1252 $t0 on Line 993
Completed 1/2

Clock Cycle 7105:
 Current CPU Blocking $t0
(lw, 1252, $t0, 1, 2, 993, )(sw, 3688, 3804, 0, 0, 985, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 3352, 5124, 0, 0, 992, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1252 $t0 on Line 993

Clock Cycle 7106:
 Current CPU Blocking $t0
(sw, 3688, 3804, 0, 0, 985, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Started sw 3688 3804 on Line 985
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3312 $t0 on Line 994

Clock Cycle 7107:
 Current CPU Blocking 
(sw, 3688, 3804, 1, 12, 985, )(sw, 3352, 5124, 0, 0, 992, )(lw, 3312, $t0, 0, 0, 994, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 2/12

Clock Cycle 7108:
 Current CPU Blocking $t0
(sw, 3688, 3804, 2, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 3/12

Clock Cycle 7109:
 Current CPU Blocking $t0
(sw, 3688, 3804, 3, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 4/12

Clock Cycle 7110:
 Current CPU Blocking $t0
(sw, 3688, 3804, 4, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 5/12

Clock Cycle 7111:
 Current CPU Blocking $t0
(sw, 3688, 3804, 5, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 6/12

Clock Cycle 7112:
 Current CPU Blocking $t0
(sw, 3688, 3804, 6, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 7/12

Clock Cycle 7113:
 Current CPU Blocking $t0
(sw, 3688, 3804, 7, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 8/12

Clock Cycle 7114:
 Current CPU Blocking $t0
(sw, 3688, 3804, 8, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 9/12

Clock Cycle 7115:
 Current CPU Blocking $t0
(sw, 3688, 3804, 9, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 10/12

Clock Cycle 7116:
 Current CPU Blocking $t0
(sw, 3688, 3804, 10, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 11/12

Clock Cycle 7117:
 Current CPU Blocking $t0
(sw, 3688, 3804, 11, 12, 985, )(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 12/12
Finished Instruction sw 3688 3804 on Line 985

Clock Cycle 7118:
 Current CPU Blocking $t0
(lw, 3312, $t0, 0, 0, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Started lw 3312 $t0 on Line 994
Completed 1/2

Clock Cycle 7119:
 Current CPU Blocking $t0
(lw, 3312, $t0, 1, 2, 994, )(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3312 $t0 on Line 994

Clock Cycle 7120:
 Current CPU Blocking $t0
(sw, 3352, 5124, 0, 0, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )
Started sw 3352 5124 on Line 992
Completed 1/2
DRAM Request(Write) Issued for sw 1800 0 on Line 995

Clock Cycle 7121:
 Current CPU Blocking 
(sw, 3352, 5124, 1, 2, 992, )(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 1800, 0, 0, 0, 995, )
Completed 2/2
Finished Instruction sw 3352 5124 on Line 992
DRAM Request(Read) Issued for lw 2572 $t0 on Line 996

Clock Cycle 7122:
 Current CPU Blocking 
(sw, 652, 3424, 0, 0, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 1800, 0, 0, 0, 995, )(lw, 2572, $t0, 0, 0, 996, )
Started sw 652 3424 on Line 987
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3912 340 on Line 997

Clock Cycle 7123:
 Current CPU Blocking 
(sw, 652, 3424, 1, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(sw, 1800, 0, 0, 0, 995, )(lw, 2572, $t0, 0, 0, 996, )(sw, 3912, 340, 0, 0, 997, )
Completed 2/22

Clock Cycle 7124:
 Current CPU Blocking $t0
(sw, 652, 3424, 2, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 3/22

Clock Cycle 7125:
 Current CPU Blocking $t0
(sw, 652, 3424, 3, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 4/22

Clock Cycle 7126:
 Current CPU Blocking $t0
(sw, 652, 3424, 4, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 5/22

Clock Cycle 7127:
 Current CPU Blocking $t0
(sw, 652, 3424, 5, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 6/22

Clock Cycle 7128:
 Current CPU Blocking $t0
(sw, 652, 3424, 6, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 7/22

Clock Cycle 7129:
 Current CPU Blocking $t0
(sw, 652, 3424, 7, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 8/22

Clock Cycle 7130:
 Current CPU Blocking $t0
(sw, 652, 3424, 8, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 9/22

Clock Cycle 7131:
 Current CPU Blocking $t0
(sw, 652, 3424, 9, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 10/22
Memory at 3352 = 5124
Memory at 3688 = 3804

Clock Cycle 7132:
 Current CPU Blocking $t0
(sw, 652, 3424, 10, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 11/22

Clock Cycle 7133:
 Current CPU Blocking $t0
(sw, 652, 3424, 11, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 12/22

Clock Cycle 7134:
 Current CPU Blocking $t0
(sw, 652, 3424, 12, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 13/22

Clock Cycle 7135:
 Current CPU Blocking $t0
(sw, 652, 3424, 13, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 14/22

Clock Cycle 7136:
 Current CPU Blocking $t0
(sw, 652, 3424, 14, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 15/22

Clock Cycle 7137:
 Current CPU Blocking $t0
(sw, 652, 3424, 15, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 16/22

Clock Cycle 7138:
 Current CPU Blocking $t0
(sw, 652, 3424, 16, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 17/22

Clock Cycle 7139:
 Current CPU Blocking $t0
(sw, 652, 3424, 17, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 18/22

Clock Cycle 7140:
 Current CPU Blocking $t0
(sw, 652, 3424, 18, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 19/22

Clock Cycle 7141:
 Current CPU Blocking $t0
(sw, 652, 3424, 19, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 20/22

Clock Cycle 7142:
 Current CPU Blocking $t0
(sw, 652, 3424, 20, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 21/22

Clock Cycle 7143:
 Current CPU Blocking $t0
(sw, 652, 3424, 21, 22, 987, )(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 22/22
Finished Instruction sw 652 3424 on Line 987

Clock Cycle 7144:
 Current CPU Blocking $t0
(sw, 428, 3804, 0, 0, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Started sw 428 3804 on Line 989
Completed 1/2

Clock Cycle 7145:
 Current CPU Blocking $t0
(sw, 428, 3804, 1, 2, 989, )(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 2/2
Finished Instruction sw 428 3804 on Line 989

Clock Cycle 7146:
 Current CPU Blocking $t0
(lw, 2572, $t0, 0, 0, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Started lw 2572 $t0 on Line 996
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7147:
 Current CPU Blocking $t0
(lw, 2572, $t0, 1, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 2/22

Clock Cycle 7148:
 Current CPU Blocking $t0
(lw, 2572, $t0, 2, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 3/22

Clock Cycle 7149:
 Current CPU Blocking $t0
(lw, 2572, $t0, 3, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 4/22

Clock Cycle 7150:
 Current CPU Blocking $t0
(lw, 2572, $t0, 4, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 5/22

Clock Cycle 7151:
 Current CPU Blocking $t0
(lw, 2572, $t0, 5, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 6/22

Clock Cycle 7152:
 Current CPU Blocking $t0
(lw, 2572, $t0, 6, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 7/22

Clock Cycle 7153:
 Current CPU Blocking $t0
(lw, 2572, $t0, 7, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 8/22

Clock Cycle 7154:
 Current CPU Blocking $t0
(lw, 2572, $t0, 8, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 9/22

Clock Cycle 7155:
 Current CPU Blocking $t0
(lw, 2572, $t0, 9, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 10/22
Memory at 428 = 3804
Memory at 652 = 3424

Clock Cycle 7156:
 Current CPU Blocking $t0
(lw, 2572, $t0, 10, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 11/22

Clock Cycle 7157:
 Current CPU Blocking $t0
(lw, 2572, $t0, 11, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 12/22

Clock Cycle 7158:
 Current CPU Blocking $t0
(lw, 2572, $t0, 12, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 13/22

Clock Cycle 7159:
 Current CPU Blocking $t0
(lw, 2572, $t0, 13, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 14/22

Clock Cycle 7160:
 Current CPU Blocking $t0
(lw, 2572, $t0, 14, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 15/22

Clock Cycle 7161:
 Current CPU Blocking $t0
(lw, 2572, $t0, 15, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 16/22

Clock Cycle 7162:
 Current CPU Blocking $t0
(lw, 2572, $t0, 16, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 17/22

Clock Cycle 7163:
 Current CPU Blocking $t0
(lw, 2572, $t0, 17, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 18/22

Clock Cycle 7164:
 Current CPU Blocking $t0
(lw, 2572, $t0, 18, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 19/22

Clock Cycle 7165:
 Current CPU Blocking $t0
(lw, 2572, $t0, 19, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 20/22

Clock Cycle 7166:
 Current CPU Blocking $t0
(lw, 2572, $t0, 20, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 21/22

Clock Cycle 7167:
 Current CPU Blocking $t0
(lw, 2572, $t0, 21, 22, 996, )(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Completed 22/22
$t0 = 5316
Finished Instruction lw 2572 $t0 on Line 996

Clock Cycle 7168:
 Current CPU Blocking $t0
(sw, 1800, 0, 0, 0, 995, )(sw, 3912, 340, 0, 0, 997, )
Started sw 1800 0 on Line 995
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2040 5316 on Line 998

Clock Cycle 7169:
 Current CPU Blocking 
(sw, 1800, 0, 1, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(sw, 3912, 340, 0, 0, 997, )
Completed 2/12
DRAM Request(Read) Issued for lw 4 $t4 on Line 999

Clock Cycle 7170:
 Current CPU Blocking 
(sw, 1800, 0, 2, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 3/12
DRAM Request(Read) Issued for lw 2704 $t1 on Line 1000

Clock Cycle 7171:
 Current CPU Blocking 
(sw, 1800, 0, 3, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )(lw, 2704, $t1, 0, 0, 1000, )
Completed 4/12

Clock Cycle 7172:
 Current CPU Blocking $t1
(sw, 1800, 0, 4, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 5/12

Clock Cycle 7173:
 Current CPU Blocking $t1
(sw, 1800, 0, 5, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 6/12

Clock Cycle 7174:
 Current CPU Blocking $t1
(sw, 1800, 0, 6, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 7/12

Clock Cycle 7175:
 Current CPU Blocking $t1
(sw, 1800, 0, 7, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 8/12

Clock Cycle 7176:
 Current CPU Blocking $t1
(sw, 1800, 0, 8, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 9/12

Clock Cycle 7177:
 Current CPU Blocking $t1
(sw, 1800, 0, 9, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 10/12

Clock Cycle 7178:
 Current CPU Blocking $t1
(sw, 1800, 0, 10, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 11/12

Clock Cycle 7179:
 Current CPU Blocking $t1
(sw, 1800, 0, 11, 12, 995, )(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 12/12
Finished Instruction sw 1800 0 on Line 995

Clock Cycle 7180:
 Current CPU Blocking $t1
(sw, 2040, 5316, 0, 0, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Started sw 2040 5316 on Line 998
Completed 1/2

Clock Cycle 7181:
 Current CPU Blocking $t1
(sw, 2040, 5316, 1, 2, 998, )(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 2/2
Finished Instruction sw 2040 5316 on Line 998

Clock Cycle 7182:
 Current CPU Blocking $t1
(lw, 2704, $t1, 0, 0, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Started lw 2704 $t1 on Line 1000
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7183:
 Current CPU Blocking $t1
(lw, 2704, $t1, 1, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 2/22

Clock Cycle 7184:
 Current CPU Blocking $t1
(lw, 2704, $t1, 2, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 3/22

Clock Cycle 7185:
 Current CPU Blocking $t1
(lw, 2704, $t1, 3, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 4/22

Clock Cycle 7186:
 Current CPU Blocking $t1
(lw, 2704, $t1, 4, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 5/22

Clock Cycle 7187:
 Current CPU Blocking $t1
(lw, 2704, $t1, 5, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 6/22

Clock Cycle 7188:
 Current CPU Blocking $t1
(lw, 2704, $t1, 6, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 7/22

Clock Cycle 7189:
 Current CPU Blocking $t1
(lw, 2704, $t1, 7, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 8/22

Clock Cycle 7190:
 Current CPU Blocking $t1
(lw, 2704, $t1, 8, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 9/22

Clock Cycle 7191:
 Current CPU Blocking $t1
(lw, 2704, $t1, 9, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 10/22
Memory at 2040 = 5316

Clock Cycle 7192:
 Current CPU Blocking $t1
(lw, 2704, $t1, 10, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 11/22

Clock Cycle 7193:
 Current CPU Blocking $t1
(lw, 2704, $t1, 11, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 12/22

Clock Cycle 7194:
 Current CPU Blocking $t1
(lw, 2704, $t1, 12, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 13/22

Clock Cycle 7195:
 Current CPU Blocking $t1
(lw, 2704, $t1, 13, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 14/22

Clock Cycle 7196:
 Current CPU Blocking $t1
(lw, 2704, $t1, 14, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 15/22

Clock Cycle 7197:
 Current CPU Blocking $t1
(lw, 2704, $t1, 15, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 16/22

Clock Cycle 7198:
 Current CPU Blocking $t1
(lw, 2704, $t1, 16, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 17/22

Clock Cycle 7199:
 Current CPU Blocking $t1
(lw, 2704, $t1, 17, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 18/22

Clock Cycle 7200:
 Current CPU Blocking $t1
(lw, 2704, $t1, 18, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 19/22

Clock Cycle 7201:
 Current CPU Blocking $t1
(lw, 2704, $t1, 19, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 20/22

Clock Cycle 7202:
 Current CPU Blocking $t1
(lw, 2704, $t1, 20, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 21/22

Clock Cycle 7203:
 Current CPU Blocking $t1
(lw, 2704, $t1, 21, 22, 1000, )(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2704 $t1 on Line 1000

Clock Cycle 7204:
 Current CPU Blocking $t1
(sw, 3912, 340, 0, 0, 997, )(lw, 4, $t4, 0, 0, 999, )
Started sw 3912 340 on Line 997
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 956 0 on Line 1001

Clock Cycle 7205:
 Current CPU Blocking 
(sw, 3912, 340, 1, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )
Completed 2/12
DRAM Request(Read) Issued for lw 840 $t0 on Line 1002

Clock Cycle 7206:
 Current CPU Blocking 
(sw, 3912, 340, 2, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 3/12

Clock Cycle 7207:
 Current CPU Blocking $t4
(sw, 3912, 340, 3, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 4/12

Clock Cycle 7208:
 Current CPU Blocking $t4
(sw, 3912, 340, 4, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 5/12

Clock Cycle 7209:
 Current CPU Blocking $t4
(sw, 3912, 340, 5, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 6/12

Clock Cycle 7210:
 Current CPU Blocking $t4
(sw, 3912, 340, 6, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 7/12

Clock Cycle 7211:
 Current CPU Blocking $t4
(sw, 3912, 340, 7, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 8/12

Clock Cycle 7212:
 Current CPU Blocking $t4
(sw, 3912, 340, 8, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 9/12

Clock Cycle 7213:
 Current CPU Blocking $t4
(sw, 3912, 340, 9, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 10/12

Clock Cycle 7214:
 Current CPU Blocking $t4
(sw, 3912, 340, 10, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 11/12

Clock Cycle 7215:
 Current CPU Blocking $t4
(sw, 3912, 340, 11, 12, 997, )(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 12/12
Finished Instruction sw 3912 340 on Line 997

Clock Cycle 7216:
 Current CPU Blocking $t4
(lw, 4, $t4, 0, 0, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Started lw 4 $t4 on Line 999
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7217:
 Current CPU Blocking $t4
(lw, 4, $t4, 1, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 2/22

Clock Cycle 7218:
 Current CPU Blocking $t4
(lw, 4, $t4, 2, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 3/22

Clock Cycle 7219:
 Current CPU Blocking $t4
(lw, 4, $t4, 3, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 4/22

Clock Cycle 7220:
 Current CPU Blocking $t4
(lw, 4, $t4, 4, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 5/22

Clock Cycle 7221:
 Current CPU Blocking $t4
(lw, 4, $t4, 5, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 6/22

Clock Cycle 7222:
 Current CPU Blocking $t4
(lw, 4, $t4, 6, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 7/22

Clock Cycle 7223:
 Current CPU Blocking $t4
(lw, 4, $t4, 7, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 8/22

Clock Cycle 7224:
 Current CPU Blocking $t4
(lw, 4, $t4, 8, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 9/22

Clock Cycle 7225:
 Current CPU Blocking $t4
(lw, 4, $t4, 9, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 10/22
Memory at 3912 = 340

Clock Cycle 7226:
 Current CPU Blocking $t4
(lw, 4, $t4, 10, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 11/22

Clock Cycle 7227:
 Current CPU Blocking $t4
(lw, 4, $t4, 11, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 12/22

Clock Cycle 7228:
 Current CPU Blocking $t4
(lw, 4, $t4, 12, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 13/22

Clock Cycle 7229:
 Current CPU Blocking $t4
(lw, 4, $t4, 13, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 14/22

Clock Cycle 7230:
 Current CPU Blocking $t4
(lw, 4, $t4, 14, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 15/22

Clock Cycle 7231:
 Current CPU Blocking $t4
(lw, 4, $t4, 15, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 16/22

Clock Cycle 7232:
 Current CPU Blocking $t4
(lw, 4, $t4, 16, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 17/22

Clock Cycle 7233:
 Current CPU Blocking $t4
(lw, 4, $t4, 17, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 18/22

Clock Cycle 7234:
 Current CPU Blocking $t4
(lw, 4, $t4, 18, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 19/22

Clock Cycle 7235:
 Current CPU Blocking $t4
(lw, 4, $t4, 19, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 20/22

Clock Cycle 7236:
 Current CPU Blocking $t4
(lw, 4, $t4, 20, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 21/22

Clock Cycle 7237:
 Current CPU Blocking $t4
(lw, 4, $t4, 21, 22, 999, )(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 22/22
$t4 = 0
Finished Instruction lw 4 $t4 on Line 999

Clock Cycle 7238:
 Current CPU Blocking $t4
(sw, 956, 0, 0, 0, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Started sw 956 0 on Line 1001
Completed 1/2
addi$t4,$t4,692
$t4 = 692

Clock Cycle 7239:
 Current CPU Blocking 
(sw, 956, 0, 1, 2, 1001, )(lw, 840, $t0, 0, 0, 1002, )
Completed 2/2
Finished Instruction sw 956 0 on Line 1001

Clock Cycle 7240:
 Current CPU Blocking $t0
(lw, 840, $t0, 0, 0, 1002, )
Started lw 840 $t0 on Line 1002
Completed 1/2

Clock Cycle 7241:
 Current CPU Blocking $t0
(lw, 840, $t0, 1, 2, 1002, )
Completed 2/2
$t0 = 0
Finished Instruction lw 840 $t0 on Line 1002

Clock Cycle 7242:
 Current CPU Blocking $t0

addi$t0,$t2,3640
$t0 = 3640

Clock Cycle 7243:
 Current CPU Blocking 

addi$t4,$t4,3296
$t4 = 3988

Clock Cycle 7244:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1088 3988 on Line 1006

Clock Cycle 7245:
 Current CPU Blocking 
(sw, 1088, 3988, 0, 0, 1006, )
Started sw 1088 3988 on Line 1006
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 256 3988 on Line 1007

Clock Cycle 7246:
 Current CPU Blocking 
(sw, 1088, 3988, 1, 22, 1006, )(sw, 256, 3988, 0, 0, 1007, )
Completed 2/22
DRAM Request(Read) Issued for lw 3728 $t2 on Line 1008

Clock Cycle 7247:
 Current CPU Blocking 
(sw, 1088, 3988, 2, 22, 1006, )(sw, 256, 3988, 0, 0, 1007, )(lw, 3728, $t2, 0, 0, 1008, )
Completed 3/22

Clock Cycle 7248:
 Current CPU Blocking $t2
(sw, 1088, 3988, 3, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 4/22

Clock Cycle 7249:
 Current CPU Blocking $t2
(sw, 1088, 3988, 4, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 5/22

Clock Cycle 7250:
 Current CPU Blocking $t2
(sw, 1088, 3988, 5, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 6/22

Clock Cycle 7251:
 Current CPU Blocking $t2
(sw, 1088, 3988, 6, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 7/22

Clock Cycle 7252:
 Current CPU Blocking $t2
(sw, 1088, 3988, 7, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 8/22

Clock Cycle 7253:
 Current CPU Blocking $t2
(sw, 1088, 3988, 8, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 9/22

Clock Cycle 7254:
 Current CPU Blocking $t2
(sw, 1088, 3988, 9, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 10/22

Clock Cycle 7255:
 Current CPU Blocking $t2
(sw, 1088, 3988, 10, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 11/22

Clock Cycle 7256:
 Current CPU Blocking $t2
(sw, 1088, 3988, 11, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 12/22

Clock Cycle 7257:
 Current CPU Blocking $t2
(sw, 1088, 3988, 12, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 13/22

Clock Cycle 7258:
 Current CPU Blocking $t2
(sw, 1088, 3988, 13, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 14/22

Clock Cycle 7259:
 Current CPU Blocking $t2
(sw, 1088, 3988, 14, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 15/22

Clock Cycle 7260:
 Current CPU Blocking $t2
(sw, 1088, 3988, 15, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 16/22

Clock Cycle 7261:
 Current CPU Blocking $t2
(sw, 1088, 3988, 16, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 17/22

Clock Cycle 7262:
 Current CPU Blocking $t2
(sw, 1088, 3988, 17, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 18/22

Clock Cycle 7263:
 Current CPU Blocking $t2
(sw, 1088, 3988, 18, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 19/22

Clock Cycle 7264:
 Current CPU Blocking $t2
(sw, 1088, 3988, 19, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 20/22

Clock Cycle 7265:
 Current CPU Blocking $t2
(sw, 1088, 3988, 20, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 21/22

Clock Cycle 7266:
 Current CPU Blocking $t2
(sw, 1088, 3988, 21, 22, 1006, )(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 22/22
Finished Instruction sw 1088 3988 on Line 1006

Clock Cycle 7267:
 Current CPU Blocking $t2
(lw, 3728, $t2, 0, 0, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Started lw 3728 $t2 on Line 1008
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7268:
 Current CPU Blocking $t2
(lw, 3728, $t2, 1, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 2/22

Clock Cycle 7269:
 Current CPU Blocking $t2
(lw, 3728, $t2, 2, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 3/22

Clock Cycle 7270:
 Current CPU Blocking $t2
(lw, 3728, $t2, 3, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 4/22

Clock Cycle 7271:
 Current CPU Blocking $t2
(lw, 3728, $t2, 4, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 5/22

Clock Cycle 7272:
 Current CPU Blocking $t2
(lw, 3728, $t2, 5, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 6/22

Clock Cycle 7273:
 Current CPU Blocking $t2
(lw, 3728, $t2, 6, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 7/22

Clock Cycle 7274:
 Current CPU Blocking $t2
(lw, 3728, $t2, 7, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 8/22

Clock Cycle 7275:
 Current CPU Blocking $t2
(lw, 3728, $t2, 8, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 9/22

Clock Cycle 7276:
 Current CPU Blocking $t2
(lw, 3728, $t2, 9, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 10/22
Memory at 1088 = 3988

Clock Cycle 7277:
 Current CPU Blocking $t2
(lw, 3728, $t2, 10, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 11/22

Clock Cycle 7278:
 Current CPU Blocking $t2
(lw, 3728, $t2, 11, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 12/22

Clock Cycle 7279:
 Current CPU Blocking $t2
(lw, 3728, $t2, 12, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 13/22

Clock Cycle 7280:
 Current CPU Blocking $t2
(lw, 3728, $t2, 13, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 14/22

Clock Cycle 7281:
 Current CPU Blocking $t2
(lw, 3728, $t2, 14, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 15/22

Clock Cycle 7282:
 Current CPU Blocking $t2
(lw, 3728, $t2, 15, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 16/22

Clock Cycle 7283:
 Current CPU Blocking $t2
(lw, 3728, $t2, 16, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 17/22

Clock Cycle 7284:
 Current CPU Blocking $t2
(lw, 3728, $t2, 17, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 18/22

Clock Cycle 7285:
 Current CPU Blocking $t2
(lw, 3728, $t2, 18, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 19/22

Clock Cycle 7286:
 Current CPU Blocking $t2
(lw, 3728, $t2, 19, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 20/22

Clock Cycle 7287:
 Current CPU Blocking $t2
(lw, 3728, $t2, 20, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 21/22

Clock Cycle 7288:
 Current CPU Blocking $t2
(lw, 3728, $t2, 21, 22, 1008, )(sw, 256, 3988, 0, 0, 1007, )
Completed 22/22
$t2 = 7576
Finished Instruction lw 3728 $t2 on Line 1008

Clock Cycle 7289:
 Current CPU Blocking $t2
(sw, 256, 3988, 0, 0, 1007, )
Started sw 256 3988 on Line 1007
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t2,344
$t2 = 7920

Clock Cycle 7290:
 Current CPU Blocking 
(sw, 256, 3988, 1, 12, 1007, )
Completed 2/12
DRAM Request(Write) Issued for sw 2132 5124 on Line 1010

Clock Cycle 7291:
 Current CPU Blocking 
(sw, 256, 3988, 2, 12, 1007, )(sw, 2132, 5124, 0, 0, 1010, )
Completed 3/12
addi$t1,$t3,2940
$t1 = 8064

Clock Cycle 7292:
 Current CPU Blocking 
(sw, 256, 3988, 3, 12, 1007, )(sw, 2132, 5124, 0, 0, 1010, )
Completed 4/12
DRAM Request(Write) Issued for sw 284 5124 on Line 1012

Clock Cycle 7293:
 Current CPU Blocking 
(sw, 256, 3988, 4, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(sw, 2132, 5124, 0, 0, 1010, )
Completed 5/12
addi$t1,$t1,2448
$t1 = 10512

Clock Cycle 7294:
 Current CPU Blocking 
(sw, 256, 3988, 5, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(sw, 2132, 5124, 0, 0, 1010, )
Completed 6/12
addi$t1,$t4,2484
$t1 = 6472

Clock Cycle 7295:
 Current CPU Blocking 
(sw, 256, 3988, 6, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(sw, 2132, 5124, 0, 0, 1010, )
Completed 7/12
DRAM Request(Read) Issued for lw 684 $t3 on Line 1015

Clock Cycle 7296:
 Current CPU Blocking 
(sw, 256, 3988, 7, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )
Completed 8/12
DRAM Request(Read) Issued for lw 2640 $t1 on Line 1016

Clock Cycle 7297:
 Current CPU Blocking 
(sw, 256, 3988, 8, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )
Completed 9/12
DRAM Request(Write) Issued for sw 1884 3640 on Line 1017

Clock Cycle 7298:
 Current CPU Blocking 
(sw, 256, 3988, 9, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(sw, 1884, 3640, 0, 0, 1017, )
Completed 10/12
addi$t0,$t4,1524
$t0 = 5512

Clock Cycle 7299:
 Current CPU Blocking 
(sw, 256, 3988, 10, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(sw, 1884, 3640, 0, 0, 1017, )
Completed 11/12
DRAM Request(Write) Issued for sw 1596 7920 on Line 1019

Clock Cycle 7300:
 Current CPU Blocking 
(sw, 256, 3988, 11, 12, 1007, )(sw, 284, 5124, 0, 0, 1012, )(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 12/12
Finished Instruction sw 256 3988 on Line 1007
addi$t2,$t0,3928
$t2 = 9440

Clock Cycle 7301:
 Current CPU Blocking 
(sw, 284, 5124, 0, 0, 1012, )(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Started sw 284 5124 on Line 1012
Completed 1/2
DRAM Request(Read) Issued for lw 2116 $t0 on Line 1021

Clock Cycle 7302:
 Current CPU Blocking 
(sw, 284, 5124, 1, 2, 1012, )(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )(lw, 2116, $t0, 0, 0, 1021, )
Completed 2/2
Finished Instruction sw 284 5124 on Line 1012

Clock Cycle 7303:
 Current CPU Blocking $t1
(lw, 684, $t3, 0, 0, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )(lw, 2116, $t0, 0, 0, 1021, )
Started lw 684 $t3 on Line 1015
Completed 1/2

Clock Cycle 7304:
 Current CPU Blocking $t1
(lw, 684, $t3, 1, 2, 1015, )(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )(lw, 2116, $t0, 0, 0, 1021, )
Completed 2/2
$t3 = 0
Finished Instruction lw 684 $t3 on Line 1015

Clock Cycle 7305:
 Current CPU Blocking $t1
(sw, 2132, 5124, 0, 0, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Started sw 2132 5124 on Line 1010
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7306:
 Current CPU Blocking $t1
(sw, 2132, 5124, 1, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 2/22

Clock Cycle 7307:
 Current CPU Blocking $t1
(sw, 2132, 5124, 2, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 3/22

Clock Cycle 7308:
 Current CPU Blocking $t1
(sw, 2132, 5124, 3, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 4/22

Clock Cycle 7309:
 Current CPU Blocking $t1
(sw, 2132, 5124, 4, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 5/22

Clock Cycle 7310:
 Current CPU Blocking $t1
(sw, 2132, 5124, 5, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 6/22

Clock Cycle 7311:
 Current CPU Blocking $t1
(sw, 2132, 5124, 6, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 7/22

Clock Cycle 7312:
 Current CPU Blocking $t1
(sw, 2132, 5124, 7, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 8/22

Clock Cycle 7313:
 Current CPU Blocking $t1
(sw, 2132, 5124, 8, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 9/22

Clock Cycle 7314:
 Current CPU Blocking $t1
(sw, 2132, 5124, 9, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 10/22
Memory at 256 = 3988
Memory at 284 = 5124

Clock Cycle 7315:
 Current CPU Blocking $t1
(sw, 2132, 5124, 10, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 11/22

Clock Cycle 7316:
 Current CPU Blocking $t1
(sw, 2132, 5124, 11, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 12/22

Clock Cycle 7317:
 Current CPU Blocking $t1
(sw, 2132, 5124, 12, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 13/22

Clock Cycle 7318:
 Current CPU Blocking $t1
(sw, 2132, 5124, 13, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 14/22

Clock Cycle 7319:
 Current CPU Blocking $t1
(sw, 2132, 5124, 14, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 15/22

Clock Cycle 7320:
 Current CPU Blocking $t1
(sw, 2132, 5124, 15, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 16/22

Clock Cycle 7321:
 Current CPU Blocking $t1
(sw, 2132, 5124, 16, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 17/22

Clock Cycle 7322:
 Current CPU Blocking $t1
(sw, 2132, 5124, 17, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 18/22

Clock Cycle 7323:
 Current CPU Blocking $t1
(sw, 2132, 5124, 18, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 19/22

Clock Cycle 7324:
 Current CPU Blocking $t1
(sw, 2132, 5124, 19, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 20/22

Clock Cycle 7325:
 Current CPU Blocking $t1
(sw, 2132, 5124, 20, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 21/22

Clock Cycle 7326:
 Current CPU Blocking $t1
(sw, 2132, 5124, 21, 22, 1010, )(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 22/22
Finished Instruction sw 2132 5124 on Line 1010

Clock Cycle 7327:
 Current CPU Blocking $t1
(lw, 2640, $t1, 0, 0, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Started lw 2640 $t1 on Line 1016
Completed 1/2

Clock Cycle 7328:
 Current CPU Blocking $t1
(lw, 2640, $t1, 1, 2, 1016, )(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2640 $t1 on Line 1016

Clock Cycle 7329:
 Current CPU Blocking $t1
(lw, 2116, $t0, 0, 0, 1021, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Started lw 2116 $t0 on Line 1021
Completed 1/2
DRAM Request(Write) Issued for sw 2752 0 on Line 1022

Clock Cycle 7330:
 Current CPU Blocking 
(lw, 2116, $t0, 1, 2, 1021, )(sw, 2752, 0, 0, 0, 1022, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )
Completed 2/2
$t0 = 476
Finished Instruction lw 2116 $t0 on Line 1021
DRAM Request(Write) Issued for sw 1976 9440 on Line 1023

Clock Cycle 7331:
 Current CPU Blocking 
(sw, 2752, 0, 0, 0, 1022, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Started sw 2752 0 on Line 1022
Completed 1/2
DRAM Request(Read) Issued for lw 1816 $t2 on Line 1024

Clock Cycle 7332:
 Current CPU Blocking 
(sw, 2752, 0, 1, 2, 1022, )(sw, 1884, 3640, 0, 0, 1017, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )(lw, 1816, $t2, 0, 0, 1024, )
Completed 2/2
Finished Instruction sw 2752 0 on Line 1022

Clock Cycle 7333:
 Current CPU Blocking $t2
(sw, 1884, 3640, 0, 0, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Started sw 1884 3640 on Line 1017
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7334:
 Current CPU Blocking $t2
(sw, 1884, 3640, 1, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 2/22

Clock Cycle 7335:
 Current CPU Blocking $t2
(sw, 1884, 3640, 2, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 3/22

Clock Cycle 7336:
 Current CPU Blocking $t2
(sw, 1884, 3640, 3, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 4/22

Clock Cycle 7337:
 Current CPU Blocking $t2
(sw, 1884, 3640, 4, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 5/22

Clock Cycle 7338:
 Current CPU Blocking $t2
(sw, 1884, 3640, 5, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 6/22

Clock Cycle 7339:
 Current CPU Blocking $t2
(sw, 1884, 3640, 6, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 7/22

Clock Cycle 7340:
 Current CPU Blocking $t2
(sw, 1884, 3640, 7, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 8/22

Clock Cycle 7341:
 Current CPU Blocking $t2
(sw, 1884, 3640, 8, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 9/22

Clock Cycle 7342:
 Current CPU Blocking $t2
(sw, 1884, 3640, 9, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 10/22
Memory at 2132 = 5124

Clock Cycle 7343:
 Current CPU Blocking $t2
(sw, 1884, 3640, 10, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 11/22

Clock Cycle 7344:
 Current CPU Blocking $t2
(sw, 1884, 3640, 11, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 12/22

Clock Cycle 7345:
 Current CPU Blocking $t2
(sw, 1884, 3640, 12, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 13/22

Clock Cycle 7346:
 Current CPU Blocking $t2
(sw, 1884, 3640, 13, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 14/22

Clock Cycle 7347:
 Current CPU Blocking $t2
(sw, 1884, 3640, 14, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 15/22

Clock Cycle 7348:
 Current CPU Blocking $t2
(sw, 1884, 3640, 15, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 16/22

Clock Cycle 7349:
 Current CPU Blocking $t2
(sw, 1884, 3640, 16, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 17/22

Clock Cycle 7350:
 Current CPU Blocking $t2
(sw, 1884, 3640, 17, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 18/22

Clock Cycle 7351:
 Current CPU Blocking $t2
(sw, 1884, 3640, 18, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 19/22

Clock Cycle 7352:
 Current CPU Blocking $t2
(sw, 1884, 3640, 19, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 20/22

Clock Cycle 7353:
 Current CPU Blocking $t2
(sw, 1884, 3640, 20, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 21/22

Clock Cycle 7354:
 Current CPU Blocking $t2
(sw, 1884, 3640, 21, 22, 1017, )(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 22/22
Finished Instruction sw 1884 3640 on Line 1017

Clock Cycle 7355:
 Current CPU Blocking $t2
(lw, 1816, $t2, 0, 0, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Started lw 1816 $t2 on Line 1024
Completed 1/2

Clock Cycle 7356:
 Current CPU Blocking $t2
(lw, 1816, $t2, 1, 2, 1024, )(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1816 $t2 on Line 1024

Clock Cycle 7357:
 Current CPU Blocking $t2
(sw, 1596, 7920, 0, 0, 1019, )(sw, 1976, 9440, 0, 0, 1023, )
Started sw 1596 7920 on Line 1019
Completed 1/2
DRAM Request(Read) Issued for lw 156 $t2 on Line 1025

Clock Cycle 7358:
 Current CPU Blocking 
(sw, 1596, 7920, 1, 2, 1019, )(sw, 1976, 9440, 0, 0, 1023, )(lw, 156, $t2, 0, 0, 1025, )
Completed 2/2
Finished Instruction sw 1596 7920 on Line 1019
DRAM Request(Read) Issued for lw 68 $t0 on Line 1026

Clock Cycle 7359:
 Current CPU Blocking 
(sw, 1976, 9440, 0, 0, 1023, )(lw, 156, $t2, 0, 0, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Started sw 1976 9440 on Line 1023
Completed 1/2

Clock Cycle 7360:
 Current CPU Blocking $t0
(sw, 1976, 9440, 1, 2, 1023, )(lw, 156, $t2, 0, 0, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 2/2
Finished Instruction sw 1976 9440 on Line 1023

Clock Cycle 7361:
 Current CPU Blocking $t0
(lw, 156, $t2, 0, 0, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Started lw 156 $t2 on Line 1025
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7362:
 Current CPU Blocking $t0
(lw, 156, $t2, 1, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 2/22

Clock Cycle 7363:
 Current CPU Blocking $t0
(lw, 156, $t2, 2, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 3/22

Clock Cycle 7364:
 Current CPU Blocking $t0
(lw, 156, $t2, 3, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 4/22

Clock Cycle 7365:
 Current CPU Blocking $t0
(lw, 156, $t2, 4, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 5/22

Clock Cycle 7366:
 Current CPU Blocking $t0
(lw, 156, $t2, 5, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 6/22

Clock Cycle 7367:
 Current CPU Blocking $t0
(lw, 156, $t2, 6, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 7/22

Clock Cycle 7368:
 Current CPU Blocking $t0
(lw, 156, $t2, 7, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 8/22

Clock Cycle 7369:
 Current CPU Blocking $t0
(lw, 156, $t2, 8, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 9/22

Clock Cycle 7370:
 Current CPU Blocking $t0
(lw, 156, $t2, 9, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 10/22
Memory at 1596 = 7920
Memory at 1884 = 3640
Memory at 1976 = 9440

Clock Cycle 7371:
 Current CPU Blocking $t0
(lw, 156, $t2, 10, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 11/22

Clock Cycle 7372:
 Current CPU Blocking $t0
(lw, 156, $t2, 11, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 12/22

Clock Cycle 7373:
 Current CPU Blocking $t0
(lw, 156, $t2, 12, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 13/22

Clock Cycle 7374:
 Current CPU Blocking $t0
(lw, 156, $t2, 13, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 14/22

Clock Cycle 7375:
 Current CPU Blocking $t0
(lw, 156, $t2, 14, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 15/22

Clock Cycle 7376:
 Current CPU Blocking $t0
(lw, 156, $t2, 15, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 16/22

Clock Cycle 7377:
 Current CPU Blocking $t0
(lw, 156, $t2, 16, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 17/22

Clock Cycle 7378:
 Current CPU Blocking $t0
(lw, 156, $t2, 17, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 18/22

Clock Cycle 7379:
 Current CPU Blocking $t0
(lw, 156, $t2, 18, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 19/22

Clock Cycle 7380:
 Current CPU Blocking $t0
(lw, 156, $t2, 19, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 20/22

Clock Cycle 7381:
 Current CPU Blocking $t0
(lw, 156, $t2, 20, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 21/22

Clock Cycle 7382:
 Current CPU Blocking $t0
(lw, 156, $t2, 21, 22, 1025, )(lw, 68, $t0, 0, 0, 1026, )
Completed 22/22
$t2 = 0
Finished Instruction lw 156 $t2 on Line 1025

Clock Cycle 7383:
 Current CPU Blocking $t0
(lw, 68, $t0, 0, 0, 1026, )
Started lw 68 $t0 on Line 1026
Completed 1/2

Clock Cycle 7384:
 Current CPU Blocking $t0
(lw, 68, $t0, 1, 2, 1026, )
Completed 2/2
$t0 = 0
Finished Instruction lw 68 $t0 on Line 1026

Clock Cycle 7385:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 2692 0 on Line 1027

Clock Cycle 7386:
 Current CPU Blocking 
(sw, 2692, 0, 0, 0, 1027, )
Started sw 2692 0 on Line 1027
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1736 $t0 on Line 1028

Clock Cycle 7387:
 Current CPU Blocking 
(sw, 2692, 0, 1, 12, 1027, )(lw, 1736, $t0, 0, 0, 1028, )
Completed 2/12
DRAM Request(Write) Issued for sw 2604 0 on Line 1029

Clock Cycle 7388:
 Current CPU Blocking 
(sw, 2692, 0, 2, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )
Completed 3/12
DRAM Request(Write) Issued for sw 1100 0 on Line 1030

Clock Cycle 7389:
 Current CPU Blocking 
(sw, 2692, 0, 3, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 4/12
addi$t3,$t2,688
$t3 = 688

Clock Cycle 7390:
 Current CPU Blocking 
(sw, 2692, 0, 4, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 5/12

Clock Cycle 7391:
 Current CPU Blocking $t0
(sw, 2692, 0, 5, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 6/12

Clock Cycle 7392:
 Current CPU Blocking $t0
(sw, 2692, 0, 6, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 7/12

Clock Cycle 7393:
 Current CPU Blocking $t0
(sw, 2692, 0, 7, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 8/12

Clock Cycle 7394:
 Current CPU Blocking $t0
(sw, 2692, 0, 8, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 9/12

Clock Cycle 7395:
 Current CPU Blocking $t0
(sw, 2692, 0, 9, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 10/12

Clock Cycle 7396:
 Current CPU Blocking $t0
(sw, 2692, 0, 10, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 11/12

Clock Cycle 7397:
 Current CPU Blocking $t0
(sw, 2692, 0, 11, 12, 1027, )(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 12/12
Finished Instruction sw 2692 0 on Line 1027

Clock Cycle 7398:
 Current CPU Blocking $t0
(sw, 2604, 0, 0, 0, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Started sw 2604 0 on Line 1029
Completed 1/2

Clock Cycle 7399:
 Current CPU Blocking $t0
(sw, 2604, 0, 1, 2, 1029, )(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 2/2
Finished Instruction sw 2604 0 on Line 1029

Clock Cycle 7400:
 Current CPU Blocking $t0
(lw, 1736, $t0, 0, 0, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Started lw 1736 $t0 on Line 1028
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7401:
 Current CPU Blocking $t0
(lw, 1736, $t0, 1, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 2/22

Clock Cycle 7402:
 Current CPU Blocking $t0
(lw, 1736, $t0, 2, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 3/22

Clock Cycle 7403:
 Current CPU Blocking $t0
(lw, 1736, $t0, 3, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 4/22

Clock Cycle 7404:
 Current CPU Blocking $t0
(lw, 1736, $t0, 4, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 5/22

Clock Cycle 7405:
 Current CPU Blocking $t0
(lw, 1736, $t0, 5, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 6/22

Clock Cycle 7406:
 Current CPU Blocking $t0
(lw, 1736, $t0, 6, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 7/22

Clock Cycle 7407:
 Current CPU Blocking $t0
(lw, 1736, $t0, 7, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 8/22

Clock Cycle 7408:
 Current CPU Blocking $t0
(lw, 1736, $t0, 8, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 9/22

Clock Cycle 7409:
 Current CPU Blocking $t0
(lw, 1736, $t0, 9, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 10/22

Clock Cycle 7410:
 Current CPU Blocking $t0
(lw, 1736, $t0, 10, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 11/22

Clock Cycle 7411:
 Current CPU Blocking $t0
(lw, 1736, $t0, 11, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 12/22

Clock Cycle 7412:
 Current CPU Blocking $t0
(lw, 1736, $t0, 12, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 13/22

Clock Cycle 7413:
 Current CPU Blocking $t0
(lw, 1736, $t0, 13, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 14/22

Clock Cycle 7414:
 Current CPU Blocking $t0
(lw, 1736, $t0, 14, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 15/22

Clock Cycle 7415:
 Current CPU Blocking $t0
(lw, 1736, $t0, 15, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 16/22

Clock Cycle 7416:
 Current CPU Blocking $t0
(lw, 1736, $t0, 16, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 17/22

Clock Cycle 7417:
 Current CPU Blocking $t0
(lw, 1736, $t0, 17, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 18/22

Clock Cycle 7418:
 Current CPU Blocking $t0
(lw, 1736, $t0, 18, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 19/22

Clock Cycle 7419:
 Current CPU Blocking $t0
(lw, 1736, $t0, 19, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 20/22

Clock Cycle 7420:
 Current CPU Blocking $t0
(lw, 1736, $t0, 20, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 21/22

Clock Cycle 7421:
 Current CPU Blocking $t0
(lw, 1736, $t0, 21, 22, 1028, )(sw, 1100, 0, 0, 0, 1030, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1736 $t0 on Line 1028

Clock Cycle 7422:
 Current CPU Blocking $t0
(sw, 1100, 0, 0, 0, 1030, )
Started sw 1100 0 on Line 1030
Completed 1/2
DRAM Request(Read) Issued for lw 160 $t0 on Line 1032

Clock Cycle 7423:
 Current CPU Blocking 
(sw, 1100, 0, 1, 2, 1030, )(lw, 160, $t0, 0, 0, 1032, )
Completed 2/2
Finished Instruction sw 1100 0 on Line 1030
DRAM Request(Read) Issued for lw 2564 $t4 on Line 1033

Clock Cycle 7424:
 Current CPU Blocking 
(lw, 160, $t0, 0, 0, 1032, )(lw, 2564, $t4, 0, 0, 1033, )
Started lw 160 $t0 on Line 1032
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 304 $t3 on Line 1034

Clock Cycle 7425:
 Current CPU Blocking 
(lw, 160, $t0, 1, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 2/22

Clock Cycle 7426:
 Current CPU Blocking $t0
(lw, 160, $t0, 2, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 3/22

Clock Cycle 7427:
 Current CPU Blocking $t0
(lw, 160, $t0, 3, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 4/22

Clock Cycle 7428:
 Current CPU Blocking $t0
(lw, 160, $t0, 4, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 5/22

Clock Cycle 7429:
 Current CPU Blocking $t0
(lw, 160, $t0, 5, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 6/22

Clock Cycle 7430:
 Current CPU Blocking $t0
(lw, 160, $t0, 6, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 7/22

Clock Cycle 7431:
 Current CPU Blocking $t0
(lw, 160, $t0, 7, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 8/22

Clock Cycle 7432:
 Current CPU Blocking $t0
(lw, 160, $t0, 8, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 9/22

Clock Cycle 7433:
 Current CPU Blocking $t0
(lw, 160, $t0, 9, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 10/22

Clock Cycle 7434:
 Current CPU Blocking $t0
(lw, 160, $t0, 10, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 11/22

Clock Cycle 7435:
 Current CPU Blocking $t0
(lw, 160, $t0, 11, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 12/22

Clock Cycle 7436:
 Current CPU Blocking $t0
(lw, 160, $t0, 12, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 13/22

Clock Cycle 7437:
 Current CPU Blocking $t0
(lw, 160, $t0, 13, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 14/22

Clock Cycle 7438:
 Current CPU Blocking $t0
(lw, 160, $t0, 14, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 15/22

Clock Cycle 7439:
 Current CPU Blocking $t0
(lw, 160, $t0, 15, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 16/22

Clock Cycle 7440:
 Current CPU Blocking $t0
(lw, 160, $t0, 16, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 17/22

Clock Cycle 7441:
 Current CPU Blocking $t0
(lw, 160, $t0, 17, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 18/22

Clock Cycle 7442:
 Current CPU Blocking $t0
(lw, 160, $t0, 18, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 19/22

Clock Cycle 7443:
 Current CPU Blocking $t0
(lw, 160, $t0, 19, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 20/22

Clock Cycle 7444:
 Current CPU Blocking $t0
(lw, 160, $t0, 20, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 21/22

Clock Cycle 7445:
 Current CPU Blocking $t0
(lw, 160, $t0, 21, 22, 1032, )(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 22/22
$t0 = 0
Finished Instruction lw 160 $t0 on Line 1032

Clock Cycle 7446:
 Current CPU Blocking $t0
(lw, 304, $t3, 0, 0, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Started lw 304 $t3 on Line 1034
Completed 1/2
addi$t0,$t0,1144
$t0 = 1144

Clock Cycle 7447:
 Current CPU Blocking 
(lw, 304, $t3, 1, 2, 1034, )(lw, 2564, $t4, 0, 0, 1033, )
Completed 2/2
$t3 = 0
Finished Instruction lw 304 $t3 on Line 1034
DRAM Request(Write) Issued for sw 3436 0 on Line 1036

Clock Cycle 7448:
 Current CPU Blocking 
(lw, 2564, $t4, 0, 0, 1033, )(sw, 3436, 0, 0, 0, 1036, )
Started lw 2564 $t4 on Line 1033
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2244 $t0 on Line 1037

Clock Cycle 7449:
 Current CPU Blocking 
(lw, 2564, $t4, 1, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 2/12

Clock Cycle 7450:
 Current CPU Blocking $t4
(lw, 2564, $t4, 2, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 3/12

Clock Cycle 7451:
 Current CPU Blocking $t4
(lw, 2564, $t4, 3, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 4/12

Clock Cycle 7452:
 Current CPU Blocking $t4
(lw, 2564, $t4, 4, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 5/12

Clock Cycle 7453:
 Current CPU Blocking $t4
(lw, 2564, $t4, 5, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 6/12

Clock Cycle 7454:
 Current CPU Blocking $t4
(lw, 2564, $t4, 6, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 7/12

Clock Cycle 7455:
 Current CPU Blocking $t4
(lw, 2564, $t4, 7, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 8/12

Clock Cycle 7456:
 Current CPU Blocking $t4
(lw, 2564, $t4, 8, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 9/12

Clock Cycle 7457:
 Current CPU Blocking $t4
(lw, 2564, $t4, 9, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 10/12

Clock Cycle 7458:
 Current CPU Blocking $t4
(lw, 2564, $t4, 10, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 11/12

Clock Cycle 7459:
 Current CPU Blocking $t4
(lw, 2564, $t4, 11, 12, 1033, )(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2564 $t4 on Line 1033

Clock Cycle 7460:
 Current CPU Blocking $t4
(lw, 2244, $t0, 0, 0, 1037, )(sw, 3436, 0, 0, 0, 1036, )
Started lw 2244 $t0 on Line 1037
Completed 1/2
DRAM Request(Write) Issued for sw 3248 0 on Line 1038

Clock Cycle 7461:
 Current CPU Blocking 
(lw, 2244, $t0, 1, 2, 1037, )(sw, 3436, 0, 0, 0, 1036, )(sw, 3248, 0, 0, 0, 1038, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2244 $t0 on Line 1037
DRAM Request(Read) Issued for lw 2380 $t4 on Line 1039

Clock Cycle 7462:
 Current CPU Blocking 
(sw, 3436, 0, 0, 0, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Started sw 3436 0 on Line 1036
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 7463:
 Current CPU Blocking $t4
(sw, 3436, 0, 1, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 2/12

Clock Cycle 7464:
 Current CPU Blocking $t4
(sw, 3436, 0, 2, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 3/12

Clock Cycle 7465:
 Current CPU Blocking $t4
(sw, 3436, 0, 3, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 4/12

Clock Cycle 7466:
 Current CPU Blocking $t4
(sw, 3436, 0, 4, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 5/12

Clock Cycle 7467:
 Current CPU Blocking $t4
(sw, 3436, 0, 5, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 6/12

Clock Cycle 7468:
 Current CPU Blocking $t4
(sw, 3436, 0, 6, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 7/12

Clock Cycle 7469:
 Current CPU Blocking $t4
(sw, 3436, 0, 7, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 8/12

Clock Cycle 7470:
 Current CPU Blocking $t4
(sw, 3436, 0, 8, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 9/12

Clock Cycle 7471:
 Current CPU Blocking $t4
(sw, 3436, 0, 9, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 10/12

Clock Cycle 7472:
 Current CPU Blocking $t4
(sw, 3436, 0, 10, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 11/12

Clock Cycle 7473:
 Current CPU Blocking $t4
(sw, 3436, 0, 11, 12, 1036, )(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 12/12
Finished Instruction sw 3436 0 on Line 1036

Clock Cycle 7474:
 Current CPU Blocking $t4
(sw, 3248, 0, 0, 0, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Started sw 3248 0 on Line 1038
Completed 1/2

Clock Cycle 7475:
 Current CPU Blocking $t4
(sw, 3248, 0, 1, 2, 1038, )(lw, 2380, $t4, 0, 0, 1039, )
Completed 2/2
Finished Instruction sw 3248 0 on Line 1038

Clock Cycle 7476:
 Current CPU Blocking $t4
(lw, 2380, $t4, 0, 0, 1039, )
Started lw 2380 $t4 on Line 1039
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7477:
 Current CPU Blocking $t4
(lw, 2380, $t4, 1, 22, 1039, )
Completed 2/22

Clock Cycle 7478:
 Current CPU Blocking $t4
(lw, 2380, $t4, 2, 22, 1039, )
Completed 3/22

Clock Cycle 7479:
 Current CPU Blocking $t4
(lw, 2380, $t4, 3, 22, 1039, )
Completed 4/22

Clock Cycle 7480:
 Current CPU Blocking $t4
(lw, 2380, $t4, 4, 22, 1039, )
Completed 5/22

Clock Cycle 7481:
 Current CPU Blocking $t4
(lw, 2380, $t4, 5, 22, 1039, )
Completed 6/22

Clock Cycle 7482:
 Current CPU Blocking $t4
(lw, 2380, $t4, 6, 22, 1039, )
Completed 7/22

Clock Cycle 7483:
 Current CPU Blocking $t4
(lw, 2380, $t4, 7, 22, 1039, )
Completed 8/22

Clock Cycle 7484:
 Current CPU Blocking $t4
(lw, 2380, $t4, 8, 22, 1039, )
Completed 9/22

Clock Cycle 7485:
 Current CPU Blocking $t4
(lw, 2380, $t4, 9, 22, 1039, )
Completed 10/22

Clock Cycle 7486:
 Current CPU Blocking $t4
(lw, 2380, $t4, 10, 22, 1039, )
Completed 11/22

Clock Cycle 7487:
 Current CPU Blocking $t4
(lw, 2380, $t4, 11, 22, 1039, )
Completed 12/22

Clock Cycle 7488:
 Current CPU Blocking $t4
(lw, 2380, $t4, 12, 22, 1039, )
Completed 13/22

Clock Cycle 7489:
 Current CPU Blocking $t4
(lw, 2380, $t4, 13, 22, 1039, )
Completed 14/22

Clock Cycle 7490:
 Current CPU Blocking $t4
(lw, 2380, $t4, 14, 22, 1039, )
Completed 15/22

Clock Cycle 7491:
 Current CPU Blocking $t4
(lw, 2380, $t4, 15, 22, 1039, )
Completed 16/22

Clock Cycle 7492:
 Current CPU Blocking $t4
(lw, 2380, $t4, 16, 22, 1039, )
Completed 17/22

Clock Cycle 7493:
 Current CPU Blocking $t4
(lw, 2380, $t4, 17, 22, 1039, )
Completed 18/22

Clock Cycle 7494:
 Current CPU Blocking $t4
(lw, 2380, $t4, 18, 22, 1039, )
Completed 19/22

Clock Cycle 7495:
 Current CPU Blocking $t4
(lw, 2380, $t4, 19, 22, 1039, )
Completed 20/22

Clock Cycle 7496:
 Current CPU Blocking $t4
(lw, 2380, $t4, 20, 22, 1039, )
Completed 21/22

Clock Cycle 7497:
 Current CPU Blocking $t4
(lw, 2380, $t4, 21, 22, 1039, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2380 $t4 on Line 1039

Clock Cycle 7498:
 Current CPU Blocking $t4

addi$t1,$t4,92
$t1 = 92

Clock Cycle 7499:
 Current CPU Blocking 

addi$t0,$t1,2192
$t0 = 2284

Clock Cycle 7500:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1616 0 on Line 1042

Clock Cycle 7501:
 Current CPU Blocking 
(sw, 1616, 0, 0, 0, 1042, )
Started sw 1616 0 on Line 1042
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1864 0 on Line 1043

Clock Cycle 7502:
 Current CPU Blocking 
(sw, 1616, 0, 1, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )
Completed 2/12
DRAM Request(Write) Issued for sw 3608 0 on Line 1044

Clock Cycle 7503:
 Current CPU Blocking 
(sw, 1616, 0, 2, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 3608, 0, 0, 0, 1044, )
Completed 3/12
DRAM Request(Write) Issued for sw 2572 0 on Line 1045

Clock Cycle 7504:
 Current CPU Blocking 
(sw, 1616, 0, 3, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )
Completed 4/12
addi$t4,$t2,3280
$t4 = 3280

Clock Cycle 7505:
 Current CPU Blocking 
(sw, 1616, 0, 4, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )
Completed 5/12
DRAM Request(Write) Issued for sw 1692 0 on Line 1047

Clock Cycle 7506:
 Current CPU Blocking 
(sw, 1616, 0, 5, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )
Completed 6/12
addi$t1,$t2,2004
$t1 = 2004

Clock Cycle 7507:
 Current CPU Blocking 
(sw, 1616, 0, 6, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )
Completed 7/12
DRAM Request(Write) Issued for sw 2852 2284 on Line 1049

Clock Cycle 7508:
 Current CPU Blocking 
(sw, 1616, 0, 7, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )
Completed 8/12
DRAM Request(Write) Issued for sw 1944 2284 on Line 1050

Clock Cycle 7509:
 Current CPU Blocking 
(sw, 1616, 0, 8, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )
Completed 9/12
DRAM Request(Write) Issued for sw 676 2004 on Line 1051

Clock Cycle 7510:
 Current CPU Blocking 
(sw, 1616, 0, 9, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 10/12
DRAM Request(Read) Issued for lw 3960 $t4 on Line 1052

Clock Cycle 7511:
 Current CPU Blocking 
(sw, 1616, 0, 10, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Completed 11/12

Clock Cycle 7512:
 Current CPU Blocking $t4
(sw, 1616, 0, 11, 12, 1042, )(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Completed 12/12
Finished Instruction sw 1616 0 on Line 1042

Clock Cycle 7513:
 Current CPU Blocking $t4
(sw, 1864, 0, 0, 0, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Started sw 1864 0 on Line 1043
Completed 1/2

Clock Cycle 7514:
 Current CPU Blocking $t4
(sw, 1864, 0, 1, 2, 1043, )(sw, 1692, 0, 0, 0, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Completed 2/2
Finished Instruction sw 1864 0 on Line 1043

Clock Cycle 7515:
 Current CPU Blocking $t4
(sw, 1692, 0, 0, 0, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Started sw 1692 0 on Line 1047
Completed 1/2

Clock Cycle 7516:
 Current CPU Blocking $t4
(sw, 1692, 0, 1, 2, 1047, )(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Completed 2/2
Finished Instruction sw 1692 0 on Line 1047

Clock Cycle 7517:
 Current CPU Blocking $t4
(sw, 1944, 2284, 0, 0, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Started sw 1944 2284 on Line 1050
Completed 1/2

Clock Cycle 7518:
 Current CPU Blocking $t4
(sw, 1944, 2284, 1, 2, 1050, )(sw, 3608, 0, 0, 0, 1044, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 3960, $t4, 0, 0, 1052, )
Completed 2/2
Finished Instruction sw 1944 2284 on Line 1050

Clock Cycle 7519:
 Current CPU Blocking $t4
(sw, 3608, 0, 0, 0, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Started sw 3608 0 on Line 1044
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7520:
 Current CPU Blocking $t4
(sw, 3608, 0, 1, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 2/22

Clock Cycle 7521:
 Current CPU Blocking $t4
(sw, 3608, 0, 2, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 3/22

Clock Cycle 7522:
 Current CPU Blocking $t4
(sw, 3608, 0, 3, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 4/22

Clock Cycle 7523:
 Current CPU Blocking $t4
(sw, 3608, 0, 4, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 5/22

Clock Cycle 7524:
 Current CPU Blocking $t4
(sw, 3608, 0, 5, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 6/22

Clock Cycle 7525:
 Current CPU Blocking $t4
(sw, 3608, 0, 6, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 7/22

Clock Cycle 7526:
 Current CPU Blocking $t4
(sw, 3608, 0, 7, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 8/22

Clock Cycle 7527:
 Current CPU Blocking $t4
(sw, 3608, 0, 8, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 9/22

Clock Cycle 7528:
 Current CPU Blocking $t4
(sw, 3608, 0, 9, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 10/22
Memory at 1944 = 2284

Clock Cycle 7529:
 Current CPU Blocking $t4
(sw, 3608, 0, 10, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 11/22

Clock Cycle 7530:
 Current CPU Blocking $t4
(sw, 3608, 0, 11, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 12/22

Clock Cycle 7531:
 Current CPU Blocking $t4
(sw, 3608, 0, 12, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 13/22

Clock Cycle 7532:
 Current CPU Blocking $t4
(sw, 3608, 0, 13, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 14/22

Clock Cycle 7533:
 Current CPU Blocking $t4
(sw, 3608, 0, 14, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 15/22

Clock Cycle 7534:
 Current CPU Blocking $t4
(sw, 3608, 0, 15, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 16/22

Clock Cycle 7535:
 Current CPU Blocking $t4
(sw, 3608, 0, 16, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 17/22

Clock Cycle 7536:
 Current CPU Blocking $t4
(sw, 3608, 0, 17, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 18/22

Clock Cycle 7537:
 Current CPU Blocking $t4
(sw, 3608, 0, 18, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 19/22

Clock Cycle 7538:
 Current CPU Blocking $t4
(sw, 3608, 0, 19, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 20/22

Clock Cycle 7539:
 Current CPU Blocking $t4
(sw, 3608, 0, 20, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 21/22

Clock Cycle 7540:
 Current CPU Blocking $t4
(sw, 3608, 0, 21, 22, 1044, )(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 22/22
Finished Instruction sw 3608 0 on Line 1044

Clock Cycle 7541:
 Current CPU Blocking $t4
(lw, 3960, $t4, 0, 0, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Started lw 3960 $t4 on Line 1052
Completed 1/2

Clock Cycle 7542:
 Current CPU Blocking $t4
(lw, 3960, $t4, 1, 2, 1052, )(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3960 $t4 on Line 1052

Clock Cycle 7543:
 Current CPU Blocking $t4
(sw, 2572, 0, 0, 0, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Started sw 2572 0 on Line 1045
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t4,$t1,2820
$t4 = 4824

Clock Cycle 7544:
 Current CPU Blocking 
(sw, 2572, 0, 1, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 2/22
addi$t2,$t3,512
$t2 = 512

Clock Cycle 7545:
 Current CPU Blocking 
(sw, 2572, 0, 2, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )
Completed 3/22
DRAM Request(Read) Issued for lw 1128 $t2 on Line 1055

Clock Cycle 7546:
 Current CPU Blocking 
(sw, 2572, 0, 3, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(sw, 676, 2004, 0, 0, 1051, )(lw, 1128, $t2, 0, 0, 1055, )
Completed 4/22

Clock Cycle 7547:
 Current CPU Blocking $t2
(sw, 2572, 0, 4, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 5/22

Clock Cycle 7548:
 Current CPU Blocking $t2
(sw, 2572, 0, 5, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 6/22

Clock Cycle 7549:
 Current CPU Blocking $t2
(sw, 2572, 0, 6, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 7/22

Clock Cycle 7550:
 Current CPU Blocking $t2
(sw, 2572, 0, 7, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 8/22

Clock Cycle 7551:
 Current CPU Blocking $t2
(sw, 2572, 0, 8, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 9/22

Clock Cycle 7552:
 Current CPU Blocking $t2
(sw, 2572, 0, 9, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 10/22

Clock Cycle 7553:
 Current CPU Blocking $t2
(sw, 2572, 0, 10, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 11/22

Clock Cycle 7554:
 Current CPU Blocking $t2
(sw, 2572, 0, 11, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 12/22

Clock Cycle 7555:
 Current CPU Blocking $t2
(sw, 2572, 0, 12, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 13/22

Clock Cycle 7556:
 Current CPU Blocking $t2
(sw, 2572, 0, 13, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 14/22

Clock Cycle 7557:
 Current CPU Blocking $t2
(sw, 2572, 0, 14, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 15/22

Clock Cycle 7558:
 Current CPU Blocking $t2
(sw, 2572, 0, 15, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 16/22

Clock Cycle 7559:
 Current CPU Blocking $t2
(sw, 2572, 0, 16, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 17/22

Clock Cycle 7560:
 Current CPU Blocking $t2
(sw, 2572, 0, 17, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 18/22

Clock Cycle 7561:
 Current CPU Blocking $t2
(sw, 2572, 0, 18, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 19/22

Clock Cycle 7562:
 Current CPU Blocking $t2
(sw, 2572, 0, 19, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 20/22

Clock Cycle 7563:
 Current CPU Blocking $t2
(sw, 2572, 0, 20, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 21/22

Clock Cycle 7564:
 Current CPU Blocking $t2
(sw, 2572, 0, 21, 22, 1045, )(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 22/22
Finished Instruction sw 2572 0 on Line 1045

Clock Cycle 7565:
 Current CPU Blocking $t2
(sw, 2852, 2284, 0, 0, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Started sw 2852 2284 on Line 1049
Completed 1/2

Clock Cycle 7566:
 Current CPU Blocking $t2
(sw, 2852, 2284, 1, 2, 1049, )(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 2/2
Finished Instruction sw 2852 2284 on Line 1049

Clock Cycle 7567:
 Current CPU Blocking $t2
(lw, 1128, $t2, 0, 0, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Started lw 1128 $t2 on Line 1055
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7568:
 Current CPU Blocking $t2
(lw, 1128, $t2, 1, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 2/22

Clock Cycle 7569:
 Current CPU Blocking $t2
(lw, 1128, $t2, 2, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 3/22

Clock Cycle 7570:
 Current CPU Blocking $t2
(lw, 1128, $t2, 3, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 4/22

Clock Cycle 7571:
 Current CPU Blocking $t2
(lw, 1128, $t2, 4, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 5/22

Clock Cycle 7572:
 Current CPU Blocking $t2
(lw, 1128, $t2, 5, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 6/22

Clock Cycle 7573:
 Current CPU Blocking $t2
(lw, 1128, $t2, 6, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 7/22

Clock Cycle 7574:
 Current CPU Blocking $t2
(lw, 1128, $t2, 7, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 8/22

Clock Cycle 7575:
 Current CPU Blocking $t2
(lw, 1128, $t2, 8, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 9/22

Clock Cycle 7576:
 Current CPU Blocking $t2
(lw, 1128, $t2, 9, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 10/22
Memory at 2572 = 0
Memory at 2852 = 2284

Clock Cycle 7577:
 Current CPU Blocking $t2
(lw, 1128, $t2, 10, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 11/22

Clock Cycle 7578:
 Current CPU Blocking $t2
(lw, 1128, $t2, 11, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 12/22

Clock Cycle 7579:
 Current CPU Blocking $t2
(lw, 1128, $t2, 12, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 13/22

Clock Cycle 7580:
 Current CPU Blocking $t2
(lw, 1128, $t2, 13, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 14/22

Clock Cycle 7581:
 Current CPU Blocking $t2
(lw, 1128, $t2, 14, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 15/22

Clock Cycle 7582:
 Current CPU Blocking $t2
(lw, 1128, $t2, 15, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 16/22

Clock Cycle 7583:
 Current CPU Blocking $t2
(lw, 1128, $t2, 16, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 17/22

Clock Cycle 7584:
 Current CPU Blocking $t2
(lw, 1128, $t2, 17, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 18/22

Clock Cycle 7585:
 Current CPU Blocking $t2
(lw, 1128, $t2, 18, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 19/22

Clock Cycle 7586:
 Current CPU Blocking $t2
(lw, 1128, $t2, 19, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 20/22

Clock Cycle 7587:
 Current CPU Blocking $t2
(lw, 1128, $t2, 20, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 21/22

Clock Cycle 7588:
 Current CPU Blocking $t2
(lw, 1128, $t2, 21, 22, 1055, )(sw, 676, 2004, 0, 0, 1051, )
Completed 22/22
$t2 = 3424
Finished Instruction lw 1128 $t2 on Line 1055

Clock Cycle 7589:
 Current CPU Blocking $t2
(sw, 676, 2004, 0, 0, 1051, )
Started sw 676 2004 on Line 1051
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 24 3424 on Line 1056

Clock Cycle 7590:
 Current CPU Blocking 
(sw, 676, 2004, 1, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )
Completed 2/12
addi$t4,$t4,200
$t4 = 5024

Clock Cycle 7591:
 Current CPU Blocking 
(sw, 676, 2004, 2, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )
Completed 3/12
DRAM Request(Read) Issued for lw 2664 $t2 on Line 1058

Clock Cycle 7592:
 Current CPU Blocking 
(sw, 676, 2004, 3, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 4/12

Clock Cycle 7593:
 Current CPU Blocking $t2
(sw, 676, 2004, 4, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 5/12

Clock Cycle 7594:
 Current CPU Blocking $t2
(sw, 676, 2004, 5, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 6/12

Clock Cycle 7595:
 Current CPU Blocking $t2
(sw, 676, 2004, 6, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 7/12

Clock Cycle 7596:
 Current CPU Blocking $t2
(sw, 676, 2004, 7, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 8/12

Clock Cycle 7597:
 Current CPU Blocking $t2
(sw, 676, 2004, 8, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 9/12

Clock Cycle 7598:
 Current CPU Blocking $t2
(sw, 676, 2004, 9, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 10/12

Clock Cycle 7599:
 Current CPU Blocking $t2
(sw, 676, 2004, 10, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 11/12

Clock Cycle 7600:
 Current CPU Blocking $t2
(sw, 676, 2004, 11, 12, 1051, )(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 12/12
Finished Instruction sw 676 2004 on Line 1051

Clock Cycle 7601:
 Current CPU Blocking $t2
(sw, 24, 3424, 0, 0, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Started sw 24 3424 on Line 1056
Completed 1/2

Clock Cycle 7602:
 Current CPU Blocking $t2
(sw, 24, 3424, 1, 2, 1056, )(lw, 2664, $t2, 0, 0, 1058, )
Completed 2/2
Finished Instruction sw 24 3424 on Line 1056

Clock Cycle 7603:
 Current CPU Blocking $t2
(lw, 2664, $t2, 0, 0, 1058, )
Started lw 2664 $t2 on Line 1058
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7604:
 Current CPU Blocking $t2
(lw, 2664, $t2, 1, 22, 1058, )
Completed 2/22

Clock Cycle 7605:
 Current CPU Blocking $t2
(lw, 2664, $t2, 2, 22, 1058, )
Completed 3/22

Clock Cycle 7606:
 Current CPU Blocking $t2
(lw, 2664, $t2, 3, 22, 1058, )
Completed 4/22

Clock Cycle 7607:
 Current CPU Blocking $t2
(lw, 2664, $t2, 4, 22, 1058, )
Completed 5/22

Clock Cycle 7608:
 Current CPU Blocking $t2
(lw, 2664, $t2, 5, 22, 1058, )
Completed 6/22

Clock Cycle 7609:
 Current CPU Blocking $t2
(lw, 2664, $t2, 6, 22, 1058, )
Completed 7/22

Clock Cycle 7610:
 Current CPU Blocking $t2
(lw, 2664, $t2, 7, 22, 1058, )
Completed 8/22

Clock Cycle 7611:
 Current CPU Blocking $t2
(lw, 2664, $t2, 8, 22, 1058, )
Completed 9/22

Clock Cycle 7612:
 Current CPU Blocking $t2
(lw, 2664, $t2, 9, 22, 1058, )
Completed 10/22
Memory at 24 = 3424
Memory at 676 = 2004

Clock Cycle 7613:
 Current CPU Blocking $t2
(lw, 2664, $t2, 10, 22, 1058, )
Completed 11/22

Clock Cycle 7614:
 Current CPU Blocking $t2
(lw, 2664, $t2, 11, 22, 1058, )
Completed 12/22

Clock Cycle 7615:
 Current CPU Blocking $t2
(lw, 2664, $t2, 12, 22, 1058, )
Completed 13/22

Clock Cycle 7616:
 Current CPU Blocking $t2
(lw, 2664, $t2, 13, 22, 1058, )
Completed 14/22

Clock Cycle 7617:
 Current CPU Blocking $t2
(lw, 2664, $t2, 14, 22, 1058, )
Completed 15/22

Clock Cycle 7618:
 Current CPU Blocking $t2
(lw, 2664, $t2, 15, 22, 1058, )
Completed 16/22

Clock Cycle 7619:
 Current CPU Blocking $t2
(lw, 2664, $t2, 16, 22, 1058, )
Completed 17/22

Clock Cycle 7620:
 Current CPU Blocking $t2
(lw, 2664, $t2, 17, 22, 1058, )
Completed 18/22

Clock Cycle 7621:
 Current CPU Blocking $t2
(lw, 2664, $t2, 18, 22, 1058, )
Completed 19/22

Clock Cycle 7622:
 Current CPU Blocking $t2
(lw, 2664, $t2, 19, 22, 1058, )
Completed 20/22

Clock Cycle 7623:
 Current CPU Blocking $t2
(lw, 2664, $t2, 20, 22, 1058, )
Completed 21/22

Clock Cycle 7624:
 Current CPU Blocking $t2
(lw, 2664, $t2, 21, 22, 1058, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2664 $t2 on Line 1058

Clock Cycle 7625:
 Current CPU Blocking $t2

addi$t2,$t4,1072
$t2 = 6096

Clock Cycle 7626:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2232 0 on Line 1060

Clock Cycle 7627:
 Current CPU Blocking 
(sw, 2232, 0, 0, 0, 1060, )
Started sw 2232 0 on Line 1060
Completed 1/2
addi$t3,$t2,468
$t3 = 6564

Clock Cycle 7628:
 Current CPU Blocking 
(sw, 2232, 0, 1, 2, 1060, )
Completed 2/2
Finished Instruction sw 2232 0 on Line 1060
DRAM Request(Write) Issued for sw 2048 6564 on Line 1062

Clock Cycle 7629:
 Current CPU Blocking 
(sw, 2048, 6564, 0, 0, 1062, )
Started sw 2048 6564 on Line 1062
Completed 1/2
DRAM Request(Write) Issued for sw 1736 2284 on Line 1063

Clock Cycle 7630:
 Current CPU Blocking 
(sw, 2048, 6564, 1, 2, 1062, )(sw, 1736, 2284, 0, 0, 1063, )
Completed 2/2
Finished Instruction sw 2048 6564 on Line 1062
DRAM Request(Read) Issued for lw 1004 $t4 on Line 1064

Clock Cycle 7631:
 Current CPU Blocking 
(sw, 1736, 2284, 0, 0, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Started sw 1736 2284 on Line 1063
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7632:
 Current CPU Blocking $t4
(sw, 1736, 2284, 1, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 2/22

Clock Cycle 7633:
 Current CPU Blocking $t4
(sw, 1736, 2284, 2, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 3/22

Clock Cycle 7634:
 Current CPU Blocking $t4
(sw, 1736, 2284, 3, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 4/22

Clock Cycle 7635:
 Current CPU Blocking $t4
(sw, 1736, 2284, 4, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 5/22

Clock Cycle 7636:
 Current CPU Blocking $t4
(sw, 1736, 2284, 5, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 6/22

Clock Cycle 7637:
 Current CPU Blocking $t4
(sw, 1736, 2284, 6, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 7/22

Clock Cycle 7638:
 Current CPU Blocking $t4
(sw, 1736, 2284, 7, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 8/22

Clock Cycle 7639:
 Current CPU Blocking $t4
(sw, 1736, 2284, 8, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 9/22

Clock Cycle 7640:
 Current CPU Blocking $t4
(sw, 1736, 2284, 9, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 10/22
Memory at 2048 = 6564
Memory at 2232 = 0

Clock Cycle 7641:
 Current CPU Blocking $t4
(sw, 1736, 2284, 10, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 11/22

Clock Cycle 7642:
 Current CPU Blocking $t4
(sw, 1736, 2284, 11, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 12/22

Clock Cycle 7643:
 Current CPU Blocking $t4
(sw, 1736, 2284, 12, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 13/22

Clock Cycle 7644:
 Current CPU Blocking $t4
(sw, 1736, 2284, 13, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 14/22

Clock Cycle 7645:
 Current CPU Blocking $t4
(sw, 1736, 2284, 14, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 15/22

Clock Cycle 7646:
 Current CPU Blocking $t4
(sw, 1736, 2284, 15, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 16/22

Clock Cycle 7647:
 Current CPU Blocking $t4
(sw, 1736, 2284, 16, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 17/22

Clock Cycle 7648:
 Current CPU Blocking $t4
(sw, 1736, 2284, 17, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 18/22

Clock Cycle 7649:
 Current CPU Blocking $t4
(sw, 1736, 2284, 18, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 19/22

Clock Cycle 7650:
 Current CPU Blocking $t4
(sw, 1736, 2284, 19, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 20/22

Clock Cycle 7651:
 Current CPU Blocking $t4
(sw, 1736, 2284, 20, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 21/22

Clock Cycle 7652:
 Current CPU Blocking $t4
(sw, 1736, 2284, 21, 22, 1063, )(lw, 1004, $t4, 0, 0, 1064, )
Completed 22/22
Finished Instruction sw 1736 2284 on Line 1063

Clock Cycle 7653:
 Current CPU Blocking $t4
(lw, 1004, $t4, 0, 0, 1064, )
Started lw 1004 $t4 on Line 1064
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 7654:
 Current CPU Blocking $t4
(lw, 1004, $t4, 1, 22, 1064, )
Completed 2/22

Clock Cycle 7655:
 Current CPU Blocking $t4
(lw, 1004, $t4, 2, 22, 1064, )
Completed 3/22

Clock Cycle 7656:
 Current CPU Blocking $t4
(lw, 1004, $t4, 3, 22, 1064, )
Completed 4/22

Clock Cycle 7657:
 Current CPU Blocking $t4
(lw, 1004, $t4, 4, 22, 1064, )
Completed 5/22

Clock Cycle 7658:
 Current CPU Blocking $t4
(lw, 1004, $t4, 5, 22, 1064, )
Completed 6/22

Clock Cycle 7659:
 Current CPU Blocking $t4
(lw, 1004, $t4, 6, 22, 1064, )
Completed 7/22

Clock Cycle 7660:
 Current CPU Blocking $t4
(lw, 1004, $t4, 7, 22, 1064, )
Completed 8/22

Clock Cycle 7661:
 Current CPU Blocking $t4
(lw, 1004, $t4, 8, 22, 1064, )
Completed 9/22

Clock Cycle 7662:
 Current CPU Blocking $t4
(lw, 1004, $t4, 9, 22, 1064, )
Completed 10/22
Memory at 1736 = 2284

Clock Cycle 7663:
 Current CPU Blocking $t4
(lw, 1004, $t4, 10, 22, 1064, )
Completed 11/22

Clock Cycle 7664:
 Current CPU Blocking $t4
(lw, 1004, $t4, 11, 22, 1064, )
Completed 12/22

Clock Cycle 7665:
 Current CPU Blocking $t4
(lw, 1004, $t4, 12, 22, 1064, )
Completed 13/22

Clock Cycle 7666:
 Current CPU Blocking $t4
(lw, 1004, $t4, 13, 22, 1064, )
Completed 14/22

Clock Cycle 7667:
 Current CPU Blocking $t4
(lw, 1004, $t4, 14, 22, 1064, )
Completed 15/22

Clock Cycle 7668:
 Current CPU Blocking $t4
(lw, 1004, $t4, 15, 22, 1064, )
Completed 16/22

Clock Cycle 7669:
 Current CPU Blocking $t4
(lw, 1004, $t4, 16, 22, 1064, )
Completed 17/22

Clock Cycle 7670:
 Current CPU Blocking $t4
(lw, 1004, $t4, 17, 22, 1064, )
Completed 18/22

Clock Cycle 7671:
 Current CPU Blocking $t4
(lw, 1004, $t4, 18, 22, 1064, )
Completed 19/22

Clock Cycle 7672:
 Current CPU Blocking $t4
(lw, 1004, $t4, 19, 22, 1064, )
Completed 20/22

Clock Cycle 7673:
 Current CPU Blocking $t4
(lw, 1004, $t4, 20, 22, 1064, )
Completed 21/22

Clock Cycle 7674:
 Current CPU Blocking $t4
(lw, 1004, $t4, 21, 22, 1064, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1004 $t4 on Line 1064

Clock Cycle 7675:
 Current CPU Blocking $t4

DRAM Request(Read) Issued for lw 2944 $t4 on Line 1065

Clock Cycle 7676:
 Current CPU Blocking 
(lw, 2944, $t4, 0, 0, 1065, )
Started lw 2944 $t4 on Line 1065
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 7677:
 Current CPU Blocking $t4
(lw, 2944, $t4, 1, 12, 1065, )
Completed 2/12

Clock Cycle 7678:
 Current CPU Blocking $t4
(lw, 2944, $t4, 2, 12, 1065, )
Completed 3/12

Clock Cycle 7679:
 Current CPU Blocking $t4
(lw, 2944, $t4, 3, 12, 1065, )
Completed 4/12

Clock Cycle 7680:
 Current CPU Blocking $t4
(lw, 2944, $t4, 4, 12, 1065, )
Completed 5/12

Clock Cycle 7681:
 Current CPU Blocking $t4
(lw, 2944, $t4, 5, 12, 1065, )
Completed 6/12

Clock Cycle 7682:
 Current CPU Blocking $t4
(lw, 2944, $t4, 6, 12, 1065, )
Completed 7/12

Clock Cycle 7683:
 Current CPU Blocking $t4
(lw, 2944, $t4, 7, 12, 1065, )
Completed 8/12

Clock Cycle 7684:
 Current CPU Blocking $t4
(lw, 2944, $t4, 8, 12, 1065, )
Completed 9/12

Clock Cycle 7685:
 Current CPU Blocking $t4
(lw, 2944, $t4, 9, 12, 1065, )
Completed 10/12

Clock Cycle 7686:
 Current CPU Blocking $t4
(lw, 2944, $t4, 10, 12, 1065, )
Completed 11/12

Clock Cycle 7687:
 Current CPU Blocking $t4
(lw, 2944, $t4, 11, 12, 1065, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2944 $t4 on Line 1065

Clock Cycle 7688:
 Current CPU Blocking $t4

DRAM Request(Write) Issued for sw 3200 0 on Line 1066

Clock Cycle 7689:
 Current CPU Blocking 
(sw, 3200, 0, 0, 0, 1066, )
Started sw 3200 0 on Line 1066
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 756 6564 on Line 1067

Clock Cycle 7690:
 Current CPU Blocking 
(sw, 3200, 0, 1, 12, 1066, )(sw, 756, 6564, 0, 0, 1067, )
Completed 2/12
addi$t1,$t3,3176
$t1 = 9740

Clock Cycle 7691:
 Current CPU Blocking 
(sw, 3200, 0, 2, 12, 1066, )(sw, 756, 6564, 0, 0, 1067, )
Completed 3/12
addi$t3,$t3,3376
$t3 = 9940

Clock Cycle 7692:
 Current CPU Blocking 
(sw, 3200, 0, 3, 12, 1066, )(sw, 756, 6564, 0, 0, 1067, )
Completed 4/12
DRAM Request(Write) Issued for sw 3284 9940 on Line 1070

Clock Cycle 7693:
 Current CPU Blocking 
(sw, 3200, 0, 4, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(sw, 756, 6564, 0, 0, 1067, )
Completed 5/12
addi$t4,$t3,3100
$t4 = 13040

Clock Cycle 7694:
 Current CPU Blocking 
(sw, 3200, 0, 5, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(sw, 756, 6564, 0, 0, 1067, )
Completed 6/12
addi$t2,$t2,1648
$t2 = 7744

Clock Cycle 7695:
 Current CPU Blocking 
(sw, 3200, 0, 6, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(sw, 756, 6564, 0, 0, 1067, )
Completed 7/12
DRAM Request(Read) Issued for lw 1848 $t4 on Line 1073

Clock Cycle 7696:
 Current CPU Blocking 
(sw, 3200, 0, 7, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(sw, 756, 6564, 0, 0, 1067, )(lw, 1848, $t4, 0, 0, 1073, )
Completed 8/12
DRAM Request(Read) Issued for lw 1764 $t3 on Line 1074

Clock Cycle 7697:
 Current CPU Blocking 
(sw, 3200, 0, 8, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(sw, 756, 6564, 0, 0, 1067, )(lw, 1848, $t4, 0, 0, 1073, )(lw, 1764, $t3, 0, 0, 1074, )
Completed 9/12
DRAM Request(Read) Issued for lw 1680 $t2 on Line 1075

Clock Cycle 7698:
 Current CPU Blocking 
(sw, 3200, 0, 9, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(sw, 756, 6564, 0, 0, 1067, )(lw, 1848, $t4, 0, 0, 1073, )(lw, 1764, $t3, 0, 0, 1074, )(lw, 1680, $t2, 0, 0, 1075, )
Completed 10/12

Clock Cycle 7699:
 Current CPU Blocking $t2
(sw, 3200, 0, 10, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(lw, 1848, $t4, 0, 0, 1073, )(sw, 756, 6564, 0, 0, 1067, )(lw, 1764, $t3, 0, 0, 1074, )(lw, 1680, $t2, 0, 0, 1075, )
Completed 11/12

Clock Cycle 7700:
 Current CPU Blocking $t2
(sw, 3200, 0, 11, 12, 1066, )(sw, 3284, 9940, 0, 0, 1070, )(lw, 1848, $t4, 0, 0, 1073, )(sw, 756, 6564, 0, 0, 1067, )(lw, 1764, $t3, 0, 0, 1074, )(lw, 1680, $t2, 0, 0, 1075, )
Completed 12/12
Finished Instruction sw 3200 0 on Line 1066

Clock Cycle 7701:
 Current CPU Blocking $t2
(sw, 3284, 9940, 0, 0, 1070, )(lw, 1848, $t4, 0, 0, 1073, )(sw, 756, 6564, 0, 0, 1067, )(lw, 1764, $t3, 0, 0, 1074, )(lw, 1680, $t2, 0, 0, 1075, )
Started sw 3284 9940 on Line 1070
Completed 1/2

Clock Cycle 7702:
 Current CPU Blocking $t2
(sw, 3284, 9940, 1, 2, 1070, )(lw, 1848, $t4, 0, 0, 1073, )(sw, 756, 6564, 0, 0, 1067, )(lw, 1764, $t3, 0, 0, 1074, )(lw, 1680, $t2, 0, 0, 1075, )
Completed 2/2
Finished Instruction sw 3284 9940 on Line 1070

Clock Cycle 7703:
 Current CPU Blocking $t2
(lw, 1848, $t4, 0, 0, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Started lw 1848 $t4 on Line 1073
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 7704:
 Current CPU Blocking $t2
(lw, 1848, $t4, 1, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 2/22

Clock Cycle 7705:
 Current CPU Blocking $t2
(lw, 1848, $t4, 2, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 3/22

Clock Cycle 7706:
 Current CPU Blocking $t2
(lw, 1848, $t4, 3, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 4/22

Clock Cycle 7707:
 Current CPU Blocking $t2
(lw, 1848, $t4, 4, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 5/22

Clock Cycle 7708:
 Current CPU Blocking $t2
(lw, 1848, $t4, 5, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 6/22

Clock Cycle 7709:
 Current CPU Blocking $t2
(lw, 1848, $t4, 6, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 7/22

Clock Cycle 7710:
 Current CPU Blocking $t2
(lw, 1848, $t4, 7, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 8/22

Clock Cycle 7711:
 Current CPU Blocking $t2
(lw, 1848, $t4, 8, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 9/22

Clock Cycle 7712:
 Current CPU Blocking $t2
(lw, 1848, $t4, 9, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 10/22
Memory at 3284 = 9940

Clock Cycle 7713:
 Current CPU Blocking $t2
(lw, 1848, $t4, 10, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 11/22

Clock Cycle 7714:
 Current CPU Blocking $t2
(lw, 1848, $t4, 11, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 12/22

Clock Cycle 7715:
 Current CPU Blocking $t2
(lw, 1848, $t4, 12, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 13/22

Clock Cycle 7716:
 Current CPU Blocking $t2
(lw, 1848, $t4, 13, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 14/22

Clock Cycle 7717:
 Current CPU Blocking $t2
(lw, 1848, $t4, 14, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 15/22

Clock Cycle 7718:
 Current CPU Blocking $t2
(lw, 1848, $t4, 15, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 16/22

Clock Cycle 7719:
 Current CPU Blocking $t2
(lw, 1848, $t4, 16, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 17/22

Clock Cycle 7720:
 Current CPU Blocking $t2
(lw, 1848, $t4, 17, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 18/22

Clock Cycle 7721:
 Current CPU Blocking $t2
(lw, 1848, $t4, 18, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 19/22

Clock Cycle 7722:
 Current CPU Blocking $t2
(lw, 1848, $t4, 19, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 20/22

Clock Cycle 7723:
 Current CPU Blocking $t2
(lw, 1848, $t4, 20, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 21/22

Clock Cycle 7724:
 Current CPU Blocking $t2
(lw, 1848, $t4, 21, 22, 1073, )(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1848 $t4 on Line 1073

Clock Cycle 7725:
 Current CPU Blocking $t2
(lw, 1680, $t2, 0, 0, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Started lw 1680 $t2 on Line 1075
Completed 1/2

Clock Cycle 7726:
 Current CPU Blocking $t2
(lw, 1680, $t2, 1, 2, 1075, )(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1680 $t2 on Line 1075

Clock Cycle 7727:
 Current CPU Blocking $t2
(lw, 1764, $t3, 0, 0, 1074, )(sw, 756, 6564, 0, 0, 1067, )
Started lw 1764 $t3 on Line 1074
Completed 1/2
DRAM Request(Read) Issued for lw 3916 $t2 on Line 1076

Clock Cycle 7728:
 Current CPU Blocking 
(lw, 1764, $t3, 1, 2, 1074, )(sw, 756, 6564, 0, 0, 1067, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1764 $t3 on Line 1074

Clock Cycle 7729:
 Current CPU Blocking $t3
(sw, 756, 6564, 0, 0, 1067, )(lw, 3916, $t2, 0, 0, 1076, )
Started sw 756 6564 on Line 1067
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t3,128
$t3 = 128

Clock Cycle 7730:
 Current CPU Blocking 
(sw, 756, 6564, 1, 12, 1067, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 2/12
addi$t4,$t0,292
$t4 = 2576

Clock Cycle 7731:
 Current CPU Blocking 
(sw, 756, 6564, 2, 12, 1067, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 3/12
addi$t4,$t1,420
$t4 = 10160

Clock Cycle 7732:
 Current CPU Blocking 
(sw, 756, 6564, 3, 12, 1067, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 4/12
addi$t4,$t3,3516
$t4 = 3644

Clock Cycle 7733:
 Current CPU Blocking 
(sw, 756, 6564, 4, 12, 1067, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 5/12
addi$t1,$t4,2140
$t1 = 5784

Clock Cycle 7734:
 Current CPU Blocking 
(sw, 756, 6564, 5, 12, 1067, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 6/12
DRAM Request(Read) Issued for lw 608 $t0 on Line 1082

Clock Cycle 7735:
 Current CPU Blocking 
(sw, 756, 6564, 6, 12, 1067, )(lw, 608, $t0, 0, 0, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 7/12

Clock Cycle 7736:
 Current CPU Blocking $t0
(sw, 756, 6564, 7, 12, 1067, )(lw, 608, $t0, 0, 0, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 8/12

Clock Cycle 7737:
 Current CPU Blocking $t0
(sw, 756, 6564, 8, 12, 1067, )(lw, 608, $t0, 0, 0, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 9/12

Clock Cycle 7738:
 Current CPU Blocking $t0
(sw, 756, 6564, 9, 12, 1067, )(lw, 608, $t0, 0, 0, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 10/12

Clock Cycle 7739:
 Current CPU Blocking $t0
(sw, 756, 6564, 10, 12, 1067, )(lw, 608, $t0, 0, 0, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 11/12

Clock Cycle 7740:
 Current CPU Blocking $t0
(sw, 756, 6564, 11, 12, 1067, )(lw, 608, $t0, 0, 0, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 12/12
Finished Instruction sw 756 6564 on Line 1067

Clock Cycle 7741:
 Current CPU Blocking $t0
(lw, 608, $t0, 0, 0, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Started lw 608 $t0 on Line 1082
Completed 1/2

Clock Cycle 7742:
 Current CPU Blocking $t0
(lw, 608, $t0, 1, 2, 1082, )(lw, 3916, $t2, 0, 0, 1076, )
Completed 2/2
$t0 = 0
Finished Instruction lw 608 $t0 on Line 1082

Clock Cycle 7743:
 Current CPU Blocking $t0
(lw, 3916, $t2, 0, 0, 1076, )
Started lw 3916 $t2 on Line 1076
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 788 0 on Line 1083

Clock Cycle 7744:
 Current CPU Blocking 
(lw, 3916, $t2, 1, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 2/22

Clock Cycle 7745:
 Current CPU Blocking $t2
(lw, 3916, $t2, 2, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 3/22

Clock Cycle 7746:
 Current CPU Blocking $t2
(lw, 3916, $t2, 3, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 4/22

Clock Cycle 7747:
 Current CPU Blocking $t2
(lw, 3916, $t2, 4, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 5/22

Clock Cycle 7748:
 Current CPU Blocking $t2
(lw, 3916, $t2, 5, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 6/22

Clock Cycle 7749:
 Current CPU Blocking $t2
(lw, 3916, $t2, 6, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 7/22

Clock Cycle 7750:
 Current CPU Blocking $t2
(lw, 3916, $t2, 7, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 8/22

Clock Cycle 7751:
 Current CPU Blocking $t2
(lw, 3916, $t2, 8, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 9/22

Clock Cycle 7752:
 Current CPU Blocking $t2
(lw, 3916, $t2, 9, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 10/22
Memory at 756 = 6564

Clock Cycle 7753:
 Current CPU Blocking $t2
(lw, 3916, $t2, 10, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 11/22

Clock Cycle 7754:
 Current CPU Blocking $t2
(lw, 3916, $t2, 11, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 12/22

Clock Cycle 7755:
 Current CPU Blocking $t2
(lw, 3916, $t2, 12, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 13/22

Clock Cycle 7756:
 Current CPU Blocking $t2
(lw, 3916, $t2, 13, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 14/22

Clock Cycle 7757:
 Current CPU Blocking $t2
(lw, 3916, $t2, 14, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 15/22

Clock Cycle 7758:
 Current CPU Blocking $t2
(lw, 3916, $t2, 15, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 16/22

Clock Cycle 7759:
 Current CPU Blocking $t2
(lw, 3916, $t2, 16, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 17/22

Clock Cycle 7760:
 Current CPU Blocking $t2
(lw, 3916, $t2, 17, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 18/22

Clock Cycle 7761:
 Current CPU Blocking $t2
(lw, 3916, $t2, 18, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 19/22

Clock Cycle 7762:
 Current CPU Blocking $t2
(lw, 3916, $t2, 19, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 20/22

Clock Cycle 7763:
 Current CPU Blocking $t2
(lw, 3916, $t2, 20, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 21/22

Clock Cycle 7764:
 Current CPU Blocking $t2
(lw, 3916, $t2, 21, 22, 1076, )(sw, 788, 0, 0, 0, 1083, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3916 $t2 on Line 1076

Clock Cycle 7765:
 Current CPU Blocking $t2
(sw, 788, 0, 0, 0, 1083, )
Started sw 788 0 on Line 1083
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 12 0 on Line 1084

Clock Cycle 7766:
 Current CPU Blocking 
(sw, 788, 0, 1, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )
Completed 2/12
DRAM Request(Write) Issued for sw 1300 128 on Line 1085

Clock Cycle 7767:
 Current CPU Blocking 
(sw, 788, 0, 2, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(sw, 1300, 128, 0, 0, 1085, )
Completed 3/12
DRAM Request(Read) Issued for lw 628 $t0 on Line 1086

Clock Cycle 7768:
 Current CPU Blocking 
(sw, 788, 0, 3, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 1300, 128, 0, 0, 1085, )
Completed 4/12
DRAM Request(Write) Issued for sw 2536 0 on Line 1087

Clock Cycle 7769:
 Current CPU Blocking 
(sw, 788, 0, 4, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 1300, 128, 0, 0, 1085, )(sw, 2536, 0, 0, 0, 1087, )
Completed 5/12
addi$t4,$t2,2676
$t4 = 2676

Clock Cycle 7770:
 Current CPU Blocking 
(sw, 788, 0, 5, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 1300, 128, 0, 0, 1085, )(sw, 2536, 0, 0, 0, 1087, )
Completed 6/12
DRAM Request(Read) Issued for lw 2684 $t2 on Line 1089

Clock Cycle 7771:
 Current CPU Blocking 
(sw, 788, 0, 6, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 1300, 128, 0, 0, 1085, )(sw, 2536, 0, 0, 0, 1087, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 7/12

Clock Cycle 7772:
 Current CPU Blocking $t2
(sw, 788, 0, 7, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 8/12

Clock Cycle 7773:
 Current CPU Blocking $t2
(sw, 788, 0, 8, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 9/12

Clock Cycle 7774:
 Current CPU Blocking $t2
(sw, 788, 0, 9, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 10/12

Clock Cycle 7775:
 Current CPU Blocking $t2
(sw, 788, 0, 10, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 11/12

Clock Cycle 7776:
 Current CPU Blocking $t2
(sw, 788, 0, 11, 12, 1083, )(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 12/12
Finished Instruction sw 788 0 on Line 1083

Clock Cycle 7777:
 Current CPU Blocking $t2
(sw, 12, 0, 0, 0, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Started sw 12 0 on Line 1084
Completed 1/2

Clock Cycle 7778:
 Current CPU Blocking $t2
(sw, 12, 0, 1, 2, 1084, )(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 2/2
Finished Instruction sw 12 0 on Line 1084

Clock Cycle 7779:
 Current CPU Blocking $t2
(lw, 628, $t0, 0, 0, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Started lw 628 $t0 on Line 1086
Completed 1/2

Clock Cycle 7780:
 Current CPU Blocking $t2
(lw, 628, $t0, 1, 2, 1086, )(sw, 2536, 0, 0, 0, 1087, )(sw, 1300, 128, 0, 0, 1085, )(lw, 2684, $t2, 0, 0, 1089, )
Completed 2/2
$t0 = 0
Finished Instruction lw 628 $t0 on Line 1086

Clock Cycle 7781:
 Current CPU Blocking $t2
(sw, 2536, 0, 0, 0, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Started sw 2536 0 on Line 1087
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7782:
 Current CPU Blocking $t2
(sw, 2536, 0, 1, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 2/22

Clock Cycle 7783:
 Current CPU Blocking $t2
(sw, 2536, 0, 2, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 3/22

Clock Cycle 7784:
 Current CPU Blocking $t2
(sw, 2536, 0, 3, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 4/22

Clock Cycle 7785:
 Current CPU Blocking $t2
(sw, 2536, 0, 4, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 5/22

Clock Cycle 7786:
 Current CPU Blocking $t2
(sw, 2536, 0, 5, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 6/22

Clock Cycle 7787:
 Current CPU Blocking $t2
(sw, 2536, 0, 6, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 7/22

Clock Cycle 7788:
 Current CPU Blocking $t2
(sw, 2536, 0, 7, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 8/22

Clock Cycle 7789:
 Current CPU Blocking $t2
(sw, 2536, 0, 8, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 9/22

Clock Cycle 7790:
 Current CPU Blocking $t2
(sw, 2536, 0, 9, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 10/22
Memory at 788 = 0

Clock Cycle 7791:
 Current CPU Blocking $t2
(sw, 2536, 0, 10, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 11/22

Clock Cycle 7792:
 Current CPU Blocking $t2
(sw, 2536, 0, 11, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 12/22

Clock Cycle 7793:
 Current CPU Blocking $t2
(sw, 2536, 0, 12, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 13/22

Clock Cycle 7794:
 Current CPU Blocking $t2
(sw, 2536, 0, 13, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 14/22

Clock Cycle 7795:
 Current CPU Blocking $t2
(sw, 2536, 0, 14, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 15/22

Clock Cycle 7796:
 Current CPU Blocking $t2
(sw, 2536, 0, 15, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 16/22

Clock Cycle 7797:
 Current CPU Blocking $t2
(sw, 2536, 0, 16, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 17/22

Clock Cycle 7798:
 Current CPU Blocking $t2
(sw, 2536, 0, 17, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 18/22

Clock Cycle 7799:
 Current CPU Blocking $t2
(sw, 2536, 0, 18, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 19/22

Clock Cycle 7800:
 Current CPU Blocking $t2
(sw, 2536, 0, 19, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 20/22

Clock Cycle 7801:
 Current CPU Blocking $t2
(sw, 2536, 0, 20, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 21/22

Clock Cycle 7802:
 Current CPU Blocking $t2
(sw, 2536, 0, 21, 22, 1087, )(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 22/22
Finished Instruction sw 2536 0 on Line 1087

Clock Cycle 7803:
 Current CPU Blocking $t2
(lw, 2684, $t2, 0, 0, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Started lw 2684 $t2 on Line 1089
Completed 1/2

Clock Cycle 7804:
 Current CPU Blocking $t2
(lw, 2684, $t2, 1, 2, 1089, )(sw, 1300, 128, 0, 0, 1085, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2684 $t2 on Line 1089

Clock Cycle 7805:
 Current CPU Blocking $t2
(sw, 1300, 128, 0, 0, 1085, )
Started sw 1300 128 on Line 1085
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2188 $t2 on Line 1090

Clock Cycle 7806:
 Current CPU Blocking 
(sw, 1300, 128, 1, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )
Completed 2/22
DRAM Request(Write) Issued for sw 40 5784 on Line 1091

Clock Cycle 7807:
 Current CPU Blocking 
(sw, 1300, 128, 2, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )
Completed 3/22
DRAM Request(Write) Issued for sw 3652 128 on Line 1092

Clock Cycle 7808:
 Current CPU Blocking 
(sw, 1300, 128, 3, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 4/22

Clock Cycle 7809:
 Current CPU Blocking $t2
(sw, 1300, 128, 4, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 5/22

Clock Cycle 7810:
 Current CPU Blocking $t2
(sw, 1300, 128, 5, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 6/22

Clock Cycle 7811:
 Current CPU Blocking $t2
(sw, 1300, 128, 6, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 7/22

Clock Cycle 7812:
 Current CPU Blocking $t2
(sw, 1300, 128, 7, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 8/22

Clock Cycle 7813:
 Current CPU Blocking $t2
(sw, 1300, 128, 8, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 9/22

Clock Cycle 7814:
 Current CPU Blocking $t2
(sw, 1300, 128, 9, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 10/22

Clock Cycle 7815:
 Current CPU Blocking $t2
(sw, 1300, 128, 10, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 11/22

Clock Cycle 7816:
 Current CPU Blocking $t2
(sw, 1300, 128, 11, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 12/22

Clock Cycle 7817:
 Current CPU Blocking $t2
(sw, 1300, 128, 12, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 13/22

Clock Cycle 7818:
 Current CPU Blocking $t2
(sw, 1300, 128, 13, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 14/22

Clock Cycle 7819:
 Current CPU Blocking $t2
(sw, 1300, 128, 14, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 15/22

Clock Cycle 7820:
 Current CPU Blocking $t2
(sw, 1300, 128, 15, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 16/22

Clock Cycle 7821:
 Current CPU Blocking $t2
(sw, 1300, 128, 16, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 17/22

Clock Cycle 7822:
 Current CPU Blocking $t2
(sw, 1300, 128, 17, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 18/22

Clock Cycle 7823:
 Current CPU Blocking $t2
(sw, 1300, 128, 18, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 19/22

Clock Cycle 7824:
 Current CPU Blocking $t2
(sw, 1300, 128, 19, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 20/22

Clock Cycle 7825:
 Current CPU Blocking $t2
(sw, 1300, 128, 20, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 21/22

Clock Cycle 7826:
 Current CPU Blocking $t2
(sw, 1300, 128, 21, 22, 1085, )(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 22/22
Finished Instruction sw 1300 128 on Line 1085

Clock Cycle 7827:
 Current CPU Blocking $t2
(lw, 2188, $t2, 0, 0, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Started lw 2188 $t2 on Line 1090
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 7828:
 Current CPU Blocking $t2
(lw, 2188, $t2, 1, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 2/22

Clock Cycle 7829:
 Current CPU Blocking $t2
(lw, 2188, $t2, 2, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 3/22

Clock Cycle 7830:
 Current CPU Blocking $t2
(lw, 2188, $t2, 3, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 4/22

Clock Cycle 7831:
 Current CPU Blocking $t2
(lw, 2188, $t2, 4, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 5/22

Clock Cycle 7832:
 Current CPU Blocking $t2
(lw, 2188, $t2, 5, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 6/22

Clock Cycle 7833:
 Current CPU Blocking $t2
(lw, 2188, $t2, 6, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 7/22

Clock Cycle 7834:
 Current CPU Blocking $t2
(lw, 2188, $t2, 7, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 8/22

Clock Cycle 7835:
 Current CPU Blocking $t2
(lw, 2188, $t2, 8, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 9/22

Clock Cycle 7836:
 Current CPU Blocking $t2
(lw, 2188, $t2, 9, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 10/22
Memory at 1300 = 128

Clock Cycle 7837:
 Current CPU Blocking $t2
(lw, 2188, $t2, 10, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 11/22

Clock Cycle 7838:
 Current CPU Blocking $t2
(lw, 2188, $t2, 11, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 12/22

Clock Cycle 7839:
 Current CPU Blocking $t2
(lw, 2188, $t2, 12, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 13/22

Clock Cycle 7840:
 Current CPU Blocking $t2
(lw, 2188, $t2, 13, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 14/22

Clock Cycle 7841:
 Current CPU Blocking $t2
(lw, 2188, $t2, 14, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 15/22

Clock Cycle 7842:
 Current CPU Blocking $t2
(lw, 2188, $t2, 15, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 16/22

Clock Cycle 7843:
 Current CPU Blocking $t2
(lw, 2188, $t2, 16, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 17/22

Clock Cycle 7844:
 Current CPU Blocking $t2
(lw, 2188, $t2, 17, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 18/22

Clock Cycle 7845:
 Current CPU Blocking $t2
(lw, 2188, $t2, 18, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 19/22

Clock Cycle 7846:
 Current CPU Blocking $t2
(lw, 2188, $t2, 19, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 20/22

Clock Cycle 7847:
 Current CPU Blocking $t2
(lw, 2188, $t2, 20, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 21/22

Clock Cycle 7848:
 Current CPU Blocking $t2
(lw, 2188, $t2, 21, 22, 1090, )(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 22/22
$t2 = 340
Finished Instruction lw 2188 $t2 on Line 1090

Clock Cycle 7849:
 Current CPU Blocking $t2
(sw, 40, 5784, 0, 0, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Started sw 40 5784 on Line 1091
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t2,1800
$t1 = 2140

Clock Cycle 7850:
 Current CPU Blocking 
(sw, 40, 5784, 1, 12, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 2/12
addi$t1,$t1,440
$t1 = 2580

Clock Cycle 7851:
 Current CPU Blocking 
(sw, 40, 5784, 2, 12, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 3/12
addi$t3,$t2,2552
$t3 = 2892

Clock Cycle 7852:
 Current CPU Blocking 
(sw, 40, 5784, 3, 12, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 4/12
addi$t3,$t2,1624
$t3 = 1964

Clock Cycle 7853:
 Current CPU Blocking 
(sw, 40, 5784, 4, 12, 1091, )(sw, 3652, 128, 0, 0, 1092, )
Completed 5/12
DRAM Request(Write) Issued for sw 552 340 on Line 1097

Clock Cycle 7854:
 Current CPU Blocking 
(sw, 40, 5784, 5, 12, 1091, )(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )
Completed 6/12
DRAM Request(Read) Issued for lw 3300 $t1 on Line 1098

Clock Cycle 7855:
 Current CPU Blocking 
(sw, 40, 5784, 6, 12, 1091, )(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )
Completed 7/12
DRAM Request(Write) Issued for sw 2724 1964 on Line 1099

Clock Cycle 7856:
 Current CPU Blocking 
(sw, 40, 5784, 7, 12, 1091, )(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 8/12

Clock Cycle 7857:
 Current CPU Blocking $t1
(sw, 40, 5784, 8, 12, 1091, )(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 9/12

Clock Cycle 7858:
 Current CPU Blocking $t1
(sw, 40, 5784, 9, 12, 1091, )(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 10/12

Clock Cycle 7859:
 Current CPU Blocking $t1
(sw, 40, 5784, 10, 12, 1091, )(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 11/12

Clock Cycle 7860:
 Current CPU Blocking $t1
(sw, 40, 5784, 11, 12, 1091, )(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 12/12
Finished Instruction sw 40 5784 on Line 1091

Clock Cycle 7861:
 Current CPU Blocking $t1
(sw, 552, 340, 0, 0, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Started sw 552 340 on Line 1097
Completed 1/2

Clock Cycle 7862:
 Current CPU Blocking $t1
(sw, 552, 340, 1, 2, 1097, )(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 2/2
Finished Instruction sw 552 340 on Line 1097

Clock Cycle 7863:
 Current CPU Blocking $t1
(sw, 3652, 128, 0, 0, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Started sw 3652 128 on Line 1092
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7864:
 Current CPU Blocking $t1
(sw, 3652, 128, 1, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 2/22

Clock Cycle 7865:
 Current CPU Blocking $t1
(sw, 3652, 128, 2, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 3/22

Clock Cycle 7866:
 Current CPU Blocking $t1
(sw, 3652, 128, 3, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 4/22

Clock Cycle 7867:
 Current CPU Blocking $t1
(sw, 3652, 128, 4, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 5/22

Clock Cycle 7868:
 Current CPU Blocking $t1
(sw, 3652, 128, 5, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 6/22

Clock Cycle 7869:
 Current CPU Blocking $t1
(sw, 3652, 128, 6, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 7/22

Clock Cycle 7870:
 Current CPU Blocking $t1
(sw, 3652, 128, 7, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 8/22

Clock Cycle 7871:
 Current CPU Blocking $t1
(sw, 3652, 128, 8, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 9/22

Clock Cycle 7872:
 Current CPU Blocking $t1
(sw, 3652, 128, 9, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 10/22
Memory at 40 = 5784
Memory at 552 = 340

Clock Cycle 7873:
 Current CPU Blocking $t1
(sw, 3652, 128, 10, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 11/22

Clock Cycle 7874:
 Current CPU Blocking $t1
(sw, 3652, 128, 11, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 12/22

Clock Cycle 7875:
 Current CPU Blocking $t1
(sw, 3652, 128, 12, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 13/22

Clock Cycle 7876:
 Current CPU Blocking $t1
(sw, 3652, 128, 13, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 14/22

Clock Cycle 7877:
 Current CPU Blocking $t1
(sw, 3652, 128, 14, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 15/22

Clock Cycle 7878:
 Current CPU Blocking $t1
(sw, 3652, 128, 15, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 16/22

Clock Cycle 7879:
 Current CPU Blocking $t1
(sw, 3652, 128, 16, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 17/22

Clock Cycle 7880:
 Current CPU Blocking $t1
(sw, 3652, 128, 17, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 18/22

Clock Cycle 7881:
 Current CPU Blocking $t1
(sw, 3652, 128, 18, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 19/22

Clock Cycle 7882:
 Current CPU Blocking $t1
(sw, 3652, 128, 19, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 20/22

Clock Cycle 7883:
 Current CPU Blocking $t1
(sw, 3652, 128, 20, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 21/22

Clock Cycle 7884:
 Current CPU Blocking $t1
(sw, 3652, 128, 21, 22, 1092, )(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 22/22
Finished Instruction sw 3652 128 on Line 1092

Clock Cycle 7885:
 Current CPU Blocking $t1
(lw, 3300, $t1, 0, 0, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Started lw 3300 $t1 on Line 1098
Completed 1/2

Clock Cycle 7886:
 Current CPU Blocking $t1
(lw, 3300, $t1, 1, 2, 1098, )(sw, 2724, 1964, 0, 0, 1099, )
Completed 2/2
$t1 = 3908
Finished Instruction lw 3300 $t1 on Line 1098

Clock Cycle 7887:
 Current CPU Blocking $t1
(sw, 2724, 1964, 0, 0, 1099, )
Started sw 2724 1964 on Line 1099
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2776 $t1 on Line 1100

Clock Cycle 7888:
 Current CPU Blocking 
(sw, 2724, 1964, 1, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )
Completed 2/22
DRAM Request(Write) Issued for sw 3852 0 on Line 1101

Clock Cycle 7889:
 Current CPU Blocking 
(sw, 2724, 1964, 2, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )
Completed 3/22
DRAM Request(Read) Issued for lw 3980 $t3 on Line 1102

Clock Cycle 7890:
 Current CPU Blocking 
(sw, 2724, 1964, 3, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )
Completed 4/22
DRAM Request(Read) Issued for lw 1100 $t0 on Line 1103

Clock Cycle 7891:
 Current CPU Blocking 
(sw, 2724, 1964, 4, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 5/22

Clock Cycle 7892:
 Current CPU Blocking $t1
(sw, 2724, 1964, 5, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 6/22

Clock Cycle 7893:
 Current CPU Blocking $t1
(sw, 2724, 1964, 6, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 7/22

Clock Cycle 7894:
 Current CPU Blocking $t1
(sw, 2724, 1964, 7, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 8/22

Clock Cycle 7895:
 Current CPU Blocking $t1
(sw, 2724, 1964, 8, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 9/22

Clock Cycle 7896:
 Current CPU Blocking $t1
(sw, 2724, 1964, 9, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 10/22
Memory at 3652 = 128

Clock Cycle 7897:
 Current CPU Blocking $t1
(sw, 2724, 1964, 10, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 11/22

Clock Cycle 7898:
 Current CPU Blocking $t1
(sw, 2724, 1964, 11, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 12/22

Clock Cycle 7899:
 Current CPU Blocking $t1
(sw, 2724, 1964, 12, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 13/22

Clock Cycle 7900:
 Current CPU Blocking $t1
(sw, 2724, 1964, 13, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 14/22

Clock Cycle 7901:
 Current CPU Blocking $t1
(sw, 2724, 1964, 14, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 15/22

Clock Cycle 7902:
 Current CPU Blocking $t1
(sw, 2724, 1964, 15, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 16/22

Clock Cycle 7903:
 Current CPU Blocking $t1
(sw, 2724, 1964, 16, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 17/22

Clock Cycle 7904:
 Current CPU Blocking $t1
(sw, 2724, 1964, 17, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 18/22

Clock Cycle 7905:
 Current CPU Blocking $t1
(sw, 2724, 1964, 18, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 19/22

Clock Cycle 7906:
 Current CPU Blocking $t1
(sw, 2724, 1964, 19, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 20/22

Clock Cycle 7907:
 Current CPU Blocking $t1
(sw, 2724, 1964, 20, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 21/22

Clock Cycle 7908:
 Current CPU Blocking $t1
(sw, 2724, 1964, 21, 22, 1099, )(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 22/22
Finished Instruction sw 2724 1964 on Line 1099

Clock Cycle 7909:
 Current CPU Blocking $t1
(lw, 2776, $t1, 0, 0, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Started lw 2776 $t1 on Line 1100
Completed 1/2

Clock Cycle 7910:
 Current CPU Blocking $t1
(lw, 2776, $t1, 1, 2, 1100, )(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2776 $t1 on Line 1100

Clock Cycle 7911:
 Current CPU Blocking $t1
(sw, 3852, 0, 0, 0, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Started sw 3852 0 on Line 1101
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 7912:
 Current CPU Blocking $t3
(sw, 3852, 0, 1, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 2/22

Clock Cycle 7913:
 Current CPU Blocking $t3
(sw, 3852, 0, 2, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 3/22

Clock Cycle 7914:
 Current CPU Blocking $t3
(sw, 3852, 0, 3, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 4/22

Clock Cycle 7915:
 Current CPU Blocking $t3
(sw, 3852, 0, 4, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 5/22

Clock Cycle 7916:
 Current CPU Blocking $t3
(sw, 3852, 0, 5, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 6/22

Clock Cycle 7917:
 Current CPU Blocking $t3
(sw, 3852, 0, 6, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 7/22

Clock Cycle 7918:
 Current CPU Blocking $t3
(sw, 3852, 0, 7, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 8/22

Clock Cycle 7919:
 Current CPU Blocking $t3
(sw, 3852, 0, 8, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 9/22

Clock Cycle 7920:
 Current CPU Blocking $t3
(sw, 3852, 0, 9, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 10/22
Memory at 2724 = 1964

Clock Cycle 7921:
 Current CPU Blocking $t3
(sw, 3852, 0, 10, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 11/22

Clock Cycle 7922:
 Current CPU Blocking $t3
(sw, 3852, 0, 11, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 12/22

Clock Cycle 7923:
 Current CPU Blocking $t3
(sw, 3852, 0, 12, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 13/22

Clock Cycle 7924:
 Current CPU Blocking $t3
(sw, 3852, 0, 13, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 14/22

Clock Cycle 7925:
 Current CPU Blocking $t3
(sw, 3852, 0, 14, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 15/22

Clock Cycle 7926:
 Current CPU Blocking $t3
(sw, 3852, 0, 15, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 16/22

Clock Cycle 7927:
 Current CPU Blocking $t3
(sw, 3852, 0, 16, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 17/22

Clock Cycle 7928:
 Current CPU Blocking $t3
(sw, 3852, 0, 17, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 18/22

Clock Cycle 7929:
 Current CPU Blocking $t3
(sw, 3852, 0, 18, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 19/22

Clock Cycle 7930:
 Current CPU Blocking $t3
(sw, 3852, 0, 19, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 20/22

Clock Cycle 7931:
 Current CPU Blocking $t3
(sw, 3852, 0, 20, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 21/22

Clock Cycle 7932:
 Current CPU Blocking $t3
(sw, 3852, 0, 21, 22, 1101, )(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 22/22
Finished Instruction sw 3852 0 on Line 1101

Clock Cycle 7933:
 Current CPU Blocking $t3
(lw, 3980, $t3, 0, 0, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Started lw 3980 $t3 on Line 1102
Completed 1/2

Clock Cycle 7934:
 Current CPU Blocking $t3
(lw, 3980, $t3, 1, 2, 1102, )(lw, 1100, $t0, 0, 0, 1103, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3980 $t3 on Line 1102

Clock Cycle 7935:
 Current CPU Blocking $t3
(lw, 1100, $t0, 0, 0, 1103, )
Started lw 1100 $t0 on Line 1103
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t3,2480
$t1 = 2480

Clock Cycle 7936:
 Current CPU Blocking 
(lw, 1100, $t0, 1, 22, 1103, )
Completed 2/22
addi$t4,$t3,400
$t4 = 400

Clock Cycle 7937:
 Current CPU Blocking 
(lw, 1100, $t0, 2, 22, 1103, )
Completed 3/22
addi$t4,$t2,1404
$t4 = 1744

Clock Cycle 7938:
 Current CPU Blocking 
(lw, 1100, $t0, 3, 22, 1103, )
Completed 4/22

Clock Cycle 7939:
 Current CPU Blocking $t0
(lw, 1100, $t0, 4, 22, 1103, )
Completed 5/22

Clock Cycle 7940:
 Current CPU Blocking $t0
(lw, 1100, $t0, 5, 22, 1103, )
Completed 6/22

Clock Cycle 7941:
 Current CPU Blocking $t0
(lw, 1100, $t0, 6, 22, 1103, )
Completed 7/22

Clock Cycle 7942:
 Current CPU Blocking $t0
(lw, 1100, $t0, 7, 22, 1103, )
Completed 8/22

Clock Cycle 7943:
 Current CPU Blocking $t0
(lw, 1100, $t0, 8, 22, 1103, )
Completed 9/22

Clock Cycle 7944:
 Current CPU Blocking $t0
(lw, 1100, $t0, 9, 22, 1103, )
Completed 10/22
Memory at 3852 = 0

Clock Cycle 7945:
 Current CPU Blocking $t0
(lw, 1100, $t0, 10, 22, 1103, )
Completed 11/22

Clock Cycle 7946:
 Current CPU Blocking $t0
(lw, 1100, $t0, 11, 22, 1103, )
Completed 12/22

Clock Cycle 7947:
 Current CPU Blocking $t0
(lw, 1100, $t0, 12, 22, 1103, )
Completed 13/22

Clock Cycle 7948:
 Current CPU Blocking $t0
(lw, 1100, $t0, 13, 22, 1103, )
Completed 14/22

Clock Cycle 7949:
 Current CPU Blocking $t0
(lw, 1100, $t0, 14, 22, 1103, )
Completed 15/22

Clock Cycle 7950:
 Current CPU Blocking $t0
(lw, 1100, $t0, 15, 22, 1103, )
Completed 16/22

Clock Cycle 7951:
 Current CPU Blocking $t0
(lw, 1100, $t0, 16, 22, 1103, )
Completed 17/22

Clock Cycle 7952:
 Current CPU Blocking $t0
(lw, 1100, $t0, 17, 22, 1103, )
Completed 18/22

Clock Cycle 7953:
 Current CPU Blocking $t0
(lw, 1100, $t0, 18, 22, 1103, )
Completed 19/22

Clock Cycle 7954:
 Current CPU Blocking $t0
(lw, 1100, $t0, 19, 22, 1103, )
Completed 20/22

Clock Cycle 7955:
 Current CPU Blocking $t0
(lw, 1100, $t0, 20, 22, 1103, )
Completed 21/22

Clock Cycle 7956:
 Current CPU Blocking $t0
(lw, 1100, $t0, 21, 22, 1103, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1100 $t0 on Line 1103

Clock Cycle 7957:
 Current CPU Blocking $t0

addi$t2,$t0,588
$t2 = 588

Clock Cycle 7958:
 Current CPU Blocking 

addi$t0,$t1,2548
$t0 = 5028

Clock Cycle 7959:
 Current CPU Blocking 

addi$t4,$t1,2428
$t4 = 4908

Clock Cycle 7960:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 588 $t2 on Line 1110

Clock Cycle 7961:
 Current CPU Blocking 
(lw, 588, $t2, 0, 0, 1110, )
Started lw 588 $t2 on Line 1110
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1164 $t4 on Line 1111

Clock Cycle 7962:
 Current CPU Blocking 
(lw, 588, $t2, 1, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 2/12

Clock Cycle 7963:
 Current CPU Blocking $t2
(lw, 588, $t2, 2, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 3/12

Clock Cycle 7964:
 Current CPU Blocking $t2
(lw, 588, $t2, 3, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 4/12

Clock Cycle 7965:
 Current CPU Blocking $t2
(lw, 588, $t2, 4, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 5/12

Clock Cycle 7966:
 Current CPU Blocking $t2
(lw, 588, $t2, 5, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 6/12

Clock Cycle 7967:
 Current CPU Blocking $t2
(lw, 588, $t2, 6, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 7/12

Clock Cycle 7968:
 Current CPU Blocking $t2
(lw, 588, $t2, 7, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 8/12

Clock Cycle 7969:
 Current CPU Blocking $t2
(lw, 588, $t2, 8, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 9/12

Clock Cycle 7970:
 Current CPU Blocking $t2
(lw, 588, $t2, 9, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 10/12

Clock Cycle 7971:
 Current CPU Blocking $t2
(lw, 588, $t2, 10, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 11/12

Clock Cycle 7972:
 Current CPU Blocking $t2
(lw, 588, $t2, 11, 12, 1110, )(lw, 1164, $t4, 0, 0, 1111, )
Completed 12/12
$t2 = 0
Finished Instruction lw 588 $t2 on Line 1110

Clock Cycle 7973:
 Current CPU Blocking $t2
(lw, 1164, $t4, 0, 0, 1111, )
Started lw 1164 $t4 on Line 1111
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t2,2680
$t0 = 2680

Clock Cycle 7974:
 Current CPU Blocking 
(lw, 1164, $t4, 1, 12, 1111, )
Completed 2/12
DRAM Request(Read) Issued for lw 652 $t3 on Line 1113

Clock Cycle 7975:
 Current CPU Blocking 
(lw, 1164, $t4, 2, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 3/12

Clock Cycle 7976:
 Current CPU Blocking $t3
(lw, 1164, $t4, 3, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 4/12

Clock Cycle 7977:
 Current CPU Blocking $t3
(lw, 1164, $t4, 4, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 5/12

Clock Cycle 7978:
 Current CPU Blocking $t3
(lw, 1164, $t4, 5, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 6/12

Clock Cycle 7979:
 Current CPU Blocking $t3
(lw, 1164, $t4, 6, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 7/12

Clock Cycle 7980:
 Current CPU Blocking $t3
(lw, 1164, $t4, 7, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 8/12

Clock Cycle 7981:
 Current CPU Blocking $t3
(lw, 1164, $t4, 8, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 9/12

Clock Cycle 7982:
 Current CPU Blocking $t3
(lw, 1164, $t4, 9, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 10/12

Clock Cycle 7983:
 Current CPU Blocking $t3
(lw, 1164, $t4, 10, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 11/12

Clock Cycle 7984:
 Current CPU Blocking $t3
(lw, 1164, $t4, 11, 12, 1111, )(lw, 652, $t3, 0, 0, 1113, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1164 $t4 on Line 1111

Clock Cycle 7985:
 Current CPU Blocking $t3
(lw, 652, $t3, 0, 0, 1113, )
Started lw 652 $t3 on Line 1113
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 7986:
 Current CPU Blocking $t3
(lw, 652, $t3, 1, 12, 1113, )
Completed 2/12

Clock Cycle 7987:
 Current CPU Blocking $t3
(lw, 652, $t3, 2, 12, 1113, )
Completed 3/12

Clock Cycle 7988:
 Current CPU Blocking $t3
(lw, 652, $t3, 3, 12, 1113, )
Completed 4/12

Clock Cycle 7989:
 Current CPU Blocking $t3
(lw, 652, $t3, 4, 12, 1113, )
Completed 5/12

Clock Cycle 7990:
 Current CPU Blocking $t3
(lw, 652, $t3, 5, 12, 1113, )
Completed 6/12

Clock Cycle 7991:
 Current CPU Blocking $t3
(lw, 652, $t3, 6, 12, 1113, )
Completed 7/12

Clock Cycle 7992:
 Current CPU Blocking $t3
(lw, 652, $t3, 7, 12, 1113, )
Completed 8/12

Clock Cycle 7993:
 Current CPU Blocking $t3
(lw, 652, $t3, 8, 12, 1113, )
Completed 9/12

Clock Cycle 7994:
 Current CPU Blocking $t3
(lw, 652, $t3, 9, 12, 1113, )
Completed 10/12

Clock Cycle 7995:
 Current CPU Blocking $t3
(lw, 652, $t3, 10, 12, 1113, )
Completed 11/12

Clock Cycle 7996:
 Current CPU Blocking $t3
(lw, 652, $t3, 11, 12, 1113, )
Completed 12/12
$t3 = 3424
Finished Instruction lw 652 $t3 on Line 1113

Clock Cycle 7997:
 Current CPU Blocking $t3

addi$t2,$t3,540
$t2 = 3964

Clock Cycle 7998:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2768 3424 on Line 1115

Clock Cycle 7999:
 Current CPU Blocking 
(sw, 2768, 3424, 0, 0, 1115, )
Started sw 2768 3424 on Line 1115
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t1,3816
$t4 = 6296

Clock Cycle 8000:
 Current CPU Blocking 
(sw, 2768, 3424, 1, 12, 1115, )
Completed 2/12
addi$t2,$t4,2700
$t2 = 8996

Clock Cycle 8001:
 Current CPU Blocking 
(sw, 2768, 3424, 2, 12, 1115, )
Completed 3/12
DRAM Request(Read) Issued for lw 3312 $t4 on Line 1118

Clock Cycle 8002:
 Current CPU Blocking 
(sw, 2768, 3424, 3, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 4/12

Clock Cycle 8003:
 Current CPU Blocking $t4
(sw, 2768, 3424, 4, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 5/12

Clock Cycle 8004:
 Current CPU Blocking $t4
(sw, 2768, 3424, 5, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 6/12

Clock Cycle 8005:
 Current CPU Blocking $t4
(sw, 2768, 3424, 6, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 7/12

Clock Cycle 8006:
 Current CPU Blocking $t4
(sw, 2768, 3424, 7, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 8/12

Clock Cycle 8007:
 Current CPU Blocking $t4
(sw, 2768, 3424, 8, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 9/12

Clock Cycle 8008:
 Current CPU Blocking $t4
(sw, 2768, 3424, 9, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 10/12

Clock Cycle 8009:
 Current CPU Blocking $t4
(sw, 2768, 3424, 10, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 11/12

Clock Cycle 8010:
 Current CPU Blocking $t4
(sw, 2768, 3424, 11, 12, 1115, )(lw, 3312, $t4, 0, 0, 1118, )
Completed 12/12
Finished Instruction sw 2768 3424 on Line 1115

Clock Cycle 8011:
 Current CPU Blocking $t4
(lw, 3312, $t4, 0, 0, 1118, )
Started lw 3312 $t4 on Line 1118
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8012:
 Current CPU Blocking $t4
(lw, 3312, $t4, 1, 22, 1118, )
Completed 2/22

Clock Cycle 8013:
 Current CPU Blocking $t4
(lw, 3312, $t4, 2, 22, 1118, )
Completed 3/22

Clock Cycle 8014:
 Current CPU Blocking $t4
(lw, 3312, $t4, 3, 22, 1118, )
Completed 4/22

Clock Cycle 8015:
 Current CPU Blocking $t4
(lw, 3312, $t4, 4, 22, 1118, )
Completed 5/22

Clock Cycle 8016:
 Current CPU Blocking $t4
(lw, 3312, $t4, 5, 22, 1118, )
Completed 6/22

Clock Cycle 8017:
 Current CPU Blocking $t4
(lw, 3312, $t4, 6, 22, 1118, )
Completed 7/22

Clock Cycle 8018:
 Current CPU Blocking $t4
(lw, 3312, $t4, 7, 22, 1118, )
Completed 8/22

Clock Cycle 8019:
 Current CPU Blocking $t4
(lw, 3312, $t4, 8, 22, 1118, )
Completed 9/22

Clock Cycle 8020:
 Current CPU Blocking $t4
(lw, 3312, $t4, 9, 22, 1118, )
Completed 10/22
Memory at 2768 = 3424

Clock Cycle 8021:
 Current CPU Blocking $t4
(lw, 3312, $t4, 10, 22, 1118, )
Completed 11/22

Clock Cycle 8022:
 Current CPU Blocking $t4
(lw, 3312, $t4, 11, 22, 1118, )
Completed 12/22

Clock Cycle 8023:
 Current CPU Blocking $t4
(lw, 3312, $t4, 12, 22, 1118, )
Completed 13/22

Clock Cycle 8024:
 Current CPU Blocking $t4
(lw, 3312, $t4, 13, 22, 1118, )
Completed 14/22

Clock Cycle 8025:
 Current CPU Blocking $t4
(lw, 3312, $t4, 14, 22, 1118, )
Completed 15/22

Clock Cycle 8026:
 Current CPU Blocking $t4
(lw, 3312, $t4, 15, 22, 1118, )
Completed 16/22

Clock Cycle 8027:
 Current CPU Blocking $t4
(lw, 3312, $t4, 16, 22, 1118, )
Completed 17/22

Clock Cycle 8028:
 Current CPU Blocking $t4
(lw, 3312, $t4, 17, 22, 1118, )
Completed 18/22

Clock Cycle 8029:
 Current CPU Blocking $t4
(lw, 3312, $t4, 18, 22, 1118, )
Completed 19/22

Clock Cycle 8030:
 Current CPU Blocking $t4
(lw, 3312, $t4, 19, 22, 1118, )
Completed 20/22

Clock Cycle 8031:
 Current CPU Blocking $t4
(lw, 3312, $t4, 20, 22, 1118, )
Completed 21/22

Clock Cycle 8032:
 Current CPU Blocking $t4
(lw, 3312, $t4, 21, 22, 1118, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3312 $t4 on Line 1118

Clock Cycle 8033:
 Current CPU Blocking $t4

addi$t4,$t4,1596
$t4 = 1596

Clock Cycle 8034:
 Current CPU Blocking 

addi$t2,$t2,2852
$t2 = 11848

Clock Cycle 8035:
 Current CPU Blocking 

addi$t0,$t3,2088
$t0 = 5512

Clock Cycle 8036:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1880 5512 on Line 1122

Clock Cycle 8037:
 Current CPU Blocking 
(sw, 1880, 5512, 0, 0, 1122, )
Started sw 1880 5512 on Line 1122
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1248 2480 on Line 1123

Clock Cycle 8038:
 Current CPU Blocking 
(sw, 1880, 5512, 1, 12, 1122, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 2/12
DRAM Request(Read) Issued for lw 1848 $t2 on Line 1124

Clock Cycle 8039:
 Current CPU Blocking 
(sw, 1880, 5512, 2, 12, 1122, )(sw, 1248, 2480, 0, 0, 1123, )(lw, 1848, $t2, 0, 0, 1124, )
Completed 3/12

Clock Cycle 8040:
 Current CPU Blocking $t2
(sw, 1880, 5512, 3, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 4/12

Clock Cycle 8041:
 Current CPU Blocking $t2
(sw, 1880, 5512, 4, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 5/12

Clock Cycle 8042:
 Current CPU Blocking $t2
(sw, 1880, 5512, 5, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 6/12

Clock Cycle 8043:
 Current CPU Blocking $t2
(sw, 1880, 5512, 6, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 7/12

Clock Cycle 8044:
 Current CPU Blocking $t2
(sw, 1880, 5512, 7, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 8/12

Clock Cycle 8045:
 Current CPU Blocking $t2
(sw, 1880, 5512, 8, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 9/12

Clock Cycle 8046:
 Current CPU Blocking $t2
(sw, 1880, 5512, 9, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 10/12

Clock Cycle 8047:
 Current CPU Blocking $t2
(sw, 1880, 5512, 10, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 11/12

Clock Cycle 8048:
 Current CPU Blocking $t2
(sw, 1880, 5512, 11, 12, 1122, )(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 12/12
Finished Instruction sw 1880 5512 on Line 1122

Clock Cycle 8049:
 Current CPU Blocking $t2
(lw, 1848, $t2, 0, 0, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Started lw 1848 $t2 on Line 1124
Completed 1/2

Clock Cycle 8050:
 Current CPU Blocking $t2
(lw, 1848, $t2, 1, 2, 1124, )(sw, 1248, 2480, 0, 0, 1123, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1848 $t2 on Line 1124

Clock Cycle 8051:
 Current CPU Blocking $t2
(sw, 1248, 2480, 0, 0, 1123, )
Started sw 1248 2480 on Line 1123
Completed 1/2
addi$t2,$t3,2124
$t2 = 5548

Clock Cycle 8052:
 Current CPU Blocking 
(sw, 1248, 2480, 1, 2, 1123, )
Completed 2/2
Finished Instruction sw 1248 2480 on Line 1123
DRAM Request(Write) Issued for sw 2796 5512 on Line 1126

Clock Cycle 8053:
 Current CPU Blocking 
(sw, 2796, 5512, 0, 0, 1126, )
Started sw 2796 5512 on Line 1126
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 312 3424 on Line 1127

Clock Cycle 8054:
 Current CPU Blocking 
(sw, 2796, 5512, 1, 22, 1126, )(sw, 312, 3424, 0, 0, 1127, )
Completed 2/22
DRAM Request(Read) Issued for lw 1944 $t2 on Line 1128

Clock Cycle 8055:
 Current CPU Blocking 
(sw, 2796, 5512, 2, 22, 1126, )(sw, 312, 3424, 0, 0, 1127, )(lw, 1944, $t2, 0, 0, 1128, )
Completed 3/22
DRAM Request(Read) Issued for lw 3556 $t1 on Line 1129

Clock Cycle 8056:
 Current CPU Blocking 
(sw, 2796, 5512, 3, 22, 1126, )(sw, 312, 3424, 0, 0, 1127, )(lw, 1944, $t2, 0, 0, 1128, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 4/22

Clock Cycle 8057:
 Current CPU Blocking $t2
(sw, 2796, 5512, 4, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 5/22

Clock Cycle 8058:
 Current CPU Blocking $t2
(sw, 2796, 5512, 5, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 6/22

Clock Cycle 8059:
 Current CPU Blocking $t2
(sw, 2796, 5512, 6, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 7/22

Clock Cycle 8060:
 Current CPU Blocking $t2
(sw, 2796, 5512, 7, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 8/22

Clock Cycle 8061:
 Current CPU Blocking $t2
(sw, 2796, 5512, 8, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 9/22

Clock Cycle 8062:
 Current CPU Blocking $t2
(sw, 2796, 5512, 9, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 10/22
Memory at 1248 = 2480
Memory at 1880 = 5512

Clock Cycle 8063:
 Current CPU Blocking $t2
(sw, 2796, 5512, 10, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 11/22

Clock Cycle 8064:
 Current CPU Blocking $t2
(sw, 2796, 5512, 11, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 12/22

Clock Cycle 8065:
 Current CPU Blocking $t2
(sw, 2796, 5512, 12, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 13/22

Clock Cycle 8066:
 Current CPU Blocking $t2
(sw, 2796, 5512, 13, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 14/22

Clock Cycle 8067:
 Current CPU Blocking $t2
(sw, 2796, 5512, 14, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 15/22

Clock Cycle 8068:
 Current CPU Blocking $t2
(sw, 2796, 5512, 15, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 16/22

Clock Cycle 8069:
 Current CPU Blocking $t2
(sw, 2796, 5512, 16, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 17/22

Clock Cycle 8070:
 Current CPU Blocking $t2
(sw, 2796, 5512, 17, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 18/22

Clock Cycle 8071:
 Current CPU Blocking $t2
(sw, 2796, 5512, 18, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 19/22

Clock Cycle 8072:
 Current CPU Blocking $t2
(sw, 2796, 5512, 19, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 20/22

Clock Cycle 8073:
 Current CPU Blocking $t2
(sw, 2796, 5512, 20, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 21/22

Clock Cycle 8074:
 Current CPU Blocking $t2
(sw, 2796, 5512, 21, 22, 1126, )(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 22/22
Finished Instruction sw 2796 5512 on Line 1126

Clock Cycle 8075:
 Current CPU Blocking $t2
(lw, 1944, $t2, 0, 0, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Started lw 1944 $t2 on Line 1128
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8076:
 Current CPU Blocking $t2
(lw, 1944, $t2, 1, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 2/22

Clock Cycle 8077:
 Current CPU Blocking $t2
(lw, 1944, $t2, 2, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 3/22

Clock Cycle 8078:
 Current CPU Blocking $t2
(lw, 1944, $t2, 3, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 4/22

Clock Cycle 8079:
 Current CPU Blocking $t2
(lw, 1944, $t2, 4, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 5/22

Clock Cycle 8080:
 Current CPU Blocking $t2
(lw, 1944, $t2, 5, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 6/22

Clock Cycle 8081:
 Current CPU Blocking $t2
(lw, 1944, $t2, 6, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 7/22

Clock Cycle 8082:
 Current CPU Blocking $t2
(lw, 1944, $t2, 7, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 8/22

Clock Cycle 8083:
 Current CPU Blocking $t2
(lw, 1944, $t2, 8, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 9/22

Clock Cycle 8084:
 Current CPU Blocking $t2
(lw, 1944, $t2, 9, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 10/22
Memory at 2796 = 5512

Clock Cycle 8085:
 Current CPU Blocking $t2
(lw, 1944, $t2, 10, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 11/22

Clock Cycle 8086:
 Current CPU Blocking $t2
(lw, 1944, $t2, 11, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 12/22

Clock Cycle 8087:
 Current CPU Blocking $t2
(lw, 1944, $t2, 12, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 13/22

Clock Cycle 8088:
 Current CPU Blocking $t2
(lw, 1944, $t2, 13, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 14/22

Clock Cycle 8089:
 Current CPU Blocking $t2
(lw, 1944, $t2, 14, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 15/22

Clock Cycle 8090:
 Current CPU Blocking $t2
(lw, 1944, $t2, 15, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 16/22

Clock Cycle 8091:
 Current CPU Blocking $t2
(lw, 1944, $t2, 16, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 17/22

Clock Cycle 8092:
 Current CPU Blocking $t2
(lw, 1944, $t2, 17, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 18/22

Clock Cycle 8093:
 Current CPU Blocking $t2
(lw, 1944, $t2, 18, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 19/22

Clock Cycle 8094:
 Current CPU Blocking $t2
(lw, 1944, $t2, 19, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 20/22

Clock Cycle 8095:
 Current CPU Blocking $t2
(lw, 1944, $t2, 20, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 21/22

Clock Cycle 8096:
 Current CPU Blocking $t2
(lw, 1944, $t2, 21, 22, 1128, )(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 22/22
$t2 = 2284
Finished Instruction lw 1944 $t2 on Line 1128

Clock Cycle 8097:
 Current CPU Blocking $t2
(sw, 312, 3424, 0, 0, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Started sw 312 3424 on Line 1127
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t2,1344
$t2 = 3628

Clock Cycle 8098:
 Current CPU Blocking 
(sw, 312, 3424, 1, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 2/12

Clock Cycle 8099:
 Current CPU Blocking $t1
(sw, 312, 3424, 2, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 3/12

Clock Cycle 8100:
 Current CPU Blocking $t1
(sw, 312, 3424, 3, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 4/12

Clock Cycle 8101:
 Current CPU Blocking $t1
(sw, 312, 3424, 4, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 5/12

Clock Cycle 8102:
 Current CPU Blocking $t1
(sw, 312, 3424, 5, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 6/12

Clock Cycle 8103:
 Current CPU Blocking $t1
(sw, 312, 3424, 6, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 7/12

Clock Cycle 8104:
 Current CPU Blocking $t1
(sw, 312, 3424, 7, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 8/12

Clock Cycle 8105:
 Current CPU Blocking $t1
(sw, 312, 3424, 8, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 9/12

Clock Cycle 8106:
 Current CPU Blocking $t1
(sw, 312, 3424, 9, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 10/12

Clock Cycle 8107:
 Current CPU Blocking $t1
(sw, 312, 3424, 10, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 11/12

Clock Cycle 8108:
 Current CPU Blocking $t1
(sw, 312, 3424, 11, 12, 1127, )(lw, 3556, $t1, 0, 0, 1129, )
Completed 12/12
Finished Instruction sw 312 3424 on Line 1127

Clock Cycle 8109:
 Current CPU Blocking $t1
(lw, 3556, $t1, 0, 0, 1129, )
Started lw 3556 $t1 on Line 1129
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8110:
 Current CPU Blocking $t1
(lw, 3556, $t1, 1, 22, 1129, )
Completed 2/22

Clock Cycle 8111:
 Current CPU Blocking $t1
(lw, 3556, $t1, 2, 22, 1129, )
Completed 3/22

Clock Cycle 8112:
 Current CPU Blocking $t1
(lw, 3556, $t1, 3, 22, 1129, )
Completed 4/22

Clock Cycle 8113:
 Current CPU Blocking $t1
(lw, 3556, $t1, 4, 22, 1129, )
Completed 5/22

Clock Cycle 8114:
 Current CPU Blocking $t1
(lw, 3556, $t1, 5, 22, 1129, )
Completed 6/22

Clock Cycle 8115:
 Current CPU Blocking $t1
(lw, 3556, $t1, 6, 22, 1129, )
Completed 7/22

Clock Cycle 8116:
 Current CPU Blocking $t1
(lw, 3556, $t1, 7, 22, 1129, )
Completed 8/22

Clock Cycle 8117:
 Current CPU Blocking $t1
(lw, 3556, $t1, 8, 22, 1129, )
Completed 9/22

Clock Cycle 8118:
 Current CPU Blocking $t1
(lw, 3556, $t1, 9, 22, 1129, )
Completed 10/22
Memory at 312 = 3424

Clock Cycle 8119:
 Current CPU Blocking $t1
(lw, 3556, $t1, 10, 22, 1129, )
Completed 11/22

Clock Cycle 8120:
 Current CPU Blocking $t1
(lw, 3556, $t1, 11, 22, 1129, )
Completed 12/22

Clock Cycle 8121:
 Current CPU Blocking $t1
(lw, 3556, $t1, 12, 22, 1129, )
Completed 13/22

Clock Cycle 8122:
 Current CPU Blocking $t1
(lw, 3556, $t1, 13, 22, 1129, )
Completed 14/22

Clock Cycle 8123:
 Current CPU Blocking $t1
(lw, 3556, $t1, 14, 22, 1129, )
Completed 15/22

Clock Cycle 8124:
 Current CPU Blocking $t1
(lw, 3556, $t1, 15, 22, 1129, )
Completed 16/22

Clock Cycle 8125:
 Current CPU Blocking $t1
(lw, 3556, $t1, 16, 22, 1129, )
Completed 17/22

Clock Cycle 8126:
 Current CPU Blocking $t1
(lw, 3556, $t1, 17, 22, 1129, )
Completed 18/22

Clock Cycle 8127:
 Current CPU Blocking $t1
(lw, 3556, $t1, 18, 22, 1129, )
Completed 19/22

Clock Cycle 8128:
 Current CPU Blocking $t1
(lw, 3556, $t1, 19, 22, 1129, )
Completed 20/22

Clock Cycle 8129:
 Current CPU Blocking $t1
(lw, 3556, $t1, 20, 22, 1129, )
Completed 21/22

Clock Cycle 8130:
 Current CPU Blocking $t1
(lw, 3556, $t1, 21, 22, 1129, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3556 $t1 on Line 1129

Clock Cycle 8131:
 Current CPU Blocking $t1

addi$t1,$t1,2720
$t1 = 2720

Clock Cycle 8132:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3992 1596 on Line 1132

Clock Cycle 8133:
 Current CPU Blocking 
(sw, 3992, 1596, 0, 0, 1132, )
Started sw 3992 1596 on Line 1132
Completed 1/2
DRAM Request(Read) Issued for lw 200 $t1 on Line 1133

Clock Cycle 8134:
 Current CPU Blocking 
(sw, 3992, 1596, 1, 2, 1132, )(lw, 200, $t1, 0, 0, 1133, )
Completed 2/2
Finished Instruction sw 3992 1596 on Line 1132
DRAM Request(Read) Issued for lw 236 $t0 on Line 1134

Clock Cycle 8135:
 Current CPU Blocking 
(lw, 200, $t1, 0, 0, 1133, )(lw, 236, $t0, 0, 0, 1134, )
Started lw 200 $t1 on Line 1133
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2376 $t3 on Line 1135

Clock Cycle 8136:
 Current CPU Blocking 
(lw, 200, $t1, 1, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 2/22

Clock Cycle 8137:
 Current CPU Blocking $t1
(lw, 200, $t1, 2, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 3/22

Clock Cycle 8138:
 Current CPU Blocking $t1
(lw, 200, $t1, 3, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 4/22

Clock Cycle 8139:
 Current CPU Blocking $t1
(lw, 200, $t1, 4, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 5/22

Clock Cycle 8140:
 Current CPU Blocking $t1
(lw, 200, $t1, 5, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 6/22

Clock Cycle 8141:
 Current CPU Blocking $t1
(lw, 200, $t1, 6, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 7/22

Clock Cycle 8142:
 Current CPU Blocking $t1
(lw, 200, $t1, 7, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 8/22

Clock Cycle 8143:
 Current CPU Blocking $t1
(lw, 200, $t1, 8, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 9/22

Clock Cycle 8144:
 Current CPU Blocking $t1
(lw, 200, $t1, 9, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 10/22
Memory at 3992 = 1596

Clock Cycle 8145:
 Current CPU Blocking $t1
(lw, 200, $t1, 10, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 11/22

Clock Cycle 8146:
 Current CPU Blocking $t1
(lw, 200, $t1, 11, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 12/22

Clock Cycle 8147:
 Current CPU Blocking $t1
(lw, 200, $t1, 12, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 13/22

Clock Cycle 8148:
 Current CPU Blocking $t1
(lw, 200, $t1, 13, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 14/22

Clock Cycle 8149:
 Current CPU Blocking $t1
(lw, 200, $t1, 14, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 15/22

Clock Cycle 8150:
 Current CPU Blocking $t1
(lw, 200, $t1, 15, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 16/22

Clock Cycle 8151:
 Current CPU Blocking $t1
(lw, 200, $t1, 16, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 17/22

Clock Cycle 8152:
 Current CPU Blocking $t1
(lw, 200, $t1, 17, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 18/22

Clock Cycle 8153:
 Current CPU Blocking $t1
(lw, 200, $t1, 18, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 19/22

Clock Cycle 8154:
 Current CPU Blocking $t1
(lw, 200, $t1, 19, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 20/22

Clock Cycle 8155:
 Current CPU Blocking $t1
(lw, 200, $t1, 20, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 21/22

Clock Cycle 8156:
 Current CPU Blocking $t1
(lw, 200, $t1, 21, 22, 1133, )(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 22/22
$t1 = 0
Finished Instruction lw 200 $t1 on Line 1133

Clock Cycle 8157:
 Current CPU Blocking $t1
(lw, 236, $t0, 0, 0, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Started lw 236 $t0 on Line 1134
Completed 1/2

Clock Cycle 8158:
 Current CPU Blocking $t0
(lw, 236, $t0, 1, 2, 1134, )(lw, 2376, $t3, 0, 0, 1135, )
Completed 2/2
$t0 = 0
Finished Instruction lw 236 $t0 on Line 1134

Clock Cycle 8159:
 Current CPU Blocking $t0
(lw, 2376, $t3, 0, 0, 1135, )
Started lw 2376 $t3 on Line 1135
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t0,2528
$t1 = 2528

Clock Cycle 8160:
 Current CPU Blocking 
(lw, 2376, $t3, 1, 12, 1135, )
Completed 2/12
addi$t0,$t1,1376
$t0 = 3904

Clock Cycle 8161:
 Current CPU Blocking 
(lw, 2376, $t3, 2, 12, 1135, )
Completed 3/12
DRAM Request(Write) Issued for sw 2180 2528 on Line 1138

Clock Cycle 8162:
 Current CPU Blocking 
(lw, 2376, $t3, 3, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 4/12
addi$t0,$t1,1236
$t0 = 3764

Clock Cycle 8163:
 Current CPU Blocking 
(lw, 2376, $t3, 4, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 5/12

Clock Cycle 8164:
 Current CPU Blocking $t3
(lw, 2376, $t3, 5, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 6/12

Clock Cycle 8165:
 Current CPU Blocking $t3
(lw, 2376, $t3, 6, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 7/12

Clock Cycle 8166:
 Current CPU Blocking $t3
(lw, 2376, $t3, 7, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 8/12

Clock Cycle 8167:
 Current CPU Blocking $t3
(lw, 2376, $t3, 8, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 9/12

Clock Cycle 8168:
 Current CPU Blocking $t3
(lw, 2376, $t3, 9, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 10/12

Clock Cycle 8169:
 Current CPU Blocking $t3
(lw, 2376, $t3, 10, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 11/12

Clock Cycle 8170:
 Current CPU Blocking $t3
(lw, 2376, $t3, 11, 12, 1135, )(sw, 2180, 2528, 0, 0, 1138, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2376 $t3 on Line 1135

Clock Cycle 8171:
 Current CPU Blocking $t3
(sw, 2180, 2528, 0, 0, 1138, )
Started sw 2180 2528 on Line 1138
Completed 1/2
DRAM Request(Write) Issued for sw 1720 0 on Line 1140

Clock Cycle 8172:
 Current CPU Blocking 
(sw, 2180, 2528, 1, 2, 1138, )(sw, 1720, 0, 0, 0, 1140, )
Completed 2/2
Finished Instruction sw 2180 2528 on Line 1138
DRAM Request(Write) Issued for sw 1796 2528 on Line 1141

Clock Cycle 8173:
 Current CPU Blocking 
(sw, 1720, 0, 0, 0, 1140, )(sw, 1796, 2528, 0, 0, 1141, )
Started sw 1720 0 on Line 1140
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t4,$t0,2080
$t4 = 5844

Clock Cycle 8174:
 Current CPU Blocking 
(sw, 1720, 0, 1, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )
Completed 2/22
DRAM Request(Write) Issued for sw 348 2528 on Line 1143

Clock Cycle 8175:
 Current CPU Blocking 
(sw, 1720, 0, 2, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(sw, 348, 2528, 0, 0, 1143, )
Completed 3/22
DRAM Request(Write) Issued for sw 2876 5844 on Line 1144

Clock Cycle 8176:
 Current CPU Blocking 
(sw, 1720, 0, 3, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 4/22
DRAM Request(Read) Issued for lw 1216 $t0 on Line 1145

Clock Cycle 8177:
 Current CPU Blocking 
(sw, 1720, 0, 4, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 5/22
DRAM Request(Read) Issued for lw 644 $t1 on Line 1146

Clock Cycle 8178:
 Current CPU Blocking 
(sw, 1720, 0, 5, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 6/22

Clock Cycle 8179:
 Current CPU Blocking $t1
(sw, 1720, 0, 6, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 7/22

Clock Cycle 8180:
 Current CPU Blocking $t1
(sw, 1720, 0, 7, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 8/22

Clock Cycle 8181:
 Current CPU Blocking $t1
(sw, 1720, 0, 8, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 9/22

Clock Cycle 8182:
 Current CPU Blocking $t1
(sw, 1720, 0, 9, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 10/22
Memory at 2180 = 2528

Clock Cycle 8183:
 Current CPU Blocking $t1
(sw, 1720, 0, 10, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 11/22

Clock Cycle 8184:
 Current CPU Blocking $t1
(sw, 1720, 0, 11, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 12/22

Clock Cycle 8185:
 Current CPU Blocking $t1
(sw, 1720, 0, 12, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 13/22

Clock Cycle 8186:
 Current CPU Blocking $t1
(sw, 1720, 0, 13, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 14/22

Clock Cycle 8187:
 Current CPU Blocking $t1
(sw, 1720, 0, 14, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 15/22

Clock Cycle 8188:
 Current CPU Blocking $t1
(sw, 1720, 0, 15, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 16/22

Clock Cycle 8189:
 Current CPU Blocking $t1
(sw, 1720, 0, 16, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 17/22

Clock Cycle 8190:
 Current CPU Blocking $t1
(sw, 1720, 0, 17, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 18/22

Clock Cycle 8191:
 Current CPU Blocking $t1
(sw, 1720, 0, 18, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 19/22

Clock Cycle 8192:
 Current CPU Blocking $t1
(sw, 1720, 0, 19, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 20/22

Clock Cycle 8193:
 Current CPU Blocking $t1
(sw, 1720, 0, 20, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 21/22

Clock Cycle 8194:
 Current CPU Blocking $t1
(sw, 1720, 0, 21, 22, 1140, )(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 22/22
Finished Instruction sw 1720 0 on Line 1140

Clock Cycle 8195:
 Current CPU Blocking $t1
(sw, 1796, 2528, 0, 0, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Started sw 1796 2528 on Line 1141
Completed 1/2

Clock Cycle 8196:
 Current CPU Blocking $t1
(sw, 1796, 2528, 1, 2, 1141, )(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 2/2
Finished Instruction sw 1796 2528 on Line 1141

Clock Cycle 8197:
 Current CPU Blocking $t1
(lw, 1216, $t0, 0, 0, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Started lw 1216 $t0 on Line 1145
Completed 1/2

Clock Cycle 8198:
 Current CPU Blocking $t1
(lw, 1216, $t0, 1, 2, 1145, )(sw, 348, 2528, 0, 0, 1143, )(sw, 2876, 5844, 0, 0, 1144, )(lw, 644, $t1, 0, 0, 1146, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1216 $t0 on Line 1145

Clock Cycle 8199:
 Current CPU Blocking $t1
(sw, 348, 2528, 0, 0, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Started sw 348 2528 on Line 1143
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8200:
 Current CPU Blocking $t1
(sw, 348, 2528, 1, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 2/22

Clock Cycle 8201:
 Current CPU Blocking $t1
(sw, 348, 2528, 2, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 3/22

Clock Cycle 8202:
 Current CPU Blocking $t1
(sw, 348, 2528, 3, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 4/22

Clock Cycle 8203:
 Current CPU Blocking $t1
(sw, 348, 2528, 4, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 5/22

Clock Cycle 8204:
 Current CPU Blocking $t1
(sw, 348, 2528, 5, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 6/22

Clock Cycle 8205:
 Current CPU Blocking $t1
(sw, 348, 2528, 6, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 7/22

Clock Cycle 8206:
 Current CPU Blocking $t1
(sw, 348, 2528, 7, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 8/22

Clock Cycle 8207:
 Current CPU Blocking $t1
(sw, 348, 2528, 8, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 9/22

Clock Cycle 8208:
 Current CPU Blocking $t1
(sw, 348, 2528, 9, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 10/22
Memory at 1796 = 2528

Clock Cycle 8209:
 Current CPU Blocking $t1
(sw, 348, 2528, 10, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 11/22

Clock Cycle 8210:
 Current CPU Blocking $t1
(sw, 348, 2528, 11, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 12/22

Clock Cycle 8211:
 Current CPU Blocking $t1
(sw, 348, 2528, 12, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 13/22

Clock Cycle 8212:
 Current CPU Blocking $t1
(sw, 348, 2528, 13, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 14/22

Clock Cycle 8213:
 Current CPU Blocking $t1
(sw, 348, 2528, 14, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 15/22

Clock Cycle 8214:
 Current CPU Blocking $t1
(sw, 348, 2528, 15, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 16/22

Clock Cycle 8215:
 Current CPU Blocking $t1
(sw, 348, 2528, 16, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 17/22

Clock Cycle 8216:
 Current CPU Blocking $t1
(sw, 348, 2528, 17, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 18/22

Clock Cycle 8217:
 Current CPU Blocking $t1
(sw, 348, 2528, 18, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 19/22

Clock Cycle 8218:
 Current CPU Blocking $t1
(sw, 348, 2528, 19, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 20/22

Clock Cycle 8219:
 Current CPU Blocking $t1
(sw, 348, 2528, 20, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 21/22

Clock Cycle 8220:
 Current CPU Blocking $t1
(sw, 348, 2528, 21, 22, 1143, )(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 22/22
Finished Instruction sw 348 2528 on Line 1143

Clock Cycle 8221:
 Current CPU Blocking $t1
(lw, 644, $t1, 0, 0, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Started lw 644 $t1 on Line 1146
Completed 1/2

Clock Cycle 8222:
 Current CPU Blocking $t1
(lw, 644, $t1, 1, 2, 1146, )(sw, 2876, 5844, 0, 0, 1144, )
Completed 2/2
$t1 = 0
Finished Instruction lw 644 $t1 on Line 1146

Clock Cycle 8223:
 Current CPU Blocking $t1
(sw, 2876, 5844, 0, 0, 1144, )
Started sw 2876 5844 on Line 1144
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t1,$t2,2268
$t1 = 5896

Clock Cycle 8224:
 Current CPU Blocking 
(sw, 2876, 5844, 1, 22, 1144, )
Completed 2/22
addi$t3,$t0,2668
$t3 = 2668

Clock Cycle 8225:
 Current CPU Blocking 
(sw, 2876, 5844, 2, 22, 1144, )
Completed 3/22
addi$t4,$t1,2672
$t4 = 8568

Clock Cycle 8226:
 Current CPU Blocking 
(sw, 2876, 5844, 3, 22, 1144, )
Completed 4/22
DRAM Request(Read) Issued for lw 1684 $t2 on Line 1150

Clock Cycle 8227:
 Current CPU Blocking 
(sw, 2876, 5844, 4, 22, 1144, )(lw, 1684, $t2, 0, 0, 1150, )
Completed 5/22
DRAM Request(Write) Issued for sw 2396 0 on Line 1151

Clock Cycle 8228:
 Current CPU Blocking 
(sw, 2876, 5844, 5, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 1684, $t2, 0, 0, 1150, )
Completed 6/22
DRAM Request(Write) Issued for sw 1800 8568 on Line 1152

Clock Cycle 8229:
 Current CPU Blocking 
(sw, 2876, 5844, 6, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 7/22
DRAM Request(Read) Issued for lw 264 $t0 on Line 1153

Clock Cycle 8230:
 Current CPU Blocking 
(sw, 2876, 5844, 7, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(lw, 264, $t0, 0, 0, 1153, )
Completed 8/22

Clock Cycle 8231:
 Current CPU Blocking $t0
(sw, 2876, 5844, 8, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 9/22

Clock Cycle 8232:
 Current CPU Blocking $t0
(sw, 2876, 5844, 9, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 10/22
Memory at 348 = 2528

Clock Cycle 8233:
 Current CPU Blocking $t0
(sw, 2876, 5844, 10, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 11/22

Clock Cycle 8234:
 Current CPU Blocking $t0
(sw, 2876, 5844, 11, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 12/22

Clock Cycle 8235:
 Current CPU Blocking $t0
(sw, 2876, 5844, 12, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 13/22

Clock Cycle 8236:
 Current CPU Blocking $t0
(sw, 2876, 5844, 13, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 14/22

Clock Cycle 8237:
 Current CPU Blocking $t0
(sw, 2876, 5844, 14, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 15/22

Clock Cycle 8238:
 Current CPU Blocking $t0
(sw, 2876, 5844, 15, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 16/22

Clock Cycle 8239:
 Current CPU Blocking $t0
(sw, 2876, 5844, 16, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 17/22

Clock Cycle 8240:
 Current CPU Blocking $t0
(sw, 2876, 5844, 17, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 18/22

Clock Cycle 8241:
 Current CPU Blocking $t0
(sw, 2876, 5844, 18, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 19/22

Clock Cycle 8242:
 Current CPU Blocking $t0
(sw, 2876, 5844, 19, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 20/22

Clock Cycle 8243:
 Current CPU Blocking $t0
(sw, 2876, 5844, 20, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 21/22

Clock Cycle 8244:
 Current CPU Blocking $t0
(sw, 2876, 5844, 21, 22, 1144, )(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 22/22
Finished Instruction sw 2876 5844 on Line 1144

Clock Cycle 8245:
 Current CPU Blocking $t0
(sw, 2396, 0, 0, 0, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Started sw 2396 0 on Line 1151
Completed 1/2

Clock Cycle 8246:
 Current CPU Blocking $t0
(sw, 2396, 0, 1, 2, 1151, )(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 2/2
Finished Instruction sw 2396 0 on Line 1151

Clock Cycle 8247:
 Current CPU Blocking $t0
(lw, 264, $t0, 0, 0, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Started lw 264 $t0 on Line 1153
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8248:
 Current CPU Blocking $t0
(lw, 264, $t0, 1, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 2/22

Clock Cycle 8249:
 Current CPU Blocking $t0
(lw, 264, $t0, 2, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 3/22

Clock Cycle 8250:
 Current CPU Blocking $t0
(lw, 264, $t0, 3, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 4/22

Clock Cycle 8251:
 Current CPU Blocking $t0
(lw, 264, $t0, 4, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 5/22

Clock Cycle 8252:
 Current CPU Blocking $t0
(lw, 264, $t0, 5, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 6/22

Clock Cycle 8253:
 Current CPU Blocking $t0
(lw, 264, $t0, 6, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 7/22

Clock Cycle 8254:
 Current CPU Blocking $t0
(lw, 264, $t0, 7, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 8/22

Clock Cycle 8255:
 Current CPU Blocking $t0
(lw, 264, $t0, 8, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 9/22

Clock Cycle 8256:
 Current CPU Blocking $t0
(lw, 264, $t0, 9, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 10/22
Memory at 2876 = 5844

Clock Cycle 8257:
 Current CPU Blocking $t0
(lw, 264, $t0, 10, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 11/22

Clock Cycle 8258:
 Current CPU Blocking $t0
(lw, 264, $t0, 11, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 12/22

Clock Cycle 8259:
 Current CPU Blocking $t0
(lw, 264, $t0, 12, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 13/22

Clock Cycle 8260:
 Current CPU Blocking $t0
(lw, 264, $t0, 13, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 14/22

Clock Cycle 8261:
 Current CPU Blocking $t0
(lw, 264, $t0, 14, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 15/22

Clock Cycle 8262:
 Current CPU Blocking $t0
(lw, 264, $t0, 15, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 16/22

Clock Cycle 8263:
 Current CPU Blocking $t0
(lw, 264, $t0, 16, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 17/22

Clock Cycle 8264:
 Current CPU Blocking $t0
(lw, 264, $t0, 17, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 18/22

Clock Cycle 8265:
 Current CPU Blocking $t0
(lw, 264, $t0, 18, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 19/22

Clock Cycle 8266:
 Current CPU Blocking $t0
(lw, 264, $t0, 19, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 20/22

Clock Cycle 8267:
 Current CPU Blocking $t0
(lw, 264, $t0, 20, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 21/22

Clock Cycle 8268:
 Current CPU Blocking $t0
(lw, 264, $t0, 21, 22, 1153, )(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Completed 22/22
$t0 = 0
Finished Instruction lw 264 $t0 on Line 1153

Clock Cycle 8269:
 Current CPU Blocking $t0
(lw, 1684, $t2, 0, 0, 1150, )(sw, 1800, 8568, 0, 0, 1152, )
Started lw 1684 $t2 on Line 1150
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 752 0 on Line 1154

Clock Cycle 8270:
 Current CPU Blocking 
(lw, 1684, $t2, 1, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 2/12
addi$t3,$t1,648
$t3 = 6544

Clock Cycle 8271:
 Current CPU Blocking 
(lw, 1684, $t2, 2, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 3/12

Clock Cycle 8272:
 Current CPU Blocking $t2
(lw, 1684, $t2, 3, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 4/12

Clock Cycle 8273:
 Current CPU Blocking $t2
(lw, 1684, $t2, 4, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 5/12

Clock Cycle 8274:
 Current CPU Blocking $t2
(lw, 1684, $t2, 5, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 6/12

Clock Cycle 8275:
 Current CPU Blocking $t2
(lw, 1684, $t2, 6, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 7/12

Clock Cycle 8276:
 Current CPU Blocking $t2
(lw, 1684, $t2, 7, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 8/12

Clock Cycle 8277:
 Current CPU Blocking $t2
(lw, 1684, $t2, 8, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 9/12

Clock Cycle 8278:
 Current CPU Blocking $t2
(lw, 1684, $t2, 9, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 10/12

Clock Cycle 8279:
 Current CPU Blocking $t2
(lw, 1684, $t2, 10, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 11/12

Clock Cycle 8280:
 Current CPU Blocking $t2
(lw, 1684, $t2, 11, 12, 1150, )(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1684 $t2 on Line 1150

Clock Cycle 8281:
 Current CPU Blocking $t2
(sw, 1800, 8568, 0, 0, 1152, )(sw, 752, 0, 0, 0, 1154, )
Started sw 1800 8568 on Line 1152
Completed 1/2
addi$t2,$t1,2052
$t2 = 7948

Clock Cycle 8282:
 Current CPU Blocking 
(sw, 1800, 8568, 1, 2, 1152, )(sw, 752, 0, 0, 0, 1154, )
Completed 2/2
Finished Instruction sw 1800 8568 on Line 1152
addi$t0,$t1,2804
$t0 = 8700

Clock Cycle 8283:
 Current CPU Blocking 
(sw, 752, 0, 0, 0, 1154, )
Started sw 752 0 on Line 1154
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t4,1704
$t2 = 10272

Clock Cycle 8284:
 Current CPU Blocking 
(sw, 752, 0, 1, 22, 1154, )
Completed 2/22
DRAM Request(Read) Issued for lw 2424 $t4 on Line 1159

Clock Cycle 8285:
 Current CPU Blocking 
(sw, 752, 0, 2, 22, 1154, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 3/22
addi$t1,$t3,2248
$t1 = 8792

Clock Cycle 8286:
 Current CPU Blocking 
(sw, 752, 0, 3, 22, 1154, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 4/22
DRAM Request(Read) Issued for lw 1244 $t3 on Line 1161

Clock Cycle 8287:
 Current CPU Blocking 
(sw, 752, 0, 4, 22, 1154, )(lw, 2424, $t4, 0, 0, 1159, )(lw, 1244, $t3, 0, 0, 1161, )
Completed 5/22

Clock Cycle 8288:
 Current CPU Blocking $t3
(sw, 752, 0, 5, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 6/22

Clock Cycle 8289:
 Current CPU Blocking $t3
(sw, 752, 0, 6, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 7/22

Clock Cycle 8290:
 Current CPU Blocking $t3
(sw, 752, 0, 7, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 8/22

Clock Cycle 8291:
 Current CPU Blocking $t3
(sw, 752, 0, 8, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 9/22

Clock Cycle 8292:
 Current CPU Blocking $t3
(sw, 752, 0, 9, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 10/22
Memory at 1800 = 8568

Clock Cycle 8293:
 Current CPU Blocking $t3
(sw, 752, 0, 10, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 11/22

Clock Cycle 8294:
 Current CPU Blocking $t3
(sw, 752, 0, 11, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 12/22

Clock Cycle 8295:
 Current CPU Blocking $t3
(sw, 752, 0, 12, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 13/22

Clock Cycle 8296:
 Current CPU Blocking $t3
(sw, 752, 0, 13, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 14/22

Clock Cycle 8297:
 Current CPU Blocking $t3
(sw, 752, 0, 14, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 15/22

Clock Cycle 8298:
 Current CPU Blocking $t3
(sw, 752, 0, 15, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 16/22

Clock Cycle 8299:
 Current CPU Blocking $t3
(sw, 752, 0, 16, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 17/22

Clock Cycle 8300:
 Current CPU Blocking $t3
(sw, 752, 0, 17, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 18/22

Clock Cycle 8301:
 Current CPU Blocking $t3
(sw, 752, 0, 18, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 19/22

Clock Cycle 8302:
 Current CPU Blocking $t3
(sw, 752, 0, 19, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 20/22

Clock Cycle 8303:
 Current CPU Blocking $t3
(sw, 752, 0, 20, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 21/22

Clock Cycle 8304:
 Current CPU Blocking $t3
(sw, 752, 0, 21, 22, 1154, )(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 22/22
Finished Instruction sw 752 0 on Line 1154

Clock Cycle 8305:
 Current CPU Blocking $t3
(lw, 1244, $t3, 0, 0, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Started lw 1244 $t3 on Line 1161
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8306:
 Current CPU Blocking $t3
(lw, 1244, $t3, 1, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 2/22

Clock Cycle 8307:
 Current CPU Blocking $t3
(lw, 1244, $t3, 2, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 3/22

Clock Cycle 8308:
 Current CPU Blocking $t3
(lw, 1244, $t3, 3, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 4/22

Clock Cycle 8309:
 Current CPU Blocking $t3
(lw, 1244, $t3, 4, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 5/22

Clock Cycle 8310:
 Current CPU Blocking $t3
(lw, 1244, $t3, 5, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 6/22

Clock Cycle 8311:
 Current CPU Blocking $t3
(lw, 1244, $t3, 6, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 7/22

Clock Cycle 8312:
 Current CPU Blocking $t3
(lw, 1244, $t3, 7, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 8/22

Clock Cycle 8313:
 Current CPU Blocking $t3
(lw, 1244, $t3, 8, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 9/22

Clock Cycle 8314:
 Current CPU Blocking $t3
(lw, 1244, $t3, 9, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 10/22

Clock Cycle 8315:
 Current CPU Blocking $t3
(lw, 1244, $t3, 10, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 11/22

Clock Cycle 8316:
 Current CPU Blocking $t3
(lw, 1244, $t3, 11, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 12/22

Clock Cycle 8317:
 Current CPU Blocking $t3
(lw, 1244, $t3, 12, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 13/22

Clock Cycle 8318:
 Current CPU Blocking $t3
(lw, 1244, $t3, 13, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 14/22

Clock Cycle 8319:
 Current CPU Blocking $t3
(lw, 1244, $t3, 14, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 15/22

Clock Cycle 8320:
 Current CPU Blocking $t3
(lw, 1244, $t3, 15, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 16/22

Clock Cycle 8321:
 Current CPU Blocking $t3
(lw, 1244, $t3, 16, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 17/22

Clock Cycle 8322:
 Current CPU Blocking $t3
(lw, 1244, $t3, 17, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 18/22

Clock Cycle 8323:
 Current CPU Blocking $t3
(lw, 1244, $t3, 18, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 19/22

Clock Cycle 8324:
 Current CPU Blocking $t3
(lw, 1244, $t3, 19, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 20/22

Clock Cycle 8325:
 Current CPU Blocking $t3
(lw, 1244, $t3, 20, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 21/22

Clock Cycle 8326:
 Current CPU Blocking $t3
(lw, 1244, $t3, 21, 22, 1161, )(lw, 2424, $t4, 0, 0, 1159, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1244 $t3 on Line 1161

Clock Cycle 8327:
 Current CPU Blocking $t3
(lw, 2424, $t4, 0, 0, 1159, )
Started lw 2424 $t4 on Line 1159
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1648 $t3 on Line 1162

Clock Cycle 8328:
 Current CPU Blocking 
(lw, 2424, $t4, 1, 12, 1159, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 2/12
DRAM Request(Write) Issued for sw 3064 10272 on Line 1163

Clock Cycle 8329:
 Current CPU Blocking 
(lw, 2424, $t4, 2, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 3/12

Clock Cycle 8330:
 Current CPU Blocking $t4
(lw, 2424, $t4, 3, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 4/12

Clock Cycle 8331:
 Current CPU Blocking $t4
(lw, 2424, $t4, 4, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 5/12

Clock Cycle 8332:
 Current CPU Blocking $t4
(lw, 2424, $t4, 5, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 6/12

Clock Cycle 8333:
 Current CPU Blocking $t4
(lw, 2424, $t4, 6, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 7/12

Clock Cycle 8334:
 Current CPU Blocking $t4
(lw, 2424, $t4, 7, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 8/12

Clock Cycle 8335:
 Current CPU Blocking $t4
(lw, 2424, $t4, 8, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 9/12

Clock Cycle 8336:
 Current CPU Blocking $t4
(lw, 2424, $t4, 9, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 10/12

Clock Cycle 8337:
 Current CPU Blocking $t4
(lw, 2424, $t4, 10, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 11/12

Clock Cycle 8338:
 Current CPU Blocking $t4
(lw, 2424, $t4, 11, 12, 1159, )(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 12/12
$t4 = 0
Finished Instruction lw 2424 $t4 on Line 1159

Clock Cycle 8339:
 Current CPU Blocking $t4
(sw, 3064, 10272, 0, 0, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Started sw 3064 10272 on Line 1163
Completed 1/2
addi$t1,$t4,2856
$t1 = 2856

Clock Cycle 8340:
 Current CPU Blocking 
(sw, 3064, 10272, 1, 2, 1163, )(lw, 1648, $t3, 0, 0, 1162, )
Completed 2/2
Finished Instruction sw 3064 10272 on Line 1163
DRAM Request(Write) Issued for sw 2120 0 on Line 1165

Clock Cycle 8341:
 Current CPU Blocking 
(lw, 1648, $t3, 0, 0, 1162, )(sw, 2120, 0, 0, 0, 1165, )
Started lw 1648 $t3 on Line 1162
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 468 10272 on Line 1166

Clock Cycle 8342:
 Current CPU Blocking 
(lw, 1648, $t3, 1, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )
Completed 2/22
DRAM Request(Read) Issued for lw 2820 $t4 on Line 1167

Clock Cycle 8343:
 Current CPU Blocking 
(lw, 1648, $t3, 2, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )
Completed 3/22
DRAM Request(Write) Issued for sw 676 2856 on Line 1168

Clock Cycle 8344:
 Current CPU Blocking 
(lw, 1648, $t3, 3, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )
Completed 4/22
addi$t0,$t2,616
$t0 = 10888

Clock Cycle 8345:
 Current CPU Blocking 
(lw, 1648, $t3, 4, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )
Completed 5/22
addi$t2,$t0,2376
$t2 = 13264

Clock Cycle 8346:
 Current CPU Blocking 
(lw, 1648, $t3, 5, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )
Completed 6/22
DRAM Request(Write) Issued for sw 3384 10888 on Line 1171

Clock Cycle 8347:
 Current CPU Blocking 
(lw, 1648, $t3, 6, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 7/22
addi$t0,$t1,2428
$t0 = 5284

Clock Cycle 8348:
 Current CPU Blocking 
(lw, 1648, $t3, 7, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 8/22

Clock Cycle 8349:
 Current CPU Blocking $t3
(lw, 1648, $t3, 8, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 9/22

Clock Cycle 8350:
 Current CPU Blocking $t3
(lw, 1648, $t3, 9, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 10/22
Memory at 3064 = 10272

Clock Cycle 8351:
 Current CPU Blocking $t3
(lw, 1648, $t3, 10, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 11/22

Clock Cycle 8352:
 Current CPU Blocking $t3
(lw, 1648, $t3, 11, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 12/22

Clock Cycle 8353:
 Current CPU Blocking $t3
(lw, 1648, $t3, 12, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 13/22

Clock Cycle 8354:
 Current CPU Blocking $t3
(lw, 1648, $t3, 13, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 14/22

Clock Cycle 8355:
 Current CPU Blocking $t3
(lw, 1648, $t3, 14, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 15/22

Clock Cycle 8356:
 Current CPU Blocking $t3
(lw, 1648, $t3, 15, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 16/22

Clock Cycle 8357:
 Current CPU Blocking $t3
(lw, 1648, $t3, 16, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 17/22

Clock Cycle 8358:
 Current CPU Blocking $t3
(lw, 1648, $t3, 17, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 18/22

Clock Cycle 8359:
 Current CPU Blocking $t3
(lw, 1648, $t3, 18, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 19/22

Clock Cycle 8360:
 Current CPU Blocking $t3
(lw, 1648, $t3, 19, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 20/22

Clock Cycle 8361:
 Current CPU Blocking $t3
(lw, 1648, $t3, 20, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 21/22

Clock Cycle 8362:
 Current CPU Blocking $t3
(lw, 1648, $t3, 21, 22, 1162, )(sw, 2120, 0, 0, 0, 1165, )(sw, 468, 10272, 0, 0, 1166, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1648 $t3 on Line 1162

Clock Cycle 8363:
 Current CPU Blocking $t3
(sw, 2120, 0, 0, 0, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Started sw 2120 0 on Line 1165
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3060 $t3 on Line 1173

Clock Cycle 8364:
 Current CPU Blocking 
(sw, 2120, 0, 1, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )
Completed 2/12
DRAM Request(Read) Issued for lw 3652 $t0 on Line 1174

Clock Cycle 8365:
 Current CPU Blocking 
(sw, 2120, 0, 2, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 3/12

Clock Cycle 8366:
 Current CPU Blocking $t4
(sw, 2120, 0, 3, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 4/12

Clock Cycle 8367:
 Current CPU Blocking $t4
(sw, 2120, 0, 4, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 5/12

Clock Cycle 8368:
 Current CPU Blocking $t4
(sw, 2120, 0, 5, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 6/12

Clock Cycle 8369:
 Current CPU Blocking $t4
(sw, 2120, 0, 6, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 7/12

Clock Cycle 8370:
 Current CPU Blocking $t4
(sw, 2120, 0, 7, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 8/12

Clock Cycle 8371:
 Current CPU Blocking $t4
(sw, 2120, 0, 8, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 9/12

Clock Cycle 8372:
 Current CPU Blocking $t4
(sw, 2120, 0, 9, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 10/12

Clock Cycle 8373:
 Current CPU Blocking $t4
(sw, 2120, 0, 10, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 11/12

Clock Cycle 8374:
 Current CPU Blocking $t4
(sw, 2120, 0, 11, 12, 1165, )(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 12/12
Finished Instruction sw 2120 0 on Line 1165

Clock Cycle 8375:
 Current CPU Blocking $t4
(lw, 2820, $t4, 0, 0, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Started lw 2820 $t4 on Line 1167
Completed 1/2

Clock Cycle 8376:
 Current CPU Blocking $t4
(lw, 2820, $t4, 1, 2, 1167, )(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2820 $t4 on Line 1167

Clock Cycle 8377:
 Current CPU Blocking $t4
(lw, 3060, $t3, 0, 0, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )
Started lw 3060 $t3 on Line 1173
Completed 1/2
DRAM Request(Write) Issued for sw 1092 0 on Line 1175

Clock Cycle 8378:
 Current CPU Blocking 
(lw, 3060, $t3, 1, 2, 1173, )(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3060 $t3 on Line 1173
DRAM Request(Read) Issued for lw 3220 $t4 on Line 1176

Clock Cycle 8379:
 Current CPU Blocking 
(sw, 468, 10272, 0, 0, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )
Started sw 468 10272 on Line 1166
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2480 0 on Line 1177

Clock Cycle 8380:
 Current CPU Blocking 
(sw, 468, 10272, 1, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 2/22

Clock Cycle 8381:
 Current CPU Blocking $t4
(sw, 468, 10272, 2, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 3/22

Clock Cycle 8382:
 Current CPU Blocking $t4
(sw, 468, 10272, 3, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 4/22

Clock Cycle 8383:
 Current CPU Blocking $t4
(sw, 468, 10272, 4, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 5/22

Clock Cycle 8384:
 Current CPU Blocking $t4
(sw, 468, 10272, 5, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 6/22

Clock Cycle 8385:
 Current CPU Blocking $t4
(sw, 468, 10272, 6, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 7/22

Clock Cycle 8386:
 Current CPU Blocking $t4
(sw, 468, 10272, 7, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 8/22

Clock Cycle 8387:
 Current CPU Blocking $t4
(sw, 468, 10272, 8, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 9/22

Clock Cycle 8388:
 Current CPU Blocking $t4
(sw, 468, 10272, 9, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 10/22

Clock Cycle 8389:
 Current CPU Blocking $t4
(sw, 468, 10272, 10, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 11/22

Clock Cycle 8390:
 Current CPU Blocking $t4
(sw, 468, 10272, 11, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 12/22

Clock Cycle 8391:
 Current CPU Blocking $t4
(sw, 468, 10272, 12, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 13/22

Clock Cycle 8392:
 Current CPU Blocking $t4
(sw, 468, 10272, 13, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 14/22

Clock Cycle 8393:
 Current CPU Blocking $t4
(sw, 468, 10272, 14, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 15/22

Clock Cycle 8394:
 Current CPU Blocking $t4
(sw, 468, 10272, 15, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 16/22

Clock Cycle 8395:
 Current CPU Blocking $t4
(sw, 468, 10272, 16, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 17/22

Clock Cycle 8396:
 Current CPU Blocking $t4
(sw, 468, 10272, 17, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 18/22

Clock Cycle 8397:
 Current CPU Blocking $t4
(sw, 468, 10272, 18, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 19/22

Clock Cycle 8398:
 Current CPU Blocking $t4
(sw, 468, 10272, 19, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 20/22

Clock Cycle 8399:
 Current CPU Blocking $t4
(sw, 468, 10272, 20, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 21/22

Clock Cycle 8400:
 Current CPU Blocking $t4
(sw, 468, 10272, 21, 22, 1166, )(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 22/22
Finished Instruction sw 468 10272 on Line 1166

Clock Cycle 8401:
 Current CPU Blocking $t4
(sw, 676, 2856, 0, 0, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Started sw 676 2856 on Line 1168
Completed 1/2

Clock Cycle 8402:
 Current CPU Blocking $t4
(sw, 676, 2856, 1, 2, 1168, )(sw, 3384, 10888, 0, 0, 1171, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(lw, 3220, $t4, 0, 0, 1176, )(sw, 2480, 0, 0, 0, 1177, )
Completed 2/2
Finished Instruction sw 676 2856 on Line 1168

Clock Cycle 8403:
 Current CPU Blocking $t4
(sw, 3384, 10888, 0, 0, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Started sw 3384 10888 on Line 1171
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8404:
 Current CPU Blocking $t4
(sw, 3384, 10888, 1, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 2/22

Clock Cycle 8405:
 Current CPU Blocking $t4
(sw, 3384, 10888, 2, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 3/22

Clock Cycle 8406:
 Current CPU Blocking $t4
(sw, 3384, 10888, 3, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 4/22

Clock Cycle 8407:
 Current CPU Blocking $t4
(sw, 3384, 10888, 4, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 5/22

Clock Cycle 8408:
 Current CPU Blocking $t4
(sw, 3384, 10888, 5, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 6/22

Clock Cycle 8409:
 Current CPU Blocking $t4
(sw, 3384, 10888, 6, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 7/22

Clock Cycle 8410:
 Current CPU Blocking $t4
(sw, 3384, 10888, 7, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 8/22

Clock Cycle 8411:
 Current CPU Blocking $t4
(sw, 3384, 10888, 8, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 9/22

Clock Cycle 8412:
 Current CPU Blocking $t4
(sw, 3384, 10888, 9, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 10/22
Memory at 468 = 10272
Memory at 676 = 2856

Clock Cycle 8413:
 Current CPU Blocking $t4
(sw, 3384, 10888, 10, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 11/22

Clock Cycle 8414:
 Current CPU Blocking $t4
(sw, 3384, 10888, 11, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 12/22

Clock Cycle 8415:
 Current CPU Blocking $t4
(sw, 3384, 10888, 12, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 13/22

Clock Cycle 8416:
 Current CPU Blocking $t4
(sw, 3384, 10888, 13, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 14/22

Clock Cycle 8417:
 Current CPU Blocking $t4
(sw, 3384, 10888, 14, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 15/22

Clock Cycle 8418:
 Current CPU Blocking $t4
(sw, 3384, 10888, 15, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 16/22

Clock Cycle 8419:
 Current CPU Blocking $t4
(sw, 3384, 10888, 16, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 17/22

Clock Cycle 8420:
 Current CPU Blocking $t4
(sw, 3384, 10888, 17, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 18/22

Clock Cycle 8421:
 Current CPU Blocking $t4
(sw, 3384, 10888, 18, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 19/22

Clock Cycle 8422:
 Current CPU Blocking $t4
(sw, 3384, 10888, 19, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 20/22

Clock Cycle 8423:
 Current CPU Blocking $t4
(sw, 3384, 10888, 20, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 21/22

Clock Cycle 8424:
 Current CPU Blocking $t4
(sw, 3384, 10888, 21, 22, 1171, )(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 22/22
Finished Instruction sw 3384 10888 on Line 1171

Clock Cycle 8425:
 Current CPU Blocking $t4
(lw, 3220, $t4, 0, 0, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Started lw 3220 $t4 on Line 1176
Completed 1/2

Clock Cycle 8426:
 Current CPU Blocking $t4
(lw, 3220, $t4, 1, 2, 1176, )(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3220 $t4 on Line 1176

Clock Cycle 8427:
 Current CPU Blocking $t4
(lw, 3652, $t0, 0, 0, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Started lw 3652 $t0 on Line 1174
Completed 1/2
addi$t2,$t4,3944
$t2 = 3944

Clock Cycle 8428:
 Current CPU Blocking 
(lw, 3652, $t0, 1, 2, 1174, )(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )
Completed 2/2
$t0 = 128
Finished Instruction lw 3652 $t0 on Line 1174
DRAM Request(Read) Issued for lw 3896 $t4 on Line 1179

Clock Cycle 8429:
 Current CPU Blocking 
(sw, 1092, 0, 0, 0, 1175, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3896, $t4, 0, 0, 1179, )
Started sw 1092 0 on Line 1175
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3368 $t2 on Line 1180

Clock Cycle 8430:
 Current CPU Blocking 
(sw, 1092, 0, 1, 22, 1175, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3896, $t4, 0, 0, 1179, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 2/22
DRAM Request(Write) Issued for sw 1596 2856 on Line 1181

Clock Cycle 8431:
 Current CPU Blocking 
(sw, 1092, 0, 2, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3896, $t4, 0, 0, 1179, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 3/22

Clock Cycle 8432:
 Current CPU Blocking $t2
(sw, 1092, 0, 3, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 4/22

Clock Cycle 8433:
 Current CPU Blocking $t2
(sw, 1092, 0, 4, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 5/22

Clock Cycle 8434:
 Current CPU Blocking $t2
(sw, 1092, 0, 5, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 6/22

Clock Cycle 8435:
 Current CPU Blocking $t2
(sw, 1092, 0, 6, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 7/22

Clock Cycle 8436:
 Current CPU Blocking $t2
(sw, 1092, 0, 7, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 8/22

Clock Cycle 8437:
 Current CPU Blocking $t2
(sw, 1092, 0, 8, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 9/22

Clock Cycle 8438:
 Current CPU Blocking $t2
(sw, 1092, 0, 9, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 10/22
Memory at 3384 = 10888

Clock Cycle 8439:
 Current CPU Blocking $t2
(sw, 1092, 0, 10, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 11/22

Clock Cycle 8440:
 Current CPU Blocking $t2
(sw, 1092, 0, 11, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 12/22

Clock Cycle 8441:
 Current CPU Blocking $t2
(sw, 1092, 0, 12, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 13/22

Clock Cycle 8442:
 Current CPU Blocking $t2
(sw, 1092, 0, 13, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 14/22

Clock Cycle 8443:
 Current CPU Blocking $t2
(sw, 1092, 0, 14, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 15/22

Clock Cycle 8444:
 Current CPU Blocking $t2
(sw, 1092, 0, 15, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 16/22

Clock Cycle 8445:
 Current CPU Blocking $t2
(sw, 1092, 0, 16, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 17/22

Clock Cycle 8446:
 Current CPU Blocking $t2
(sw, 1092, 0, 17, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 18/22

Clock Cycle 8447:
 Current CPU Blocking $t2
(sw, 1092, 0, 18, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 19/22

Clock Cycle 8448:
 Current CPU Blocking $t2
(sw, 1092, 0, 19, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 20/22

Clock Cycle 8449:
 Current CPU Blocking $t2
(sw, 1092, 0, 20, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 21/22

Clock Cycle 8450:
 Current CPU Blocking $t2
(sw, 1092, 0, 21, 22, 1175, )(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 22/22
Finished Instruction sw 1092 0 on Line 1175

Clock Cycle 8451:
 Current CPU Blocking $t2
(sw, 1596, 2856, 0, 0, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Started sw 1596 2856 on Line 1181
Completed 1/2

Clock Cycle 8452:
 Current CPU Blocking $t2
(sw, 1596, 2856, 1, 2, 1181, )(lw, 3896, $t4, 0, 0, 1179, )(sw, 2480, 0, 0, 0, 1177, )(lw, 3368, $t2, 0, 0, 1180, )
Completed 2/2
Finished Instruction sw 1596 2856 on Line 1181

Clock Cycle 8453:
 Current CPU Blocking $t2
(lw, 3896, $t4, 0, 0, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Started lw 3896 $t4 on Line 1179
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8454:
 Current CPU Blocking $t2
(lw, 3896, $t4, 1, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 2/22

Clock Cycle 8455:
 Current CPU Blocking $t2
(lw, 3896, $t4, 2, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 3/22

Clock Cycle 8456:
 Current CPU Blocking $t2
(lw, 3896, $t4, 3, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 4/22

Clock Cycle 8457:
 Current CPU Blocking $t2
(lw, 3896, $t4, 4, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 5/22

Clock Cycle 8458:
 Current CPU Blocking $t2
(lw, 3896, $t4, 5, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 6/22

Clock Cycle 8459:
 Current CPU Blocking $t2
(lw, 3896, $t4, 6, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 7/22

Clock Cycle 8460:
 Current CPU Blocking $t2
(lw, 3896, $t4, 7, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 8/22

Clock Cycle 8461:
 Current CPU Blocking $t2
(lw, 3896, $t4, 8, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 9/22

Clock Cycle 8462:
 Current CPU Blocking $t2
(lw, 3896, $t4, 9, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 10/22
Memory at 1092 = 0
Memory at 1596 = 2856

Clock Cycle 8463:
 Current CPU Blocking $t2
(lw, 3896, $t4, 10, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 11/22

Clock Cycle 8464:
 Current CPU Blocking $t2
(lw, 3896, $t4, 11, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 12/22

Clock Cycle 8465:
 Current CPU Blocking $t2
(lw, 3896, $t4, 12, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 13/22

Clock Cycle 8466:
 Current CPU Blocking $t2
(lw, 3896, $t4, 13, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 14/22

Clock Cycle 8467:
 Current CPU Blocking $t2
(lw, 3896, $t4, 14, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 15/22

Clock Cycle 8468:
 Current CPU Blocking $t2
(lw, 3896, $t4, 15, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 16/22

Clock Cycle 8469:
 Current CPU Blocking $t2
(lw, 3896, $t4, 16, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 17/22

Clock Cycle 8470:
 Current CPU Blocking $t2
(lw, 3896, $t4, 17, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 18/22

Clock Cycle 8471:
 Current CPU Blocking $t2
(lw, 3896, $t4, 18, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 19/22

Clock Cycle 8472:
 Current CPU Blocking $t2
(lw, 3896, $t4, 19, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 20/22

Clock Cycle 8473:
 Current CPU Blocking $t2
(lw, 3896, $t4, 20, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 21/22

Clock Cycle 8474:
 Current CPU Blocking $t2
(lw, 3896, $t4, 21, 22, 1179, )(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3896 $t4 on Line 1179

Clock Cycle 8475:
 Current CPU Blocking $t2
(lw, 3368, $t2, 0, 0, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Started lw 3368 $t2 on Line 1180
Completed 1/2

Clock Cycle 8476:
 Current CPU Blocking $t2
(lw, 3368, $t2, 1, 2, 1180, )(sw, 2480, 0, 0, 0, 1177, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3368 $t2 on Line 1180

Clock Cycle 8477:
 Current CPU Blocking $t2
(sw, 2480, 0, 0, 0, 1177, )
Started sw 2480 0 on Line 1177
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t0,2700
$t2 = 2828

Clock Cycle 8478:
 Current CPU Blocking 
(sw, 2480, 0, 1, 12, 1177, )
Completed 2/12
DRAM Request(Read) Issued for lw 2060 $t1 on Line 1183

Clock Cycle 8479:
 Current CPU Blocking 
(sw, 2480, 0, 2, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )
Completed 3/12
DRAM Request(Write) Issued for sw 2972 2828 on Line 1184

Clock Cycle 8480:
 Current CPU Blocking 
(sw, 2480, 0, 3, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 4/12

Clock Cycle 8481:
 Current CPU Blocking $t1
(sw, 2480, 0, 4, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 5/12

Clock Cycle 8482:
 Current CPU Blocking $t1
(sw, 2480, 0, 5, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 6/12

Clock Cycle 8483:
 Current CPU Blocking $t1
(sw, 2480, 0, 6, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 7/12

Clock Cycle 8484:
 Current CPU Blocking $t1
(sw, 2480, 0, 7, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 8/12

Clock Cycle 8485:
 Current CPU Blocking $t1
(sw, 2480, 0, 8, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 9/12

Clock Cycle 8486:
 Current CPU Blocking $t1
(sw, 2480, 0, 9, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 10/12

Clock Cycle 8487:
 Current CPU Blocking $t1
(sw, 2480, 0, 10, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 11/12

Clock Cycle 8488:
 Current CPU Blocking $t1
(sw, 2480, 0, 11, 12, 1177, )(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 12/12
Finished Instruction sw 2480 0 on Line 1177

Clock Cycle 8489:
 Current CPU Blocking $t1
(lw, 2060, $t1, 0, 0, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Started lw 2060 $t1 on Line 1183
Completed 1/2

Clock Cycle 8490:
 Current CPU Blocking $t1
(lw, 2060, $t1, 1, 2, 1183, )(sw, 2972, 2828, 0, 0, 1184, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2060 $t1 on Line 1183

Clock Cycle 8491:
 Current CPU Blocking $t1
(sw, 2972, 2828, 0, 0, 1184, )
Started sw 2972 2828 on Line 1184
Completed 1/2
DRAM Request(Write) Issued for sw 328 0 on Line 1185

Clock Cycle 8492:
 Current CPU Blocking 
(sw, 2972, 2828, 1, 2, 1184, )(sw, 328, 0, 0, 0, 1185, )
Completed 2/2
Finished Instruction sw 2972 2828 on Line 1184
DRAM Request(Write) Issued for sw 876 0 on Line 1186

Clock Cycle 8493:
 Current CPU Blocking 
(sw, 328, 0, 0, 0, 1185, )(sw, 876, 0, 0, 0, 1186, )
Started sw 328 0 on Line 1185
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1160 0 on Line 1187

Clock Cycle 8494:
 Current CPU Blocking 
(sw, 328, 0, 1, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 1160, 0, 0, 0, 1187, )
Completed 2/22
DRAM Request(Write) Issued for sw 140 0 on Line 1188

Clock Cycle 8495:
 Current CPU Blocking 
(sw, 328, 0, 2, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(sw, 1160, 0, 0, 0, 1187, )
Completed 3/22
DRAM Request(Write) Issued for sw 2756 0 on Line 1189

Clock Cycle 8496:
 Current CPU Blocking 
(sw, 328, 0, 3, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 4/22
addi$t0,$t4,2352
$t0 = 2352

Clock Cycle 8497:
 Current CPU Blocking 
(sw, 328, 0, 4, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 5/22
DRAM Request(Read) Issued for lw 3756 $t4 on Line 1191

Clock Cycle 8498:
 Current CPU Blocking 
(sw, 328, 0, 5, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )(lw, 3756, $t4, 0, 0, 1191, )
Completed 6/22

Clock Cycle 8499:
 Current CPU Blocking $t4
(sw, 328, 0, 6, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 7/22

Clock Cycle 8500:
 Current CPU Blocking $t4
(sw, 328, 0, 7, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 8/22

Clock Cycle 8501:
 Current CPU Blocking $t4
(sw, 328, 0, 8, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 9/22

Clock Cycle 8502:
 Current CPU Blocking $t4
(sw, 328, 0, 9, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 10/22
Memory at 2972 = 2828

Clock Cycle 8503:
 Current CPU Blocking $t4
(sw, 328, 0, 10, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 11/22

Clock Cycle 8504:
 Current CPU Blocking $t4
(sw, 328, 0, 11, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 12/22

Clock Cycle 8505:
 Current CPU Blocking $t4
(sw, 328, 0, 12, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 13/22

Clock Cycle 8506:
 Current CPU Blocking $t4
(sw, 328, 0, 13, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 14/22

Clock Cycle 8507:
 Current CPU Blocking $t4
(sw, 328, 0, 14, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 15/22

Clock Cycle 8508:
 Current CPU Blocking $t4
(sw, 328, 0, 15, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 16/22

Clock Cycle 8509:
 Current CPU Blocking $t4
(sw, 328, 0, 16, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 17/22

Clock Cycle 8510:
 Current CPU Blocking $t4
(sw, 328, 0, 17, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 18/22

Clock Cycle 8511:
 Current CPU Blocking $t4
(sw, 328, 0, 18, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 19/22

Clock Cycle 8512:
 Current CPU Blocking $t4
(sw, 328, 0, 19, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 20/22

Clock Cycle 8513:
 Current CPU Blocking $t4
(sw, 328, 0, 20, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 21/22

Clock Cycle 8514:
 Current CPU Blocking $t4
(sw, 328, 0, 21, 22, 1185, )(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 22/22
Finished Instruction sw 328 0 on Line 1185

Clock Cycle 8515:
 Current CPU Blocking $t4
(sw, 876, 0, 0, 0, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Started sw 876 0 on Line 1186
Completed 1/2

Clock Cycle 8516:
 Current CPU Blocking $t4
(sw, 876, 0, 1, 2, 1186, )(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 2/2
Finished Instruction sw 876 0 on Line 1186

Clock Cycle 8517:
 Current CPU Blocking $t4
(sw, 140, 0, 0, 0, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Started sw 140 0 on Line 1188
Completed 1/2

Clock Cycle 8518:
 Current CPU Blocking $t4
(sw, 140, 0, 1, 2, 1188, )(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 2/2
Finished Instruction sw 140 0 on Line 1188

Clock Cycle 8519:
 Current CPU Blocking $t4
(lw, 3756, $t4, 0, 0, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Started lw 3756 $t4 on Line 1191
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8520:
 Current CPU Blocking $t4
(lw, 3756, $t4, 1, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 2/22

Clock Cycle 8521:
 Current CPU Blocking $t4
(lw, 3756, $t4, 2, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 3/22

Clock Cycle 8522:
 Current CPU Blocking $t4
(lw, 3756, $t4, 3, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 4/22

Clock Cycle 8523:
 Current CPU Blocking $t4
(lw, 3756, $t4, 4, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 5/22

Clock Cycle 8524:
 Current CPU Blocking $t4
(lw, 3756, $t4, 5, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 6/22

Clock Cycle 8525:
 Current CPU Blocking $t4
(lw, 3756, $t4, 6, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 7/22

Clock Cycle 8526:
 Current CPU Blocking $t4
(lw, 3756, $t4, 7, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 8/22

Clock Cycle 8527:
 Current CPU Blocking $t4
(lw, 3756, $t4, 8, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 9/22

Clock Cycle 8528:
 Current CPU Blocking $t4
(lw, 3756, $t4, 9, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 10/22

Clock Cycle 8529:
 Current CPU Blocking $t4
(lw, 3756, $t4, 10, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 11/22

Clock Cycle 8530:
 Current CPU Blocking $t4
(lw, 3756, $t4, 11, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 12/22

Clock Cycle 8531:
 Current CPU Blocking $t4
(lw, 3756, $t4, 12, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 13/22

Clock Cycle 8532:
 Current CPU Blocking $t4
(lw, 3756, $t4, 13, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 14/22

Clock Cycle 8533:
 Current CPU Blocking $t4
(lw, 3756, $t4, 14, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 15/22

Clock Cycle 8534:
 Current CPU Blocking $t4
(lw, 3756, $t4, 15, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 16/22

Clock Cycle 8535:
 Current CPU Blocking $t4
(lw, 3756, $t4, 16, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 17/22

Clock Cycle 8536:
 Current CPU Blocking $t4
(lw, 3756, $t4, 17, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 18/22

Clock Cycle 8537:
 Current CPU Blocking $t4
(lw, 3756, $t4, 18, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 19/22

Clock Cycle 8538:
 Current CPU Blocking $t4
(lw, 3756, $t4, 19, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 20/22

Clock Cycle 8539:
 Current CPU Blocking $t4
(lw, 3756, $t4, 20, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 21/22

Clock Cycle 8540:
 Current CPU Blocking $t4
(lw, 3756, $t4, 21, 22, 1191, )(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3756 $t4 on Line 1191

Clock Cycle 8541:
 Current CPU Blocking $t4
(sw, 1160, 0, 0, 0, 1187, )(sw, 2756, 0, 0, 0, 1189, )
Started sw 1160 0 on Line 1187
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1680 $t4 on Line 1192

Clock Cycle 8542:
 Current CPU Blocking 
(sw, 1160, 0, 1, 12, 1187, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )
Completed 2/12
DRAM Request(Write) Issued for sw 3940 2828 on Line 1193

Clock Cycle 8543:
 Current CPU Blocking 
(sw, 1160, 0, 2, 12, 1187, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 3/12
addi$t0,$t0,704
$t0 = 3056

Clock Cycle 8544:
 Current CPU Blocking 
(sw, 1160, 0, 3, 12, 1187, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 4/12
DRAM Request(Write) Issued for sw 2804 2828 on Line 1195

Clock Cycle 8545:
 Current CPU Blocking 
(sw, 1160, 0, 4, 12, 1187, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 5/12
addi$t1,$t3,2168
$t1 = 2168

Clock Cycle 8546:
 Current CPU Blocking 
(sw, 1160, 0, 5, 12, 1187, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 6/12
addi$t0,$t0,3676
$t0 = 6732

Clock Cycle 8547:
 Current CPU Blocking 
(sw, 1160, 0, 6, 12, 1187, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 7/12
DRAM Request(Read) Issued for lw 2036 $t2 on Line 1198

Clock Cycle 8548:
 Current CPU Blocking 
(sw, 1160, 0, 7, 12, 1187, )(lw, 1680, $t4, 0, 0, 1192, )(lw, 2036, $t2, 0, 0, 1198, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 8/12

Clock Cycle 8549:
 Current CPU Blocking $t2
(sw, 1160, 0, 8, 12, 1187, )(lw, 2036, $t2, 0, 0, 1198, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 9/12

Clock Cycle 8550:
 Current CPU Blocking $t2
(sw, 1160, 0, 9, 12, 1187, )(lw, 2036, $t2, 0, 0, 1198, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 10/12

Clock Cycle 8551:
 Current CPU Blocking $t2
(sw, 1160, 0, 10, 12, 1187, )(lw, 2036, $t2, 0, 0, 1198, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 11/12

Clock Cycle 8552:
 Current CPU Blocking $t2
(sw, 1160, 0, 11, 12, 1187, )(lw, 2036, $t2, 0, 0, 1198, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 12/12
Finished Instruction sw 1160 0 on Line 1187

Clock Cycle 8553:
 Current CPU Blocking $t2
(lw, 2036, $t2, 0, 0, 1198, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Started lw 2036 $t2 on Line 1198
Completed 1/2

Clock Cycle 8554:
 Current CPU Blocking $t2
(lw, 2036, $t2, 1, 2, 1198, )(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2036 $t2 on Line 1198

Clock Cycle 8555:
 Current CPU Blocking $t2
(lw, 1680, $t4, 0, 0, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Started lw 1680 $t4 on Line 1192
Completed 1/2

Clock Cycle 8556:
 Current CPU Blocking $t4
(lw, 1680, $t4, 1, 2, 1192, )(sw, 2756, 0, 0, 0, 1189, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 2804, 2828, 0, 0, 1195, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1680 $t4 on Line 1192

Clock Cycle 8557:
 Current CPU Blocking $t4
(sw, 2756, 0, 0, 0, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(sw, 3940, 2828, 0, 0, 1193, )
Started sw 2756 0 on Line 1189
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t4,3256
$t2 = 3256

Clock Cycle 8558:
 Current CPU Blocking 
(sw, 2756, 0, 1, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 2/22
DRAM Request(Read) Issued for lw 1240 $t0 on Line 1200

Clock Cycle 8559:
 Current CPU Blocking 
(sw, 2756, 0, 2, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(sw, 3940, 2828, 0, 0, 1193, )(lw, 1240, $t0, 0, 0, 1200, )
Completed 3/22
addi$t3,$t3,3532
$t3 = 3532

Clock Cycle 8560:
 Current CPU Blocking 
(sw, 2756, 0, 3, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(sw, 3940, 2828, 0, 0, 1193, )(lw, 1240, $t0, 0, 0, 1200, )
Completed 4/22
addi$t4,$t1,3784
$t4 = 5952

Clock Cycle 8561:
 Current CPU Blocking 
(sw, 2756, 0, 4, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(sw, 3940, 2828, 0, 0, 1193, )(lw, 1240, $t0, 0, 0, 1200, )
Completed 5/22
DRAM Request(Write) Issued for sw 1440 3256 on Line 1203

Clock Cycle 8562:
 Current CPU Blocking 
(sw, 2756, 0, 5, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(sw, 3940, 2828, 0, 0, 1193, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 1440, 3256, 0, 0, 1203, )
Completed 6/22
DRAM Request(Write) Issued for sw 1660 3256 on Line 1204

Clock Cycle 8563:
 Current CPU Blocking 
(sw, 2756, 0, 6, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(sw, 3940, 2828, 0, 0, 1193, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 7/22
DRAM Request(Read) Issued for lw 2484 $t4 on Line 1205

Clock Cycle 8564:
 Current CPU Blocking 
(sw, 2756, 0, 7, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(sw, 3940, 2828, 0, 0, 1193, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 8/22

Clock Cycle 8565:
 Current CPU Blocking $t0
(sw, 2756, 0, 8, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 9/22

Clock Cycle 8566:
 Current CPU Blocking $t0
(sw, 2756, 0, 9, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 10/22

Clock Cycle 8567:
 Current CPU Blocking $t0
(sw, 2756, 0, 10, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 11/22

Clock Cycle 8568:
 Current CPU Blocking $t0
(sw, 2756, 0, 11, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 12/22

Clock Cycle 8569:
 Current CPU Blocking $t0
(sw, 2756, 0, 12, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 13/22

Clock Cycle 8570:
 Current CPU Blocking $t0
(sw, 2756, 0, 13, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 14/22

Clock Cycle 8571:
 Current CPU Blocking $t0
(sw, 2756, 0, 14, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 15/22

Clock Cycle 8572:
 Current CPU Blocking $t0
(sw, 2756, 0, 15, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 16/22

Clock Cycle 8573:
 Current CPU Blocking $t0
(sw, 2756, 0, 16, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 17/22

Clock Cycle 8574:
 Current CPU Blocking $t0
(sw, 2756, 0, 17, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 18/22

Clock Cycle 8575:
 Current CPU Blocking $t0
(sw, 2756, 0, 18, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 19/22

Clock Cycle 8576:
 Current CPU Blocking $t0
(sw, 2756, 0, 19, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 20/22

Clock Cycle 8577:
 Current CPU Blocking $t0
(sw, 2756, 0, 20, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 21/22

Clock Cycle 8578:
 Current CPU Blocking $t0
(sw, 2756, 0, 21, 22, 1189, )(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 22/22
Finished Instruction sw 2756 0 on Line 1189

Clock Cycle 8579:
 Current CPU Blocking $t0
(sw, 2804, 2828, 0, 0, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Started sw 2804 2828 on Line 1195
Completed 1/2

Clock Cycle 8580:
 Current CPU Blocking $t0
(sw, 2804, 2828, 1, 2, 1195, )(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 2/2
Finished Instruction sw 2804 2828 on Line 1195

Clock Cycle 8581:
 Current CPU Blocking $t0
(lw, 2484, $t4, 0, 0, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Started lw 2484 $t4 on Line 1205
Completed 1/2

Clock Cycle 8582:
 Current CPU Blocking $t0
(lw, 2484, $t4, 1, 2, 1205, )(lw, 1240, $t0, 0, 0, 1200, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2484 $t4 on Line 1205

Clock Cycle 8583:
 Current CPU Blocking $t0
(lw, 1240, $t0, 0, 0, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Started lw 1240 $t0 on Line 1200
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8584:
 Current CPU Blocking $t0
(lw, 1240, $t0, 1, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 2/22

Clock Cycle 8585:
 Current CPU Blocking $t0
(lw, 1240, $t0, 2, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 3/22

Clock Cycle 8586:
 Current CPU Blocking $t0
(lw, 1240, $t0, 3, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 4/22

Clock Cycle 8587:
 Current CPU Blocking $t0
(lw, 1240, $t0, 4, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 5/22

Clock Cycle 8588:
 Current CPU Blocking $t0
(lw, 1240, $t0, 5, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 6/22

Clock Cycle 8589:
 Current CPU Blocking $t0
(lw, 1240, $t0, 6, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 7/22

Clock Cycle 8590:
 Current CPU Blocking $t0
(lw, 1240, $t0, 7, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 8/22

Clock Cycle 8591:
 Current CPU Blocking $t0
(lw, 1240, $t0, 8, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 9/22

Clock Cycle 8592:
 Current CPU Blocking $t0
(lw, 1240, $t0, 9, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 10/22
Memory at 2756 = 0
Memory at 2804 = 2828

Clock Cycle 8593:
 Current CPU Blocking $t0
(lw, 1240, $t0, 10, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 11/22

Clock Cycle 8594:
 Current CPU Blocking $t0
(lw, 1240, $t0, 11, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 12/22

Clock Cycle 8595:
 Current CPU Blocking $t0
(lw, 1240, $t0, 12, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 13/22

Clock Cycle 8596:
 Current CPU Blocking $t0
(lw, 1240, $t0, 13, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 14/22

Clock Cycle 8597:
 Current CPU Blocking $t0
(lw, 1240, $t0, 14, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 15/22

Clock Cycle 8598:
 Current CPU Blocking $t0
(lw, 1240, $t0, 15, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 16/22

Clock Cycle 8599:
 Current CPU Blocking $t0
(lw, 1240, $t0, 16, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 17/22

Clock Cycle 8600:
 Current CPU Blocking $t0
(lw, 1240, $t0, 17, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 18/22

Clock Cycle 8601:
 Current CPU Blocking $t0
(lw, 1240, $t0, 18, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 19/22

Clock Cycle 8602:
 Current CPU Blocking $t0
(lw, 1240, $t0, 19, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 20/22

Clock Cycle 8603:
 Current CPU Blocking $t0
(lw, 1240, $t0, 20, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 21/22

Clock Cycle 8604:
 Current CPU Blocking $t0
(lw, 1240, $t0, 21, 22, 1200, )(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Completed 22/22
$t0 = 1780
Finished Instruction lw 1240 $t0 on Line 1200

Clock Cycle 8605:
 Current CPU Blocking $t0
(sw, 1440, 3256, 0, 0, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )
Started sw 1440 3256 on Line 1203
Completed 1/2
DRAM Request(Write) Issued for sw 724 1780 on Line 1206

Clock Cycle 8606:
 Current CPU Blocking 
(sw, 1440, 3256, 1, 2, 1203, )(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 724, 1780, 0, 0, 1206, )
Completed 2/2
Finished Instruction sw 1440 3256 on Line 1203
DRAM Request(Write) Issued for sw 3780 1780 on Line 1207

Clock Cycle 8607:
 Current CPU Blocking 
(sw, 1660, 3256, 0, 0, 1204, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 724, 1780, 0, 0, 1206, )(sw, 3780, 1780, 0, 0, 1207, )
Started sw 1660 3256 on Line 1204
Completed 1/2
DRAM Request(Read) Issued for lw 1848 $t2 on Line 1208

Clock Cycle 8608:
 Current CPU Blocking 
(sw, 1660, 3256, 1, 2, 1204, )(lw, 1848, $t2, 0, 0, 1208, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 724, 1780, 0, 0, 1206, )(sw, 3780, 1780, 0, 0, 1207, )
Completed 2/2
Finished Instruction sw 1660 3256 on Line 1204
DRAM Request(Write) Issued for sw 2760 3532 on Line 1209

Clock Cycle 8609:
 Current CPU Blocking 
(lw, 1848, $t2, 0, 0, 1208, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 724, 1780, 0, 0, 1206, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 2760, 3532, 0, 0, 1209, )
Started lw 1848 $t2 on Line 1208
Completed 1/2
DRAM Request(Read) Issued for lw 680 $t4 on Line 1210

Clock Cycle 8610:
 Current CPU Blocking 
(lw, 1848, $t2, 1, 2, 1208, )(sw, 3940, 2828, 0, 0, 1193, )(sw, 724, 1780, 0, 0, 1206, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1848 $t2 on Line 1208

Clock Cycle 8611:
 Current CPU Blocking $t4
(sw, 3940, 2828, 0, 0, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Started sw 3940 2828 on Line 1193
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8612:
 Current CPU Blocking $t4
(sw, 3940, 2828, 1, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 2/22

Clock Cycle 8613:
 Current CPU Blocking $t4
(sw, 3940, 2828, 2, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 3/22

Clock Cycle 8614:
 Current CPU Blocking $t4
(sw, 3940, 2828, 3, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 4/22

Clock Cycle 8615:
 Current CPU Blocking $t4
(sw, 3940, 2828, 4, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 5/22

Clock Cycle 8616:
 Current CPU Blocking $t4
(sw, 3940, 2828, 5, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 6/22

Clock Cycle 8617:
 Current CPU Blocking $t4
(sw, 3940, 2828, 6, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 7/22

Clock Cycle 8618:
 Current CPU Blocking $t4
(sw, 3940, 2828, 7, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 8/22

Clock Cycle 8619:
 Current CPU Blocking $t4
(sw, 3940, 2828, 8, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 9/22

Clock Cycle 8620:
 Current CPU Blocking $t4
(sw, 3940, 2828, 9, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 10/22
Memory at 1440 = 3256
Memory at 1660 = 3256

Clock Cycle 8621:
 Current CPU Blocking $t4
(sw, 3940, 2828, 10, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 11/22

Clock Cycle 8622:
 Current CPU Blocking $t4
(sw, 3940, 2828, 11, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 12/22

Clock Cycle 8623:
 Current CPU Blocking $t4
(sw, 3940, 2828, 12, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 13/22

Clock Cycle 8624:
 Current CPU Blocking $t4
(sw, 3940, 2828, 13, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 14/22

Clock Cycle 8625:
 Current CPU Blocking $t4
(sw, 3940, 2828, 14, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 15/22

Clock Cycle 8626:
 Current CPU Blocking $t4
(sw, 3940, 2828, 15, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 16/22

Clock Cycle 8627:
 Current CPU Blocking $t4
(sw, 3940, 2828, 16, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 17/22

Clock Cycle 8628:
 Current CPU Blocking $t4
(sw, 3940, 2828, 17, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 18/22

Clock Cycle 8629:
 Current CPU Blocking $t4
(sw, 3940, 2828, 18, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 19/22

Clock Cycle 8630:
 Current CPU Blocking $t4
(sw, 3940, 2828, 19, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 20/22

Clock Cycle 8631:
 Current CPU Blocking $t4
(sw, 3940, 2828, 20, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 21/22

Clock Cycle 8632:
 Current CPU Blocking $t4
(sw, 3940, 2828, 21, 22, 1193, )(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 22/22
Finished Instruction sw 3940 2828 on Line 1193

Clock Cycle 8633:
 Current CPU Blocking $t4
(sw, 3780, 1780, 0, 0, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Started sw 3780 1780 on Line 1207
Completed 1/2

Clock Cycle 8634:
 Current CPU Blocking $t4
(sw, 3780, 1780, 1, 2, 1207, )(sw, 724, 1780, 0, 0, 1206, )(sw, 2760, 3532, 0, 0, 1209, )(lw, 680, $t4, 0, 0, 1210, )
Completed 2/2
Finished Instruction sw 3780 1780 on Line 1207

Clock Cycle 8635:
 Current CPU Blocking $t4
(sw, 724, 1780, 0, 0, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Started sw 724 1780 on Line 1206
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8636:
 Current CPU Blocking $t4
(sw, 724, 1780, 1, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 2/22

Clock Cycle 8637:
 Current CPU Blocking $t4
(sw, 724, 1780, 2, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 3/22

Clock Cycle 8638:
 Current CPU Blocking $t4
(sw, 724, 1780, 3, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 4/22

Clock Cycle 8639:
 Current CPU Blocking $t4
(sw, 724, 1780, 4, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 5/22

Clock Cycle 8640:
 Current CPU Blocking $t4
(sw, 724, 1780, 5, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 6/22

Clock Cycle 8641:
 Current CPU Blocking $t4
(sw, 724, 1780, 6, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 7/22

Clock Cycle 8642:
 Current CPU Blocking $t4
(sw, 724, 1780, 7, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 8/22

Clock Cycle 8643:
 Current CPU Blocking $t4
(sw, 724, 1780, 8, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 9/22

Clock Cycle 8644:
 Current CPU Blocking $t4
(sw, 724, 1780, 9, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 10/22
Memory at 3780 = 1780
Memory at 3940 = 2828

Clock Cycle 8645:
 Current CPU Blocking $t4
(sw, 724, 1780, 10, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 11/22

Clock Cycle 8646:
 Current CPU Blocking $t4
(sw, 724, 1780, 11, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 12/22

Clock Cycle 8647:
 Current CPU Blocking $t4
(sw, 724, 1780, 12, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 13/22

Clock Cycle 8648:
 Current CPU Blocking $t4
(sw, 724, 1780, 13, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 14/22

Clock Cycle 8649:
 Current CPU Blocking $t4
(sw, 724, 1780, 14, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 15/22

Clock Cycle 8650:
 Current CPU Blocking $t4
(sw, 724, 1780, 15, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 16/22

Clock Cycle 8651:
 Current CPU Blocking $t4
(sw, 724, 1780, 16, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 17/22

Clock Cycle 8652:
 Current CPU Blocking $t4
(sw, 724, 1780, 17, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 18/22

Clock Cycle 8653:
 Current CPU Blocking $t4
(sw, 724, 1780, 18, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 19/22

Clock Cycle 8654:
 Current CPU Blocking $t4
(sw, 724, 1780, 19, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 20/22

Clock Cycle 8655:
 Current CPU Blocking $t4
(sw, 724, 1780, 20, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 21/22

Clock Cycle 8656:
 Current CPU Blocking $t4
(sw, 724, 1780, 21, 22, 1206, )(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 22/22
Finished Instruction sw 724 1780 on Line 1206

Clock Cycle 8657:
 Current CPU Blocking $t4
(lw, 680, $t4, 0, 0, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Started lw 680 $t4 on Line 1210
Completed 1/2

Clock Cycle 8658:
 Current CPU Blocking $t4
(lw, 680, $t4, 1, 2, 1210, )(sw, 2760, 3532, 0, 0, 1209, )
Completed 2/2
$t4 = 0
Finished Instruction lw 680 $t4 on Line 1210

Clock Cycle 8659:
 Current CPU Blocking $t4
(sw, 2760, 3532, 0, 0, 1209, )
Started sw 2760 3532 on Line 1209
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 3872 0 on Line 1211

Clock Cycle 8660:
 Current CPU Blocking 
(sw, 2760, 3532, 1, 22, 1209, )(sw, 3872, 0, 0, 0, 1211, )
Completed 2/22
DRAM Request(Write) Issued for sw 3820 0 on Line 1212

Clock Cycle 8661:
 Current CPU Blocking 
(sw, 2760, 3532, 2, 22, 1209, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )
Completed 3/22
DRAM Request(Write) Issued for sw 1588 0 on Line 1213

Clock Cycle 8662:
 Current CPU Blocking 
(sw, 2760, 3532, 3, 22, 1209, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )
Completed 4/22
addi$t3,$t1,452
$t3 = 2620

Clock Cycle 8663:
 Current CPU Blocking 
(sw, 2760, 3532, 4, 22, 1209, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )
Completed 5/22
DRAM Request(Read) Issued for lw 1144 $t0 on Line 1215

Clock Cycle 8664:
 Current CPU Blocking 
(sw, 2760, 3532, 5, 22, 1209, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )(lw, 1144, $t0, 0, 0, 1215, )
Completed 6/22
DRAM Request(Read) Issued for lw 2252 $t1 on Line 1216

Clock Cycle 8665:
 Current CPU Blocking 
(sw, 2760, 3532, 6, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )(lw, 1144, $t0, 0, 0, 1215, )
Completed 7/22
DRAM Request(Read) Issued for lw 2900 $t3 on Line 1217

Clock Cycle 8666:
 Current CPU Blocking 
(sw, 2760, 3532, 7, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )(lw, 1144, $t0, 0, 0, 1215, )
Completed 8/22
DRAM Request(Write) Issued for sw 212 0 on Line 1218

Clock Cycle 8667:
 Current CPU Blocking 
(sw, 2760, 3532, 8, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )
Completed 9/22
DRAM Request(Write) Issued for sw 1424 0 on Line 1219

Clock Cycle 8668:
 Current CPU Blocking 
(sw, 2760, 3532, 9, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )
Completed 10/22
Memory at 724 = 1780
DRAM Request(Read) Issued for lw 24 $t2 on Line 1220

Clock Cycle 8669:
 Current CPU Blocking 
(sw, 2760, 3532, 10, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 1588, 0, 0, 0, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 11/22

Clock Cycle 8670:
 Current CPU Blocking $t0
(sw, 2760, 3532, 11, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 12/22

Clock Cycle 8671:
 Current CPU Blocking $t0
(sw, 2760, 3532, 12, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 13/22

Clock Cycle 8672:
 Current CPU Blocking $t0
(sw, 2760, 3532, 13, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 14/22

Clock Cycle 8673:
 Current CPU Blocking $t0
(sw, 2760, 3532, 14, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 15/22

Clock Cycle 8674:
 Current CPU Blocking $t0
(sw, 2760, 3532, 15, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 16/22

Clock Cycle 8675:
 Current CPU Blocking $t0
(sw, 2760, 3532, 16, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 17/22

Clock Cycle 8676:
 Current CPU Blocking $t0
(sw, 2760, 3532, 17, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 18/22

Clock Cycle 8677:
 Current CPU Blocking $t0
(sw, 2760, 3532, 18, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 19/22

Clock Cycle 8678:
 Current CPU Blocking $t0
(sw, 2760, 3532, 19, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 20/22

Clock Cycle 8679:
 Current CPU Blocking $t0
(sw, 2760, 3532, 20, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 21/22

Clock Cycle 8680:
 Current CPU Blocking $t0
(sw, 2760, 3532, 21, 22, 1209, )(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 22/22
Finished Instruction sw 2760 3532 on Line 1209

Clock Cycle 8681:
 Current CPU Blocking $t0
(lw, 2252, $t1, 0, 0, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Started lw 2252 $t1 on Line 1216
Completed 1/2

Clock Cycle 8682:
 Current CPU Blocking $t0
(lw, 2252, $t1, 1, 2, 1216, )(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2252 $t1 on Line 1216

Clock Cycle 8683:
 Current CPU Blocking $t0
(lw, 2900, $t3, 0, 0, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Started lw 2900 $t3 on Line 1217
Completed 1/2

Clock Cycle 8684:
 Current CPU Blocking $t0
(lw, 2900, $t3, 1, 2, 1217, )(sw, 1588, 0, 0, 0, 1213, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 212, 0, 0, 0, 1218, )(sw, 1424, 0, 0, 0, 1219, )(lw, 24, $t2, 0, 0, 1220, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2900 $t3 on Line 1217

Clock Cycle 8685:
 Current CPU Blocking $t0
(sw, 1588, 0, 0, 0, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Started sw 1588 0 on Line 1213
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8686:
 Current CPU Blocking $t0
(sw, 1588, 0, 1, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 2/22

Clock Cycle 8687:
 Current CPU Blocking $t0
(sw, 1588, 0, 2, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 3/22

Clock Cycle 8688:
 Current CPU Blocking $t0
(sw, 1588, 0, 3, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 4/22

Clock Cycle 8689:
 Current CPU Blocking $t0
(sw, 1588, 0, 4, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 5/22

Clock Cycle 8690:
 Current CPU Blocking $t0
(sw, 1588, 0, 5, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 6/22

Clock Cycle 8691:
 Current CPU Blocking $t0
(sw, 1588, 0, 6, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 7/22

Clock Cycle 8692:
 Current CPU Blocking $t0
(sw, 1588, 0, 7, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 8/22

Clock Cycle 8693:
 Current CPU Blocking $t0
(sw, 1588, 0, 8, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 9/22

Clock Cycle 8694:
 Current CPU Blocking $t0
(sw, 1588, 0, 9, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 10/22
Memory at 2760 = 3532

Clock Cycle 8695:
 Current CPU Blocking $t0
(sw, 1588, 0, 10, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 11/22

Clock Cycle 8696:
 Current CPU Blocking $t0
(sw, 1588, 0, 11, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 12/22

Clock Cycle 8697:
 Current CPU Blocking $t0
(sw, 1588, 0, 12, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 13/22

Clock Cycle 8698:
 Current CPU Blocking $t0
(sw, 1588, 0, 13, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 14/22

Clock Cycle 8699:
 Current CPU Blocking $t0
(sw, 1588, 0, 14, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 15/22

Clock Cycle 8700:
 Current CPU Blocking $t0
(sw, 1588, 0, 15, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 16/22

Clock Cycle 8701:
 Current CPU Blocking $t0
(sw, 1588, 0, 16, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 17/22

Clock Cycle 8702:
 Current CPU Blocking $t0
(sw, 1588, 0, 17, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 18/22

Clock Cycle 8703:
 Current CPU Blocking $t0
(sw, 1588, 0, 18, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 19/22

Clock Cycle 8704:
 Current CPU Blocking $t0
(sw, 1588, 0, 19, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 20/22

Clock Cycle 8705:
 Current CPU Blocking $t0
(sw, 1588, 0, 20, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 21/22

Clock Cycle 8706:
 Current CPU Blocking $t0
(sw, 1588, 0, 21, 22, 1213, )(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 22/22
Finished Instruction sw 1588 0 on Line 1213

Clock Cycle 8707:
 Current CPU Blocking $t0
(lw, 1144, $t0, 0, 0, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Started lw 1144 $t0 on Line 1215
Completed 1/2

Clock Cycle 8708:
 Current CPU Blocking $t0
(lw, 1144, $t0, 1, 2, 1215, )(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1144 $t0 on Line 1215

Clock Cycle 8709:
 Current CPU Blocking $t0
(sw, 1424, 0, 0, 0, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )
Started sw 1424 0 on Line 1219
Completed 1/2
DRAM Request(Read) Issued for lw 2936 $t0 on Line 1221

Clock Cycle 8710:
 Current CPU Blocking 
(sw, 1424, 0, 1, 2, 1219, )(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 2/2
Finished Instruction sw 1424 0 on Line 1219

Clock Cycle 8711:
 Current CPU Blocking $t2
(sw, 3872, 0, 0, 0, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Started sw 3872 0 on Line 1211
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 8712:
 Current CPU Blocking $t2
(sw, 3872, 0, 1, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 2/22

Clock Cycle 8713:
 Current CPU Blocking $t2
(sw, 3872, 0, 2, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 3/22

Clock Cycle 8714:
 Current CPU Blocking $t2
(sw, 3872, 0, 3, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 4/22

Clock Cycle 8715:
 Current CPU Blocking $t2
(sw, 3872, 0, 4, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 5/22

Clock Cycle 8716:
 Current CPU Blocking $t2
(sw, 3872, 0, 5, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 6/22

Clock Cycle 8717:
 Current CPU Blocking $t2
(sw, 3872, 0, 6, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 7/22

Clock Cycle 8718:
 Current CPU Blocking $t2
(sw, 3872, 0, 7, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 8/22

Clock Cycle 8719:
 Current CPU Blocking $t2
(sw, 3872, 0, 8, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 9/22

Clock Cycle 8720:
 Current CPU Blocking $t2
(sw, 3872, 0, 9, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 10/22

Clock Cycle 8721:
 Current CPU Blocking $t2
(sw, 3872, 0, 10, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 11/22

Clock Cycle 8722:
 Current CPU Blocking $t2
(sw, 3872, 0, 11, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 12/22

Clock Cycle 8723:
 Current CPU Blocking $t2
(sw, 3872, 0, 12, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 13/22

Clock Cycle 8724:
 Current CPU Blocking $t2
(sw, 3872, 0, 13, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 14/22

Clock Cycle 8725:
 Current CPU Blocking $t2
(sw, 3872, 0, 14, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 15/22

Clock Cycle 8726:
 Current CPU Blocking $t2
(sw, 3872, 0, 15, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 16/22

Clock Cycle 8727:
 Current CPU Blocking $t2
(sw, 3872, 0, 16, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 17/22

Clock Cycle 8728:
 Current CPU Blocking $t2
(sw, 3872, 0, 17, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 18/22

Clock Cycle 8729:
 Current CPU Blocking $t2
(sw, 3872, 0, 18, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 19/22

Clock Cycle 8730:
 Current CPU Blocking $t2
(sw, 3872, 0, 19, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 20/22

Clock Cycle 8731:
 Current CPU Blocking $t2
(sw, 3872, 0, 20, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 21/22

Clock Cycle 8732:
 Current CPU Blocking $t2
(sw, 3872, 0, 21, 22, 1211, )(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 22/22
Finished Instruction sw 3872 0 on Line 1211

Clock Cycle 8733:
 Current CPU Blocking $t2
(sw, 3820, 0, 0, 0, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Started sw 3820 0 on Line 1212
Completed 1/2

Clock Cycle 8734:
 Current CPU Blocking $t2
(sw, 3820, 0, 1, 2, 1212, )(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 2/2
Finished Instruction sw 3820 0 on Line 1212

Clock Cycle 8735:
 Current CPU Blocking $t2
(sw, 212, 0, 0, 0, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Started sw 212 0 on Line 1218
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8736:
 Current CPU Blocking $t2
(sw, 212, 0, 1, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 2/22

Clock Cycle 8737:
 Current CPU Blocking $t2
(sw, 212, 0, 2, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 3/22

Clock Cycle 8738:
 Current CPU Blocking $t2
(sw, 212, 0, 3, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 4/22

Clock Cycle 8739:
 Current CPU Blocking $t2
(sw, 212, 0, 4, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 5/22

Clock Cycle 8740:
 Current CPU Blocking $t2
(sw, 212, 0, 5, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 6/22

Clock Cycle 8741:
 Current CPU Blocking $t2
(sw, 212, 0, 6, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 7/22

Clock Cycle 8742:
 Current CPU Blocking $t2
(sw, 212, 0, 7, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 8/22

Clock Cycle 8743:
 Current CPU Blocking $t2
(sw, 212, 0, 8, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 9/22

Clock Cycle 8744:
 Current CPU Blocking $t2
(sw, 212, 0, 9, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 10/22
Memory at 3820 = 0

Clock Cycle 8745:
 Current CPU Blocking $t2
(sw, 212, 0, 10, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 11/22

Clock Cycle 8746:
 Current CPU Blocking $t2
(sw, 212, 0, 11, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 12/22

Clock Cycle 8747:
 Current CPU Blocking $t2
(sw, 212, 0, 12, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 13/22

Clock Cycle 8748:
 Current CPU Blocking $t2
(sw, 212, 0, 13, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 14/22

Clock Cycle 8749:
 Current CPU Blocking $t2
(sw, 212, 0, 14, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 15/22

Clock Cycle 8750:
 Current CPU Blocking $t2
(sw, 212, 0, 15, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 16/22

Clock Cycle 8751:
 Current CPU Blocking $t2
(sw, 212, 0, 16, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 17/22

Clock Cycle 8752:
 Current CPU Blocking $t2
(sw, 212, 0, 17, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 18/22

Clock Cycle 8753:
 Current CPU Blocking $t2
(sw, 212, 0, 18, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 19/22

Clock Cycle 8754:
 Current CPU Blocking $t2
(sw, 212, 0, 19, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 20/22

Clock Cycle 8755:
 Current CPU Blocking $t2
(sw, 212, 0, 20, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 21/22

Clock Cycle 8756:
 Current CPU Blocking $t2
(sw, 212, 0, 21, 22, 1218, )(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 22/22
Finished Instruction sw 212 0 on Line 1218

Clock Cycle 8757:
 Current CPU Blocking $t2
(lw, 24, $t2, 0, 0, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Started lw 24 $t2 on Line 1220
Completed 1/2

Clock Cycle 8758:
 Current CPU Blocking $t2
(lw, 24, $t2, 1, 2, 1220, )(lw, 2936, $t0, 0, 0, 1221, )
Completed 2/2
$t2 = 3424
Finished Instruction lw 24 $t2 on Line 1220

Clock Cycle 8759:
 Current CPU Blocking $t2
(lw, 2936, $t0, 0, 0, 1221, )
Started lw 2936 $t0 on Line 1221
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8760:
 Current CPU Blocking $t0
(lw, 2936, $t0, 1, 22, 1221, )
Completed 2/22

Clock Cycle 8761:
 Current CPU Blocking $t0
(lw, 2936, $t0, 2, 22, 1221, )
Completed 3/22

Clock Cycle 8762:
 Current CPU Blocking $t0
(lw, 2936, $t0, 3, 22, 1221, )
Completed 4/22

Clock Cycle 8763:
 Current CPU Blocking $t0
(lw, 2936, $t0, 4, 22, 1221, )
Completed 5/22

Clock Cycle 8764:
 Current CPU Blocking $t0
(lw, 2936, $t0, 5, 22, 1221, )
Completed 6/22

Clock Cycle 8765:
 Current CPU Blocking $t0
(lw, 2936, $t0, 6, 22, 1221, )
Completed 7/22

Clock Cycle 8766:
 Current CPU Blocking $t0
(lw, 2936, $t0, 7, 22, 1221, )
Completed 8/22

Clock Cycle 8767:
 Current CPU Blocking $t0
(lw, 2936, $t0, 8, 22, 1221, )
Completed 9/22

Clock Cycle 8768:
 Current CPU Blocking $t0
(lw, 2936, $t0, 9, 22, 1221, )
Completed 10/22

Clock Cycle 8769:
 Current CPU Blocking $t0
(lw, 2936, $t0, 10, 22, 1221, )
Completed 11/22

Clock Cycle 8770:
 Current CPU Blocking $t0
(lw, 2936, $t0, 11, 22, 1221, )
Completed 12/22

Clock Cycle 8771:
 Current CPU Blocking $t0
(lw, 2936, $t0, 12, 22, 1221, )
Completed 13/22

Clock Cycle 8772:
 Current CPU Blocking $t0
(lw, 2936, $t0, 13, 22, 1221, )
Completed 14/22

Clock Cycle 8773:
 Current CPU Blocking $t0
(lw, 2936, $t0, 14, 22, 1221, )
Completed 15/22

Clock Cycle 8774:
 Current CPU Blocking $t0
(lw, 2936, $t0, 15, 22, 1221, )
Completed 16/22

Clock Cycle 8775:
 Current CPU Blocking $t0
(lw, 2936, $t0, 16, 22, 1221, )
Completed 17/22

Clock Cycle 8776:
 Current CPU Blocking $t0
(lw, 2936, $t0, 17, 22, 1221, )
Completed 18/22

Clock Cycle 8777:
 Current CPU Blocking $t0
(lw, 2936, $t0, 18, 22, 1221, )
Completed 19/22

Clock Cycle 8778:
 Current CPU Blocking $t0
(lw, 2936, $t0, 19, 22, 1221, )
Completed 20/22

Clock Cycle 8779:
 Current CPU Blocking $t0
(lw, 2936, $t0, 20, 22, 1221, )
Completed 21/22

Clock Cycle 8780:
 Current CPU Blocking $t0
(lw, 2936, $t0, 21, 22, 1221, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2936 $t0 on Line 1221

Clock Cycle 8781:
 Current CPU Blocking $t0

addi$t2,$t0,2292
$t2 = 2292

Clock Cycle 8782:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 128 $t4 on Line 1223

Clock Cycle 8783:
 Current CPU Blocking 
(lw, 128, $t4, 0, 0, 1223, )
Started lw 128 $t4 on Line 1223
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 60 $t1 on Line 1224

Clock Cycle 8784:
 Current CPU Blocking 
(lw, 128, $t4, 1, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 2/12
addi$t3,$t2,2048
$t3 = 4340

Clock Cycle 8785:
 Current CPU Blocking 
(lw, 128, $t4, 2, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 3/12

Clock Cycle 8786:
 Current CPU Blocking $t4
(lw, 128, $t4, 3, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 4/12

Clock Cycle 8787:
 Current CPU Blocking $t4
(lw, 128, $t4, 4, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 5/12

Clock Cycle 8788:
 Current CPU Blocking $t4
(lw, 128, $t4, 5, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 6/12

Clock Cycle 8789:
 Current CPU Blocking $t4
(lw, 128, $t4, 6, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 7/12

Clock Cycle 8790:
 Current CPU Blocking $t4
(lw, 128, $t4, 7, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 8/12

Clock Cycle 8791:
 Current CPU Blocking $t4
(lw, 128, $t4, 8, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 9/12

Clock Cycle 8792:
 Current CPU Blocking $t4
(lw, 128, $t4, 9, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 10/12

Clock Cycle 8793:
 Current CPU Blocking $t4
(lw, 128, $t4, 10, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 11/12

Clock Cycle 8794:
 Current CPU Blocking $t4
(lw, 128, $t4, 11, 12, 1223, )(lw, 60, $t1, 0, 0, 1224, )
Completed 12/12
$t4 = 0
Finished Instruction lw 128 $t4 on Line 1223

Clock Cycle 8795:
 Current CPU Blocking $t4
(lw, 60, $t1, 0, 0, 1224, )
Started lw 60 $t1 on Line 1224
Completed 1/2
addi$t4,$t0,1740
$t4 = 1740

Clock Cycle 8796:
 Current CPU Blocking 
(lw, 60, $t1, 1, 2, 1224, )
Completed 2/2
$t1 = 0
Finished Instruction lw 60 $t1 on Line 1224
DRAM Request(Write) Issued for sw 336 4340 on Line 1227

Clock Cycle 8797:
 Current CPU Blocking 
(sw, 336, 4340, 0, 0, 1227, )
Started sw 336 4340 on Line 1227
Completed 1/2
addi$t3,$t3,2448
$t3 = 6788

Clock Cycle 8798:
 Current CPU Blocking 
(sw, 336, 4340, 1, 2, 1227, )
Completed 2/2
Finished Instruction sw 336 4340 on Line 1227
DRAM Request(Write) Issued for sw 1204 0 on Line 1229

Clock Cycle 8799:
 Current CPU Blocking 
(sw, 1204, 0, 0, 0, 1229, )
Started sw 1204 0 on Line 1229
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 4 $t4 on Line 1230

Clock Cycle 8800:
 Current CPU Blocking 
(sw, 1204, 0, 1, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )
Completed 2/22
DRAM Request(Read) Issued for lw 272 $t0 on Line 1231

Clock Cycle 8801:
 Current CPU Blocking 
(sw, 1204, 0, 2, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )
Completed 3/22
DRAM Request(Read) Issued for lw 812 $t2 on Line 1232

Clock Cycle 8802:
 Current CPU Blocking 
(sw, 1204, 0, 3, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 4/22

Clock Cycle 8803:
 Current CPU Blocking $t4
(sw, 1204, 0, 4, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 5/22

Clock Cycle 8804:
 Current CPU Blocking $t4
(sw, 1204, 0, 5, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 6/22

Clock Cycle 8805:
 Current CPU Blocking $t4
(sw, 1204, 0, 6, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 7/22

Clock Cycle 8806:
 Current CPU Blocking $t4
(sw, 1204, 0, 7, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 8/22

Clock Cycle 8807:
 Current CPU Blocking $t4
(sw, 1204, 0, 8, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 9/22

Clock Cycle 8808:
 Current CPU Blocking $t4
(sw, 1204, 0, 9, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 10/22
Memory at 336 = 4340

Clock Cycle 8809:
 Current CPU Blocking $t4
(sw, 1204, 0, 10, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 11/22

Clock Cycle 8810:
 Current CPU Blocking $t4
(sw, 1204, 0, 11, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 12/22

Clock Cycle 8811:
 Current CPU Blocking $t4
(sw, 1204, 0, 12, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 13/22

Clock Cycle 8812:
 Current CPU Blocking $t4
(sw, 1204, 0, 13, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 14/22

Clock Cycle 8813:
 Current CPU Blocking $t4
(sw, 1204, 0, 14, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 15/22

Clock Cycle 8814:
 Current CPU Blocking $t4
(sw, 1204, 0, 15, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 16/22

Clock Cycle 8815:
 Current CPU Blocking $t4
(sw, 1204, 0, 16, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 17/22

Clock Cycle 8816:
 Current CPU Blocking $t4
(sw, 1204, 0, 17, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 18/22

Clock Cycle 8817:
 Current CPU Blocking $t4
(sw, 1204, 0, 18, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 19/22

Clock Cycle 8818:
 Current CPU Blocking $t4
(sw, 1204, 0, 19, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 20/22

Clock Cycle 8819:
 Current CPU Blocking $t4
(sw, 1204, 0, 20, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 21/22

Clock Cycle 8820:
 Current CPU Blocking $t4
(sw, 1204, 0, 21, 22, 1229, )(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 22/22
Finished Instruction sw 1204 0 on Line 1229

Clock Cycle 8821:
 Current CPU Blocking $t4
(lw, 4, $t4, 0, 0, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Started lw 4 $t4 on Line 1230
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 8822:
 Current CPU Blocking $t4
(lw, 4, $t4, 1, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 2/22

Clock Cycle 8823:
 Current CPU Blocking $t4
(lw, 4, $t4, 2, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 3/22

Clock Cycle 8824:
 Current CPU Blocking $t4
(lw, 4, $t4, 3, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 4/22

Clock Cycle 8825:
 Current CPU Blocking $t4
(lw, 4, $t4, 4, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 5/22

Clock Cycle 8826:
 Current CPU Blocking $t4
(lw, 4, $t4, 5, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 6/22

Clock Cycle 8827:
 Current CPU Blocking $t4
(lw, 4, $t4, 6, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 7/22

Clock Cycle 8828:
 Current CPU Blocking $t4
(lw, 4, $t4, 7, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 8/22

Clock Cycle 8829:
 Current CPU Blocking $t4
(lw, 4, $t4, 8, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 9/22

Clock Cycle 8830:
 Current CPU Blocking $t4
(lw, 4, $t4, 9, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 10/22

Clock Cycle 8831:
 Current CPU Blocking $t4
(lw, 4, $t4, 10, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 11/22

Clock Cycle 8832:
 Current CPU Blocking $t4
(lw, 4, $t4, 11, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 12/22

Clock Cycle 8833:
 Current CPU Blocking $t4
(lw, 4, $t4, 12, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 13/22

Clock Cycle 8834:
 Current CPU Blocking $t4
(lw, 4, $t4, 13, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 14/22

Clock Cycle 8835:
 Current CPU Blocking $t4
(lw, 4, $t4, 14, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 15/22

Clock Cycle 8836:
 Current CPU Blocking $t4
(lw, 4, $t4, 15, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 16/22

Clock Cycle 8837:
 Current CPU Blocking $t4
(lw, 4, $t4, 16, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 17/22

Clock Cycle 8838:
 Current CPU Blocking $t4
(lw, 4, $t4, 17, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 18/22

Clock Cycle 8839:
 Current CPU Blocking $t4
(lw, 4, $t4, 18, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 19/22

Clock Cycle 8840:
 Current CPU Blocking $t4
(lw, 4, $t4, 19, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 20/22

Clock Cycle 8841:
 Current CPU Blocking $t4
(lw, 4, $t4, 20, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 21/22

Clock Cycle 8842:
 Current CPU Blocking $t4
(lw, 4, $t4, 21, 22, 1230, )(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Completed 22/22
$t4 = 0
Finished Instruction lw 4 $t4 on Line 1230

Clock Cycle 8843:
 Current CPU Blocking $t4
(lw, 272, $t0, 0, 0, 1231, )(lw, 812, $t2, 0, 0, 1232, )
Started lw 272 $t0 on Line 1231
Completed 1/2
DRAM Request(Write) Issued for sw 2104 0 on Line 1233

Clock Cycle 8844:
 Current CPU Blocking 
(lw, 272, $t0, 1, 2, 1231, )(lw, 812, $t2, 0, 0, 1232, )(sw, 2104, 0, 0, 0, 1233, )
Completed 2/2
$t0 = 0
Finished Instruction lw 272 $t0 on Line 1231

Clock Cycle 8845:
 Current CPU Blocking $t2
(lw, 812, $t2, 0, 0, 1232, )(sw, 2104, 0, 0, 0, 1233, )
Started lw 812 $t2 on Line 1232
Completed 1/2

Clock Cycle 8846:
 Current CPU Blocking $t2
(lw, 812, $t2, 1, 2, 1232, )(sw, 2104, 0, 0, 0, 1233, )
Completed 2/2
$t2 = 4720
Finished Instruction lw 812 $t2 on Line 1232

Clock Cycle 8847:
 Current CPU Blocking $t2
(sw, 2104, 0, 0, 0, 1233, )
Started sw 2104 0 on Line 1233
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 168 4720 on Line 1234

Clock Cycle 8848:
 Current CPU Blocking 
(sw, 2104, 0, 1, 12, 1233, )(sw, 168, 4720, 0, 0, 1234, )
Completed 2/12
DRAM Request(Read) Issued for lw 2988 $t2 on Line 1235

Clock Cycle 8849:
 Current CPU Blocking 
(sw, 2104, 0, 2, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(sw, 168, 4720, 0, 0, 1234, )
Completed 3/12
DRAM Request(Write) Issued for sw 3512 0 on Line 1236

Clock Cycle 8850:
 Current CPU Blocking 
(sw, 2104, 0, 3, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 4/12
addi$t3,$t1,2680
$t3 = 2680

Clock Cycle 8851:
 Current CPU Blocking 
(sw, 2104, 0, 4, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 5/12
addi$t4,$t4,1804
$t4 = 1804

Clock Cycle 8852:
 Current CPU Blocking 
(sw, 2104, 0, 5, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 6/12
addi$t4,$t0,136
$t4 = 136

Clock Cycle 8853:
 Current CPU Blocking 
(sw, 2104, 0, 6, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 7/12
DRAM Request(Read) Issued for lw 1276 $t0 on Line 1240

Clock Cycle 8854:
 Current CPU Blocking 
(sw, 2104, 0, 7, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )(lw, 1276, $t0, 0, 0, 1240, )
Completed 8/12

Clock Cycle 8855:
 Current CPU Blocking $t0
(sw, 2104, 0, 8, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(lw, 1276, $t0, 0, 0, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 9/12

Clock Cycle 8856:
 Current CPU Blocking $t0
(sw, 2104, 0, 9, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(lw, 1276, $t0, 0, 0, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 10/12

Clock Cycle 8857:
 Current CPU Blocking $t0
(sw, 2104, 0, 10, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(lw, 1276, $t0, 0, 0, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 11/12

Clock Cycle 8858:
 Current CPU Blocking $t0
(sw, 2104, 0, 11, 12, 1233, )(lw, 2988, $t2, 0, 0, 1235, )(lw, 1276, $t0, 0, 0, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 12/12
Finished Instruction sw 2104 0 on Line 1233

Clock Cycle 8859:
 Current CPU Blocking $t0
(lw, 2988, $t2, 0, 0, 1235, )(lw, 1276, $t0, 0, 0, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Started lw 2988 $t2 on Line 1235
Completed 1/2

Clock Cycle 8860:
 Current CPU Blocking $t0
(lw, 2988, $t2, 1, 2, 1235, )(lw, 1276, $t0, 0, 0, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2988 $t2 on Line 1235

Clock Cycle 8861:
 Current CPU Blocking $t0
(lw, 1276, $t0, 0, 0, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Started lw 1276 $t0 on Line 1240
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8862:
 Current CPU Blocking $t0
(lw, 1276, $t0, 1, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 2/22

Clock Cycle 8863:
 Current CPU Blocking $t0
(lw, 1276, $t0, 2, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 3/22

Clock Cycle 8864:
 Current CPU Blocking $t0
(lw, 1276, $t0, 3, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 4/22

Clock Cycle 8865:
 Current CPU Blocking $t0
(lw, 1276, $t0, 4, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 5/22

Clock Cycle 8866:
 Current CPU Blocking $t0
(lw, 1276, $t0, 5, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 6/22

Clock Cycle 8867:
 Current CPU Blocking $t0
(lw, 1276, $t0, 6, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 7/22

Clock Cycle 8868:
 Current CPU Blocking $t0
(lw, 1276, $t0, 7, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 8/22

Clock Cycle 8869:
 Current CPU Blocking $t0
(lw, 1276, $t0, 8, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 9/22

Clock Cycle 8870:
 Current CPU Blocking $t0
(lw, 1276, $t0, 9, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 10/22

Clock Cycle 8871:
 Current CPU Blocking $t0
(lw, 1276, $t0, 10, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 11/22

Clock Cycle 8872:
 Current CPU Blocking $t0
(lw, 1276, $t0, 11, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 12/22

Clock Cycle 8873:
 Current CPU Blocking $t0
(lw, 1276, $t0, 12, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 13/22

Clock Cycle 8874:
 Current CPU Blocking $t0
(lw, 1276, $t0, 13, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 14/22

Clock Cycle 8875:
 Current CPU Blocking $t0
(lw, 1276, $t0, 14, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 15/22

Clock Cycle 8876:
 Current CPU Blocking $t0
(lw, 1276, $t0, 15, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 16/22

Clock Cycle 8877:
 Current CPU Blocking $t0
(lw, 1276, $t0, 16, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 17/22

Clock Cycle 8878:
 Current CPU Blocking $t0
(lw, 1276, $t0, 17, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 18/22

Clock Cycle 8879:
 Current CPU Blocking $t0
(lw, 1276, $t0, 18, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 19/22

Clock Cycle 8880:
 Current CPU Blocking $t0
(lw, 1276, $t0, 19, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 20/22

Clock Cycle 8881:
 Current CPU Blocking $t0
(lw, 1276, $t0, 20, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 21/22

Clock Cycle 8882:
 Current CPU Blocking $t0
(lw, 1276, $t0, 21, 22, 1240, )(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1276 $t0 on Line 1240

Clock Cycle 8883:
 Current CPU Blocking $t0
(sw, 168, 4720, 0, 0, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Started sw 168 4720 on Line 1234
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t2,3620
$t0 = 3620

Clock Cycle 8884:
 Current CPU Blocking 
(sw, 168, 4720, 1, 12, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 2/12
addi$t4,$t3,3748
$t4 = 6428

Clock Cycle 8885:
 Current CPU Blocking 
(sw, 168, 4720, 2, 12, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 3/12
addi$t2,$t3,908
$t2 = 3588

Clock Cycle 8886:
 Current CPU Blocking 
(sw, 168, 4720, 3, 12, 1234, )(sw, 3512, 0, 0, 0, 1236, )
Completed 4/12
DRAM Request(Read) Issued for lw 2016 $t4 on Line 1244

Clock Cycle 8887:
 Current CPU Blocking 
(sw, 168, 4720, 4, 12, 1234, )(sw, 3512, 0, 0, 0, 1236, )(lw, 2016, $t4, 0, 0, 1244, )
Completed 5/12

Clock Cycle 8888:
 Current CPU Blocking $t4
(sw, 168, 4720, 5, 12, 1234, )(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 6/12

Clock Cycle 8889:
 Current CPU Blocking $t4
(sw, 168, 4720, 6, 12, 1234, )(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 7/12

Clock Cycle 8890:
 Current CPU Blocking $t4
(sw, 168, 4720, 7, 12, 1234, )(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 8/12

Clock Cycle 8891:
 Current CPU Blocking $t4
(sw, 168, 4720, 8, 12, 1234, )(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 9/12

Clock Cycle 8892:
 Current CPU Blocking $t4
(sw, 168, 4720, 9, 12, 1234, )(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 10/12

Clock Cycle 8893:
 Current CPU Blocking $t4
(sw, 168, 4720, 10, 12, 1234, )(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 11/12

Clock Cycle 8894:
 Current CPU Blocking $t4
(sw, 168, 4720, 11, 12, 1234, )(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 12/12
Finished Instruction sw 168 4720 on Line 1234

Clock Cycle 8895:
 Current CPU Blocking $t4
(lw, 2016, $t4, 0, 0, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Started lw 2016 $t4 on Line 1244
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8896:
 Current CPU Blocking $t4
(lw, 2016, $t4, 1, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 2/22

Clock Cycle 8897:
 Current CPU Blocking $t4
(lw, 2016, $t4, 2, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 3/22

Clock Cycle 8898:
 Current CPU Blocking $t4
(lw, 2016, $t4, 3, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 4/22

Clock Cycle 8899:
 Current CPU Blocking $t4
(lw, 2016, $t4, 4, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 5/22

Clock Cycle 8900:
 Current CPU Blocking $t4
(lw, 2016, $t4, 5, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 6/22

Clock Cycle 8901:
 Current CPU Blocking $t4
(lw, 2016, $t4, 6, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 7/22

Clock Cycle 8902:
 Current CPU Blocking $t4
(lw, 2016, $t4, 7, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 8/22

Clock Cycle 8903:
 Current CPU Blocking $t4
(lw, 2016, $t4, 8, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 9/22

Clock Cycle 8904:
 Current CPU Blocking $t4
(lw, 2016, $t4, 9, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 10/22
Memory at 168 = 4720

Clock Cycle 8905:
 Current CPU Blocking $t4
(lw, 2016, $t4, 10, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 11/22

Clock Cycle 8906:
 Current CPU Blocking $t4
(lw, 2016, $t4, 11, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 12/22

Clock Cycle 8907:
 Current CPU Blocking $t4
(lw, 2016, $t4, 12, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 13/22

Clock Cycle 8908:
 Current CPU Blocking $t4
(lw, 2016, $t4, 13, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 14/22

Clock Cycle 8909:
 Current CPU Blocking $t4
(lw, 2016, $t4, 14, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 15/22

Clock Cycle 8910:
 Current CPU Blocking $t4
(lw, 2016, $t4, 15, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 16/22

Clock Cycle 8911:
 Current CPU Blocking $t4
(lw, 2016, $t4, 16, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 17/22

Clock Cycle 8912:
 Current CPU Blocking $t4
(lw, 2016, $t4, 17, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 18/22

Clock Cycle 8913:
 Current CPU Blocking $t4
(lw, 2016, $t4, 18, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 19/22

Clock Cycle 8914:
 Current CPU Blocking $t4
(lw, 2016, $t4, 19, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 20/22

Clock Cycle 8915:
 Current CPU Blocking $t4
(lw, 2016, $t4, 20, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 21/22

Clock Cycle 8916:
 Current CPU Blocking $t4
(lw, 2016, $t4, 21, 22, 1244, )(sw, 3512, 0, 0, 0, 1236, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2016 $t4 on Line 1244

Clock Cycle 8917:
 Current CPU Blocking $t4
(sw, 3512, 0, 0, 0, 1236, )
Started sw 3512 0 on Line 1236
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3424 0 on Line 1245

Clock Cycle 8918:
 Current CPU Blocking 
(sw, 3512, 0, 1, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )
Completed 2/12
addi$t2,$t0,2804
$t2 = 6424

Clock Cycle 8919:
 Current CPU Blocking 
(sw, 3512, 0, 2, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )
Completed 3/12
DRAM Request(Read) Issued for lw 1236 $t0 on Line 1247

Clock Cycle 8920:
 Current CPU Blocking 
(sw, 3512, 0, 3, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )
Completed 4/12
DRAM Request(Write) Issued for sw 48 0 on Line 1248

Clock Cycle 8921:
 Current CPU Blocking 
(sw, 3512, 0, 4, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 5/12

Clock Cycle 8922:
 Current CPU Blocking $t0
(sw, 3512, 0, 5, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 6/12

Clock Cycle 8923:
 Current CPU Blocking $t0
(sw, 3512, 0, 6, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 7/12

Clock Cycle 8924:
 Current CPU Blocking $t0
(sw, 3512, 0, 7, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 8/12

Clock Cycle 8925:
 Current CPU Blocking $t0
(sw, 3512, 0, 8, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 9/12

Clock Cycle 8926:
 Current CPU Blocking $t0
(sw, 3512, 0, 9, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 10/12

Clock Cycle 8927:
 Current CPU Blocking $t0
(sw, 3512, 0, 10, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 11/12

Clock Cycle 8928:
 Current CPU Blocking $t0
(sw, 3512, 0, 11, 12, 1236, )(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 12/12
Finished Instruction sw 3512 0 on Line 1236

Clock Cycle 8929:
 Current CPU Blocking $t0
(sw, 3424, 0, 0, 0, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Started sw 3424 0 on Line 1245
Completed 1/2

Clock Cycle 8930:
 Current CPU Blocking $t0
(sw, 3424, 0, 1, 2, 1245, )(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 2/2
Finished Instruction sw 3424 0 on Line 1245

Clock Cycle 8931:
 Current CPU Blocking $t0
(lw, 1236, $t0, 0, 0, 1247, )(sw, 48, 0, 0, 0, 1248, )
Started lw 1236 $t0 on Line 1247
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8932:
 Current CPU Blocking $t0
(lw, 1236, $t0, 1, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 2/22

Clock Cycle 8933:
 Current CPU Blocking $t0
(lw, 1236, $t0, 2, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 3/22

Clock Cycle 8934:
 Current CPU Blocking $t0
(lw, 1236, $t0, 3, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 4/22

Clock Cycle 8935:
 Current CPU Blocking $t0
(lw, 1236, $t0, 4, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 5/22

Clock Cycle 8936:
 Current CPU Blocking $t0
(lw, 1236, $t0, 5, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 6/22

Clock Cycle 8937:
 Current CPU Blocking $t0
(lw, 1236, $t0, 6, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 7/22

Clock Cycle 8938:
 Current CPU Blocking $t0
(lw, 1236, $t0, 7, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 8/22

Clock Cycle 8939:
 Current CPU Blocking $t0
(lw, 1236, $t0, 8, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 9/22

Clock Cycle 8940:
 Current CPU Blocking $t0
(lw, 1236, $t0, 9, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 10/22

Clock Cycle 8941:
 Current CPU Blocking $t0
(lw, 1236, $t0, 10, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 11/22

Clock Cycle 8942:
 Current CPU Blocking $t0
(lw, 1236, $t0, 11, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 12/22

Clock Cycle 8943:
 Current CPU Blocking $t0
(lw, 1236, $t0, 12, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 13/22

Clock Cycle 8944:
 Current CPU Blocking $t0
(lw, 1236, $t0, 13, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 14/22

Clock Cycle 8945:
 Current CPU Blocking $t0
(lw, 1236, $t0, 14, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 15/22

Clock Cycle 8946:
 Current CPU Blocking $t0
(lw, 1236, $t0, 15, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 16/22

Clock Cycle 8947:
 Current CPU Blocking $t0
(lw, 1236, $t0, 16, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 17/22

Clock Cycle 8948:
 Current CPU Blocking $t0
(lw, 1236, $t0, 17, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 18/22

Clock Cycle 8949:
 Current CPU Blocking $t0
(lw, 1236, $t0, 18, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 19/22

Clock Cycle 8950:
 Current CPU Blocking $t0
(lw, 1236, $t0, 19, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 20/22

Clock Cycle 8951:
 Current CPU Blocking $t0
(lw, 1236, $t0, 20, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 21/22

Clock Cycle 8952:
 Current CPU Blocking $t0
(lw, 1236, $t0, 21, 22, 1247, )(sw, 48, 0, 0, 0, 1248, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1236 $t0 on Line 1247

Clock Cycle 8953:
 Current CPU Blocking $t0
(sw, 48, 0, 0, 0, 1248, )
Started sw 48 0 on Line 1248
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t4,2384
$t0 = 2384

Clock Cycle 8954:
 Current CPU Blocking 
(sw, 48, 0, 1, 12, 1248, )
Completed 2/12
DRAM Request(Write) Issued for sw 320 2680 on Line 1250

Clock Cycle 8955:
 Current CPU Blocking 
(sw, 48, 0, 2, 12, 1248, )(sw, 320, 2680, 0, 0, 1250, )
Completed 3/12
DRAM Request(Write) Issued for sw 1816 0 on Line 1251

Clock Cycle 8956:
 Current CPU Blocking 
(sw, 48, 0, 3, 12, 1248, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )
Completed 4/12
addi$t2,$t1,2596
$t2 = 2596

Clock Cycle 8957:
 Current CPU Blocking 
(sw, 48, 0, 4, 12, 1248, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )
Completed 5/12
DRAM Request(Read) Issued for lw 640 $t4 on Line 1253

Clock Cycle 8958:
 Current CPU Blocking 
(sw, 48, 0, 5, 12, 1248, )(sw, 320, 2680, 0, 0, 1250, )(lw, 640, $t4, 0, 0, 1253, )(sw, 1816, 0, 0, 0, 1251, )
Completed 6/12
addi$t1,$t2,1132
$t1 = 3728

Clock Cycle 8959:
 Current CPU Blocking 
(sw, 48, 0, 6, 12, 1248, )(sw, 320, 2680, 0, 0, 1250, )(lw, 640, $t4, 0, 0, 1253, )(sw, 1816, 0, 0, 0, 1251, )
Completed 7/12
DRAM Request(Read) Issued for lw 2188 $t2 on Line 1255

Clock Cycle 8960:
 Current CPU Blocking 
(sw, 48, 0, 7, 12, 1248, )(sw, 320, 2680, 0, 0, 1250, )(lw, 640, $t4, 0, 0, 1253, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Completed 8/12

Clock Cycle 8961:
 Current CPU Blocking $t4
(sw, 48, 0, 8, 12, 1248, )(lw, 640, $t4, 0, 0, 1253, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Completed 9/12

Clock Cycle 8962:
 Current CPU Blocking $t4
(sw, 48, 0, 9, 12, 1248, )(lw, 640, $t4, 0, 0, 1253, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Completed 10/12

Clock Cycle 8963:
 Current CPU Blocking $t4
(sw, 48, 0, 10, 12, 1248, )(lw, 640, $t4, 0, 0, 1253, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Completed 11/12

Clock Cycle 8964:
 Current CPU Blocking $t4
(sw, 48, 0, 11, 12, 1248, )(lw, 640, $t4, 0, 0, 1253, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Completed 12/12
Finished Instruction sw 48 0 on Line 1248

Clock Cycle 8965:
 Current CPU Blocking $t4
(lw, 640, $t4, 0, 0, 1253, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Started lw 640 $t4 on Line 1253
Completed 1/2

Clock Cycle 8966:
 Current CPU Blocking $t4
(lw, 640, $t4, 1, 2, 1253, )(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Completed 2/2
$t4 = 4412
Finished Instruction lw 640 $t4 on Line 1253

Clock Cycle 8967:
 Current CPU Blocking $t4
(sw, 320, 2680, 0, 0, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )
Started sw 320 2680 on Line 1250
Completed 1/2
DRAM Request(Write) Issued for sw 2664 4412 on Line 1256

Clock Cycle 8968:
 Current CPU Blocking 
(sw, 320, 2680, 1, 2, 1250, )(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 2/2
Finished Instruction sw 320 2680 on Line 1250

Clock Cycle 8969:
 Current CPU Blocking $t2
(sw, 1816, 0, 0, 0, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Started sw 1816 0 on Line 1251
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 8970:
 Current CPU Blocking $t2
(sw, 1816, 0, 1, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 2/22

Clock Cycle 8971:
 Current CPU Blocking $t2
(sw, 1816, 0, 2, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 3/22

Clock Cycle 8972:
 Current CPU Blocking $t2
(sw, 1816, 0, 3, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 4/22

Clock Cycle 8973:
 Current CPU Blocking $t2
(sw, 1816, 0, 4, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 5/22

Clock Cycle 8974:
 Current CPU Blocking $t2
(sw, 1816, 0, 5, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 6/22

Clock Cycle 8975:
 Current CPU Blocking $t2
(sw, 1816, 0, 6, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 7/22

Clock Cycle 8976:
 Current CPU Blocking $t2
(sw, 1816, 0, 7, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 8/22

Clock Cycle 8977:
 Current CPU Blocking $t2
(sw, 1816, 0, 8, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 9/22

Clock Cycle 8978:
 Current CPU Blocking $t2
(sw, 1816, 0, 9, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 10/22
Memory at 320 = 2680

Clock Cycle 8979:
 Current CPU Blocking $t2
(sw, 1816, 0, 10, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 11/22

Clock Cycle 8980:
 Current CPU Blocking $t2
(sw, 1816, 0, 11, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 12/22

Clock Cycle 8981:
 Current CPU Blocking $t2
(sw, 1816, 0, 12, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 13/22

Clock Cycle 8982:
 Current CPU Blocking $t2
(sw, 1816, 0, 13, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 14/22

Clock Cycle 8983:
 Current CPU Blocking $t2
(sw, 1816, 0, 14, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 15/22

Clock Cycle 8984:
 Current CPU Blocking $t2
(sw, 1816, 0, 15, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 16/22

Clock Cycle 8985:
 Current CPU Blocking $t2
(sw, 1816, 0, 16, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 17/22

Clock Cycle 8986:
 Current CPU Blocking $t2
(sw, 1816, 0, 17, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 18/22

Clock Cycle 8987:
 Current CPU Blocking $t2
(sw, 1816, 0, 18, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 19/22

Clock Cycle 8988:
 Current CPU Blocking $t2
(sw, 1816, 0, 19, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 20/22

Clock Cycle 8989:
 Current CPU Blocking $t2
(sw, 1816, 0, 20, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 21/22

Clock Cycle 8990:
 Current CPU Blocking $t2
(sw, 1816, 0, 21, 22, 1251, )(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 22/22
Finished Instruction sw 1816 0 on Line 1251

Clock Cycle 8991:
 Current CPU Blocking $t2
(lw, 2188, $t2, 0, 0, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Started lw 2188 $t2 on Line 1255
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 8992:
 Current CPU Blocking $t2
(lw, 2188, $t2, 1, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 2/22

Clock Cycle 8993:
 Current CPU Blocking $t2
(lw, 2188, $t2, 2, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 3/22

Clock Cycle 8994:
 Current CPU Blocking $t2
(lw, 2188, $t2, 3, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 4/22

Clock Cycle 8995:
 Current CPU Blocking $t2
(lw, 2188, $t2, 4, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 5/22

Clock Cycle 8996:
 Current CPU Blocking $t2
(lw, 2188, $t2, 5, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 6/22

Clock Cycle 8997:
 Current CPU Blocking $t2
(lw, 2188, $t2, 6, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 7/22

Clock Cycle 8998:
 Current CPU Blocking $t2
(lw, 2188, $t2, 7, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 8/22

Clock Cycle 8999:
 Current CPU Blocking $t2
(lw, 2188, $t2, 8, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 9/22

Clock Cycle 9000:
 Current CPU Blocking $t2
(lw, 2188, $t2, 9, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 10/22

Clock Cycle 9001:
 Current CPU Blocking $t2
(lw, 2188, $t2, 10, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 11/22

Clock Cycle 9002:
 Current CPU Blocking $t2
(lw, 2188, $t2, 11, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 12/22

Clock Cycle 9003:
 Current CPU Blocking $t2
(lw, 2188, $t2, 12, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 13/22

Clock Cycle 9004:
 Current CPU Blocking $t2
(lw, 2188, $t2, 13, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 14/22

Clock Cycle 9005:
 Current CPU Blocking $t2
(lw, 2188, $t2, 14, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 15/22

Clock Cycle 9006:
 Current CPU Blocking $t2
(lw, 2188, $t2, 15, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 16/22

Clock Cycle 9007:
 Current CPU Blocking $t2
(lw, 2188, $t2, 16, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 17/22

Clock Cycle 9008:
 Current CPU Blocking $t2
(lw, 2188, $t2, 17, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 18/22

Clock Cycle 9009:
 Current CPU Blocking $t2
(lw, 2188, $t2, 18, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 19/22

Clock Cycle 9010:
 Current CPU Blocking $t2
(lw, 2188, $t2, 19, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 20/22

Clock Cycle 9011:
 Current CPU Blocking $t2
(lw, 2188, $t2, 20, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 21/22

Clock Cycle 9012:
 Current CPU Blocking $t2
(lw, 2188, $t2, 21, 22, 1255, )(sw, 2664, 4412, 0, 0, 1256, )
Completed 22/22
$t2 = 340
Finished Instruction lw 2188 $t2 on Line 1255

Clock Cycle 9013:
 Current CPU Blocking $t2
(sw, 2664, 4412, 0, 0, 1256, )
Started sw 2664 4412 on Line 1256
Completed 1/2
DRAM Request(Write) Issued for sw 2740 340 on Line 1257

Clock Cycle 9014:
 Current CPU Blocking 
(sw, 2664, 4412, 1, 2, 1256, )(sw, 2740, 340, 0, 0, 1257, )
Completed 2/2
Finished Instruction sw 2664 4412 on Line 1256
addi$t4,$t4,3384
$t4 = 7796

Clock Cycle 9015:
 Current CPU Blocking 
(sw, 2740, 340, 0, 0, 1257, )
Started sw 2740 340 on Line 1257
Completed 1/2
addi$t2,$t0,2040
$t2 = 4424

Clock Cycle 9016:
 Current CPU Blocking 
(sw, 2740, 340, 1, 2, 1257, )
Completed 2/2
Finished Instruction sw 2740 340 on Line 1257
addi$t4,$t0,1692
$t4 = 4076

Clock Cycle 9017:
 Current CPU Blocking 

addi$t4,$t2,1260
$t4 = 5684

Clock Cycle 9018:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3400 2384 on Line 1262

Clock Cycle 9019:
 Current CPU Blocking 
(sw, 3400, 2384, 0, 0, 1262, )
Started sw 3400 2384 on Line 1262
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 332 $t2 on Line 1263

Clock Cycle 9020:
 Current CPU Blocking 
(sw, 3400, 2384, 1, 22, 1262, )(lw, 332, $t2, 0, 0, 1263, )
Completed 2/22
DRAM Request(Read) Issued for lw 2080 $t3 on Line 1264

Clock Cycle 9021:
 Current CPU Blocking 
(sw, 3400, 2384, 2, 22, 1262, )(lw, 332, $t2, 0, 0, 1263, )(lw, 2080, $t3, 0, 0, 1264, )
Completed 3/22
addi$t1,$t1,3336
$t1 = 7064

Clock Cycle 9022:
 Current CPU Blocking 
(sw, 3400, 2384, 3, 22, 1262, )(lw, 332, $t2, 0, 0, 1263, )(lw, 2080, $t3, 0, 0, 1264, )
Completed 4/22
DRAM Request(Write) Issued for sw 1136 7064 on Line 1266

Clock Cycle 9023:
 Current CPU Blocking 
(sw, 3400, 2384, 4, 22, 1262, )(lw, 332, $t2, 0, 0, 1263, )(lw, 2080, $t3, 0, 0, 1264, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 5/22

Clock Cycle 9024:
 Current CPU Blocking $t3
(sw, 3400, 2384, 5, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 6/22

Clock Cycle 9025:
 Current CPU Blocking $t3
(sw, 3400, 2384, 6, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 7/22

Clock Cycle 9026:
 Current CPU Blocking $t3
(sw, 3400, 2384, 7, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 8/22

Clock Cycle 9027:
 Current CPU Blocking $t3
(sw, 3400, 2384, 8, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 9/22

Clock Cycle 9028:
 Current CPU Blocking $t3
(sw, 3400, 2384, 9, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 10/22
Memory at 2664 = 4412
Memory at 2740 = 340

Clock Cycle 9029:
 Current CPU Blocking $t3
(sw, 3400, 2384, 10, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 11/22

Clock Cycle 9030:
 Current CPU Blocking $t3
(sw, 3400, 2384, 11, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 12/22

Clock Cycle 9031:
 Current CPU Blocking $t3
(sw, 3400, 2384, 12, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 13/22

Clock Cycle 9032:
 Current CPU Blocking $t3
(sw, 3400, 2384, 13, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 14/22

Clock Cycle 9033:
 Current CPU Blocking $t3
(sw, 3400, 2384, 14, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 15/22

Clock Cycle 9034:
 Current CPU Blocking $t3
(sw, 3400, 2384, 15, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 16/22

Clock Cycle 9035:
 Current CPU Blocking $t3
(sw, 3400, 2384, 16, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 17/22

Clock Cycle 9036:
 Current CPU Blocking $t3
(sw, 3400, 2384, 17, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 18/22

Clock Cycle 9037:
 Current CPU Blocking $t3
(sw, 3400, 2384, 18, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 19/22

Clock Cycle 9038:
 Current CPU Blocking $t3
(sw, 3400, 2384, 19, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 20/22

Clock Cycle 9039:
 Current CPU Blocking $t3
(sw, 3400, 2384, 20, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 21/22

Clock Cycle 9040:
 Current CPU Blocking $t3
(sw, 3400, 2384, 21, 22, 1262, )(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 22/22
Finished Instruction sw 3400 2384 on Line 1262

Clock Cycle 9041:
 Current CPU Blocking $t3
(lw, 2080, $t3, 0, 0, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Started lw 2080 $t3 on Line 1264
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9042:
 Current CPU Blocking $t3
(lw, 2080, $t3, 1, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 2/22

Clock Cycle 9043:
 Current CPU Blocking $t3
(lw, 2080, $t3, 2, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 3/22

Clock Cycle 9044:
 Current CPU Blocking $t3
(lw, 2080, $t3, 3, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 4/22

Clock Cycle 9045:
 Current CPU Blocking $t3
(lw, 2080, $t3, 4, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 5/22

Clock Cycle 9046:
 Current CPU Blocking $t3
(lw, 2080, $t3, 5, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 6/22

Clock Cycle 9047:
 Current CPU Blocking $t3
(lw, 2080, $t3, 6, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 7/22

Clock Cycle 9048:
 Current CPU Blocking $t3
(lw, 2080, $t3, 7, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 8/22

Clock Cycle 9049:
 Current CPU Blocking $t3
(lw, 2080, $t3, 8, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 9/22

Clock Cycle 9050:
 Current CPU Blocking $t3
(lw, 2080, $t3, 9, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 10/22
Memory at 3400 = 2384

Clock Cycle 9051:
 Current CPU Blocking $t3
(lw, 2080, $t3, 10, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 11/22

Clock Cycle 9052:
 Current CPU Blocking $t3
(lw, 2080, $t3, 11, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 12/22

Clock Cycle 9053:
 Current CPU Blocking $t3
(lw, 2080, $t3, 12, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 13/22

Clock Cycle 9054:
 Current CPU Blocking $t3
(lw, 2080, $t3, 13, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 14/22

Clock Cycle 9055:
 Current CPU Blocking $t3
(lw, 2080, $t3, 14, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 15/22

Clock Cycle 9056:
 Current CPU Blocking $t3
(lw, 2080, $t3, 15, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 16/22

Clock Cycle 9057:
 Current CPU Blocking $t3
(lw, 2080, $t3, 16, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 17/22

Clock Cycle 9058:
 Current CPU Blocking $t3
(lw, 2080, $t3, 17, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 18/22

Clock Cycle 9059:
 Current CPU Blocking $t3
(lw, 2080, $t3, 18, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 19/22

Clock Cycle 9060:
 Current CPU Blocking $t3
(lw, 2080, $t3, 19, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 20/22

Clock Cycle 9061:
 Current CPU Blocking $t3
(lw, 2080, $t3, 20, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 21/22

Clock Cycle 9062:
 Current CPU Blocking $t3
(lw, 2080, $t3, 21, 22, 1264, )(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2080 $t3 on Line 1264

Clock Cycle 9063:
 Current CPU Blocking $t3
(lw, 332, $t2, 0, 0, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Started lw 332 $t2 on Line 1263
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t3,$t4,3688
$t3 = 9372

Clock Cycle 9064:
 Current CPU Blocking 
(lw, 332, $t2, 1, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 2/12
addi$t3,$t0,3200
$t3 = 5584

Clock Cycle 9065:
 Current CPU Blocking 
(lw, 332, $t2, 2, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )
Completed 3/12
DRAM Request(Write) Issued for sw 1916 2384 on Line 1269

Clock Cycle 9066:
 Current CPU Blocking 
(lw, 332, $t2, 3, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )
Completed 4/12
addi$t1,$t1,652
$t1 = 7716

Clock Cycle 9067:
 Current CPU Blocking 
(lw, 332, $t2, 4, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )
Completed 5/12
DRAM Request(Write) Issued for sw 3796 5684 on Line 1271

Clock Cycle 9068:
 Current CPU Blocking 
(lw, 332, $t2, 5, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )
Completed 6/12
DRAM Request(Write) Issued for sw 2160 5584 on Line 1272

Clock Cycle 9069:
 Current CPU Blocking 
(lw, 332, $t2, 6, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Completed 7/12

Clock Cycle 9070:
 Current CPU Blocking $t2
(lw, 332, $t2, 7, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Completed 8/12

Clock Cycle 9071:
 Current CPU Blocking $t2
(lw, 332, $t2, 8, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Completed 9/12

Clock Cycle 9072:
 Current CPU Blocking $t2
(lw, 332, $t2, 9, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Completed 10/12

Clock Cycle 9073:
 Current CPU Blocking $t2
(lw, 332, $t2, 10, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Completed 11/12

Clock Cycle 9074:
 Current CPU Blocking $t2
(lw, 332, $t2, 11, 12, 1263, )(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Completed 12/12
$t2 = 0
Finished Instruction lw 332 $t2 on Line 1263

Clock Cycle 9075:
 Current CPU Blocking $t2
(sw, 1136, 7064, 0, 0, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Started sw 1136 7064 on Line 1266
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1956 0 on Line 1273

Clock Cycle 9076:
 Current CPU Blocking 
(sw, 1136, 7064, 1, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )
Completed 2/12
DRAM Request(Read) Issued for lw 448 $t2 on Line 1274

Clock Cycle 9077:
 Current CPU Blocking 
(sw, 1136, 7064, 2, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )(lw, 448, $t2, 0, 0, 1274, )
Completed 3/12
DRAM Request(Write) Issued for sw 3136 5584 on Line 1275

Clock Cycle 9078:
 Current CPU Blocking 
(sw, 1136, 7064, 3, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 4/12
DRAM Request(Read) Issued for lw 2104 $t1 on Line 1276

Clock Cycle 9079:
 Current CPU Blocking 
(sw, 1136, 7064, 4, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 3796, 5684, 0, 0, 1271, )(sw, 2160, 5584, 0, 0, 1272, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 5/12

Clock Cycle 9080:
 Current CPU Blocking $t1
(sw, 1136, 7064, 5, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 6/12

Clock Cycle 9081:
 Current CPU Blocking $t1
(sw, 1136, 7064, 6, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 7/12

Clock Cycle 9082:
 Current CPU Blocking $t1
(sw, 1136, 7064, 7, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 8/12

Clock Cycle 9083:
 Current CPU Blocking $t1
(sw, 1136, 7064, 8, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 9/12

Clock Cycle 9084:
 Current CPU Blocking $t1
(sw, 1136, 7064, 9, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 10/12

Clock Cycle 9085:
 Current CPU Blocking $t1
(sw, 1136, 7064, 10, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 11/12

Clock Cycle 9086:
 Current CPU Blocking $t1
(sw, 1136, 7064, 11, 12, 1266, )(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 12/12
Finished Instruction sw 1136 7064 on Line 1266

Clock Cycle 9087:
 Current CPU Blocking $t1
(sw, 1916, 2384, 0, 0, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Started sw 1916 2384 on Line 1269
Completed 1/2

Clock Cycle 9088:
 Current CPU Blocking $t1
(sw, 1916, 2384, 1, 2, 1269, )(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 2/2
Finished Instruction sw 1916 2384 on Line 1269

Clock Cycle 9089:
 Current CPU Blocking $t1
(sw, 1956, 0, 0, 0, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Started sw 1956 0 on Line 1273
Completed 1/2

Clock Cycle 9090:
 Current CPU Blocking $t1
(sw, 1956, 0, 1, 2, 1273, )(sw, 2160, 5584, 0, 0, 1272, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 2104, $t1, 0, 0, 1276, )
Completed 2/2
Finished Instruction sw 1956 0 on Line 1273

Clock Cycle 9091:
 Current CPU Blocking $t1
(sw, 2160, 5584, 0, 0, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Started sw 2160 5584 on Line 1272
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9092:
 Current CPU Blocking $t1
(sw, 2160, 5584, 1, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 2/22

Clock Cycle 9093:
 Current CPU Blocking $t1
(sw, 2160, 5584, 2, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 3/22

Clock Cycle 9094:
 Current CPU Blocking $t1
(sw, 2160, 5584, 3, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 4/22

Clock Cycle 9095:
 Current CPU Blocking $t1
(sw, 2160, 5584, 4, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 5/22

Clock Cycle 9096:
 Current CPU Blocking $t1
(sw, 2160, 5584, 5, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 6/22

Clock Cycle 9097:
 Current CPU Blocking $t1
(sw, 2160, 5584, 6, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 7/22

Clock Cycle 9098:
 Current CPU Blocking $t1
(sw, 2160, 5584, 7, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 8/22

Clock Cycle 9099:
 Current CPU Blocking $t1
(sw, 2160, 5584, 8, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 9/22

Clock Cycle 9100:
 Current CPU Blocking $t1
(sw, 2160, 5584, 9, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 10/22
Memory at 1136 = 7064
Memory at 1916 = 2384

Clock Cycle 9101:
 Current CPU Blocking $t1
(sw, 2160, 5584, 10, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 11/22

Clock Cycle 9102:
 Current CPU Blocking $t1
(sw, 2160, 5584, 11, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 12/22

Clock Cycle 9103:
 Current CPU Blocking $t1
(sw, 2160, 5584, 12, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 13/22

Clock Cycle 9104:
 Current CPU Blocking $t1
(sw, 2160, 5584, 13, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 14/22

Clock Cycle 9105:
 Current CPU Blocking $t1
(sw, 2160, 5584, 14, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 15/22

Clock Cycle 9106:
 Current CPU Blocking $t1
(sw, 2160, 5584, 15, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 16/22

Clock Cycle 9107:
 Current CPU Blocking $t1
(sw, 2160, 5584, 16, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 17/22

Clock Cycle 9108:
 Current CPU Blocking $t1
(sw, 2160, 5584, 17, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 18/22

Clock Cycle 9109:
 Current CPU Blocking $t1
(sw, 2160, 5584, 18, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 19/22

Clock Cycle 9110:
 Current CPU Blocking $t1
(sw, 2160, 5584, 19, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 20/22

Clock Cycle 9111:
 Current CPU Blocking $t1
(sw, 2160, 5584, 20, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 21/22

Clock Cycle 9112:
 Current CPU Blocking $t1
(sw, 2160, 5584, 21, 22, 1272, )(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 22/22
Finished Instruction sw 2160 5584 on Line 1272

Clock Cycle 9113:
 Current CPU Blocking $t1
(lw, 2104, $t1, 0, 0, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Started lw 2104 $t1 on Line 1276
Completed 1/2

Clock Cycle 9114:
 Current CPU Blocking $t1
(lw, 2104, $t1, 1, 2, 1276, )(sw, 3796, 5684, 0, 0, 1271, )(lw, 448, $t2, 0, 0, 1274, )(sw, 3136, 5584, 0, 0, 1275, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2104 $t1 on Line 1276

Clock Cycle 9115:
 Current CPU Blocking $t1
(sw, 3796, 5684, 0, 0, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Started sw 3796 5684 on Line 1271
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9116:
 Current CPU Blocking $t2
(sw, 3796, 5684, 1, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 2/22

Clock Cycle 9117:
 Current CPU Blocking $t2
(sw, 3796, 5684, 2, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 3/22

Clock Cycle 9118:
 Current CPU Blocking $t2
(sw, 3796, 5684, 3, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 4/22

Clock Cycle 9119:
 Current CPU Blocking $t2
(sw, 3796, 5684, 4, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 5/22

Clock Cycle 9120:
 Current CPU Blocking $t2
(sw, 3796, 5684, 5, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 6/22

Clock Cycle 9121:
 Current CPU Blocking $t2
(sw, 3796, 5684, 6, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 7/22

Clock Cycle 9122:
 Current CPU Blocking $t2
(sw, 3796, 5684, 7, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 8/22

Clock Cycle 9123:
 Current CPU Blocking $t2
(sw, 3796, 5684, 8, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 9/22

Clock Cycle 9124:
 Current CPU Blocking $t2
(sw, 3796, 5684, 9, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 10/22
Memory at 2160 = 5584

Clock Cycle 9125:
 Current CPU Blocking $t2
(sw, 3796, 5684, 10, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 11/22

Clock Cycle 9126:
 Current CPU Blocking $t2
(sw, 3796, 5684, 11, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 12/22

Clock Cycle 9127:
 Current CPU Blocking $t2
(sw, 3796, 5684, 12, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 13/22

Clock Cycle 9128:
 Current CPU Blocking $t2
(sw, 3796, 5684, 13, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 14/22

Clock Cycle 9129:
 Current CPU Blocking $t2
(sw, 3796, 5684, 14, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 15/22

Clock Cycle 9130:
 Current CPU Blocking $t2
(sw, 3796, 5684, 15, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 16/22

Clock Cycle 9131:
 Current CPU Blocking $t2
(sw, 3796, 5684, 16, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 17/22

Clock Cycle 9132:
 Current CPU Blocking $t2
(sw, 3796, 5684, 17, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 18/22

Clock Cycle 9133:
 Current CPU Blocking $t2
(sw, 3796, 5684, 18, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 19/22

Clock Cycle 9134:
 Current CPU Blocking $t2
(sw, 3796, 5684, 19, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 20/22

Clock Cycle 9135:
 Current CPU Blocking $t2
(sw, 3796, 5684, 20, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 21/22

Clock Cycle 9136:
 Current CPU Blocking $t2
(sw, 3796, 5684, 21, 22, 1271, )(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 22/22
Finished Instruction sw 3796 5684 on Line 1271

Clock Cycle 9137:
 Current CPU Blocking $t2
(sw, 3136, 5584, 0, 0, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Started sw 3136 5584 on Line 1275
Completed 1/2

Clock Cycle 9138:
 Current CPU Blocking $t2
(sw, 3136, 5584, 1, 2, 1275, )(lw, 448, $t2, 0, 0, 1274, )
Completed 2/2
Finished Instruction sw 3136 5584 on Line 1275

Clock Cycle 9139:
 Current CPU Blocking $t2
(lw, 448, $t2, 0, 0, 1274, )
Started lw 448 $t2 on Line 1274
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9140:
 Current CPU Blocking $t2
(lw, 448, $t2, 1, 22, 1274, )
Completed 2/22

Clock Cycle 9141:
 Current CPU Blocking $t2
(lw, 448, $t2, 2, 22, 1274, )
Completed 3/22

Clock Cycle 9142:
 Current CPU Blocking $t2
(lw, 448, $t2, 3, 22, 1274, )
Completed 4/22

Clock Cycle 9143:
 Current CPU Blocking $t2
(lw, 448, $t2, 4, 22, 1274, )
Completed 5/22

Clock Cycle 9144:
 Current CPU Blocking $t2
(lw, 448, $t2, 5, 22, 1274, )
Completed 6/22

Clock Cycle 9145:
 Current CPU Blocking $t2
(lw, 448, $t2, 6, 22, 1274, )
Completed 7/22

Clock Cycle 9146:
 Current CPU Blocking $t2
(lw, 448, $t2, 7, 22, 1274, )
Completed 8/22

Clock Cycle 9147:
 Current CPU Blocking $t2
(lw, 448, $t2, 8, 22, 1274, )
Completed 9/22

Clock Cycle 9148:
 Current CPU Blocking $t2
(lw, 448, $t2, 9, 22, 1274, )
Completed 10/22
Memory at 3136 = 5584
Memory at 3796 = 5684

Clock Cycle 9149:
 Current CPU Blocking $t2
(lw, 448, $t2, 10, 22, 1274, )
Completed 11/22

Clock Cycle 9150:
 Current CPU Blocking $t2
(lw, 448, $t2, 11, 22, 1274, )
Completed 12/22

Clock Cycle 9151:
 Current CPU Blocking $t2
(lw, 448, $t2, 12, 22, 1274, )
Completed 13/22

Clock Cycle 9152:
 Current CPU Blocking $t2
(lw, 448, $t2, 13, 22, 1274, )
Completed 14/22

Clock Cycle 9153:
 Current CPU Blocking $t2
(lw, 448, $t2, 14, 22, 1274, )
Completed 15/22

Clock Cycle 9154:
 Current CPU Blocking $t2
(lw, 448, $t2, 15, 22, 1274, )
Completed 16/22

Clock Cycle 9155:
 Current CPU Blocking $t2
(lw, 448, $t2, 16, 22, 1274, )
Completed 17/22

Clock Cycle 9156:
 Current CPU Blocking $t2
(lw, 448, $t2, 17, 22, 1274, )
Completed 18/22

Clock Cycle 9157:
 Current CPU Blocking $t2
(lw, 448, $t2, 18, 22, 1274, )
Completed 19/22

Clock Cycle 9158:
 Current CPU Blocking $t2
(lw, 448, $t2, 19, 22, 1274, )
Completed 20/22

Clock Cycle 9159:
 Current CPU Blocking $t2
(lw, 448, $t2, 20, 22, 1274, )
Completed 21/22

Clock Cycle 9160:
 Current CPU Blocking $t2
(lw, 448, $t2, 21, 22, 1274, )
Completed 22/22
$t2 = 0
Finished Instruction lw 448 $t2 on Line 1274

Clock Cycle 9161:
 Current CPU Blocking $t2

addi$t1,$t2,2184
$t1 = 2184

Clock Cycle 9162:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 456 5584 on Line 1278

Clock Cycle 9163:
 Current CPU Blocking 
(sw, 456, 5584, 0, 0, 1278, )
Started sw 456 5584 on Line 1278
Completed 1/2
DRAM Request(Write) Issued for sw 516 5684 on Line 1279

Clock Cycle 9164:
 Current CPU Blocking 
(sw, 456, 5584, 1, 2, 1278, )(sw, 516, 5684, 0, 0, 1279, )
Completed 2/2
Finished Instruction sw 456 5584 on Line 1278
addi$t4,$t3,392
$t4 = 5976

Clock Cycle 9165:
 Current CPU Blocking 
(sw, 516, 5684, 0, 0, 1279, )
Started sw 516 5684 on Line 1279
Completed 1/2
DRAM Request(Read) Issued for lw 1308 $t3 on Line 1281

Clock Cycle 9166:
 Current CPU Blocking 
(sw, 516, 5684, 1, 2, 1279, )(lw, 1308, $t3, 0, 0, 1281, )
Completed 2/2
Finished Instruction sw 516 5684 on Line 1279
addi$t4,$t4,3148
$t4 = 9124

Clock Cycle 9167:
 Current CPU Blocking 
(lw, 1308, $t3, 0, 0, 1281, )
Started lw 1308 $t3 on Line 1281
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9168:
 Current CPU Blocking $t3
(lw, 1308, $t3, 1, 22, 1281, )
Completed 2/22

Clock Cycle 9169:
 Current CPU Blocking $t3
(lw, 1308, $t3, 2, 22, 1281, )
Completed 3/22

Clock Cycle 9170:
 Current CPU Blocking $t3
(lw, 1308, $t3, 3, 22, 1281, )
Completed 4/22

Clock Cycle 9171:
 Current CPU Blocking $t3
(lw, 1308, $t3, 4, 22, 1281, )
Completed 5/22

Clock Cycle 9172:
 Current CPU Blocking $t3
(lw, 1308, $t3, 5, 22, 1281, )
Completed 6/22

Clock Cycle 9173:
 Current CPU Blocking $t3
(lw, 1308, $t3, 6, 22, 1281, )
Completed 7/22

Clock Cycle 9174:
 Current CPU Blocking $t3
(lw, 1308, $t3, 7, 22, 1281, )
Completed 8/22

Clock Cycle 9175:
 Current CPU Blocking $t3
(lw, 1308, $t3, 8, 22, 1281, )
Completed 9/22

Clock Cycle 9176:
 Current CPU Blocking $t3
(lw, 1308, $t3, 9, 22, 1281, )
Completed 10/22
Memory at 456 = 5584
Memory at 516 = 5684

Clock Cycle 9177:
 Current CPU Blocking $t3
(lw, 1308, $t3, 10, 22, 1281, )
Completed 11/22

Clock Cycle 9178:
 Current CPU Blocking $t3
(lw, 1308, $t3, 11, 22, 1281, )
Completed 12/22

Clock Cycle 9179:
 Current CPU Blocking $t3
(lw, 1308, $t3, 12, 22, 1281, )
Completed 13/22

Clock Cycle 9180:
 Current CPU Blocking $t3
(lw, 1308, $t3, 13, 22, 1281, )
Completed 14/22

Clock Cycle 9181:
 Current CPU Blocking $t3
(lw, 1308, $t3, 14, 22, 1281, )
Completed 15/22

Clock Cycle 9182:
 Current CPU Blocking $t3
(lw, 1308, $t3, 15, 22, 1281, )
Completed 16/22

Clock Cycle 9183:
 Current CPU Blocking $t3
(lw, 1308, $t3, 16, 22, 1281, )
Completed 17/22

Clock Cycle 9184:
 Current CPU Blocking $t3
(lw, 1308, $t3, 17, 22, 1281, )
Completed 18/22

Clock Cycle 9185:
 Current CPU Blocking $t3
(lw, 1308, $t3, 18, 22, 1281, )
Completed 19/22

Clock Cycle 9186:
 Current CPU Blocking $t3
(lw, 1308, $t3, 19, 22, 1281, )
Completed 20/22

Clock Cycle 9187:
 Current CPU Blocking $t3
(lw, 1308, $t3, 20, 22, 1281, )
Completed 21/22

Clock Cycle 9188:
 Current CPU Blocking $t3
(lw, 1308, $t3, 21, 22, 1281, )
Completed 22/22
$t3 = 0
Finished Instruction lw 1308 $t3 on Line 1281

Clock Cycle 9189:
 Current CPU Blocking $t3

addi$t2,$t3,1828
$t2 = 1828

Clock Cycle 9190:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 692 $t4 on Line 1284

Clock Cycle 9191:
 Current CPU Blocking 
(lw, 692, $t4, 0, 0, 1284, )
Started lw 692 $t4 on Line 1284
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1664 $t0 on Line 1285

Clock Cycle 9192:
 Current CPU Blocking 
(lw, 692, $t4, 1, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )
Completed 2/12
DRAM Request(Read) Issued for lw 2540 $t3 on Line 1286

Clock Cycle 9193:
 Current CPU Blocking 
(lw, 692, $t4, 2, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 3/12

Clock Cycle 9194:
 Current CPU Blocking $t4
(lw, 692, $t4, 3, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 4/12

Clock Cycle 9195:
 Current CPU Blocking $t4
(lw, 692, $t4, 4, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 5/12

Clock Cycle 9196:
 Current CPU Blocking $t4
(lw, 692, $t4, 5, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 6/12

Clock Cycle 9197:
 Current CPU Blocking $t4
(lw, 692, $t4, 6, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 7/12

Clock Cycle 9198:
 Current CPU Blocking $t4
(lw, 692, $t4, 7, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 8/12

Clock Cycle 9199:
 Current CPU Blocking $t4
(lw, 692, $t4, 8, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 9/12

Clock Cycle 9200:
 Current CPU Blocking $t4
(lw, 692, $t4, 9, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 10/12

Clock Cycle 9201:
 Current CPU Blocking $t4
(lw, 692, $t4, 10, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 11/12

Clock Cycle 9202:
 Current CPU Blocking $t4
(lw, 692, $t4, 11, 12, 1284, )(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 12/12
$t4 = 0
Finished Instruction lw 692 $t4 on Line 1284

Clock Cycle 9203:
 Current CPU Blocking $t4
(lw, 1664, $t0, 0, 0, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Started lw 1664 $t0 on Line 1285
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t4,3332
$t4 = 3332

Clock Cycle 9204:
 Current CPU Blocking 
(lw, 1664, $t0, 1, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 2/12

Clock Cycle 9205:
 Current CPU Blocking $t0
(lw, 1664, $t0, 2, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 3/12

Clock Cycle 9206:
 Current CPU Blocking $t0
(lw, 1664, $t0, 3, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 4/12

Clock Cycle 9207:
 Current CPU Blocking $t0
(lw, 1664, $t0, 4, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 5/12

Clock Cycle 9208:
 Current CPU Blocking $t0
(lw, 1664, $t0, 5, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 6/12

Clock Cycle 9209:
 Current CPU Blocking $t0
(lw, 1664, $t0, 6, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 7/12

Clock Cycle 9210:
 Current CPU Blocking $t0
(lw, 1664, $t0, 7, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 8/12

Clock Cycle 9211:
 Current CPU Blocking $t0
(lw, 1664, $t0, 8, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 9/12

Clock Cycle 9212:
 Current CPU Blocking $t0
(lw, 1664, $t0, 9, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 10/12

Clock Cycle 9213:
 Current CPU Blocking $t0
(lw, 1664, $t0, 10, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 11/12

Clock Cycle 9214:
 Current CPU Blocking $t0
(lw, 1664, $t0, 11, 12, 1285, )(lw, 2540, $t3, 0, 0, 1286, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1664 $t0 on Line 1285

Clock Cycle 9215:
 Current CPU Blocking $t0
(lw, 2540, $t3, 0, 0, 1286, )
Started lw 2540 $t3 on Line 1286
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1036 $t0 on Line 1288

Clock Cycle 9216:
 Current CPU Blocking 
(lw, 2540, $t3, 1, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 2/12

Clock Cycle 9217:
 Current CPU Blocking $t0
(lw, 2540, $t3, 2, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 3/12

Clock Cycle 9218:
 Current CPU Blocking $t0
(lw, 2540, $t3, 3, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 4/12

Clock Cycle 9219:
 Current CPU Blocking $t0
(lw, 2540, $t3, 4, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 5/12

Clock Cycle 9220:
 Current CPU Blocking $t0
(lw, 2540, $t3, 5, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 6/12

Clock Cycle 9221:
 Current CPU Blocking $t0
(lw, 2540, $t3, 6, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 7/12

Clock Cycle 9222:
 Current CPU Blocking $t0
(lw, 2540, $t3, 7, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 8/12

Clock Cycle 9223:
 Current CPU Blocking $t0
(lw, 2540, $t3, 8, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 9/12

Clock Cycle 9224:
 Current CPU Blocking $t0
(lw, 2540, $t3, 9, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 10/12

Clock Cycle 9225:
 Current CPU Blocking $t0
(lw, 2540, $t3, 10, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 11/12

Clock Cycle 9226:
 Current CPU Blocking $t0
(lw, 2540, $t3, 11, 12, 1286, )(lw, 1036, $t0, 0, 0, 1288, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2540 $t3 on Line 1286

Clock Cycle 9227:
 Current CPU Blocking $t0
(lw, 1036, $t0, 0, 0, 1288, )
Started lw 1036 $t0 on Line 1288
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 9228:
 Current CPU Blocking $t0
(lw, 1036, $t0, 1, 12, 1288, )
Completed 2/12

Clock Cycle 9229:
 Current CPU Blocking $t0
(lw, 1036, $t0, 2, 12, 1288, )
Completed 3/12

Clock Cycle 9230:
 Current CPU Blocking $t0
(lw, 1036, $t0, 3, 12, 1288, )
Completed 4/12

Clock Cycle 9231:
 Current CPU Blocking $t0
(lw, 1036, $t0, 4, 12, 1288, )
Completed 5/12

Clock Cycle 9232:
 Current CPU Blocking $t0
(lw, 1036, $t0, 5, 12, 1288, )
Completed 6/12

Clock Cycle 9233:
 Current CPU Blocking $t0
(lw, 1036, $t0, 6, 12, 1288, )
Completed 7/12

Clock Cycle 9234:
 Current CPU Blocking $t0
(lw, 1036, $t0, 7, 12, 1288, )
Completed 8/12

Clock Cycle 9235:
 Current CPU Blocking $t0
(lw, 1036, $t0, 8, 12, 1288, )
Completed 9/12

Clock Cycle 9236:
 Current CPU Blocking $t0
(lw, 1036, $t0, 9, 12, 1288, )
Completed 10/12

Clock Cycle 9237:
 Current CPU Blocking $t0
(lw, 1036, $t0, 10, 12, 1288, )
Completed 11/12

Clock Cycle 9238:
 Current CPU Blocking $t0
(lw, 1036, $t0, 11, 12, 1288, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1036 $t0 on Line 1288

Clock Cycle 9239:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 512 0 on Line 1289

Clock Cycle 9240:
 Current CPU Blocking 
(sw, 512, 0, 0, 0, 1289, )
Started sw 512 0 on Line 1289
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3632 0 on Line 1290

Clock Cycle 9241:
 Current CPU Blocking 
(sw, 512, 0, 1, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )
Completed 2/12
DRAM Request(Write) Issued for sw 1368 0 on Line 1291

Clock Cycle 9242:
 Current CPU Blocking 
(sw, 512, 0, 2, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )
Completed 3/12
DRAM Request(Read) Issued for lw 3856 $t4 on Line 1292

Clock Cycle 9243:
 Current CPU Blocking 
(sw, 512, 0, 3, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )
Completed 4/12
DRAM Request(Read) Issued for lw 3044 $t0 on Line 1293

Clock Cycle 9244:
 Current CPU Blocking 
(sw, 512, 0, 4, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 5/12

Clock Cycle 9245:
 Current CPU Blocking $t4
(sw, 512, 0, 5, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 6/12

Clock Cycle 9246:
 Current CPU Blocking $t4
(sw, 512, 0, 6, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 7/12

Clock Cycle 9247:
 Current CPU Blocking $t4
(sw, 512, 0, 7, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 8/12

Clock Cycle 9248:
 Current CPU Blocking $t4
(sw, 512, 0, 8, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 9/12

Clock Cycle 9249:
 Current CPU Blocking $t4
(sw, 512, 0, 9, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 10/12

Clock Cycle 9250:
 Current CPU Blocking $t4
(sw, 512, 0, 10, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 11/12

Clock Cycle 9251:
 Current CPU Blocking $t4
(sw, 512, 0, 11, 12, 1289, )(sw, 3632, 0, 0, 0, 1290, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3856, $t4, 0, 0, 1292, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 12/12
Finished Instruction sw 512 0 on Line 1289

Clock Cycle 9252:
 Current CPU Blocking $t4
(sw, 3632, 0, 0, 0, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Started sw 3632 0 on Line 1290
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9253:
 Current CPU Blocking $t4
(sw, 3632, 0, 1, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 2/22

Clock Cycle 9254:
 Current CPU Blocking $t4
(sw, 3632, 0, 2, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 3/22

Clock Cycle 9255:
 Current CPU Blocking $t4
(sw, 3632, 0, 3, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 4/22

Clock Cycle 9256:
 Current CPU Blocking $t4
(sw, 3632, 0, 4, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 5/22

Clock Cycle 9257:
 Current CPU Blocking $t4
(sw, 3632, 0, 5, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 6/22

Clock Cycle 9258:
 Current CPU Blocking $t4
(sw, 3632, 0, 6, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 7/22

Clock Cycle 9259:
 Current CPU Blocking $t4
(sw, 3632, 0, 7, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 8/22

Clock Cycle 9260:
 Current CPU Blocking $t4
(sw, 3632, 0, 8, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 9/22

Clock Cycle 9261:
 Current CPU Blocking $t4
(sw, 3632, 0, 9, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 10/22

Clock Cycle 9262:
 Current CPU Blocking $t4
(sw, 3632, 0, 10, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 11/22

Clock Cycle 9263:
 Current CPU Blocking $t4
(sw, 3632, 0, 11, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 12/22

Clock Cycle 9264:
 Current CPU Blocking $t4
(sw, 3632, 0, 12, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 13/22

Clock Cycle 9265:
 Current CPU Blocking $t4
(sw, 3632, 0, 13, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 14/22

Clock Cycle 9266:
 Current CPU Blocking $t4
(sw, 3632, 0, 14, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 15/22

Clock Cycle 9267:
 Current CPU Blocking $t4
(sw, 3632, 0, 15, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 16/22

Clock Cycle 9268:
 Current CPU Blocking $t4
(sw, 3632, 0, 16, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 17/22

Clock Cycle 9269:
 Current CPU Blocking $t4
(sw, 3632, 0, 17, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 18/22

Clock Cycle 9270:
 Current CPU Blocking $t4
(sw, 3632, 0, 18, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 19/22

Clock Cycle 9271:
 Current CPU Blocking $t4
(sw, 3632, 0, 19, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 20/22

Clock Cycle 9272:
 Current CPU Blocking $t4
(sw, 3632, 0, 20, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 21/22

Clock Cycle 9273:
 Current CPU Blocking $t4
(sw, 3632, 0, 21, 22, 1290, )(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 22/22
Finished Instruction sw 3632 0 on Line 1290

Clock Cycle 9274:
 Current CPU Blocking $t4
(lw, 3856, $t4, 0, 0, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Started lw 3856 $t4 on Line 1292
Completed 1/2

Clock Cycle 9275:
 Current CPU Blocking $t4
(lw, 3856, $t4, 1, 2, 1292, )(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3856 $t4 on Line 1292

Clock Cycle 9276:
 Current CPU Blocking $t4
(sw, 1368, 0, 0, 0, 1291, )(lw, 3044, $t0, 0, 0, 1293, )
Started sw 1368 0 on Line 1291
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1888 $t4 on Line 1294

Clock Cycle 9277:
 Current CPU Blocking 
(sw, 1368, 0, 1, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 2/22

Clock Cycle 9278:
 Current CPU Blocking $t4
(sw, 1368, 0, 2, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 3/22

Clock Cycle 9279:
 Current CPU Blocking $t4
(sw, 1368, 0, 3, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 4/22

Clock Cycle 9280:
 Current CPU Blocking $t4
(sw, 1368, 0, 4, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 5/22

Clock Cycle 9281:
 Current CPU Blocking $t4
(sw, 1368, 0, 5, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 6/22

Clock Cycle 9282:
 Current CPU Blocking $t4
(sw, 1368, 0, 6, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 7/22

Clock Cycle 9283:
 Current CPU Blocking $t4
(sw, 1368, 0, 7, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 8/22

Clock Cycle 9284:
 Current CPU Blocking $t4
(sw, 1368, 0, 8, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 9/22

Clock Cycle 9285:
 Current CPU Blocking $t4
(sw, 1368, 0, 9, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 10/22

Clock Cycle 9286:
 Current CPU Blocking $t4
(sw, 1368, 0, 10, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 11/22

Clock Cycle 9287:
 Current CPU Blocking $t4
(sw, 1368, 0, 11, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 12/22

Clock Cycle 9288:
 Current CPU Blocking $t4
(sw, 1368, 0, 12, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 13/22

Clock Cycle 9289:
 Current CPU Blocking $t4
(sw, 1368, 0, 13, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 14/22

Clock Cycle 9290:
 Current CPU Blocking $t4
(sw, 1368, 0, 14, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 15/22

Clock Cycle 9291:
 Current CPU Blocking $t4
(sw, 1368, 0, 15, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 16/22

Clock Cycle 9292:
 Current CPU Blocking $t4
(sw, 1368, 0, 16, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 17/22

Clock Cycle 9293:
 Current CPU Blocking $t4
(sw, 1368, 0, 17, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 18/22

Clock Cycle 9294:
 Current CPU Blocking $t4
(sw, 1368, 0, 18, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 19/22

Clock Cycle 9295:
 Current CPU Blocking $t4
(sw, 1368, 0, 19, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 20/22

Clock Cycle 9296:
 Current CPU Blocking $t4
(sw, 1368, 0, 20, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 21/22

Clock Cycle 9297:
 Current CPU Blocking $t4
(sw, 1368, 0, 21, 22, 1291, )(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 22/22
Finished Instruction sw 1368 0 on Line 1291

Clock Cycle 9298:
 Current CPU Blocking $t4
(lw, 1888, $t4, 0, 0, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Started lw 1888 $t4 on Line 1294
Completed 1/2

Clock Cycle 9299:
 Current CPU Blocking $t4
(lw, 1888, $t4, 1, 2, 1294, )(lw, 3044, $t0, 0, 0, 1293, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1888 $t4 on Line 1294

Clock Cycle 9300:
 Current CPU Blocking $t4
(lw, 3044, $t0, 0, 0, 1293, )
Started lw 3044 $t0 on Line 1293
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t4,2164
$t2 = 2164

Clock Cycle 9301:
 Current CPU Blocking 
(lw, 3044, $t0, 1, 22, 1293, )
Completed 2/22
DRAM Request(Read) Issued for lw 1612 $t1 on Line 1296

Clock Cycle 9302:
 Current CPU Blocking 
(lw, 3044, $t0, 2, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 3/22

Clock Cycle 9303:
 Current CPU Blocking $t0
(lw, 3044, $t0, 3, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 4/22

Clock Cycle 9304:
 Current CPU Blocking $t0
(lw, 3044, $t0, 4, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 5/22

Clock Cycle 9305:
 Current CPU Blocking $t0
(lw, 3044, $t0, 5, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 6/22

Clock Cycle 9306:
 Current CPU Blocking $t0
(lw, 3044, $t0, 6, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 7/22

Clock Cycle 9307:
 Current CPU Blocking $t0
(lw, 3044, $t0, 7, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 8/22

Clock Cycle 9308:
 Current CPU Blocking $t0
(lw, 3044, $t0, 8, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 9/22

Clock Cycle 9309:
 Current CPU Blocking $t0
(lw, 3044, $t0, 9, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 10/22

Clock Cycle 9310:
 Current CPU Blocking $t0
(lw, 3044, $t0, 10, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 11/22

Clock Cycle 9311:
 Current CPU Blocking $t0
(lw, 3044, $t0, 11, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 12/22

Clock Cycle 9312:
 Current CPU Blocking $t0
(lw, 3044, $t0, 12, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 13/22

Clock Cycle 9313:
 Current CPU Blocking $t0
(lw, 3044, $t0, 13, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 14/22

Clock Cycle 9314:
 Current CPU Blocking $t0
(lw, 3044, $t0, 14, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 15/22

Clock Cycle 9315:
 Current CPU Blocking $t0
(lw, 3044, $t0, 15, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 16/22

Clock Cycle 9316:
 Current CPU Blocking $t0
(lw, 3044, $t0, 16, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 17/22

Clock Cycle 9317:
 Current CPU Blocking $t0
(lw, 3044, $t0, 17, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 18/22

Clock Cycle 9318:
 Current CPU Blocking $t0
(lw, 3044, $t0, 18, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 19/22

Clock Cycle 9319:
 Current CPU Blocking $t0
(lw, 3044, $t0, 19, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 20/22

Clock Cycle 9320:
 Current CPU Blocking $t0
(lw, 3044, $t0, 20, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 21/22

Clock Cycle 9321:
 Current CPU Blocking $t0
(lw, 3044, $t0, 21, 22, 1293, )(lw, 1612, $t1, 0, 0, 1296, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3044 $t0 on Line 1293

Clock Cycle 9322:
 Current CPU Blocking $t0
(lw, 1612, $t1, 0, 0, 1296, )
Started lw 1612 $t1 on Line 1296
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 368 $t0 on Line 1297

Clock Cycle 9323:
 Current CPU Blocking 
(lw, 1612, $t1, 1, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )
Completed 2/12
DRAM Request(Read) Issued for lw 3780 $t4 on Line 1298

Clock Cycle 9324:
 Current CPU Blocking 
(lw, 1612, $t1, 2, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 3/12

Clock Cycle 9325:
 Current CPU Blocking $t0
(lw, 1612, $t1, 3, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 4/12

Clock Cycle 9326:
 Current CPU Blocking $t0
(lw, 1612, $t1, 4, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 5/12

Clock Cycle 9327:
 Current CPU Blocking $t0
(lw, 1612, $t1, 5, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 6/12

Clock Cycle 9328:
 Current CPU Blocking $t0
(lw, 1612, $t1, 6, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 7/12

Clock Cycle 9329:
 Current CPU Blocking $t0
(lw, 1612, $t1, 7, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 8/12

Clock Cycle 9330:
 Current CPU Blocking $t0
(lw, 1612, $t1, 8, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 9/12

Clock Cycle 9331:
 Current CPU Blocking $t0
(lw, 1612, $t1, 9, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 10/12

Clock Cycle 9332:
 Current CPU Blocking $t0
(lw, 1612, $t1, 10, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 11/12

Clock Cycle 9333:
 Current CPU Blocking $t0
(lw, 1612, $t1, 11, 12, 1296, )(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1612 $t1 on Line 1296

Clock Cycle 9334:
 Current CPU Blocking $t0
(lw, 368, $t0, 0, 0, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Started lw 368 $t0 on Line 1297
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 9335:
 Current CPU Blocking $t0
(lw, 368, $t0, 1, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 2/12

Clock Cycle 9336:
 Current CPU Blocking $t0
(lw, 368, $t0, 2, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 3/12

Clock Cycle 9337:
 Current CPU Blocking $t0
(lw, 368, $t0, 3, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 4/12

Clock Cycle 9338:
 Current CPU Blocking $t0
(lw, 368, $t0, 4, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 5/12

Clock Cycle 9339:
 Current CPU Blocking $t0
(lw, 368, $t0, 5, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 6/12

Clock Cycle 9340:
 Current CPU Blocking $t0
(lw, 368, $t0, 6, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 7/12

Clock Cycle 9341:
 Current CPU Blocking $t0
(lw, 368, $t0, 7, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 8/12

Clock Cycle 9342:
 Current CPU Blocking $t0
(lw, 368, $t0, 8, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 9/12

Clock Cycle 9343:
 Current CPU Blocking $t0
(lw, 368, $t0, 9, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 10/12

Clock Cycle 9344:
 Current CPU Blocking $t0
(lw, 368, $t0, 10, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 11/12

Clock Cycle 9345:
 Current CPU Blocking $t0
(lw, 368, $t0, 11, 12, 1297, )(lw, 3780, $t4, 0, 0, 1298, )
Completed 12/12
$t0 = 0
Finished Instruction lw 368 $t0 on Line 1297

Clock Cycle 9346:
 Current CPU Blocking $t0
(lw, 3780, $t4, 0, 0, 1298, )
Started lw 3780 $t4 on Line 1298
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2732 $t0 on Line 1299

Clock Cycle 9347:
 Current CPU Blocking 
(lw, 3780, $t4, 1, 12, 1298, )(lw, 2732, $t0, 0, 0, 1299, )
Completed 2/12
DRAM Request(Read) Issued for lw 3256 $t3 on Line 1300

Clock Cycle 9348:
 Current CPU Blocking 
(lw, 3780, $t4, 2, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )
Completed 3/12
DRAM Request(Write) Issued for sw 352 2164 on Line 1301

Clock Cycle 9349:
 Current CPU Blocking 
(lw, 3780, $t4, 3, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 4/12

Clock Cycle 9350:
 Current CPU Blocking $t3
(lw, 3780, $t4, 4, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 5/12

Clock Cycle 9351:
 Current CPU Blocking $t3
(lw, 3780, $t4, 5, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 6/12

Clock Cycle 9352:
 Current CPU Blocking $t3
(lw, 3780, $t4, 6, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 7/12

Clock Cycle 9353:
 Current CPU Blocking $t3
(lw, 3780, $t4, 7, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 8/12

Clock Cycle 9354:
 Current CPU Blocking $t3
(lw, 3780, $t4, 8, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 9/12

Clock Cycle 9355:
 Current CPU Blocking $t3
(lw, 3780, $t4, 9, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 10/12

Clock Cycle 9356:
 Current CPU Blocking $t3
(lw, 3780, $t4, 10, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 11/12

Clock Cycle 9357:
 Current CPU Blocking $t3
(lw, 3780, $t4, 11, 12, 1298, )(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 12/12
$t4 = 1780
Finished Instruction lw 3780 $t4 on Line 1298

Clock Cycle 9358:
 Current CPU Blocking $t3
(lw, 3256, $t3, 0, 0, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Started lw 3256 $t3 on Line 1300
Completed 1/2

Clock Cycle 9359:
 Current CPU Blocking $t3
(lw, 3256, $t3, 1, 2, 1300, )(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3256 $t3 on Line 1300

Clock Cycle 9360:
 Current CPU Blocking $t3
(lw, 2732, $t0, 0, 0, 1299, )(sw, 352, 2164, 0, 0, 1301, )
Started lw 2732 $t0 on Line 1299
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1512 $t3 on Line 1302

Clock Cycle 9361:
 Current CPU Blocking 
(lw, 2732, $t0, 1, 12, 1299, )(sw, 352, 2164, 0, 0, 1301, )(lw, 1512, $t3, 0, 0, 1302, )
Completed 2/12

Clock Cycle 9362:
 Current CPU Blocking $t3
(lw, 2732, $t0, 2, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 3/12

Clock Cycle 9363:
 Current CPU Blocking $t3
(lw, 2732, $t0, 3, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 4/12

Clock Cycle 9364:
 Current CPU Blocking $t3
(lw, 2732, $t0, 4, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 5/12

Clock Cycle 9365:
 Current CPU Blocking $t3
(lw, 2732, $t0, 5, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 6/12

Clock Cycle 9366:
 Current CPU Blocking $t3
(lw, 2732, $t0, 6, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 7/12

Clock Cycle 9367:
 Current CPU Blocking $t3
(lw, 2732, $t0, 7, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 8/12

Clock Cycle 9368:
 Current CPU Blocking $t3
(lw, 2732, $t0, 8, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 9/12

Clock Cycle 9369:
 Current CPU Blocking $t3
(lw, 2732, $t0, 9, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 10/12

Clock Cycle 9370:
 Current CPU Blocking $t3
(lw, 2732, $t0, 10, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 11/12

Clock Cycle 9371:
 Current CPU Blocking $t3
(lw, 2732, $t0, 11, 12, 1299, )(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2732 $t0 on Line 1299

Clock Cycle 9372:
 Current CPU Blocking $t3
(lw, 1512, $t3, 0, 0, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Started lw 1512 $t3 on Line 1302
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 9373:
 Current CPU Blocking $t3
(lw, 1512, $t3, 1, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 2/12

Clock Cycle 9374:
 Current CPU Blocking $t3
(lw, 1512, $t3, 2, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 3/12

Clock Cycle 9375:
 Current CPU Blocking $t3
(lw, 1512, $t3, 3, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 4/12

Clock Cycle 9376:
 Current CPU Blocking $t3
(lw, 1512, $t3, 4, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 5/12

Clock Cycle 9377:
 Current CPU Blocking $t3
(lw, 1512, $t3, 5, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 6/12

Clock Cycle 9378:
 Current CPU Blocking $t3
(lw, 1512, $t3, 6, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 7/12

Clock Cycle 9379:
 Current CPU Blocking $t3
(lw, 1512, $t3, 7, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 8/12

Clock Cycle 9380:
 Current CPU Blocking $t3
(lw, 1512, $t3, 8, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 9/12

Clock Cycle 9381:
 Current CPU Blocking $t3
(lw, 1512, $t3, 9, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 10/12

Clock Cycle 9382:
 Current CPU Blocking $t3
(lw, 1512, $t3, 10, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 11/12

Clock Cycle 9383:
 Current CPU Blocking $t3
(lw, 1512, $t3, 11, 12, 1302, )(sw, 352, 2164, 0, 0, 1301, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1512 $t3 on Line 1302

Clock Cycle 9384:
 Current CPU Blocking $t3
(sw, 352, 2164, 0, 0, 1301, )
Started sw 352 2164 on Line 1301
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2116 $t3 on Line 1303

Clock Cycle 9385:
 Current CPU Blocking 
(sw, 352, 2164, 1, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )
Completed 2/12
DRAM Request(Read) Issued for lw 1228 $t1 on Line 1304

Clock Cycle 9386:
 Current CPU Blocking 
(sw, 352, 2164, 2, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 3/12

Clock Cycle 9387:
 Current CPU Blocking $t3
(sw, 352, 2164, 3, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 4/12

Clock Cycle 9388:
 Current CPU Blocking $t3
(sw, 352, 2164, 4, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 5/12

Clock Cycle 9389:
 Current CPU Blocking $t3
(sw, 352, 2164, 5, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 6/12

Clock Cycle 9390:
 Current CPU Blocking $t3
(sw, 352, 2164, 6, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 7/12

Clock Cycle 9391:
 Current CPU Blocking $t3
(sw, 352, 2164, 7, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 8/12

Clock Cycle 9392:
 Current CPU Blocking $t3
(sw, 352, 2164, 8, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 9/12

Clock Cycle 9393:
 Current CPU Blocking $t3
(sw, 352, 2164, 9, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 10/12

Clock Cycle 9394:
 Current CPU Blocking $t3
(sw, 352, 2164, 10, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 11/12

Clock Cycle 9395:
 Current CPU Blocking $t3
(sw, 352, 2164, 11, 12, 1301, )(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 12/12
Finished Instruction sw 352 2164 on Line 1301

Clock Cycle 9396:
 Current CPU Blocking $t3
(lw, 2116, $t3, 0, 0, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Started lw 2116 $t3 on Line 1303
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9397:
 Current CPU Blocking $t3
(lw, 2116, $t3, 1, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 2/22

Clock Cycle 9398:
 Current CPU Blocking $t3
(lw, 2116, $t3, 2, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 3/22

Clock Cycle 9399:
 Current CPU Blocking $t3
(lw, 2116, $t3, 3, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 4/22

Clock Cycle 9400:
 Current CPU Blocking $t3
(lw, 2116, $t3, 4, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 5/22

Clock Cycle 9401:
 Current CPU Blocking $t3
(lw, 2116, $t3, 5, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 6/22

Clock Cycle 9402:
 Current CPU Blocking $t3
(lw, 2116, $t3, 6, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 7/22

Clock Cycle 9403:
 Current CPU Blocking $t3
(lw, 2116, $t3, 7, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 8/22

Clock Cycle 9404:
 Current CPU Blocking $t3
(lw, 2116, $t3, 8, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 9/22

Clock Cycle 9405:
 Current CPU Blocking $t3
(lw, 2116, $t3, 9, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 10/22
Memory at 352 = 2164

Clock Cycle 9406:
 Current CPU Blocking $t3
(lw, 2116, $t3, 10, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 11/22

Clock Cycle 9407:
 Current CPU Blocking $t3
(lw, 2116, $t3, 11, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 12/22

Clock Cycle 9408:
 Current CPU Blocking $t3
(lw, 2116, $t3, 12, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 13/22

Clock Cycle 9409:
 Current CPU Blocking $t3
(lw, 2116, $t3, 13, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 14/22

Clock Cycle 9410:
 Current CPU Blocking $t3
(lw, 2116, $t3, 14, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 15/22

Clock Cycle 9411:
 Current CPU Blocking $t3
(lw, 2116, $t3, 15, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 16/22

Clock Cycle 9412:
 Current CPU Blocking $t3
(lw, 2116, $t3, 16, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 17/22

Clock Cycle 9413:
 Current CPU Blocking $t3
(lw, 2116, $t3, 17, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 18/22

Clock Cycle 9414:
 Current CPU Blocking $t3
(lw, 2116, $t3, 18, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 19/22

Clock Cycle 9415:
 Current CPU Blocking $t3
(lw, 2116, $t3, 19, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 20/22

Clock Cycle 9416:
 Current CPU Blocking $t3
(lw, 2116, $t3, 20, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 21/22

Clock Cycle 9417:
 Current CPU Blocking $t3
(lw, 2116, $t3, 21, 22, 1303, )(lw, 1228, $t1, 0, 0, 1304, )
Completed 22/22
$t3 = 476
Finished Instruction lw 2116 $t3 on Line 1303

Clock Cycle 9418:
 Current CPU Blocking $t3
(lw, 1228, $t1, 0, 0, 1304, )
Started lw 1228 $t1 on Line 1304
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t0,$t3,3476
$t0 = 3952

Clock Cycle 9419:
 Current CPU Blocking 
(lw, 1228, $t1, 1, 12, 1304, )
Completed 2/12
DRAM Request(Write) Issued for sw 3740 1780 on Line 1306

Clock Cycle 9420:
 Current CPU Blocking 
(lw, 1228, $t1, 2, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 3/12

Clock Cycle 9421:
 Current CPU Blocking $t1
(lw, 1228, $t1, 3, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 4/12

Clock Cycle 9422:
 Current CPU Blocking $t1
(lw, 1228, $t1, 4, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 5/12

Clock Cycle 9423:
 Current CPU Blocking $t1
(lw, 1228, $t1, 5, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 6/12

Clock Cycle 9424:
 Current CPU Blocking $t1
(lw, 1228, $t1, 6, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 7/12

Clock Cycle 9425:
 Current CPU Blocking $t1
(lw, 1228, $t1, 7, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 8/12

Clock Cycle 9426:
 Current CPU Blocking $t1
(lw, 1228, $t1, 8, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 9/12

Clock Cycle 9427:
 Current CPU Blocking $t1
(lw, 1228, $t1, 9, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 10/12

Clock Cycle 9428:
 Current CPU Blocking $t1
(lw, 1228, $t1, 10, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 11/12

Clock Cycle 9429:
 Current CPU Blocking $t1
(lw, 1228, $t1, 11, 12, 1304, )(sw, 3740, 1780, 0, 0, 1306, )
Completed 12/12
$t1 = 0
Finished Instruction lw 1228 $t1 on Line 1304

Clock Cycle 9430:
 Current CPU Blocking $t1
(sw, 3740, 1780, 0, 0, 1306, )
Started sw 3740 1780 on Line 1306
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t1,2976
$t4 = 2976

Clock Cycle 9431:
 Current CPU Blocking 
(sw, 3740, 1780, 1, 12, 1306, )
Completed 2/12
DRAM Request(Write) Issued for sw 3716 2976 on Line 1308

Clock Cycle 9432:
 Current CPU Blocking 
(sw, 3740, 1780, 2, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )
Completed 3/12
DRAM Request(Read) Issued for lw 3788 $t0 on Line 1309

Clock Cycle 9433:
 Current CPU Blocking 
(sw, 3740, 1780, 3, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )
Completed 4/12
DRAM Request(Write) Issued for sw 3540 2164 on Line 1310

Clock Cycle 9434:
 Current CPU Blocking 
(sw, 3740, 1780, 4, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )
Completed 5/12
DRAM Request(Read) Issued for lw 2916 $t3 on Line 1311

Clock Cycle 9435:
 Current CPU Blocking 
(sw, 3740, 1780, 5, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 6/12

Clock Cycle 9436:
 Current CPU Blocking $t3
(sw, 3740, 1780, 6, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 7/12

Clock Cycle 9437:
 Current CPU Blocking $t3
(sw, 3740, 1780, 7, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 8/12

Clock Cycle 9438:
 Current CPU Blocking $t3
(sw, 3740, 1780, 8, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 9/12

Clock Cycle 9439:
 Current CPU Blocking $t3
(sw, 3740, 1780, 9, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 10/12

Clock Cycle 9440:
 Current CPU Blocking $t3
(sw, 3740, 1780, 10, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 11/12

Clock Cycle 9441:
 Current CPU Blocking $t3
(sw, 3740, 1780, 11, 12, 1306, )(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 12/12
Finished Instruction sw 3740 1780 on Line 1306

Clock Cycle 9442:
 Current CPU Blocking $t3
(sw, 3716, 2976, 0, 0, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Started sw 3716 2976 on Line 1308
Completed 1/2

Clock Cycle 9443:
 Current CPU Blocking $t3
(sw, 3716, 2976, 1, 2, 1308, )(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 2/2
Finished Instruction sw 3716 2976 on Line 1308

Clock Cycle 9444:
 Current CPU Blocking $t3
(lw, 3788, $t0, 0, 0, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Started lw 3788 $t0 on Line 1309
Completed 1/2

Clock Cycle 9445:
 Current CPU Blocking $t3
(lw, 3788, $t0, 1, 2, 1309, )(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3788 $t0 on Line 1309

Clock Cycle 9446:
 Current CPU Blocking $t3
(sw, 3540, 2164, 0, 0, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Started sw 3540 2164 on Line 1310
Completed 1/2

Clock Cycle 9447:
 Current CPU Blocking $t3
(sw, 3540, 2164, 1, 2, 1310, )(lw, 2916, $t3, 0, 0, 1311, )
Completed 2/2
Finished Instruction sw 3540 2164 on Line 1310

Clock Cycle 9448:
 Current CPU Blocking $t3
(lw, 2916, $t3, 0, 0, 1311, )
Started lw 2916 $t3 on Line 1311
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9449:
 Current CPU Blocking $t3
(lw, 2916, $t3, 1, 22, 1311, )
Completed 2/22

Clock Cycle 9450:
 Current CPU Blocking $t3
(lw, 2916, $t3, 2, 22, 1311, )
Completed 3/22

Clock Cycle 9451:
 Current CPU Blocking $t3
(lw, 2916, $t3, 3, 22, 1311, )
Completed 4/22

Clock Cycle 9452:
 Current CPU Blocking $t3
(lw, 2916, $t3, 4, 22, 1311, )
Completed 5/22

Clock Cycle 9453:
 Current CPU Blocking $t3
(lw, 2916, $t3, 5, 22, 1311, )
Completed 6/22

Clock Cycle 9454:
 Current CPU Blocking $t3
(lw, 2916, $t3, 6, 22, 1311, )
Completed 7/22

Clock Cycle 9455:
 Current CPU Blocking $t3
(lw, 2916, $t3, 7, 22, 1311, )
Completed 8/22

Clock Cycle 9456:
 Current CPU Blocking $t3
(lw, 2916, $t3, 8, 22, 1311, )
Completed 9/22

Clock Cycle 9457:
 Current CPU Blocking $t3
(lw, 2916, $t3, 9, 22, 1311, )
Completed 10/22
Memory at 3540 = 2164
Memory at 3716 = 2976
Memory at 3740 = 1780

Clock Cycle 9458:
 Current CPU Blocking $t3
(lw, 2916, $t3, 10, 22, 1311, )
Completed 11/22

Clock Cycle 9459:
 Current CPU Blocking $t3
(lw, 2916, $t3, 11, 22, 1311, )
Completed 12/22

Clock Cycle 9460:
 Current CPU Blocking $t3
(lw, 2916, $t3, 12, 22, 1311, )
Completed 13/22

Clock Cycle 9461:
 Current CPU Blocking $t3
(lw, 2916, $t3, 13, 22, 1311, )
Completed 14/22

Clock Cycle 9462:
 Current CPU Blocking $t3
(lw, 2916, $t3, 14, 22, 1311, )
Completed 15/22

Clock Cycle 9463:
 Current CPU Blocking $t3
(lw, 2916, $t3, 15, 22, 1311, )
Completed 16/22

Clock Cycle 9464:
 Current CPU Blocking $t3
(lw, 2916, $t3, 16, 22, 1311, )
Completed 17/22

Clock Cycle 9465:
 Current CPU Blocking $t3
(lw, 2916, $t3, 17, 22, 1311, )
Completed 18/22

Clock Cycle 9466:
 Current CPU Blocking $t3
(lw, 2916, $t3, 18, 22, 1311, )
Completed 19/22

Clock Cycle 9467:
 Current CPU Blocking $t3
(lw, 2916, $t3, 19, 22, 1311, )
Completed 20/22

Clock Cycle 9468:
 Current CPU Blocking $t3
(lw, 2916, $t3, 20, 22, 1311, )
Completed 21/22

Clock Cycle 9469:
 Current CPU Blocking $t3
(lw, 2916, $t3, 21, 22, 1311, )
Completed 22/22
$t3 = 3284
Finished Instruction lw 2916 $t3 on Line 1311

Clock Cycle 9470:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 2100 $t3 on Line 1312

Clock Cycle 9471:
 Current CPU Blocking 
(lw, 2100, $t3, 0, 0, 1312, )
Started lw 2100 $t3 on Line 1312
Completed 1/2

Clock Cycle 9472:
 Current CPU Blocking $t3
(lw, 2100, $t3, 1, 2, 1312, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2100 $t3 on Line 1312

Clock Cycle 9473:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 204 $t3 on Line 1313

Clock Cycle 9474:
 Current CPU Blocking 
(lw, 204, $t3, 0, 0, 1313, )
Started lw 204 $t3 on Line 1313
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1148 0 on Line 1314

Clock Cycle 9475:
 Current CPU Blocking 
(lw, 204, $t3, 1, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 2/12

Clock Cycle 9476:
 Current CPU Blocking $t3
(lw, 204, $t3, 2, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 3/12

Clock Cycle 9477:
 Current CPU Blocking $t3
(lw, 204, $t3, 3, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 4/12

Clock Cycle 9478:
 Current CPU Blocking $t3
(lw, 204, $t3, 4, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 5/12

Clock Cycle 9479:
 Current CPU Blocking $t3
(lw, 204, $t3, 5, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 6/12

Clock Cycle 9480:
 Current CPU Blocking $t3
(lw, 204, $t3, 6, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 7/12

Clock Cycle 9481:
 Current CPU Blocking $t3
(lw, 204, $t3, 7, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 8/12

Clock Cycle 9482:
 Current CPU Blocking $t3
(lw, 204, $t3, 8, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 9/12

Clock Cycle 9483:
 Current CPU Blocking $t3
(lw, 204, $t3, 9, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 10/12

Clock Cycle 9484:
 Current CPU Blocking $t3
(lw, 204, $t3, 10, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 11/12

Clock Cycle 9485:
 Current CPU Blocking $t3
(lw, 204, $t3, 11, 12, 1313, )(sw, 1148, 0, 0, 0, 1314, )
Completed 12/12
$t3 = 0
Finished Instruction lw 204 $t3 on Line 1313

Clock Cycle 9486:
 Current CPU Blocking $t3
(sw, 1148, 0, 0, 0, 1314, )
Started sw 1148 0 on Line 1314
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t0,372
$t3 = 372

Clock Cycle 9487:
 Current CPU Blocking 
(sw, 1148, 0, 1, 12, 1314, )
Completed 2/12
addi$t2,$t4,3612
$t2 = 6588

Clock Cycle 9488:
 Current CPU Blocking 
(sw, 1148, 0, 2, 12, 1314, )
Completed 3/12
addi$t4,$t4,2020
$t4 = 4996

Clock Cycle 9489:
 Current CPU Blocking 
(sw, 1148, 0, 3, 12, 1314, )
Completed 4/12
DRAM Request(Write) Issued for sw 900 0 on Line 1318

Clock Cycle 9490:
 Current CPU Blocking 
(sw, 1148, 0, 4, 12, 1314, )(sw, 900, 0, 0, 0, 1318, )
Completed 5/12
DRAM Request(Write) Issued for sw 2572 6588 on Line 1319

Clock Cycle 9491:
 Current CPU Blocking 
(sw, 1148, 0, 5, 12, 1314, )(sw, 900, 0, 0, 0, 1318, )(sw, 2572, 6588, 0, 0, 1319, )
Completed 6/12
DRAM Request(Read) Issued for lw 2068 $t4 on Line 1320

Clock Cycle 9492:
 Current CPU Blocking 
(sw, 1148, 0, 6, 12, 1314, )(sw, 900, 0, 0, 0, 1318, )(sw, 2572, 6588, 0, 0, 1319, )(lw, 2068, $t4, 0, 0, 1320, )
Completed 7/12
DRAM Request(Read) Issued for lw 288 $t1 on Line 1321

Clock Cycle 9493:
 Current CPU Blocking 
(sw, 1148, 0, 7, 12, 1314, )(sw, 900, 0, 0, 0, 1318, )(sw, 2572, 6588, 0, 0, 1319, )(lw, 2068, $t4, 0, 0, 1320, )(lw, 288, $t1, 0, 0, 1321, )
Completed 8/12
DRAM Request(Read) Issued for lw 2484 $t0 on Line 1322

Clock Cycle 9494:
 Current CPU Blocking 
(sw, 1148, 0, 8, 12, 1314, )(sw, 900, 0, 0, 0, 1318, )(sw, 2572, 6588, 0, 0, 1319, )(lw, 2068, $t4, 0, 0, 1320, )(lw, 288, $t1, 0, 0, 1321, )(lw, 2484, $t0, 0, 0, 1322, )
Completed 9/12

Clock Cycle 9495:
 Current CPU Blocking $t0
(sw, 1148, 0, 9, 12, 1314, )(sw, 2572, 6588, 0, 0, 1319, )(sw, 900, 0, 0, 0, 1318, )(lw, 2068, $t4, 0, 0, 1320, )(lw, 288, $t1, 0, 0, 1321, )(lw, 2484, $t0, 0, 0, 1322, )
Completed 10/12

Clock Cycle 9496:
 Current CPU Blocking $t0
(sw, 1148, 0, 10, 12, 1314, )(sw, 2572, 6588, 0, 0, 1319, )(sw, 900, 0, 0, 0, 1318, )(lw, 2068, $t4, 0, 0, 1320, )(lw, 288, $t1, 0, 0, 1321, )(lw, 2484, $t0, 0, 0, 1322, )
Completed 11/12

Clock Cycle 9497:
 Current CPU Blocking $t0
(sw, 1148, 0, 11, 12, 1314, )(sw, 2572, 6588, 0, 0, 1319, )(sw, 900, 0, 0, 0, 1318, )(lw, 2068, $t4, 0, 0, 1320, )(lw, 288, $t1, 0, 0, 1321, )(lw, 2484, $t0, 0, 0, 1322, )
Completed 12/12
Finished Instruction sw 1148 0 on Line 1314

Clock Cycle 9498:
 Current CPU Blocking $t0
(sw, 2572, 6588, 0, 0, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Started sw 2572 6588 on Line 1319
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9499:
 Current CPU Blocking $t0
(sw, 2572, 6588, 1, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 2/22

Clock Cycle 9500:
 Current CPU Blocking $t0
(sw, 2572, 6588, 2, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 3/22

Clock Cycle 9501:
 Current CPU Blocking $t0
(sw, 2572, 6588, 3, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 4/22

Clock Cycle 9502:
 Current CPU Blocking $t0
(sw, 2572, 6588, 4, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 5/22

Clock Cycle 9503:
 Current CPU Blocking $t0
(sw, 2572, 6588, 5, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 6/22

Clock Cycle 9504:
 Current CPU Blocking $t0
(sw, 2572, 6588, 6, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 7/22

Clock Cycle 9505:
 Current CPU Blocking $t0
(sw, 2572, 6588, 7, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 8/22

Clock Cycle 9506:
 Current CPU Blocking $t0
(sw, 2572, 6588, 8, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 9/22

Clock Cycle 9507:
 Current CPU Blocking $t0
(sw, 2572, 6588, 9, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 10/22

Clock Cycle 9508:
 Current CPU Blocking $t0
(sw, 2572, 6588, 10, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 11/22

Clock Cycle 9509:
 Current CPU Blocking $t0
(sw, 2572, 6588, 11, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 12/22

Clock Cycle 9510:
 Current CPU Blocking $t0
(sw, 2572, 6588, 12, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 13/22

Clock Cycle 9511:
 Current CPU Blocking $t0
(sw, 2572, 6588, 13, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 14/22

Clock Cycle 9512:
 Current CPU Blocking $t0
(sw, 2572, 6588, 14, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 15/22

Clock Cycle 9513:
 Current CPU Blocking $t0
(sw, 2572, 6588, 15, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 16/22

Clock Cycle 9514:
 Current CPU Blocking $t0
(sw, 2572, 6588, 16, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 17/22

Clock Cycle 9515:
 Current CPU Blocking $t0
(sw, 2572, 6588, 17, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 18/22

Clock Cycle 9516:
 Current CPU Blocking $t0
(sw, 2572, 6588, 18, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 19/22

Clock Cycle 9517:
 Current CPU Blocking $t0
(sw, 2572, 6588, 19, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 20/22

Clock Cycle 9518:
 Current CPU Blocking $t0
(sw, 2572, 6588, 20, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 21/22

Clock Cycle 9519:
 Current CPU Blocking $t0
(sw, 2572, 6588, 21, 22, 1319, )(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 22/22
Finished Instruction sw 2572 6588 on Line 1319

Clock Cycle 9520:
 Current CPU Blocking $t0
(lw, 2484, $t0, 0, 0, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Started lw 2484 $t0 on Line 1322
Completed 1/2

Clock Cycle 9521:
 Current CPU Blocking $t0
(lw, 2484, $t0, 1, 2, 1322, )(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2484 $t0 on Line 1322

Clock Cycle 9522:
 Current CPU Blocking $t0
(lw, 2068, $t4, 0, 0, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Started lw 2068 $t4 on Line 1320
Completed 1/2
addi$t0,$t2,2068
$t0 = 8656

Clock Cycle 9523:
 Current CPU Blocking 
(lw, 2068, $t4, 1, 2, 1320, )(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2068 $t4 on Line 1320

Clock Cycle 9524:
 Current CPU Blocking $t4
(sw, 900, 0, 0, 0, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Started sw 900 0 on Line 1318
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9525:
 Current CPU Blocking $t1
(sw, 900, 0, 1, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 2/22

Clock Cycle 9526:
 Current CPU Blocking $t1
(sw, 900, 0, 2, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 3/22

Clock Cycle 9527:
 Current CPU Blocking $t1
(sw, 900, 0, 3, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 4/22

Clock Cycle 9528:
 Current CPU Blocking $t1
(sw, 900, 0, 4, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 5/22

Clock Cycle 9529:
 Current CPU Blocking $t1
(sw, 900, 0, 5, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 6/22

Clock Cycle 9530:
 Current CPU Blocking $t1
(sw, 900, 0, 6, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 7/22

Clock Cycle 9531:
 Current CPU Blocking $t1
(sw, 900, 0, 7, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 8/22

Clock Cycle 9532:
 Current CPU Blocking $t1
(sw, 900, 0, 8, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 9/22

Clock Cycle 9533:
 Current CPU Blocking $t1
(sw, 900, 0, 9, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 10/22
Memory at 2572 = 6588

Clock Cycle 9534:
 Current CPU Blocking $t1
(sw, 900, 0, 10, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 11/22

Clock Cycle 9535:
 Current CPU Blocking $t1
(sw, 900, 0, 11, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 12/22

Clock Cycle 9536:
 Current CPU Blocking $t1
(sw, 900, 0, 12, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 13/22

Clock Cycle 9537:
 Current CPU Blocking $t1
(sw, 900, 0, 13, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 14/22

Clock Cycle 9538:
 Current CPU Blocking $t1
(sw, 900, 0, 14, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 15/22

Clock Cycle 9539:
 Current CPU Blocking $t1
(sw, 900, 0, 15, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 16/22

Clock Cycle 9540:
 Current CPU Blocking $t1
(sw, 900, 0, 16, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 17/22

Clock Cycle 9541:
 Current CPU Blocking $t1
(sw, 900, 0, 17, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 18/22

Clock Cycle 9542:
 Current CPU Blocking $t1
(sw, 900, 0, 18, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 19/22

Clock Cycle 9543:
 Current CPU Blocking $t1
(sw, 900, 0, 19, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 20/22

Clock Cycle 9544:
 Current CPU Blocking $t1
(sw, 900, 0, 20, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 21/22

Clock Cycle 9545:
 Current CPU Blocking $t1
(sw, 900, 0, 21, 22, 1318, )(lw, 288, $t1, 0, 0, 1321, )
Completed 22/22
Finished Instruction sw 900 0 on Line 1318

Clock Cycle 9546:
 Current CPU Blocking $t1
(lw, 288, $t1, 0, 0, 1321, )
Started lw 288 $t1 on Line 1321
Completed 1/2

Clock Cycle 9547:
 Current CPU Blocking $t1
(lw, 288, $t1, 1, 2, 1321, )
Completed 2/2
$t1 = 0
Finished Instruction lw 288 $t1 on Line 1321

Clock Cycle 9548:
 Current CPU Blocking $t1

addi$t4,$t1,3236
$t4 = 3236

Clock Cycle 9549:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1504 372 on Line 1325

Clock Cycle 9550:
 Current CPU Blocking 
(sw, 1504, 372, 0, 0, 1325, )
Started sw 1504 372 on Line 1325
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3244 $t3 on Line 1326

Clock Cycle 9551:
 Current CPU Blocking 
(sw, 1504, 372, 1, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )
Completed 2/22
DRAM Request(Write) Issued for sw 2984 0 on Line 1327

Clock Cycle 9552:
 Current CPU Blocking 
(sw, 1504, 372, 2, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 3/22

Clock Cycle 9553:
 Current CPU Blocking $t3
(sw, 1504, 372, 3, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 4/22

Clock Cycle 9554:
 Current CPU Blocking $t3
(sw, 1504, 372, 4, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 5/22

Clock Cycle 9555:
 Current CPU Blocking $t3
(sw, 1504, 372, 5, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 6/22

Clock Cycle 9556:
 Current CPU Blocking $t3
(sw, 1504, 372, 6, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 7/22

Clock Cycle 9557:
 Current CPU Blocking $t3
(sw, 1504, 372, 7, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 8/22

Clock Cycle 9558:
 Current CPU Blocking $t3
(sw, 1504, 372, 8, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 9/22

Clock Cycle 9559:
 Current CPU Blocking $t3
(sw, 1504, 372, 9, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 10/22

Clock Cycle 9560:
 Current CPU Blocking $t3
(sw, 1504, 372, 10, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 11/22

Clock Cycle 9561:
 Current CPU Blocking $t3
(sw, 1504, 372, 11, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 12/22

Clock Cycle 9562:
 Current CPU Blocking $t3
(sw, 1504, 372, 12, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 13/22

Clock Cycle 9563:
 Current CPU Blocking $t3
(sw, 1504, 372, 13, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 14/22

Clock Cycle 9564:
 Current CPU Blocking $t3
(sw, 1504, 372, 14, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 15/22

Clock Cycle 9565:
 Current CPU Blocking $t3
(sw, 1504, 372, 15, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 16/22

Clock Cycle 9566:
 Current CPU Blocking $t3
(sw, 1504, 372, 16, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 17/22

Clock Cycle 9567:
 Current CPU Blocking $t3
(sw, 1504, 372, 17, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 18/22

Clock Cycle 9568:
 Current CPU Blocking $t3
(sw, 1504, 372, 18, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 19/22

Clock Cycle 9569:
 Current CPU Blocking $t3
(sw, 1504, 372, 19, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 20/22

Clock Cycle 9570:
 Current CPU Blocking $t3
(sw, 1504, 372, 20, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 21/22

Clock Cycle 9571:
 Current CPU Blocking $t3
(sw, 1504, 372, 21, 22, 1325, )(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 22/22
Finished Instruction sw 1504 372 on Line 1325

Clock Cycle 9572:
 Current CPU Blocking $t3
(lw, 3244, $t3, 0, 0, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Started lw 3244 $t3 on Line 1326
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9573:
 Current CPU Blocking $t3
(lw, 3244, $t3, 1, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 2/22

Clock Cycle 9574:
 Current CPU Blocking $t3
(lw, 3244, $t3, 2, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 3/22

Clock Cycle 9575:
 Current CPU Blocking $t3
(lw, 3244, $t3, 3, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 4/22

Clock Cycle 9576:
 Current CPU Blocking $t3
(lw, 3244, $t3, 4, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 5/22

Clock Cycle 9577:
 Current CPU Blocking $t3
(lw, 3244, $t3, 5, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 6/22

Clock Cycle 9578:
 Current CPU Blocking $t3
(lw, 3244, $t3, 6, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 7/22

Clock Cycle 9579:
 Current CPU Blocking $t3
(lw, 3244, $t3, 7, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 8/22

Clock Cycle 9580:
 Current CPU Blocking $t3
(lw, 3244, $t3, 8, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 9/22

Clock Cycle 9581:
 Current CPU Blocking $t3
(lw, 3244, $t3, 9, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 10/22
Memory at 1504 = 372

Clock Cycle 9582:
 Current CPU Blocking $t3
(lw, 3244, $t3, 10, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 11/22

Clock Cycle 9583:
 Current CPU Blocking $t3
(lw, 3244, $t3, 11, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 12/22

Clock Cycle 9584:
 Current CPU Blocking $t3
(lw, 3244, $t3, 12, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 13/22

Clock Cycle 9585:
 Current CPU Blocking $t3
(lw, 3244, $t3, 13, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 14/22

Clock Cycle 9586:
 Current CPU Blocking $t3
(lw, 3244, $t3, 14, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 15/22

Clock Cycle 9587:
 Current CPU Blocking $t3
(lw, 3244, $t3, 15, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 16/22

Clock Cycle 9588:
 Current CPU Blocking $t3
(lw, 3244, $t3, 16, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 17/22

Clock Cycle 9589:
 Current CPU Blocking $t3
(lw, 3244, $t3, 17, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 18/22

Clock Cycle 9590:
 Current CPU Blocking $t3
(lw, 3244, $t3, 18, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 19/22

Clock Cycle 9591:
 Current CPU Blocking $t3
(lw, 3244, $t3, 19, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 20/22

Clock Cycle 9592:
 Current CPU Blocking $t3
(lw, 3244, $t3, 20, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 21/22

Clock Cycle 9593:
 Current CPU Blocking $t3
(lw, 3244, $t3, 21, 22, 1326, )(sw, 2984, 0, 0, 0, 1327, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3244 $t3 on Line 1326

Clock Cycle 9594:
 Current CPU Blocking $t3
(sw, 2984, 0, 0, 0, 1327, )
Started sw 2984 0 on Line 1327
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t3,$t1,2232
$t3 = 2232

Clock Cycle 9595:
 Current CPU Blocking 
(sw, 2984, 0, 1, 12, 1327, )
Completed 2/12
addi$t4,$t1,1268
$t4 = 1268

Clock Cycle 9596:
 Current CPU Blocking 
(sw, 2984, 0, 2, 12, 1327, )
Completed 3/12
DRAM Request(Write) Issued for sw 2860 8656 on Line 1330

Clock Cycle 9597:
 Current CPU Blocking 
(sw, 2984, 0, 3, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )
Completed 4/12
DRAM Request(Write) Issued for sw 1928 8656 on Line 1331

Clock Cycle 9598:
 Current CPU Blocking 
(sw, 2984, 0, 4, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(sw, 1928, 8656, 0, 0, 1331, )
Completed 5/12
DRAM Request(Write) Issued for sw 412 1268 on Line 1332

Clock Cycle 9599:
 Current CPU Blocking 
(sw, 2984, 0, 5, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )
Completed 6/12
addi$t4,$t0,3340
$t4 = 11996

Clock Cycle 9600:
 Current CPU Blocking 
(sw, 2984, 0, 6, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )
Completed 7/12
DRAM Request(Read) Issued for lw 1160 $t0 on Line 1334

Clock Cycle 9601:
 Current CPU Blocking 
(sw, 2984, 0, 7, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )
Completed 8/12
DRAM Request(Read) Issued for lw 2492 $t2 on Line 1335

Clock Cycle 9602:
 Current CPU Blocking 
(sw, 2984, 0, 8, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(lw, 2492, $t2, 0, 0, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )
Completed 9/12
addi$t3,$t3,2892
$t3 = 5124

Clock Cycle 9603:
 Current CPU Blocking 
(sw, 2984, 0, 9, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(lw, 2492, $t2, 0, 0, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )
Completed 10/12
DRAM Request(Read) Issued for lw 32 $t1 on Line 1337

Clock Cycle 9604:
 Current CPU Blocking 
(sw, 2984, 0, 10, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(lw, 2492, $t2, 0, 0, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )(lw, 32, $t1, 0, 0, 1337, )
Completed 11/12

Clock Cycle 9605:
 Current CPU Blocking $t0
(sw, 2984, 0, 11, 12, 1327, )(sw, 2860, 8656, 0, 0, 1330, )(lw, 2492, $t2, 0, 0, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )(lw, 32, $t1, 0, 0, 1337, )
Completed 12/12
Finished Instruction sw 2984 0 on Line 1327

Clock Cycle 9606:
 Current CPU Blocking $t0
(sw, 2860, 8656, 0, 0, 1330, )(lw, 2492, $t2, 0, 0, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )(lw, 32, $t1, 0, 0, 1337, )
Started sw 2860 8656 on Line 1330
Completed 1/2

Clock Cycle 9607:
 Current CPU Blocking $t0
(sw, 2860, 8656, 1, 2, 1330, )(lw, 2492, $t2, 0, 0, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )(lw, 32, $t1, 0, 0, 1337, )
Completed 2/2
Finished Instruction sw 2860 8656 on Line 1330

Clock Cycle 9608:
 Current CPU Blocking $t0
(lw, 2492, $t2, 0, 0, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )(lw, 32, $t1, 0, 0, 1337, )
Started lw 2492 $t2 on Line 1335
Completed 1/2

Clock Cycle 9609:
 Current CPU Blocking $t0
(lw, 2492, $t2, 1, 2, 1335, )(sw, 1928, 8656, 0, 0, 1331, )(sw, 412, 1268, 0, 0, 1332, )(lw, 1160, $t0, 0, 0, 1334, )(lw, 32, $t1, 0, 0, 1337, )
Completed 2/2
$t2 = 2932
Finished Instruction lw 2492 $t2 on Line 1335

Clock Cycle 9610:
 Current CPU Blocking $t0
(sw, 1928, 8656, 0, 0, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Started sw 1928 8656 on Line 1331
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9611:
 Current CPU Blocking $t0
(sw, 1928, 8656, 1, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 2/22

Clock Cycle 9612:
 Current CPU Blocking $t0
(sw, 1928, 8656, 2, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 3/22

Clock Cycle 9613:
 Current CPU Blocking $t0
(sw, 1928, 8656, 3, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 4/22

Clock Cycle 9614:
 Current CPU Blocking $t0
(sw, 1928, 8656, 4, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 5/22

Clock Cycle 9615:
 Current CPU Blocking $t0
(sw, 1928, 8656, 5, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 6/22

Clock Cycle 9616:
 Current CPU Blocking $t0
(sw, 1928, 8656, 6, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 7/22

Clock Cycle 9617:
 Current CPU Blocking $t0
(sw, 1928, 8656, 7, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 8/22

Clock Cycle 9618:
 Current CPU Blocking $t0
(sw, 1928, 8656, 8, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 9/22

Clock Cycle 9619:
 Current CPU Blocking $t0
(sw, 1928, 8656, 9, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 10/22
Memory at 2860 = 8656
Memory at 2984 = 0

Clock Cycle 9620:
 Current CPU Blocking $t0
(sw, 1928, 8656, 10, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 11/22

Clock Cycle 9621:
 Current CPU Blocking $t0
(sw, 1928, 8656, 11, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 12/22

Clock Cycle 9622:
 Current CPU Blocking $t0
(sw, 1928, 8656, 12, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 13/22

Clock Cycle 9623:
 Current CPU Blocking $t0
(sw, 1928, 8656, 13, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 14/22

Clock Cycle 9624:
 Current CPU Blocking $t0
(sw, 1928, 8656, 14, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 15/22

Clock Cycle 9625:
 Current CPU Blocking $t0
(sw, 1928, 8656, 15, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 16/22

Clock Cycle 9626:
 Current CPU Blocking $t0
(sw, 1928, 8656, 16, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 17/22

Clock Cycle 9627:
 Current CPU Blocking $t0
(sw, 1928, 8656, 17, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 18/22

Clock Cycle 9628:
 Current CPU Blocking $t0
(sw, 1928, 8656, 18, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 19/22

Clock Cycle 9629:
 Current CPU Blocking $t0
(sw, 1928, 8656, 19, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 20/22

Clock Cycle 9630:
 Current CPU Blocking $t0
(sw, 1928, 8656, 20, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 21/22

Clock Cycle 9631:
 Current CPU Blocking $t0
(sw, 1928, 8656, 21, 22, 1331, )(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 22/22
Finished Instruction sw 1928 8656 on Line 1331

Clock Cycle 9632:
 Current CPU Blocking $t0
(lw, 1160, $t0, 0, 0, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Started lw 1160 $t0 on Line 1334
Completed 1/2

Clock Cycle 9633:
 Current CPU Blocking $t0
(lw, 1160, $t0, 1, 2, 1334, )(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1160 $t0 on Line 1334

Clock Cycle 9634:
 Current CPU Blocking $t0
(sw, 412, 1268, 0, 0, 1332, )(lw, 32, $t1, 0, 0, 1337, )
Started sw 412 1268 on Line 1332
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3484 $t0 on Line 1338

Clock Cycle 9635:
 Current CPU Blocking 
(sw, 412, 1268, 1, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 2/22

Clock Cycle 9636:
 Current CPU Blocking $t1
(sw, 412, 1268, 2, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 3/22

Clock Cycle 9637:
 Current CPU Blocking $t1
(sw, 412, 1268, 3, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 4/22

Clock Cycle 9638:
 Current CPU Blocking $t1
(sw, 412, 1268, 4, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 5/22

Clock Cycle 9639:
 Current CPU Blocking $t1
(sw, 412, 1268, 5, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 6/22

Clock Cycle 9640:
 Current CPU Blocking $t1
(sw, 412, 1268, 6, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 7/22

Clock Cycle 9641:
 Current CPU Blocking $t1
(sw, 412, 1268, 7, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 8/22

Clock Cycle 9642:
 Current CPU Blocking $t1
(sw, 412, 1268, 8, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 9/22

Clock Cycle 9643:
 Current CPU Blocking $t1
(sw, 412, 1268, 9, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 10/22
Memory at 1928 = 8656

Clock Cycle 9644:
 Current CPU Blocking $t1
(sw, 412, 1268, 10, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 11/22

Clock Cycle 9645:
 Current CPU Blocking $t1
(sw, 412, 1268, 11, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 12/22

Clock Cycle 9646:
 Current CPU Blocking $t1
(sw, 412, 1268, 12, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 13/22

Clock Cycle 9647:
 Current CPU Blocking $t1
(sw, 412, 1268, 13, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 14/22

Clock Cycle 9648:
 Current CPU Blocking $t1
(sw, 412, 1268, 14, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 15/22

Clock Cycle 9649:
 Current CPU Blocking $t1
(sw, 412, 1268, 15, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 16/22

Clock Cycle 9650:
 Current CPU Blocking $t1
(sw, 412, 1268, 16, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 17/22

Clock Cycle 9651:
 Current CPU Blocking $t1
(sw, 412, 1268, 17, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 18/22

Clock Cycle 9652:
 Current CPU Blocking $t1
(sw, 412, 1268, 18, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 19/22

Clock Cycle 9653:
 Current CPU Blocking $t1
(sw, 412, 1268, 19, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 20/22

Clock Cycle 9654:
 Current CPU Blocking $t1
(sw, 412, 1268, 20, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 21/22

Clock Cycle 9655:
 Current CPU Blocking $t1
(sw, 412, 1268, 21, 22, 1332, )(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 22/22
Finished Instruction sw 412 1268 on Line 1332

Clock Cycle 9656:
 Current CPU Blocking $t1
(lw, 32, $t1, 0, 0, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Started lw 32 $t1 on Line 1337
Completed 1/2

Clock Cycle 9657:
 Current CPU Blocking $t1
(lw, 32, $t1, 1, 2, 1337, )(lw, 3484, $t0, 0, 0, 1338, )
Completed 2/2
$t1 = 1964
Finished Instruction lw 32 $t1 on Line 1337

Clock Cycle 9658:
 Current CPU Blocking $t1
(lw, 3484, $t0, 0, 0, 1338, )
Started lw 3484 $t0 on Line 1338
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t3,$t1,872
$t3 = 2836

Clock Cycle 9659:
 Current CPU Blocking 
(lw, 3484, $t0, 1, 22, 1338, )
Completed 2/22
addi$t1,$t1,1588
$t1 = 3552

Clock Cycle 9660:
 Current CPU Blocking 
(lw, 3484, $t0, 2, 22, 1338, )
Completed 3/22
DRAM Request(Read) Issued for lw 308 $t1 on Line 1341

Clock Cycle 9661:
 Current CPU Blocking 
(lw, 3484, $t0, 3, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 4/22

Clock Cycle 9662:
 Current CPU Blocking $t1
(lw, 3484, $t0, 4, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 5/22

Clock Cycle 9663:
 Current CPU Blocking $t1
(lw, 3484, $t0, 5, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 6/22

Clock Cycle 9664:
 Current CPU Blocking $t1
(lw, 3484, $t0, 6, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 7/22

Clock Cycle 9665:
 Current CPU Blocking $t1
(lw, 3484, $t0, 7, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 8/22

Clock Cycle 9666:
 Current CPU Blocking $t1
(lw, 3484, $t0, 8, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 9/22

Clock Cycle 9667:
 Current CPU Blocking $t1
(lw, 3484, $t0, 9, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 10/22
Memory at 412 = 1268

Clock Cycle 9668:
 Current CPU Blocking $t1
(lw, 3484, $t0, 10, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 11/22

Clock Cycle 9669:
 Current CPU Blocking $t1
(lw, 3484, $t0, 11, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 12/22

Clock Cycle 9670:
 Current CPU Blocking $t1
(lw, 3484, $t0, 12, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 13/22

Clock Cycle 9671:
 Current CPU Blocking $t1
(lw, 3484, $t0, 13, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 14/22

Clock Cycle 9672:
 Current CPU Blocking $t1
(lw, 3484, $t0, 14, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 15/22

Clock Cycle 9673:
 Current CPU Blocking $t1
(lw, 3484, $t0, 15, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 16/22

Clock Cycle 9674:
 Current CPU Blocking $t1
(lw, 3484, $t0, 16, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 17/22

Clock Cycle 9675:
 Current CPU Blocking $t1
(lw, 3484, $t0, 17, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 18/22

Clock Cycle 9676:
 Current CPU Blocking $t1
(lw, 3484, $t0, 18, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 19/22

Clock Cycle 9677:
 Current CPU Blocking $t1
(lw, 3484, $t0, 19, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 20/22

Clock Cycle 9678:
 Current CPU Blocking $t1
(lw, 3484, $t0, 20, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 21/22

Clock Cycle 9679:
 Current CPU Blocking $t1
(lw, 3484, $t0, 21, 22, 1338, )(lw, 308, $t1, 0, 0, 1341, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3484 $t0 on Line 1338

Clock Cycle 9680:
 Current CPU Blocking $t1
(lw, 308, $t1, 0, 0, 1341, )
Started lw 308 $t1 on Line 1341
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 9681:
 Current CPU Blocking $t1
(lw, 308, $t1, 1, 12, 1341, )
Completed 2/12

Clock Cycle 9682:
 Current CPU Blocking $t1
(lw, 308, $t1, 2, 12, 1341, )
Completed 3/12

Clock Cycle 9683:
 Current CPU Blocking $t1
(lw, 308, $t1, 3, 12, 1341, )
Completed 4/12

Clock Cycle 9684:
 Current CPU Blocking $t1
(lw, 308, $t1, 4, 12, 1341, )
Completed 5/12

Clock Cycle 9685:
 Current CPU Blocking $t1
(lw, 308, $t1, 5, 12, 1341, )
Completed 6/12

Clock Cycle 9686:
 Current CPU Blocking $t1
(lw, 308, $t1, 6, 12, 1341, )
Completed 7/12

Clock Cycle 9687:
 Current CPU Blocking $t1
(lw, 308, $t1, 7, 12, 1341, )
Completed 8/12

Clock Cycle 9688:
 Current CPU Blocking $t1
(lw, 308, $t1, 8, 12, 1341, )
Completed 9/12

Clock Cycle 9689:
 Current CPU Blocking $t1
(lw, 308, $t1, 9, 12, 1341, )
Completed 10/12

Clock Cycle 9690:
 Current CPU Blocking $t1
(lw, 308, $t1, 10, 12, 1341, )
Completed 11/12

Clock Cycle 9691:
 Current CPU Blocking $t1
(lw, 308, $t1, 11, 12, 1341, )
Completed 12/12
$t1 = 0
Finished Instruction lw 308 $t1 on Line 1341

Clock Cycle 9692:
 Current CPU Blocking $t1

addi$t2,$t1,392
$t2 = 392

Clock Cycle 9693:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3152 0 on Line 1343

Clock Cycle 9694:
 Current CPU Blocking 
(sw, 3152, 0, 0, 0, 1343, )
Started sw 3152 0 on Line 1343
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3512 $t1 on Line 1344

Clock Cycle 9695:
 Current CPU Blocking 
(sw, 3152, 0, 1, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 2/12

Clock Cycle 9696:
 Current CPU Blocking $t1
(sw, 3152, 0, 2, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 3/12

Clock Cycle 9697:
 Current CPU Blocking $t1
(sw, 3152, 0, 3, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 4/12

Clock Cycle 9698:
 Current CPU Blocking $t1
(sw, 3152, 0, 4, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 5/12

Clock Cycle 9699:
 Current CPU Blocking $t1
(sw, 3152, 0, 5, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 6/12

Clock Cycle 9700:
 Current CPU Blocking $t1
(sw, 3152, 0, 6, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 7/12

Clock Cycle 9701:
 Current CPU Blocking $t1
(sw, 3152, 0, 7, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 8/12

Clock Cycle 9702:
 Current CPU Blocking $t1
(sw, 3152, 0, 8, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 9/12

Clock Cycle 9703:
 Current CPU Blocking $t1
(sw, 3152, 0, 9, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 10/12

Clock Cycle 9704:
 Current CPU Blocking $t1
(sw, 3152, 0, 10, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 11/12

Clock Cycle 9705:
 Current CPU Blocking $t1
(sw, 3152, 0, 11, 12, 1343, )(lw, 3512, $t1, 0, 0, 1344, )
Completed 12/12
Finished Instruction sw 3152 0 on Line 1343

Clock Cycle 9706:
 Current CPU Blocking $t1
(lw, 3512, $t1, 0, 0, 1344, )
Started lw 3512 $t1 on Line 1344
Completed 1/2

Clock Cycle 9707:
 Current CPU Blocking $t1
(lw, 3512, $t1, 1, 2, 1344, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 1344

Clock Cycle 9708:
 Current CPU Blocking $t1

addi$t4,$t1,992
$t4 = 992

Clock Cycle 9709:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 116 2836 on Line 1346

Clock Cycle 9710:
 Current CPU Blocking 
(sw, 116, 2836, 0, 0, 1346, )
Started sw 116 2836 on Line 1346
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t3,124
$t0 = 2960

Clock Cycle 9711:
 Current CPU Blocking 
(sw, 116, 2836, 1, 22, 1346, )
Completed 2/22
DRAM Request(Write) Issued for sw 2860 0 on Line 1348

Clock Cycle 9712:
 Current CPU Blocking 
(sw, 116, 2836, 2, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )
Completed 3/22
addi$t0,$t1,912
$t0 = 912

Clock Cycle 9713:
 Current CPU Blocking 
(sw, 116, 2836, 3, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )
Completed 4/22
DRAM Request(Write) Issued for sw 1996 0 on Line 1350

Clock Cycle 9714:
 Current CPU Blocking 
(sw, 116, 2836, 4, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )
Completed 5/22
DRAM Request(Read) Issued for lw 2664 $t0 on Line 1351

Clock Cycle 9715:
 Current CPU Blocking 
(sw, 116, 2836, 5, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 6/22

Clock Cycle 9716:
 Current CPU Blocking $t0
(sw, 116, 2836, 6, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 7/22

Clock Cycle 9717:
 Current CPU Blocking $t0
(sw, 116, 2836, 7, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 8/22

Clock Cycle 9718:
 Current CPU Blocking $t0
(sw, 116, 2836, 8, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 9/22

Clock Cycle 9719:
 Current CPU Blocking $t0
(sw, 116, 2836, 9, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 10/22

Clock Cycle 9720:
 Current CPU Blocking $t0
(sw, 116, 2836, 10, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 11/22

Clock Cycle 9721:
 Current CPU Blocking $t0
(sw, 116, 2836, 11, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 12/22

Clock Cycle 9722:
 Current CPU Blocking $t0
(sw, 116, 2836, 12, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 13/22

Clock Cycle 9723:
 Current CPU Blocking $t0
(sw, 116, 2836, 13, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 14/22

Clock Cycle 9724:
 Current CPU Blocking $t0
(sw, 116, 2836, 14, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 15/22

Clock Cycle 9725:
 Current CPU Blocking $t0
(sw, 116, 2836, 15, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 16/22

Clock Cycle 9726:
 Current CPU Blocking $t0
(sw, 116, 2836, 16, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 17/22

Clock Cycle 9727:
 Current CPU Blocking $t0
(sw, 116, 2836, 17, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 18/22

Clock Cycle 9728:
 Current CPU Blocking $t0
(sw, 116, 2836, 18, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 19/22

Clock Cycle 9729:
 Current CPU Blocking $t0
(sw, 116, 2836, 19, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 20/22

Clock Cycle 9730:
 Current CPU Blocking $t0
(sw, 116, 2836, 20, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 21/22

Clock Cycle 9731:
 Current CPU Blocking $t0
(sw, 116, 2836, 21, 22, 1346, )(sw, 2860, 0, 0, 0, 1348, )(sw, 1996, 0, 0, 0, 1350, )(lw, 2664, $t0, 0, 0, 1351, )
Completed 22/22
Finished Instruction sw 116 2836 on Line 1346

Clock Cycle 9732:
 Current CPU Blocking $t0
(sw, 2860, 0, 0, 0, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Started sw 2860 0 on Line 1348
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9733:
 Current CPU Blocking $t0
(sw, 2860, 0, 1, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 2/22

Clock Cycle 9734:
 Current CPU Blocking $t0
(sw, 2860, 0, 2, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 3/22

Clock Cycle 9735:
 Current CPU Blocking $t0
(sw, 2860, 0, 3, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 4/22

Clock Cycle 9736:
 Current CPU Blocking $t0
(sw, 2860, 0, 4, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 5/22

Clock Cycle 9737:
 Current CPU Blocking $t0
(sw, 2860, 0, 5, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 6/22

Clock Cycle 9738:
 Current CPU Blocking $t0
(sw, 2860, 0, 6, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 7/22

Clock Cycle 9739:
 Current CPU Blocking $t0
(sw, 2860, 0, 7, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 8/22

Clock Cycle 9740:
 Current CPU Blocking $t0
(sw, 2860, 0, 8, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 9/22

Clock Cycle 9741:
 Current CPU Blocking $t0
(sw, 2860, 0, 9, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 10/22
Memory at 116 = 2836

Clock Cycle 9742:
 Current CPU Blocking $t0
(sw, 2860, 0, 10, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 11/22

Clock Cycle 9743:
 Current CPU Blocking $t0
(sw, 2860, 0, 11, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 12/22

Clock Cycle 9744:
 Current CPU Blocking $t0
(sw, 2860, 0, 12, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 13/22

Clock Cycle 9745:
 Current CPU Blocking $t0
(sw, 2860, 0, 13, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 14/22

Clock Cycle 9746:
 Current CPU Blocking $t0
(sw, 2860, 0, 14, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 15/22

Clock Cycle 9747:
 Current CPU Blocking $t0
(sw, 2860, 0, 15, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 16/22

Clock Cycle 9748:
 Current CPU Blocking $t0
(sw, 2860, 0, 16, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 17/22

Clock Cycle 9749:
 Current CPU Blocking $t0
(sw, 2860, 0, 17, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 18/22

Clock Cycle 9750:
 Current CPU Blocking $t0
(sw, 2860, 0, 18, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 19/22

Clock Cycle 9751:
 Current CPU Blocking $t0
(sw, 2860, 0, 19, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 20/22

Clock Cycle 9752:
 Current CPU Blocking $t0
(sw, 2860, 0, 20, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 21/22

Clock Cycle 9753:
 Current CPU Blocking $t0
(sw, 2860, 0, 21, 22, 1348, )(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 22/22
Finished Instruction sw 2860 0 on Line 1348

Clock Cycle 9754:
 Current CPU Blocking $t0
(lw, 2664, $t0, 0, 0, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Started lw 2664 $t0 on Line 1351
Completed 1/2

Clock Cycle 9755:
 Current CPU Blocking $t0
(lw, 2664, $t0, 1, 2, 1351, )(sw, 1996, 0, 0, 0, 1350, )
Completed 2/2
$t0 = 4412
Finished Instruction lw 2664 $t0 on Line 1351

Clock Cycle 9756:
 Current CPU Blocking $t0
(sw, 1996, 0, 0, 0, 1350, )
Started sw 1996 0 on Line 1350
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t4,756
$t0 = 1748

Clock Cycle 9757:
 Current CPU Blocking 
(sw, 1996, 0, 1, 22, 1350, )
Completed 2/22
DRAM Request(Read) Issued for lw 3392 $t4 on Line 1353

Clock Cycle 9758:
 Current CPU Blocking 
(sw, 1996, 0, 2, 22, 1350, )(lw, 3392, $t4, 0, 0, 1353, )
Completed 3/22
DRAM Request(Read) Issued for lw 1260 $t0 on Line 1354

Clock Cycle 9759:
 Current CPU Blocking 
(sw, 1996, 0, 3, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(lw, 3392, $t4, 0, 0, 1353, )
Completed 4/22
DRAM Request(Write) Issued for sw 1700 392 on Line 1355

Clock Cycle 9760:
 Current CPU Blocking 
(sw, 1996, 0, 4, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )
Completed 5/22
DRAM Request(Write) Issued for sw 2260 2836 on Line 1356

Clock Cycle 9761:
 Current CPU Blocking 
(sw, 1996, 0, 5, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 6/22

Clock Cycle 9762:
 Current CPU Blocking $t4
(sw, 1996, 0, 6, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 7/22

Clock Cycle 9763:
 Current CPU Blocking $t4
(sw, 1996, 0, 7, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 8/22

Clock Cycle 9764:
 Current CPU Blocking $t4
(sw, 1996, 0, 8, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 9/22

Clock Cycle 9765:
 Current CPU Blocking $t4
(sw, 1996, 0, 9, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 10/22
Memory at 2860 = 0

Clock Cycle 9766:
 Current CPU Blocking $t4
(sw, 1996, 0, 10, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 11/22

Clock Cycle 9767:
 Current CPU Blocking $t4
(sw, 1996, 0, 11, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 12/22

Clock Cycle 9768:
 Current CPU Blocking $t4
(sw, 1996, 0, 12, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 13/22

Clock Cycle 9769:
 Current CPU Blocking $t4
(sw, 1996, 0, 13, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 14/22

Clock Cycle 9770:
 Current CPU Blocking $t4
(sw, 1996, 0, 14, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 15/22

Clock Cycle 9771:
 Current CPU Blocking $t4
(sw, 1996, 0, 15, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 16/22

Clock Cycle 9772:
 Current CPU Blocking $t4
(sw, 1996, 0, 16, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 17/22

Clock Cycle 9773:
 Current CPU Blocking $t4
(sw, 1996, 0, 17, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 18/22

Clock Cycle 9774:
 Current CPU Blocking $t4
(sw, 1996, 0, 18, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 19/22

Clock Cycle 9775:
 Current CPU Blocking $t4
(sw, 1996, 0, 19, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 20/22

Clock Cycle 9776:
 Current CPU Blocking $t4
(sw, 1996, 0, 20, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 21/22

Clock Cycle 9777:
 Current CPU Blocking $t4
(sw, 1996, 0, 21, 22, 1350, )(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 22/22
Finished Instruction sw 1996 0 on Line 1350

Clock Cycle 9778:
 Current CPU Blocking $t4
(lw, 1260, $t0, 0, 0, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Started lw 1260 $t0 on Line 1354
Completed 1/2

Clock Cycle 9779:
 Current CPU Blocking $t4
(lw, 1260, $t0, 1, 2, 1354, )(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1260 $t0 on Line 1354

Clock Cycle 9780:
 Current CPU Blocking $t4
(sw, 1700, 392, 0, 0, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Started sw 1700 392 on Line 1355
Completed 1/2

Clock Cycle 9781:
 Current CPU Blocking $t4
(sw, 1700, 392, 1, 2, 1355, )(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 2/2
Finished Instruction sw 1700 392 on Line 1355

Clock Cycle 9782:
 Current CPU Blocking $t4
(lw, 3392, $t4, 0, 0, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Started lw 3392 $t4 on Line 1353
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9783:
 Current CPU Blocking $t4
(lw, 3392, $t4, 1, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 2/22

Clock Cycle 9784:
 Current CPU Blocking $t4
(lw, 3392, $t4, 2, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 3/22

Clock Cycle 9785:
 Current CPU Blocking $t4
(lw, 3392, $t4, 3, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 4/22

Clock Cycle 9786:
 Current CPU Blocking $t4
(lw, 3392, $t4, 4, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 5/22

Clock Cycle 9787:
 Current CPU Blocking $t4
(lw, 3392, $t4, 5, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 6/22

Clock Cycle 9788:
 Current CPU Blocking $t4
(lw, 3392, $t4, 6, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 7/22

Clock Cycle 9789:
 Current CPU Blocking $t4
(lw, 3392, $t4, 7, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 8/22

Clock Cycle 9790:
 Current CPU Blocking $t4
(lw, 3392, $t4, 8, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 9/22

Clock Cycle 9791:
 Current CPU Blocking $t4
(lw, 3392, $t4, 9, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 10/22
Memory at 1700 = 392
Memory at 1996 = 0

Clock Cycle 9792:
 Current CPU Blocking $t4
(lw, 3392, $t4, 10, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 11/22

Clock Cycle 9793:
 Current CPU Blocking $t4
(lw, 3392, $t4, 11, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 12/22

Clock Cycle 9794:
 Current CPU Blocking $t4
(lw, 3392, $t4, 12, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 13/22

Clock Cycle 9795:
 Current CPU Blocking $t4
(lw, 3392, $t4, 13, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 14/22

Clock Cycle 9796:
 Current CPU Blocking $t4
(lw, 3392, $t4, 14, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 15/22

Clock Cycle 9797:
 Current CPU Blocking $t4
(lw, 3392, $t4, 15, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 16/22

Clock Cycle 9798:
 Current CPU Blocking $t4
(lw, 3392, $t4, 16, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 17/22

Clock Cycle 9799:
 Current CPU Blocking $t4
(lw, 3392, $t4, 17, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 18/22

Clock Cycle 9800:
 Current CPU Blocking $t4
(lw, 3392, $t4, 18, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 19/22

Clock Cycle 9801:
 Current CPU Blocking $t4
(lw, 3392, $t4, 19, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 20/22

Clock Cycle 9802:
 Current CPU Blocking $t4
(lw, 3392, $t4, 20, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 21/22

Clock Cycle 9803:
 Current CPU Blocking $t4
(lw, 3392, $t4, 21, 22, 1353, )(sw, 2260, 2836, 0, 0, 1356, )
Completed 22/22
$t4 = 340
Finished Instruction lw 3392 $t4 on Line 1353

Clock Cycle 9804:
 Current CPU Blocking $t4
(sw, 2260, 2836, 0, 0, 1356, )
Started sw 2260 2836 on Line 1356
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t2,3356
$t4 = 3748

Clock Cycle 9805:
 Current CPU Blocking 
(sw, 2260, 2836, 1, 12, 1356, )
Completed 2/12
addi$t0,$t2,3168
$t0 = 3560

Clock Cycle 9806:
 Current CPU Blocking 
(sw, 2260, 2836, 2, 12, 1356, )
Completed 3/12
DRAM Request(Write) Issued for sw 2176 3560 on Line 1359

Clock Cycle 9807:
 Current CPU Blocking 
(sw, 2260, 2836, 3, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )
Completed 4/12
DRAM Request(Read) Issued for lw 932 $t4 on Line 1360

Clock Cycle 9808:
 Current CPU Blocking 
(sw, 2260, 2836, 4, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 932, $t4, 0, 0, 1360, )
Completed 5/12
DRAM Request(Read) Issued for lw 3488 $t1 on Line 1361

Clock Cycle 9809:
 Current CPU Blocking 
(sw, 2260, 2836, 5, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 6/12
DRAM Request(Read) Issued for lw 1088 $t2 on Line 1362

Clock Cycle 9810:
 Current CPU Blocking 
(sw, 2260, 2836, 6, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )(lw, 1088, $t2, 0, 0, 1362, )
Completed 7/12

Clock Cycle 9811:
 Current CPU Blocking $t2
(sw, 2260, 2836, 7, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 8/12

Clock Cycle 9812:
 Current CPU Blocking $t2
(sw, 2260, 2836, 8, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 9/12

Clock Cycle 9813:
 Current CPU Blocking $t2
(sw, 2260, 2836, 9, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 10/12

Clock Cycle 9814:
 Current CPU Blocking $t2
(sw, 2260, 2836, 10, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 11/12

Clock Cycle 9815:
 Current CPU Blocking $t2
(sw, 2260, 2836, 11, 12, 1356, )(sw, 2176, 3560, 0, 0, 1359, )(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 12/12
Finished Instruction sw 2260 2836 on Line 1356

Clock Cycle 9816:
 Current CPU Blocking $t2
(sw, 2176, 3560, 0, 0, 1359, )(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Started sw 2176 3560 on Line 1359
Completed 1/2

Clock Cycle 9817:
 Current CPU Blocking $t2
(sw, 2176, 3560, 1, 2, 1359, )(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 2/2
Finished Instruction sw 2176 3560 on Line 1359

Clock Cycle 9818:
 Current CPU Blocking $t2
(lw, 1088, $t2, 0, 0, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Started lw 1088 $t2 on Line 1362
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 9819:
 Current CPU Blocking $t2
(lw, 1088, $t2, 1, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 2/22

Clock Cycle 9820:
 Current CPU Blocking $t2
(lw, 1088, $t2, 2, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 3/22

Clock Cycle 9821:
 Current CPU Blocking $t2
(lw, 1088, $t2, 3, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 4/22

Clock Cycle 9822:
 Current CPU Blocking $t2
(lw, 1088, $t2, 4, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 5/22

Clock Cycle 9823:
 Current CPU Blocking $t2
(lw, 1088, $t2, 5, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 6/22

Clock Cycle 9824:
 Current CPU Blocking $t2
(lw, 1088, $t2, 6, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 7/22

Clock Cycle 9825:
 Current CPU Blocking $t2
(lw, 1088, $t2, 7, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 8/22

Clock Cycle 9826:
 Current CPU Blocking $t2
(lw, 1088, $t2, 8, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 9/22

Clock Cycle 9827:
 Current CPU Blocking $t2
(lw, 1088, $t2, 9, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 10/22
Memory at 2176 = 3560
Memory at 2260 = 2836

Clock Cycle 9828:
 Current CPU Blocking $t2
(lw, 1088, $t2, 10, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 11/22

Clock Cycle 9829:
 Current CPU Blocking $t2
(lw, 1088, $t2, 11, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 12/22

Clock Cycle 9830:
 Current CPU Blocking $t2
(lw, 1088, $t2, 12, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 13/22

Clock Cycle 9831:
 Current CPU Blocking $t2
(lw, 1088, $t2, 13, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 14/22

Clock Cycle 9832:
 Current CPU Blocking $t2
(lw, 1088, $t2, 14, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 15/22

Clock Cycle 9833:
 Current CPU Blocking $t2
(lw, 1088, $t2, 15, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 16/22

Clock Cycle 9834:
 Current CPU Blocking $t2
(lw, 1088, $t2, 16, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 17/22

Clock Cycle 9835:
 Current CPU Blocking $t2
(lw, 1088, $t2, 17, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 18/22

Clock Cycle 9836:
 Current CPU Blocking $t2
(lw, 1088, $t2, 18, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 19/22

Clock Cycle 9837:
 Current CPU Blocking $t2
(lw, 1088, $t2, 19, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 20/22

Clock Cycle 9838:
 Current CPU Blocking $t2
(lw, 1088, $t2, 20, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 21/22

Clock Cycle 9839:
 Current CPU Blocking $t2
(lw, 1088, $t2, 21, 22, 1362, )(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 22/22
$t2 = 3988
Finished Instruction lw 1088 $t2 on Line 1362

Clock Cycle 9840:
 Current CPU Blocking $t2
(lw, 932, $t4, 0, 0, 1360, )(lw, 3488, $t1, 0, 0, 1361, )
Started lw 932 $t4 on Line 1360
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 664 3988 on Line 1363

Clock Cycle 9841:
 Current CPU Blocking 
(lw, 932, $t4, 1, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 2/12

Clock Cycle 9842:
 Current CPU Blocking $t1
(lw, 932, $t4, 2, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 3/12

Clock Cycle 9843:
 Current CPU Blocking $t1
(lw, 932, $t4, 3, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 4/12

Clock Cycle 9844:
 Current CPU Blocking $t1
(lw, 932, $t4, 4, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 5/12

Clock Cycle 9845:
 Current CPU Blocking $t1
(lw, 932, $t4, 5, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 6/12

Clock Cycle 9846:
 Current CPU Blocking $t1
(lw, 932, $t4, 6, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 7/12

Clock Cycle 9847:
 Current CPU Blocking $t1
(lw, 932, $t4, 7, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 8/12

Clock Cycle 9848:
 Current CPU Blocking $t1
(lw, 932, $t4, 8, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 9/12

Clock Cycle 9849:
 Current CPU Blocking $t1
(lw, 932, $t4, 9, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 10/12

Clock Cycle 9850:
 Current CPU Blocking $t1
(lw, 932, $t4, 10, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 11/12

Clock Cycle 9851:
 Current CPU Blocking $t1
(lw, 932, $t4, 11, 12, 1360, )(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 12/12
$t4 = 992
Finished Instruction lw 932 $t4 on Line 1360

Clock Cycle 9852:
 Current CPU Blocking $t1
(sw, 664, 3988, 0, 0, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Started sw 664 3988 on Line 1363
Completed 1/2

Clock Cycle 9853:
 Current CPU Blocking $t1
(sw, 664, 3988, 1, 2, 1363, )(lw, 3488, $t1, 0, 0, 1361, )
Completed 2/2
Finished Instruction sw 664 3988 on Line 1363

Clock Cycle 9854:
 Current CPU Blocking $t1
(lw, 3488, $t1, 0, 0, 1361, )
Started lw 3488 $t1 on Line 1361
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 9855:
 Current CPU Blocking $t1
(lw, 3488, $t1, 1, 22, 1361, )
Completed 2/22

Clock Cycle 9856:
 Current CPU Blocking $t1
(lw, 3488, $t1, 2, 22, 1361, )
Completed 3/22

Clock Cycle 9857:
 Current CPU Blocking $t1
(lw, 3488, $t1, 3, 22, 1361, )
Completed 4/22

Clock Cycle 9858:
 Current CPU Blocking $t1
(lw, 3488, $t1, 4, 22, 1361, )
Completed 5/22

Clock Cycle 9859:
 Current CPU Blocking $t1
(lw, 3488, $t1, 5, 22, 1361, )
Completed 6/22

Clock Cycle 9860:
 Current CPU Blocking $t1
(lw, 3488, $t1, 6, 22, 1361, )
Completed 7/22

Clock Cycle 9861:
 Current CPU Blocking $t1
(lw, 3488, $t1, 7, 22, 1361, )
Completed 8/22

Clock Cycle 9862:
 Current CPU Blocking $t1
(lw, 3488, $t1, 8, 22, 1361, )
Completed 9/22

Clock Cycle 9863:
 Current CPU Blocking $t1
(lw, 3488, $t1, 9, 22, 1361, )
Completed 10/22
Memory at 664 = 3988

Clock Cycle 9864:
 Current CPU Blocking $t1
(lw, 3488, $t1, 10, 22, 1361, )
Completed 11/22

Clock Cycle 9865:
 Current CPU Blocking $t1
(lw, 3488, $t1, 11, 22, 1361, )
Completed 12/22

Clock Cycle 9866:
 Current CPU Blocking $t1
(lw, 3488, $t1, 12, 22, 1361, )
Completed 13/22

Clock Cycle 9867:
 Current CPU Blocking $t1
(lw, 3488, $t1, 13, 22, 1361, )
Completed 14/22

Clock Cycle 9868:
 Current CPU Blocking $t1
(lw, 3488, $t1, 14, 22, 1361, )
Completed 15/22

Clock Cycle 9869:
 Current CPU Blocking $t1
(lw, 3488, $t1, 15, 22, 1361, )
Completed 16/22

Clock Cycle 9870:
 Current CPU Blocking $t1
(lw, 3488, $t1, 16, 22, 1361, )
Completed 17/22

Clock Cycle 9871:
 Current CPU Blocking $t1
(lw, 3488, $t1, 17, 22, 1361, )
Completed 18/22

Clock Cycle 9872:
 Current CPU Blocking $t1
(lw, 3488, $t1, 18, 22, 1361, )
Completed 19/22

Clock Cycle 9873:
 Current CPU Blocking $t1
(lw, 3488, $t1, 19, 22, 1361, )
Completed 20/22

Clock Cycle 9874:
 Current CPU Blocking $t1
(lw, 3488, $t1, 20, 22, 1361, )
Completed 21/22

Clock Cycle 9875:
 Current CPU Blocking $t1
(lw, 3488, $t1, 21, 22, 1361, )
Completed 22/22
$t1 = 0
Finished Instruction lw 3488 $t1 on Line 1361

Clock Cycle 9876:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 868 $t1 on Line 1364

Clock Cycle 9877:
 Current CPU Blocking 
(lw, 868, $t1, 0, 0, 1364, )
Started lw 868 $t1 on Line 1364
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 9878:
 Current CPU Blocking $t1
(lw, 868, $t1, 1, 12, 1364, )
Completed 2/12

Clock Cycle 9879:
 Current CPU Blocking $t1
(lw, 868, $t1, 2, 12, 1364, )
Completed 3/12

Clock Cycle 9880:
 Current CPU Blocking $t1
(lw, 868, $t1, 3, 12, 1364, )
Completed 4/12

Clock Cycle 9881:
 Current CPU Blocking $t1
(lw, 868, $t1, 4, 12, 1364, )
Completed 5/12

Clock Cycle 9882:
 Current CPU Blocking $t1
(lw, 868, $t1, 5, 12, 1364, )
Completed 6/12

Clock Cycle 9883:
 Current CPU Blocking $t1
(lw, 868, $t1, 6, 12, 1364, )
Completed 7/12

Clock Cycle 9884:
 Current CPU Blocking $t1
(lw, 868, $t1, 7, 12, 1364, )
Completed 8/12

Clock Cycle 9885:
 Current CPU Blocking $t1
(lw, 868, $t1, 8, 12, 1364, )
Completed 9/12

Clock Cycle 9886:
 Current CPU Blocking $t1
(lw, 868, $t1, 9, 12, 1364, )
Completed 10/12

Clock Cycle 9887:
 Current CPU Blocking $t1
(lw, 868, $t1, 10, 12, 1364, )
Completed 11/12

Clock Cycle 9888:
 Current CPU Blocking $t1
(lw, 868, $t1, 11, 12, 1364, )
Completed 12/12
$t1 = 0
Finished Instruction lw 868 $t1 on Line 1364

Clock Cycle 9889:
 Current CPU Blocking $t1

addi$t1,$t4,916
$t1 = 1908

Clock Cycle 9890:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3696 1908 on Line 1366

Clock Cycle 9891:
 Current CPU Blocking 
(sw, 3696, 1908, 0, 0, 1366, )
Started sw 3696 1908 on Line 1366
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 36 $t1 on Line 1367

Clock Cycle 9892:
 Current CPU Blocking 
(sw, 3696, 1908, 1, 12, 1366, )(lw, 36, $t1, 0, 0, 1367, )
Completed 2/12
addi$t2,$t0,272
$t2 = 3832

Clock Cycle 9893:
 Current CPU Blocking 
(sw, 3696, 1908, 2, 12, 1366, )(lw, 36, $t1, 0, 0, 1367, )
Completed 3/12
DRAM Request(Read) Issued for lw 2776 $t0 on Line 1369

Clock Cycle 9894:
 Current CPU Blocking 
(sw, 3696, 1908, 3, 12, 1366, )(lw, 36, $t1, 0, 0, 1367, )(lw, 2776, $t0, 0, 0, 1369, )
Completed 4/12

Clock Cycle 9895:
 Current CPU Blocking $t0
(sw, 3696, 1908, 4, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 5/12

Clock Cycle 9896:
 Current CPU Blocking $t0
(sw, 3696, 1908, 5, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 6/12

Clock Cycle 9897:
 Current CPU Blocking $t0
(sw, 3696, 1908, 6, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 7/12

Clock Cycle 9898:
 Current CPU Blocking $t0
(sw, 3696, 1908, 7, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 8/12

Clock Cycle 9899:
 Current CPU Blocking $t0
(sw, 3696, 1908, 8, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 9/12

Clock Cycle 9900:
 Current CPU Blocking $t0
(sw, 3696, 1908, 9, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 10/12

Clock Cycle 9901:
 Current CPU Blocking $t0
(sw, 3696, 1908, 10, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 11/12

Clock Cycle 9902:
 Current CPU Blocking $t0
(sw, 3696, 1908, 11, 12, 1366, )(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 12/12
Finished Instruction sw 3696 1908 on Line 1366

Clock Cycle 9903:
 Current CPU Blocking $t0
(lw, 2776, $t0, 0, 0, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Started lw 2776 $t0 on Line 1369
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 9904:
 Current CPU Blocking $t0
(lw, 2776, $t0, 1, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 2/22

Clock Cycle 9905:
 Current CPU Blocking $t0
(lw, 2776, $t0, 2, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 3/22

Clock Cycle 9906:
 Current CPU Blocking $t0
(lw, 2776, $t0, 3, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 4/22

Clock Cycle 9907:
 Current CPU Blocking $t0
(lw, 2776, $t0, 4, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 5/22

Clock Cycle 9908:
 Current CPU Blocking $t0
(lw, 2776, $t0, 5, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 6/22

Clock Cycle 9909:
 Current CPU Blocking $t0
(lw, 2776, $t0, 6, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 7/22

Clock Cycle 9910:
 Current CPU Blocking $t0
(lw, 2776, $t0, 7, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 8/22

Clock Cycle 9911:
 Current CPU Blocking $t0
(lw, 2776, $t0, 8, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 9/22

Clock Cycle 9912:
 Current CPU Blocking $t0
(lw, 2776, $t0, 9, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 10/22
Memory at 3696 = 1908

Clock Cycle 9913:
 Current CPU Blocking $t0
(lw, 2776, $t0, 10, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 11/22

Clock Cycle 9914:
 Current CPU Blocking $t0
(lw, 2776, $t0, 11, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 12/22

Clock Cycle 9915:
 Current CPU Blocking $t0
(lw, 2776, $t0, 12, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 13/22

Clock Cycle 9916:
 Current CPU Blocking $t0
(lw, 2776, $t0, 13, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 14/22

Clock Cycle 9917:
 Current CPU Blocking $t0
(lw, 2776, $t0, 14, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 15/22

Clock Cycle 9918:
 Current CPU Blocking $t0
(lw, 2776, $t0, 15, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 16/22

Clock Cycle 9919:
 Current CPU Blocking $t0
(lw, 2776, $t0, 16, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 17/22

Clock Cycle 9920:
 Current CPU Blocking $t0
(lw, 2776, $t0, 17, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 18/22

Clock Cycle 9921:
 Current CPU Blocking $t0
(lw, 2776, $t0, 18, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 19/22

Clock Cycle 9922:
 Current CPU Blocking $t0
(lw, 2776, $t0, 19, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 20/22

Clock Cycle 9923:
 Current CPU Blocking $t0
(lw, 2776, $t0, 20, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 21/22

Clock Cycle 9924:
 Current CPU Blocking $t0
(lw, 2776, $t0, 21, 22, 1369, )(lw, 36, $t1, 0, 0, 1367, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2776 $t0 on Line 1369

Clock Cycle 9925:
 Current CPU Blocking $t0
(lw, 36, $t1, 0, 0, 1367, )
Started lw 36 $t1 on Line 1367
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3240 0 on Line 1370

Clock Cycle 9926:
 Current CPU Blocking 
(lw, 36, $t1, 1, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 2/12
addi$t0,$t4,1760
$t0 = 2752

Clock Cycle 9927:
 Current CPU Blocking 
(lw, 36, $t1, 2, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 3/12
addi$t0,$t3,2328
$t0 = 5164

Clock Cycle 9928:
 Current CPU Blocking 
(lw, 36, $t1, 3, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 4/12
addi$t2,$t3,2800
$t2 = 5636

Clock Cycle 9929:
 Current CPU Blocking 
(lw, 36, $t1, 4, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 5/12
addi$t2,$t3,16
$t2 = 2852

Clock Cycle 9930:
 Current CPU Blocking 
(lw, 36, $t1, 5, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 6/12

Clock Cycle 9931:
 Current CPU Blocking $t1
(lw, 36, $t1, 6, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 7/12

Clock Cycle 9932:
 Current CPU Blocking $t1
(lw, 36, $t1, 7, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 8/12

Clock Cycle 9933:
 Current CPU Blocking $t1
(lw, 36, $t1, 8, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 9/12

Clock Cycle 9934:
 Current CPU Blocking $t1
(lw, 36, $t1, 9, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 10/12

Clock Cycle 9935:
 Current CPU Blocking $t1
(lw, 36, $t1, 10, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 11/12

Clock Cycle 9936:
 Current CPU Blocking $t1
(lw, 36, $t1, 11, 12, 1367, )(sw, 3240, 0, 0, 0, 1370, )
Completed 12/12
$t1 = 0
Finished Instruction lw 36 $t1 on Line 1367

Clock Cycle 9937:
 Current CPU Blocking $t1
(sw, 3240, 0, 0, 0, 1370, )
Started sw 3240 0 on Line 1370
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 412 $t1 on Line 1375

Clock Cycle 9938:
 Current CPU Blocking 
(sw, 3240, 0, 1, 12, 1370, )(lw, 412, $t1, 0, 0, 1375, )
Completed 2/12
DRAM Request(Write) Issued for sw 2984 5164 on Line 1376

Clock Cycle 9939:
 Current CPU Blocking 
(sw, 3240, 0, 2, 12, 1370, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )
Completed 3/12
addi$t2,$t3,2680
$t2 = 5516

Clock Cycle 9940:
 Current CPU Blocking 
(sw, 3240, 0, 3, 12, 1370, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )
Completed 4/12
DRAM Request(Write) Issued for sw 3484 5516 on Line 1378

Clock Cycle 9941:
 Current CPU Blocking 
(sw, 3240, 0, 4, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )
Completed 5/12
DRAM Request(Write) Issued for sw 2412 992 on Line 1379

Clock Cycle 9942:
 Current CPU Blocking 
(sw, 3240, 0, 5, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 6/12

Clock Cycle 9943:
 Current CPU Blocking $t1
(sw, 3240, 0, 6, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 7/12

Clock Cycle 9944:
 Current CPU Blocking $t1
(sw, 3240, 0, 7, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 8/12

Clock Cycle 9945:
 Current CPU Blocking $t1
(sw, 3240, 0, 8, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 9/12

Clock Cycle 9946:
 Current CPU Blocking $t1
(sw, 3240, 0, 9, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 10/12

Clock Cycle 9947:
 Current CPU Blocking $t1
(sw, 3240, 0, 10, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 11/12

Clock Cycle 9948:
 Current CPU Blocking $t1
(sw, 3240, 0, 11, 12, 1370, )(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 12/12
Finished Instruction sw 3240 0 on Line 1370

Clock Cycle 9949:
 Current CPU Blocking $t1
(sw, 3484, 5516, 0, 0, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Started sw 3484 5516 on Line 1378
Completed 1/2

Clock Cycle 9950:
 Current CPU Blocking $t1
(sw, 3484, 5516, 1, 2, 1378, )(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 2/2
Finished Instruction sw 3484 5516 on Line 1378

Clock Cycle 9951:
 Current CPU Blocking $t1
(lw, 412, $t1, 0, 0, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Started lw 412 $t1 on Line 1375
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9952:
 Current CPU Blocking $t1
(lw, 412, $t1, 1, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 2/22

Clock Cycle 9953:
 Current CPU Blocking $t1
(lw, 412, $t1, 2, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 3/22

Clock Cycle 9954:
 Current CPU Blocking $t1
(lw, 412, $t1, 3, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 4/22

Clock Cycle 9955:
 Current CPU Blocking $t1
(lw, 412, $t1, 4, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 5/22

Clock Cycle 9956:
 Current CPU Blocking $t1
(lw, 412, $t1, 5, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 6/22

Clock Cycle 9957:
 Current CPU Blocking $t1
(lw, 412, $t1, 6, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 7/22

Clock Cycle 9958:
 Current CPU Blocking $t1
(lw, 412, $t1, 7, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 8/22

Clock Cycle 9959:
 Current CPU Blocking $t1
(lw, 412, $t1, 8, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 9/22

Clock Cycle 9960:
 Current CPU Blocking $t1
(lw, 412, $t1, 9, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 10/22
Memory at 3484 = 5516

Clock Cycle 9961:
 Current CPU Blocking $t1
(lw, 412, $t1, 10, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 11/22

Clock Cycle 9962:
 Current CPU Blocking $t1
(lw, 412, $t1, 11, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 12/22

Clock Cycle 9963:
 Current CPU Blocking $t1
(lw, 412, $t1, 12, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 13/22

Clock Cycle 9964:
 Current CPU Blocking $t1
(lw, 412, $t1, 13, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 14/22

Clock Cycle 9965:
 Current CPU Blocking $t1
(lw, 412, $t1, 14, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 15/22

Clock Cycle 9966:
 Current CPU Blocking $t1
(lw, 412, $t1, 15, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 16/22

Clock Cycle 9967:
 Current CPU Blocking $t1
(lw, 412, $t1, 16, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 17/22

Clock Cycle 9968:
 Current CPU Blocking $t1
(lw, 412, $t1, 17, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 18/22

Clock Cycle 9969:
 Current CPU Blocking $t1
(lw, 412, $t1, 18, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 19/22

Clock Cycle 9970:
 Current CPU Blocking $t1
(lw, 412, $t1, 19, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 20/22

Clock Cycle 9971:
 Current CPU Blocking $t1
(lw, 412, $t1, 20, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 21/22

Clock Cycle 9972:
 Current CPU Blocking $t1
(lw, 412, $t1, 21, 22, 1375, )(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 22/22
$t1 = 1268
Finished Instruction lw 412 $t1 on Line 1375

Clock Cycle 9973:
 Current CPU Blocking $t1
(sw, 2984, 5164, 0, 0, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Started sw 2984 5164 on Line 1376
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t1,1484
$t4 = 2752

Clock Cycle 9974:
 Current CPU Blocking 
(sw, 2984, 5164, 1, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )
Completed 2/12
DRAM Request(Read) Issued for lw 976 $t3 on Line 1381

Clock Cycle 9975:
 Current CPU Blocking 
(sw, 2984, 5164, 2, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 3/12

Clock Cycle 9976:
 Current CPU Blocking $t3
(sw, 2984, 5164, 3, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 4/12

Clock Cycle 9977:
 Current CPU Blocking $t3
(sw, 2984, 5164, 4, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 5/12

Clock Cycle 9978:
 Current CPU Blocking $t3
(sw, 2984, 5164, 5, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 6/12

Clock Cycle 9979:
 Current CPU Blocking $t3
(sw, 2984, 5164, 6, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 7/12

Clock Cycle 9980:
 Current CPU Blocking $t3
(sw, 2984, 5164, 7, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 8/12

Clock Cycle 9981:
 Current CPU Blocking $t3
(sw, 2984, 5164, 8, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 9/12

Clock Cycle 9982:
 Current CPU Blocking $t3
(sw, 2984, 5164, 9, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 10/12

Clock Cycle 9983:
 Current CPU Blocking $t3
(sw, 2984, 5164, 10, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 11/12

Clock Cycle 9984:
 Current CPU Blocking $t3
(sw, 2984, 5164, 11, 12, 1376, )(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 12/12
Finished Instruction sw 2984 5164 on Line 1376

Clock Cycle 9985:
 Current CPU Blocking $t3
(sw, 2412, 992, 0, 0, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Started sw 2412 992 on Line 1379
Completed 1/2

Clock Cycle 9986:
 Current CPU Blocking $t3
(sw, 2412, 992, 1, 2, 1379, )(lw, 976, $t3, 0, 0, 1381, )
Completed 2/2
Finished Instruction sw 2412 992 on Line 1379

Clock Cycle 9987:
 Current CPU Blocking $t3
(lw, 976, $t3, 0, 0, 1381, )
Started lw 976 $t3 on Line 1381
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 9988:
 Current CPU Blocking $t3
(lw, 976, $t3, 1, 22, 1381, )
Completed 2/22

Clock Cycle 9989:
 Current CPU Blocking $t3
(lw, 976, $t3, 2, 22, 1381, )
Completed 3/22

Clock Cycle 9990:
 Current CPU Blocking $t3
(lw, 976, $t3, 3, 22, 1381, )
Completed 4/22

Clock Cycle 9991:
 Current CPU Blocking $t3
(lw, 976, $t3, 4, 22, 1381, )
Completed 5/22

Clock Cycle 9992:
 Current CPU Blocking $t3
(lw, 976, $t3, 5, 22, 1381, )
Completed 6/22

Clock Cycle 9993:
 Current CPU Blocking $t3
(lw, 976, $t3, 6, 22, 1381, )
Completed 7/22

Clock Cycle 9994:
 Current CPU Blocking $t3
(lw, 976, $t3, 7, 22, 1381, )
Completed 8/22

Clock Cycle 9995:
 Current CPU Blocking $t3
(lw, 976, $t3, 8, 22, 1381, )
Completed 9/22

Clock Cycle 9996:
 Current CPU Blocking $t3
(lw, 976, $t3, 9, 22, 1381, )
Completed 10/22
Memory at 2412 = 992
Memory at 2984 = 5164

Clock Cycle 9997:
 Current CPU Blocking $t3
(lw, 976, $t3, 10, 22, 1381, )
Completed 11/22

Clock Cycle 9998:
 Current CPU Blocking $t3
(lw, 976, $t3, 11, 22, 1381, )
Completed 12/22

Clock Cycle 9999:
 Current CPU Blocking $t3
(lw, 976, $t3, 12, 22, 1381, )
Completed 13/22

Clock Cycle 10000:
 Current CPU Blocking $t3
(lw, 976, $t3, 13, 22, 1381, )
Completed 14/22

Clock Cycle 10001:
 Current CPU Blocking $t3
(lw, 976, $t3, 14, 22, 1381, )
Completed 15/22

Clock Cycle 10002:
 Current CPU Blocking $t3
(lw, 976, $t3, 15, 22, 1381, )
Completed 16/22

Clock Cycle 10003:
 Current CPU Blocking $t3
(lw, 976, $t3, 16, 22, 1381, )
Completed 17/22

Clock Cycle 10004:
 Current CPU Blocking $t3
(lw, 976, $t3, 17, 22, 1381, )
Completed 18/22

Clock Cycle 10005:
 Current CPU Blocking $t3
(lw, 976, $t3, 18, 22, 1381, )
Completed 19/22

Clock Cycle 10006:
 Current CPU Blocking $t3
(lw, 976, $t3, 19, 22, 1381, )
Completed 20/22

Clock Cycle 10007:
 Current CPU Blocking $t3
(lw, 976, $t3, 20, 22, 1381, )
Completed 21/22

Clock Cycle 10008:
 Current CPU Blocking $t3
(lw, 976, $t3, 21, 22, 1381, )
Completed 22/22
$t3 = 0
Finished Instruction lw 976 $t3 on Line 1381

Clock Cycle 10009:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 3004 0 on Line 1382

Clock Cycle 10010:
 Current CPU Blocking 
(sw, 3004, 0, 0, 0, 1382, )
Started sw 3004 0 on Line 1382
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2264 $t2 on Line 1383

Clock Cycle 10011:
 Current CPU Blocking 
(sw, 3004, 0, 1, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 2/12

Clock Cycle 10012:
 Current CPU Blocking $t2
(sw, 3004, 0, 2, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 3/12

Clock Cycle 10013:
 Current CPU Blocking $t2
(sw, 3004, 0, 3, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 4/12

Clock Cycle 10014:
 Current CPU Blocking $t2
(sw, 3004, 0, 4, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 5/12

Clock Cycle 10015:
 Current CPU Blocking $t2
(sw, 3004, 0, 5, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 6/12

Clock Cycle 10016:
 Current CPU Blocking $t2
(sw, 3004, 0, 6, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 7/12

Clock Cycle 10017:
 Current CPU Blocking $t2
(sw, 3004, 0, 7, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 8/12

Clock Cycle 10018:
 Current CPU Blocking $t2
(sw, 3004, 0, 8, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 9/12

Clock Cycle 10019:
 Current CPU Blocking $t2
(sw, 3004, 0, 9, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 10/12

Clock Cycle 10020:
 Current CPU Blocking $t2
(sw, 3004, 0, 10, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 11/12

Clock Cycle 10021:
 Current CPU Blocking $t2
(sw, 3004, 0, 11, 12, 1382, )(lw, 2264, $t2, 0, 0, 1383, )
Completed 12/12
Finished Instruction sw 3004 0 on Line 1382

Clock Cycle 10022:
 Current CPU Blocking $t2
(lw, 2264, $t2, 0, 0, 1383, )
Started lw 2264 $t2 on Line 1383
Completed 1/2

Clock Cycle 10023:
 Current CPU Blocking $t2
(lw, 2264, $t2, 1, 2, 1383, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2264 $t2 on Line 1383

Clock Cycle 10024:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 3568 $t2 on Line 1384

Clock Cycle 10025:
 Current CPU Blocking 
(lw, 3568, $t2, 0, 0, 1384, )
Started lw 3568 $t2 on Line 1384
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1612 $t0 on Line 1385

Clock Cycle 10026:
 Current CPU Blocking 
(lw, 3568, $t2, 1, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 2/22

Clock Cycle 10027:
 Current CPU Blocking $t2
(lw, 3568, $t2, 2, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 3/22

Clock Cycle 10028:
 Current CPU Blocking $t2
(lw, 3568, $t2, 3, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 4/22

Clock Cycle 10029:
 Current CPU Blocking $t2
(lw, 3568, $t2, 4, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 5/22

Clock Cycle 10030:
 Current CPU Blocking $t2
(lw, 3568, $t2, 5, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 6/22

Clock Cycle 10031:
 Current CPU Blocking $t2
(lw, 3568, $t2, 6, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 7/22

Clock Cycle 10032:
 Current CPU Blocking $t2
(lw, 3568, $t2, 7, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 8/22

Clock Cycle 10033:
 Current CPU Blocking $t2
(lw, 3568, $t2, 8, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 9/22

Clock Cycle 10034:
 Current CPU Blocking $t2
(lw, 3568, $t2, 9, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 10/22

Clock Cycle 10035:
 Current CPU Blocking $t2
(lw, 3568, $t2, 10, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 11/22

Clock Cycle 10036:
 Current CPU Blocking $t2
(lw, 3568, $t2, 11, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 12/22

Clock Cycle 10037:
 Current CPU Blocking $t2
(lw, 3568, $t2, 12, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 13/22

Clock Cycle 10038:
 Current CPU Blocking $t2
(lw, 3568, $t2, 13, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 14/22

Clock Cycle 10039:
 Current CPU Blocking $t2
(lw, 3568, $t2, 14, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 15/22

Clock Cycle 10040:
 Current CPU Blocking $t2
(lw, 3568, $t2, 15, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 16/22

Clock Cycle 10041:
 Current CPU Blocking $t2
(lw, 3568, $t2, 16, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 17/22

Clock Cycle 10042:
 Current CPU Blocking $t2
(lw, 3568, $t2, 17, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 18/22

Clock Cycle 10043:
 Current CPU Blocking $t2
(lw, 3568, $t2, 18, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 19/22

Clock Cycle 10044:
 Current CPU Blocking $t2
(lw, 3568, $t2, 19, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 20/22

Clock Cycle 10045:
 Current CPU Blocking $t2
(lw, 3568, $t2, 20, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 21/22

Clock Cycle 10046:
 Current CPU Blocking $t2
(lw, 3568, $t2, 21, 22, 1384, )(lw, 1612, $t0, 0, 0, 1385, )
Completed 22/22
$t2 = 3424
Finished Instruction lw 3568 $t2 on Line 1384

Clock Cycle 10047:
 Current CPU Blocking $t2
(lw, 1612, $t0, 0, 0, 1385, )
Started lw 1612 $t0 on Line 1385
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3932 3424 on Line 1386

Clock Cycle 10048:
 Current CPU Blocking 
(lw, 1612, $t0, 1, 12, 1385, )(sw, 3932, 3424, 0, 0, 1386, )
Completed 2/12
DRAM Request(Write) Issued for sw 788 3424 on Line 1387

Clock Cycle 10049:
 Current CPU Blocking 
(lw, 1612, $t0, 2, 12, 1385, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )
Completed 3/12
DRAM Request(Write) Issued for sw 2484 2752 on Line 1388

Clock Cycle 10050:
 Current CPU Blocking 
(lw, 1612, $t0, 3, 12, 1385, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2484, 2752, 0, 0, 1388, )
Completed 4/12
DRAM Request(Write) Issued for sw 3120 2752 on Line 1389

Clock Cycle 10051:
 Current CPU Blocking 
(lw, 1612, $t0, 4, 12, 1385, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 5/12
addi$t2,$t1,1124
$t2 = 2392

Clock Cycle 10052:
 Current CPU Blocking 
(lw, 1612, $t0, 5, 12, 1385, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 6/12
DRAM Request(Write) Issued for sw 1084 2392 on Line 1391

Clock Cycle 10053:
 Current CPU Blocking 
(lw, 1612, $t0, 6, 12, 1385, )(sw, 1084, 2392, 0, 0, 1391, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 7/12
DRAM Request(Read) Issued for lw 2748 $t3 on Line 1392

Clock Cycle 10054:
 Current CPU Blocking 
(lw, 1612, $t0, 7, 12, 1385, )(sw, 1084, 2392, 0, 0, 1391, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3120, 2752, 0, 0, 1389, )(lw, 2748, $t3, 0, 0, 1392, )
Completed 8/12
addi$t4,$t1,1984
$t4 = 3252

Clock Cycle 10055:
 Current CPU Blocking 
(lw, 1612, $t0, 8, 12, 1385, )(sw, 1084, 2392, 0, 0, 1391, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3120, 2752, 0, 0, 1389, )(lw, 2748, $t3, 0, 0, 1392, )
Completed 9/12

Clock Cycle 10056:
 Current CPU Blocking $t3
(lw, 1612, $t0, 9, 12, 1385, )(sw, 1084, 2392, 0, 0, 1391, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )(lw, 2748, $t3, 0, 0, 1392, )
Completed 10/12

Clock Cycle 10057:
 Current CPU Blocking $t3
(lw, 1612, $t0, 10, 12, 1385, )(sw, 1084, 2392, 0, 0, 1391, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )(lw, 2748, $t3, 0, 0, 1392, )
Completed 11/12

Clock Cycle 10058:
 Current CPU Blocking $t3
(lw, 1612, $t0, 11, 12, 1385, )(sw, 1084, 2392, 0, 0, 1391, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )(lw, 2748, $t3, 0, 0, 1392, )
Completed 12/12
$t0 = 0
Finished Instruction lw 1612 $t0 on Line 1385

Clock Cycle 10059:
 Current CPU Blocking $t3
(sw, 1084, 2392, 0, 0, 1391, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )(lw, 2748, $t3, 0, 0, 1392, )
Started sw 1084 2392 on Line 1391
Completed 1/2

Clock Cycle 10060:
 Current CPU Blocking $t3
(sw, 1084, 2392, 1, 2, 1391, )(sw, 2484, 2752, 0, 0, 1388, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )(lw, 2748, $t3, 0, 0, 1392, )
Completed 2/2
Finished Instruction sw 1084 2392 on Line 1391

Clock Cycle 10061:
 Current CPU Blocking $t3
(sw, 2484, 2752, 0, 0, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Started sw 2484 2752 on Line 1388
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10062:
 Current CPU Blocking $t3
(sw, 2484, 2752, 1, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 2/22

Clock Cycle 10063:
 Current CPU Blocking $t3
(sw, 2484, 2752, 2, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 3/22

Clock Cycle 10064:
 Current CPU Blocking $t3
(sw, 2484, 2752, 3, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 4/22

Clock Cycle 10065:
 Current CPU Blocking $t3
(sw, 2484, 2752, 4, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 5/22

Clock Cycle 10066:
 Current CPU Blocking $t3
(sw, 2484, 2752, 5, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 6/22

Clock Cycle 10067:
 Current CPU Blocking $t3
(sw, 2484, 2752, 6, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 7/22

Clock Cycle 10068:
 Current CPU Blocking $t3
(sw, 2484, 2752, 7, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 8/22

Clock Cycle 10069:
 Current CPU Blocking $t3
(sw, 2484, 2752, 8, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 9/22

Clock Cycle 10070:
 Current CPU Blocking $t3
(sw, 2484, 2752, 9, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 10/22
Memory at 1084 = 2392

Clock Cycle 10071:
 Current CPU Blocking $t3
(sw, 2484, 2752, 10, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 11/22

Clock Cycle 10072:
 Current CPU Blocking $t3
(sw, 2484, 2752, 11, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 12/22

Clock Cycle 10073:
 Current CPU Blocking $t3
(sw, 2484, 2752, 12, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 13/22

Clock Cycle 10074:
 Current CPU Blocking $t3
(sw, 2484, 2752, 13, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 14/22

Clock Cycle 10075:
 Current CPU Blocking $t3
(sw, 2484, 2752, 14, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 15/22

Clock Cycle 10076:
 Current CPU Blocking $t3
(sw, 2484, 2752, 15, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 16/22

Clock Cycle 10077:
 Current CPU Blocking $t3
(sw, 2484, 2752, 16, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 17/22

Clock Cycle 10078:
 Current CPU Blocking $t3
(sw, 2484, 2752, 17, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 18/22

Clock Cycle 10079:
 Current CPU Blocking $t3
(sw, 2484, 2752, 18, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 19/22

Clock Cycle 10080:
 Current CPU Blocking $t3
(sw, 2484, 2752, 19, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 20/22

Clock Cycle 10081:
 Current CPU Blocking $t3
(sw, 2484, 2752, 20, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 21/22

Clock Cycle 10082:
 Current CPU Blocking $t3
(sw, 2484, 2752, 21, 22, 1388, )(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 22/22
Finished Instruction sw 2484 2752 on Line 1388

Clock Cycle 10083:
 Current CPU Blocking $t3
(lw, 2748, $t3, 0, 0, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Started lw 2748 $t3 on Line 1392
Completed 1/2

Clock Cycle 10084:
 Current CPU Blocking $t3
(lw, 2748, $t3, 1, 2, 1392, )(sw, 3932, 3424, 0, 0, 1386, )(sw, 788, 3424, 0, 0, 1387, )(sw, 3120, 2752, 0, 0, 1389, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2748 $t3 on Line 1392

Clock Cycle 10085:
 Current CPU Blocking $t3
(sw, 3932, 3424, 0, 0, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 788, 3424, 0, 0, 1387, )
Started sw 3932 3424 on Line 1386
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t3,476
$t1 = 476

Clock Cycle 10086:
 Current CPU Blocking 
(sw, 3932, 3424, 1, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 788, 3424, 0, 0, 1387, )
Completed 2/22
DRAM Request(Write) Issued for sw 3120 0 on Line 1395

Clock Cycle 10087:
 Current CPU Blocking 
(sw, 3932, 3424, 2, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 788, 3424, 0, 0, 1387, )
Completed 3/22
addi$t4,$t2,3532
$t4 = 5924

Clock Cycle 10088:
 Current CPU Blocking 
(sw, 3932, 3424, 3, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 788, 3424, 0, 0, 1387, )
Completed 4/22
DRAM Request(Read) Issued for lw 3688 $t3 on Line 1397

Clock Cycle 10089:
 Current CPU Blocking 
(sw, 3932, 3424, 4, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 788, 3424, 0, 0, 1387, )
Completed 5/22
DRAM Request(Write) Issued for sw 1424 2392 on Line 1398

Clock Cycle 10090:
 Current CPU Blocking 
(sw, 3932, 3424, 5, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )
Completed 6/22
DRAM Request(Read) Issued for lw 1100 $t0 on Line 1399

Clock Cycle 10091:
 Current CPU Blocking 
(sw, 3932, 3424, 6, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )
Completed 7/22
DRAM Request(Write) Issued for sw 2716 5924 on Line 1400

Clock Cycle 10092:
 Current CPU Blocking 
(sw, 3932, 3424, 7, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 8/22
DRAM Request(Write) Issued for sw 3612 476 on Line 1401

Clock Cycle 10093:
 Current CPU Blocking 
(sw, 3932, 3424, 8, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3612, 476, 0, 0, 1401, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 9/22
DRAM Request(Read) Issued for lw 3996 $t2 on Line 1402

Clock Cycle 10094:
 Current CPU Blocking 
(sw, 3932, 3424, 9, 22, 1386, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 10/22
Memory at 2484 = 2752

Clock Cycle 10095:
 Current CPU Blocking $t3
(sw, 3932, 3424, 10, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 11/22

Clock Cycle 10096:
 Current CPU Blocking $t3
(sw, 3932, 3424, 11, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 12/22

Clock Cycle 10097:
 Current CPU Blocking $t3
(sw, 3932, 3424, 12, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 13/22

Clock Cycle 10098:
 Current CPU Blocking $t3
(sw, 3932, 3424, 13, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 14/22

Clock Cycle 10099:
 Current CPU Blocking $t3
(sw, 3932, 3424, 14, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 15/22

Clock Cycle 10100:
 Current CPU Blocking $t3
(sw, 3932, 3424, 15, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 16/22

Clock Cycle 10101:
 Current CPU Blocking $t3
(sw, 3932, 3424, 16, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 17/22

Clock Cycle 10102:
 Current CPU Blocking $t3
(sw, 3932, 3424, 17, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 18/22

Clock Cycle 10103:
 Current CPU Blocking $t3
(sw, 3932, 3424, 18, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 19/22

Clock Cycle 10104:
 Current CPU Blocking $t3
(sw, 3932, 3424, 19, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 20/22

Clock Cycle 10105:
 Current CPU Blocking $t3
(sw, 3932, 3424, 20, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 21/22

Clock Cycle 10106:
 Current CPU Blocking $t3
(sw, 3932, 3424, 21, 22, 1386, )(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 22/22
Finished Instruction sw 3932 3424 on Line 1386

Clock Cycle 10107:
 Current CPU Blocking $t3
(lw, 3688, $t3, 0, 0, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Started lw 3688 $t3 on Line 1397
Completed 1/2

Clock Cycle 10108:
 Current CPU Blocking $t3
(lw, 3688, $t3, 1, 2, 1397, )(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 2/2
$t3 = 3804
Finished Instruction lw 3688 $t3 on Line 1397

Clock Cycle 10109:
 Current CPU Blocking $t3
(sw, 3120, 2752, 0, 0, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Started sw 3120 2752 on Line 1389
Completed 1/2
addi$t3,$t1,660
$t3 = 1136

Clock Cycle 10110:
 Current CPU Blocking 
(sw, 3120, 2752, 1, 2, 1389, )(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 788, 3424, 0, 0, 1387, )(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 2/2
Finished Instruction sw 3120 2752 on Line 1389

Clock Cycle 10111:
 Current CPU Blocking $t0
(sw, 3120, 0, 0, 0, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 1424, 2392, 0, 0, 1398, )(sw, 788, 3424, 0, 0, 1387, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Started sw 3120 0 on Line 1395
Completed 1/2

Clock Cycle 10112:
 Current CPU Blocking $t0
(sw, 3120, 0, 1, 2, 1395, )(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 1424, 2392, 0, 0, 1398, )(sw, 788, 3424, 0, 0, 1387, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 2/2
Finished Instruction sw 3120 0 on Line 1395

Clock Cycle 10113:
 Current CPU Blocking $t0
(sw, 3612, 476, 0, 0, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 1424, 2392, 0, 0, 1398, )(sw, 788, 3424, 0, 0, 1387, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Started sw 3612 476 on Line 1401
Completed 1/2

Clock Cycle 10114:
 Current CPU Blocking $t0
(sw, 3612, 476, 1, 2, 1401, )(lw, 3996, $t2, 0, 0, 1402, )(sw, 1424, 2392, 0, 0, 1398, )(sw, 788, 3424, 0, 0, 1387, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 2/2
Finished Instruction sw 3612 476 on Line 1401

Clock Cycle 10115:
 Current CPU Blocking $t0
(lw, 3996, $t2, 0, 0, 1402, )(sw, 1424, 2392, 0, 0, 1398, )(sw, 788, 3424, 0, 0, 1387, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Started lw 3996 $t2 on Line 1402
Completed 1/2

Clock Cycle 10116:
 Current CPU Blocking $t0
(lw, 3996, $t2, 1, 2, 1402, )(sw, 1424, 2392, 0, 0, 1398, )(sw, 788, 3424, 0, 0, 1387, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3996 $t2 on Line 1402

Clock Cycle 10117:
 Current CPU Blocking $t0
(sw, 1424, 2392, 0, 0, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Started sw 1424 2392 on Line 1398
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10118:
 Current CPU Blocking $t0
(sw, 1424, 2392, 1, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 2/22

Clock Cycle 10119:
 Current CPU Blocking $t0
(sw, 1424, 2392, 2, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 3/22

Clock Cycle 10120:
 Current CPU Blocking $t0
(sw, 1424, 2392, 3, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 4/22

Clock Cycle 10121:
 Current CPU Blocking $t0
(sw, 1424, 2392, 4, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 5/22

Clock Cycle 10122:
 Current CPU Blocking $t0
(sw, 1424, 2392, 5, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 6/22

Clock Cycle 10123:
 Current CPU Blocking $t0
(sw, 1424, 2392, 6, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 7/22

Clock Cycle 10124:
 Current CPU Blocking $t0
(sw, 1424, 2392, 7, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 8/22

Clock Cycle 10125:
 Current CPU Blocking $t0
(sw, 1424, 2392, 8, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 9/22

Clock Cycle 10126:
 Current CPU Blocking $t0
(sw, 1424, 2392, 9, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 10/22
Memory at 3120 = 0
Memory at 3612 = 476
Memory at 3932 = 3424

Clock Cycle 10127:
 Current CPU Blocking $t0
(sw, 1424, 2392, 10, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 11/22

Clock Cycle 10128:
 Current CPU Blocking $t0
(sw, 1424, 2392, 11, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 12/22

Clock Cycle 10129:
 Current CPU Blocking $t0
(sw, 1424, 2392, 12, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 13/22

Clock Cycle 10130:
 Current CPU Blocking $t0
(sw, 1424, 2392, 13, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 14/22

Clock Cycle 10131:
 Current CPU Blocking $t0
(sw, 1424, 2392, 14, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 15/22

Clock Cycle 10132:
 Current CPU Blocking $t0
(sw, 1424, 2392, 15, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 16/22

Clock Cycle 10133:
 Current CPU Blocking $t0
(sw, 1424, 2392, 16, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 17/22

Clock Cycle 10134:
 Current CPU Blocking $t0
(sw, 1424, 2392, 17, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 18/22

Clock Cycle 10135:
 Current CPU Blocking $t0
(sw, 1424, 2392, 18, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 19/22

Clock Cycle 10136:
 Current CPU Blocking $t0
(sw, 1424, 2392, 19, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 20/22

Clock Cycle 10137:
 Current CPU Blocking $t0
(sw, 1424, 2392, 20, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 21/22

Clock Cycle 10138:
 Current CPU Blocking $t0
(sw, 1424, 2392, 21, 22, 1398, )(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 22/22
Finished Instruction sw 1424 2392 on Line 1398

Clock Cycle 10139:
 Current CPU Blocking $t0
(lw, 1100, $t0, 0, 0, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Started lw 1100 $t0 on Line 1399
Completed 1/2

Clock Cycle 10140:
 Current CPU Blocking $t0
(lw, 1100, $t0, 1, 2, 1399, )(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1100 $t0 on Line 1399

Clock Cycle 10141:
 Current CPU Blocking $t0
(sw, 788, 3424, 0, 0, 1387, )(sw, 2716, 5924, 0, 0, 1400, )
Started sw 788 3424 on Line 1387
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2744 0 on Line 1404

Clock Cycle 10142:
 Current CPU Blocking 
(sw, 788, 3424, 1, 22, 1387, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )
Completed 2/22
DRAM Request(Read) Issued for lw 1876 $t3 on Line 1405

Clock Cycle 10143:
 Current CPU Blocking 
(sw, 788, 3424, 2, 22, 1387, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )
Completed 3/22
DRAM Request(Write) Issued for sw 2064 0 on Line 1406

Clock Cycle 10144:
 Current CPU Blocking 
(sw, 788, 3424, 3, 22, 1387, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )
Completed 4/22
DRAM Request(Write) Issued for sw 3600 0 on Line 1407

Clock Cycle 10145:
 Current CPU Blocking 
(sw, 788, 3424, 4, 22, 1387, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )
Completed 5/22
DRAM Request(Write) Issued for sw 1336 476 on Line 1408

Clock Cycle 10146:
 Current CPU Blocking 
(sw, 788, 3424, 5, 22, 1387, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )
Completed 6/22
DRAM Request(Write) Issued for sw 736 0 on Line 1409

Clock Cycle 10147:
 Current CPU Blocking 
(sw, 788, 3424, 6, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )
Completed 7/22
addi$t0,$t1,452
$t0 = 928

Clock Cycle 10148:
 Current CPU Blocking 
(sw, 788, 3424, 7, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )
Completed 8/22
addi$t0,$t2,880
$t0 = 880

Clock Cycle 10149:
 Current CPU Blocking 
(sw, 788, 3424, 8, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )
Completed 9/22
DRAM Request(Write) Issued for sw 3152 0 on Line 1412

Clock Cycle 10150:
 Current CPU Blocking 
(sw, 788, 3424, 9, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )
Completed 10/22
Memory at 1424 = 2392
DRAM Request(Write) Issued for sw 3492 476 on Line 1413

Clock Cycle 10151:
 Current CPU Blocking 
(sw, 788, 3424, 10, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 11/22

Clock Cycle 10152:
 Current CPU Blocking $t3
(sw, 788, 3424, 11, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 12/22

Clock Cycle 10153:
 Current CPU Blocking $t3
(sw, 788, 3424, 12, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 13/22

Clock Cycle 10154:
 Current CPU Blocking $t3
(sw, 788, 3424, 13, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 14/22

Clock Cycle 10155:
 Current CPU Blocking $t3
(sw, 788, 3424, 14, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 15/22

Clock Cycle 10156:
 Current CPU Blocking $t3
(sw, 788, 3424, 15, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 16/22

Clock Cycle 10157:
 Current CPU Blocking $t3
(sw, 788, 3424, 16, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 17/22

Clock Cycle 10158:
 Current CPU Blocking $t3
(sw, 788, 3424, 17, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 18/22

Clock Cycle 10159:
 Current CPU Blocking $t3
(sw, 788, 3424, 18, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 19/22

Clock Cycle 10160:
 Current CPU Blocking $t3
(sw, 788, 3424, 19, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 20/22

Clock Cycle 10161:
 Current CPU Blocking $t3
(sw, 788, 3424, 20, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 21/22

Clock Cycle 10162:
 Current CPU Blocking $t3
(sw, 788, 3424, 21, 22, 1387, )(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 22/22
Finished Instruction sw 788 3424 on Line 1387

Clock Cycle 10163:
 Current CPU Blocking $t3
(sw, 736, 0, 0, 0, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Started sw 736 0 on Line 1409
Completed 1/2

Clock Cycle 10164:
 Current CPU Blocking $t3
(sw, 736, 0, 1, 2, 1409, )(lw, 1876, $t3, 0, 0, 1405, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 1336, 476, 0, 0, 1408, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 2/2
Finished Instruction sw 736 0 on Line 1409

Clock Cycle 10165:
 Current CPU Blocking $t3
(lw, 1876, $t3, 0, 0, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Started lw 1876 $t3 on Line 1405
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10166:
 Current CPU Blocking $t3
(lw, 1876, $t3, 1, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 2/22

Clock Cycle 10167:
 Current CPU Blocking $t3
(lw, 1876, $t3, 2, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 3/22

Clock Cycle 10168:
 Current CPU Blocking $t3
(lw, 1876, $t3, 3, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 4/22

Clock Cycle 10169:
 Current CPU Blocking $t3
(lw, 1876, $t3, 4, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 5/22

Clock Cycle 10170:
 Current CPU Blocking $t3
(lw, 1876, $t3, 5, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 6/22

Clock Cycle 10171:
 Current CPU Blocking $t3
(lw, 1876, $t3, 6, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 7/22

Clock Cycle 10172:
 Current CPU Blocking $t3
(lw, 1876, $t3, 7, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 8/22

Clock Cycle 10173:
 Current CPU Blocking $t3
(lw, 1876, $t3, 8, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 9/22

Clock Cycle 10174:
 Current CPU Blocking $t3
(lw, 1876, $t3, 9, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 10/22
Memory at 788 = 3424

Clock Cycle 10175:
 Current CPU Blocking $t3
(lw, 1876, $t3, 10, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 11/22

Clock Cycle 10176:
 Current CPU Blocking $t3
(lw, 1876, $t3, 11, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 12/22

Clock Cycle 10177:
 Current CPU Blocking $t3
(lw, 1876, $t3, 12, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 13/22

Clock Cycle 10178:
 Current CPU Blocking $t3
(lw, 1876, $t3, 13, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 14/22

Clock Cycle 10179:
 Current CPU Blocking $t3
(lw, 1876, $t3, 14, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 15/22

Clock Cycle 10180:
 Current CPU Blocking $t3
(lw, 1876, $t3, 15, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 16/22

Clock Cycle 10181:
 Current CPU Blocking $t3
(lw, 1876, $t3, 16, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 17/22

Clock Cycle 10182:
 Current CPU Blocking $t3
(lw, 1876, $t3, 17, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 18/22

Clock Cycle 10183:
 Current CPU Blocking $t3
(lw, 1876, $t3, 18, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 19/22

Clock Cycle 10184:
 Current CPU Blocking $t3
(lw, 1876, $t3, 19, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 20/22

Clock Cycle 10185:
 Current CPU Blocking $t3
(lw, 1876, $t3, 20, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 21/22

Clock Cycle 10186:
 Current CPU Blocking $t3
(lw, 1876, $t3, 21, 22, 1405, )(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 22/22
$t3 = 5300
Finished Instruction lw 1876 $t3 on Line 1405

Clock Cycle 10187:
 Current CPU Blocking $t3
(sw, 1336, 476, 0, 0, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Started sw 1336 476 on Line 1408
Completed 1/2
addi$t4,$t3,2588
$t4 = 7888

Clock Cycle 10188:
 Current CPU Blocking 
(sw, 1336, 476, 1, 2, 1408, )(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )
Completed 2/2
Finished Instruction sw 1336 476 on Line 1408
DRAM Request(Write) Issued for sw 3200 7888 on Line 1415

Clock Cycle 10189:
 Current CPU Blocking 
(sw, 2716, 5924, 0, 0, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )
Started sw 2716 5924 on Line 1400
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t0,3292
$t2 = 4172

Clock Cycle 10190:
 Current CPU Blocking 
(sw, 2716, 5924, 1, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )
Completed 2/22
addi$t0,$t3,16
$t0 = 5316

Clock Cycle 10191:
 Current CPU Blocking 
(sw, 2716, 5924, 2, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )
Completed 3/22
DRAM Request(Write) Issued for sw 748 476 on Line 1418

Clock Cycle 10192:
 Current CPU Blocking 
(sw, 2716, 5924, 3, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )
Completed 4/22
DRAM Request(Read) Issued for lw 688 $t3 on Line 1419

Clock Cycle 10193:
 Current CPU Blocking 
(sw, 2716, 5924, 4, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )
Completed 5/22
DRAM Request(Read) Issued for lw 3740 $t0 on Line 1420

Clock Cycle 10194:
 Current CPU Blocking 
(sw, 2716, 5924, 5, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )
Completed 6/22
DRAM Request(Write) Issued for sw 2808 476 on Line 1421

Clock Cycle 10195:
 Current CPU Blocking 
(sw, 2716, 5924, 6, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )
Completed 7/22
DRAM Request(Read) Issued for lw 244 $t1 on Line 1422

Clock Cycle 10196:
 Current CPU Blocking 
(sw, 2716, 5924, 7, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )
Completed 8/22
DRAM Request(Write) Issued for sw 508 7888 on Line 1423

Clock Cycle 10197:
 Current CPU Blocking 
(sw, 2716, 5924, 8, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 9/22

Clock Cycle 10198:
 Current CPU Blocking $t0
(sw, 2716, 5924, 9, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 10/22
Memory at 1336 = 476

Clock Cycle 10199:
 Current CPU Blocking $t0
(sw, 2716, 5924, 10, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 11/22

Clock Cycle 10200:
 Current CPU Blocking $t0
(sw, 2716, 5924, 11, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 12/22

Clock Cycle 10201:
 Current CPU Blocking $t0
(sw, 2716, 5924, 12, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 13/22

Clock Cycle 10202:
 Current CPU Blocking $t0
(sw, 2716, 5924, 13, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 14/22

Clock Cycle 10203:
 Current CPU Blocking $t0
(sw, 2716, 5924, 14, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 15/22

Clock Cycle 10204:
 Current CPU Blocking $t0
(sw, 2716, 5924, 15, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 16/22

Clock Cycle 10205:
 Current CPU Blocking $t0
(sw, 2716, 5924, 16, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 17/22

Clock Cycle 10206:
 Current CPU Blocking $t0
(sw, 2716, 5924, 17, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 18/22

Clock Cycle 10207:
 Current CPU Blocking $t0
(sw, 2716, 5924, 18, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 19/22

Clock Cycle 10208:
 Current CPU Blocking $t0
(sw, 2716, 5924, 19, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 20/22

Clock Cycle 10209:
 Current CPU Blocking $t0
(sw, 2716, 5924, 20, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 21/22

Clock Cycle 10210:
 Current CPU Blocking $t0
(sw, 2716, 5924, 21, 22, 1400, )(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 22/22
Finished Instruction sw 2716 5924 on Line 1400

Clock Cycle 10211:
 Current CPU Blocking $t0
(sw, 2744, 0, 0, 0, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Started sw 2744 0 on Line 1404
Completed 1/2

Clock Cycle 10212:
 Current CPU Blocking $t0
(sw, 2744, 0, 1, 2, 1404, )(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 2/2
Finished Instruction sw 2744 0 on Line 1404

Clock Cycle 10213:
 Current CPU Blocking $t0
(sw, 2064, 0, 0, 0, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Started sw 2064 0 on Line 1406
Completed 1/2

Clock Cycle 10214:
 Current CPU Blocking $t0
(sw, 2064, 0, 1, 2, 1406, )(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 2/2
Finished Instruction sw 2064 0 on Line 1406

Clock Cycle 10215:
 Current CPU Blocking $t0
(sw, 2808, 476, 0, 0, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Started sw 2808 476 on Line 1421
Completed 1/2

Clock Cycle 10216:
 Current CPU Blocking $t0
(sw, 2808, 476, 1, 2, 1421, )(sw, 3600, 0, 0, 0, 1407, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 3740, $t0, 0, 0, 1420, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 2/2
Finished Instruction sw 2808 476 on Line 1421

Clock Cycle 10217:
 Current CPU Blocking $t0
(sw, 3600, 0, 0, 0, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Started sw 3600 0 on Line 1407
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10218:
 Current CPU Blocking $t0
(sw, 3600, 0, 1, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 2/22

Clock Cycle 10219:
 Current CPU Blocking $t0
(sw, 3600, 0, 2, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 3/22

Clock Cycle 10220:
 Current CPU Blocking $t0
(sw, 3600, 0, 3, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 4/22

Clock Cycle 10221:
 Current CPU Blocking $t0
(sw, 3600, 0, 4, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 5/22

Clock Cycle 10222:
 Current CPU Blocking $t0
(sw, 3600, 0, 5, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 6/22

Clock Cycle 10223:
 Current CPU Blocking $t0
(sw, 3600, 0, 6, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 7/22

Clock Cycle 10224:
 Current CPU Blocking $t0
(sw, 3600, 0, 7, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 8/22

Clock Cycle 10225:
 Current CPU Blocking $t0
(sw, 3600, 0, 8, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 9/22

Clock Cycle 10226:
 Current CPU Blocking $t0
(sw, 3600, 0, 9, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 10/22
Memory at 2716 = 5924
Memory at 2808 = 476

Clock Cycle 10227:
 Current CPU Blocking $t0
(sw, 3600, 0, 10, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 11/22

Clock Cycle 10228:
 Current CPU Blocking $t0
(sw, 3600, 0, 11, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 12/22

Clock Cycle 10229:
 Current CPU Blocking $t0
(sw, 3600, 0, 12, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 13/22

Clock Cycle 10230:
 Current CPU Blocking $t0
(sw, 3600, 0, 13, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 14/22

Clock Cycle 10231:
 Current CPU Blocking $t0
(sw, 3600, 0, 14, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 15/22

Clock Cycle 10232:
 Current CPU Blocking $t0
(sw, 3600, 0, 15, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 16/22

Clock Cycle 10233:
 Current CPU Blocking $t0
(sw, 3600, 0, 16, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 17/22

Clock Cycle 10234:
 Current CPU Blocking $t0
(sw, 3600, 0, 17, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 18/22

Clock Cycle 10235:
 Current CPU Blocking $t0
(sw, 3600, 0, 18, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 19/22

Clock Cycle 10236:
 Current CPU Blocking $t0
(sw, 3600, 0, 19, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 20/22

Clock Cycle 10237:
 Current CPU Blocking $t0
(sw, 3600, 0, 20, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 21/22

Clock Cycle 10238:
 Current CPU Blocking $t0
(sw, 3600, 0, 21, 22, 1407, )(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 22/22
Finished Instruction sw 3600 0 on Line 1407

Clock Cycle 10239:
 Current CPU Blocking $t0
(lw, 3740, $t0, 0, 0, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Started lw 3740 $t0 on Line 1420
Completed 1/2

Clock Cycle 10240:
 Current CPU Blocking $t0
(lw, 3740, $t0, 1, 2, 1420, )(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Completed 2/2
$t0 = 1780
Finished Instruction lw 3740 $t0 on Line 1420

Clock Cycle 10241:
 Current CPU Blocking $t0
(sw, 3152, 0, 0, 0, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )
Started sw 3152 0 on Line 1412
Completed 1/2
DRAM Request(Read) Issued for lw 1912 $t0 on Line 1424

Clock Cycle 10242:
 Current CPU Blocking 
(sw, 3152, 0, 1, 2, 1412, )(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/2
Finished Instruction sw 3152 0 on Line 1412

Clock Cycle 10243:
 Current CPU Blocking $t3
(sw, 3492, 476, 0, 0, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Started sw 3492 476 on Line 1413
Completed 1/2

Clock Cycle 10244:
 Current CPU Blocking $t3
(sw, 3492, 476, 1, 2, 1413, )(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/2
Finished Instruction sw 3492 476 on Line 1413

Clock Cycle 10245:
 Current CPU Blocking $t3
(sw, 3200, 7888, 0, 0, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Started sw 3200 7888 on Line 1415
Completed 1/2

Clock Cycle 10246:
 Current CPU Blocking $t3
(sw, 3200, 7888, 1, 2, 1415, )(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/2
Finished Instruction sw 3200 7888 on Line 1415

Clock Cycle 10247:
 Current CPU Blocking $t3
(sw, 748, 476, 0, 0, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Started sw 748 476 on Line 1418
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10248:
 Current CPU Blocking $t3
(sw, 748, 476, 1, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/22

Clock Cycle 10249:
 Current CPU Blocking $t3
(sw, 748, 476, 2, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 3/22

Clock Cycle 10250:
 Current CPU Blocking $t3
(sw, 748, 476, 3, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 4/22

Clock Cycle 10251:
 Current CPU Blocking $t3
(sw, 748, 476, 4, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 5/22

Clock Cycle 10252:
 Current CPU Blocking $t3
(sw, 748, 476, 5, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 6/22

Clock Cycle 10253:
 Current CPU Blocking $t3
(sw, 748, 476, 6, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 7/22

Clock Cycle 10254:
 Current CPU Blocking $t3
(sw, 748, 476, 7, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 8/22

Clock Cycle 10255:
 Current CPU Blocking $t3
(sw, 748, 476, 8, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 9/22

Clock Cycle 10256:
 Current CPU Blocking $t3
(sw, 748, 476, 9, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 10/22
Memory at 3200 = 7888
Memory at 3492 = 476
Memory at 3600 = 0

Clock Cycle 10257:
 Current CPU Blocking $t3
(sw, 748, 476, 10, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 11/22

Clock Cycle 10258:
 Current CPU Blocking $t3
(sw, 748, 476, 11, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 12/22

Clock Cycle 10259:
 Current CPU Blocking $t3
(sw, 748, 476, 12, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 13/22

Clock Cycle 10260:
 Current CPU Blocking $t3
(sw, 748, 476, 13, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 14/22

Clock Cycle 10261:
 Current CPU Blocking $t3
(sw, 748, 476, 14, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 15/22

Clock Cycle 10262:
 Current CPU Blocking $t3
(sw, 748, 476, 15, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 16/22

Clock Cycle 10263:
 Current CPU Blocking $t3
(sw, 748, 476, 16, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 17/22

Clock Cycle 10264:
 Current CPU Blocking $t3
(sw, 748, 476, 17, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 18/22

Clock Cycle 10265:
 Current CPU Blocking $t3
(sw, 748, 476, 18, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 19/22

Clock Cycle 10266:
 Current CPU Blocking $t3
(sw, 748, 476, 19, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 20/22

Clock Cycle 10267:
 Current CPU Blocking $t3
(sw, 748, 476, 20, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 21/22

Clock Cycle 10268:
 Current CPU Blocking $t3
(sw, 748, 476, 21, 22, 1418, )(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 22/22
Finished Instruction sw 748 476 on Line 1418

Clock Cycle 10269:
 Current CPU Blocking $t3
(lw, 688, $t3, 0, 0, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Started lw 688 $t3 on Line 1419
Completed 1/2

Clock Cycle 10270:
 Current CPU Blocking $t3
(lw, 688, $t3, 1, 2, 1419, )(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/2
$t3 = 0
Finished Instruction lw 688 $t3 on Line 1419

Clock Cycle 10271:
 Current CPU Blocking $t3
(lw, 244, $t1, 0, 0, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Started lw 244 $t1 on Line 1422
Completed 1/2
addi$t3,$t4,3016
$t3 = 10904

Clock Cycle 10272:
 Current CPU Blocking 
(lw, 244, $t1, 1, 2, 1422, )(sw, 508, 7888, 0, 0, 1423, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/2
$t1 = 0
Finished Instruction lw 244 $t1 on Line 1422
DRAM Request(Write) Issued for sw 880 7888 on Line 1426

Clock Cycle 10273:
 Current CPU Blocking 
(sw, 508, 7888, 0, 0, 1423, )(sw, 880, 7888, 0, 0, 1426, )(lw, 1912, $t0, 0, 0, 1424, )
Started sw 508 7888 on Line 1423
Completed 1/2
DRAM Request(Read) Issued for lw 3356 $t2 on Line 1427

Clock Cycle 10274:
 Current CPU Blocking 
(sw, 508, 7888, 1, 2, 1423, )(sw, 880, 7888, 0, 0, 1426, )(lw, 1912, $t0, 0, 0, 1424, )(lw, 3356, $t2, 0, 0, 1427, )
Completed 2/2
Finished Instruction sw 508 7888 on Line 1423

Clock Cycle 10275:
 Current CPU Blocking $t2
(sw, 880, 7888, 0, 0, 1426, )(lw, 3356, $t2, 0, 0, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Started sw 880 7888 on Line 1426
Completed 1/2

Clock Cycle 10276:
 Current CPU Blocking $t2
(sw, 880, 7888, 1, 2, 1426, )(lw, 3356, $t2, 0, 0, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/2
Finished Instruction sw 880 7888 on Line 1426

Clock Cycle 10277:
 Current CPU Blocking $t2
(lw, 3356, $t2, 0, 0, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Started lw 3356 $t2 on Line 1427
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10278:
 Current CPU Blocking $t2
(lw, 3356, $t2, 1, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 2/22

Clock Cycle 10279:
 Current CPU Blocking $t2
(lw, 3356, $t2, 2, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 3/22

Clock Cycle 10280:
 Current CPU Blocking $t2
(lw, 3356, $t2, 3, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 4/22

Clock Cycle 10281:
 Current CPU Blocking $t2
(lw, 3356, $t2, 4, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 5/22

Clock Cycle 10282:
 Current CPU Blocking $t2
(lw, 3356, $t2, 5, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 6/22

Clock Cycle 10283:
 Current CPU Blocking $t2
(lw, 3356, $t2, 6, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 7/22

Clock Cycle 10284:
 Current CPU Blocking $t2
(lw, 3356, $t2, 7, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 8/22

Clock Cycle 10285:
 Current CPU Blocking $t2
(lw, 3356, $t2, 8, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 9/22

Clock Cycle 10286:
 Current CPU Blocking $t2
(lw, 3356, $t2, 9, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 10/22
Memory at 508 = 7888
Memory at 748 = 476
Memory at 880 = 7888

Clock Cycle 10287:
 Current CPU Blocking $t2
(lw, 3356, $t2, 10, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 11/22

Clock Cycle 10288:
 Current CPU Blocking $t2
(lw, 3356, $t2, 11, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 12/22

Clock Cycle 10289:
 Current CPU Blocking $t2
(lw, 3356, $t2, 12, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 13/22

Clock Cycle 10290:
 Current CPU Blocking $t2
(lw, 3356, $t2, 13, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 14/22

Clock Cycle 10291:
 Current CPU Blocking $t2
(lw, 3356, $t2, 14, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 15/22

Clock Cycle 10292:
 Current CPU Blocking $t2
(lw, 3356, $t2, 15, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 16/22

Clock Cycle 10293:
 Current CPU Blocking $t2
(lw, 3356, $t2, 16, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 17/22

Clock Cycle 10294:
 Current CPU Blocking $t2
(lw, 3356, $t2, 17, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 18/22

Clock Cycle 10295:
 Current CPU Blocking $t2
(lw, 3356, $t2, 18, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 19/22

Clock Cycle 10296:
 Current CPU Blocking $t2
(lw, 3356, $t2, 19, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 20/22

Clock Cycle 10297:
 Current CPU Blocking $t2
(lw, 3356, $t2, 20, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 21/22

Clock Cycle 10298:
 Current CPU Blocking $t2
(lw, 3356, $t2, 21, 22, 1427, )(lw, 1912, $t0, 0, 0, 1424, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3356 $t2 on Line 1427

Clock Cycle 10299:
 Current CPU Blocking $t2
(lw, 1912, $t0, 0, 0, 1424, )
Started lw 1912 $t0 on Line 1424
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2476 $t2 on Line 1428

Clock Cycle 10300:
 Current CPU Blocking 
(lw, 1912, $t0, 1, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 2/12

Clock Cycle 10301:
 Current CPU Blocking $t0
(lw, 1912, $t0, 2, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 3/12

Clock Cycle 10302:
 Current CPU Blocking $t0
(lw, 1912, $t0, 3, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 4/12

Clock Cycle 10303:
 Current CPU Blocking $t0
(lw, 1912, $t0, 4, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 5/12

Clock Cycle 10304:
 Current CPU Blocking $t0
(lw, 1912, $t0, 5, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 6/12

Clock Cycle 10305:
 Current CPU Blocking $t0
(lw, 1912, $t0, 6, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 7/12

Clock Cycle 10306:
 Current CPU Blocking $t0
(lw, 1912, $t0, 7, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 8/12

Clock Cycle 10307:
 Current CPU Blocking $t0
(lw, 1912, $t0, 8, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 9/12

Clock Cycle 10308:
 Current CPU Blocking $t0
(lw, 1912, $t0, 9, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 10/12

Clock Cycle 10309:
 Current CPU Blocking $t0
(lw, 1912, $t0, 10, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 11/12

Clock Cycle 10310:
 Current CPU Blocking $t0
(lw, 1912, $t0, 11, 12, 1424, )(lw, 2476, $t2, 0, 0, 1428, )
Completed 12/12
$t0 = 4976
Finished Instruction lw 1912 $t0 on Line 1424

Clock Cycle 10311:
 Current CPU Blocking $t0
(lw, 2476, $t2, 0, 0, 1428, )
Started lw 2476 $t2 on Line 1428
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t0,3844
$t4 = 8820

Clock Cycle 10312:
 Current CPU Blocking 
(lw, 2476, $t2, 1, 12, 1428, )
Completed 2/12

Clock Cycle 10313:
 Current CPU Blocking $t2
(lw, 2476, $t2, 2, 12, 1428, )
Completed 3/12

Clock Cycle 10314:
 Current CPU Blocking $t2
(lw, 2476, $t2, 3, 12, 1428, )
Completed 4/12

Clock Cycle 10315:
 Current CPU Blocking $t2
(lw, 2476, $t2, 4, 12, 1428, )
Completed 5/12

Clock Cycle 10316:
 Current CPU Blocking $t2
(lw, 2476, $t2, 5, 12, 1428, )
Completed 6/12

Clock Cycle 10317:
 Current CPU Blocking $t2
(lw, 2476, $t2, 6, 12, 1428, )
Completed 7/12

Clock Cycle 10318:
 Current CPU Blocking $t2
(lw, 2476, $t2, 7, 12, 1428, )
Completed 8/12

Clock Cycle 10319:
 Current CPU Blocking $t2
(lw, 2476, $t2, 8, 12, 1428, )
Completed 9/12

Clock Cycle 10320:
 Current CPU Blocking $t2
(lw, 2476, $t2, 9, 12, 1428, )
Completed 10/12

Clock Cycle 10321:
 Current CPU Blocking $t2
(lw, 2476, $t2, 10, 12, 1428, )
Completed 11/12

Clock Cycle 10322:
 Current CPU Blocking $t2
(lw, 2476, $t2, 11, 12, 1428, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2476 $t2 on Line 1428

Clock Cycle 10323:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 2320 $t2 on Line 1430

Clock Cycle 10324:
 Current CPU Blocking 
(lw, 2320, $t2, 0, 0, 1430, )
Started lw 2320 $t2 on Line 1430
Completed 1/2
DRAM Request(Write) Issued for sw 1096 10904 on Line 1431

Clock Cycle 10325:
 Current CPU Blocking 
(lw, 2320, $t2, 1, 2, 1430, )(sw, 1096, 10904, 0, 0, 1431, )
Completed 2/2
$t2 = 0
Finished Instruction lw 2320 $t2 on Line 1430
DRAM Request(Read) Issued for lw 3356 $t0 on Line 1432

Clock Cycle 10326:
 Current CPU Blocking 
(sw, 1096, 10904, 0, 0, 1431, )(lw, 3356, $t0, 0, 0, 1432, )
Started sw 1096 10904 on Line 1431
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1700 10904 on Line 1433

Clock Cycle 10327:
 Current CPU Blocking 
(sw, 1096, 10904, 1, 12, 1431, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 2/12
DRAM Request(Read) Issued for lw 1116 $t1 on Line 1434

Clock Cycle 10328:
 Current CPU Blocking 
(sw, 1096, 10904, 2, 12, 1431, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 1116, $t1, 0, 0, 1434, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 3/12

Clock Cycle 10329:
 Current CPU Blocking $t1
(sw, 1096, 10904, 3, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 4/12

Clock Cycle 10330:
 Current CPU Blocking $t1
(sw, 1096, 10904, 4, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 5/12

Clock Cycle 10331:
 Current CPU Blocking $t1
(sw, 1096, 10904, 5, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 6/12

Clock Cycle 10332:
 Current CPU Blocking $t1
(sw, 1096, 10904, 6, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 7/12

Clock Cycle 10333:
 Current CPU Blocking $t1
(sw, 1096, 10904, 7, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 8/12

Clock Cycle 10334:
 Current CPU Blocking $t1
(sw, 1096, 10904, 8, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 9/12

Clock Cycle 10335:
 Current CPU Blocking $t1
(sw, 1096, 10904, 9, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 10/12

Clock Cycle 10336:
 Current CPU Blocking $t1
(sw, 1096, 10904, 10, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 11/12

Clock Cycle 10337:
 Current CPU Blocking $t1
(sw, 1096, 10904, 11, 12, 1431, )(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 12/12
Finished Instruction sw 1096 10904 on Line 1431

Clock Cycle 10338:
 Current CPU Blocking $t1
(lw, 1116, $t1, 0, 0, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Started lw 1116 $t1 on Line 1434
Completed 1/2

Clock Cycle 10339:
 Current CPU Blocking $t1
(lw, 1116, $t1, 1, 2, 1434, )(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1116 $t1 on Line 1434

Clock Cycle 10340:
 Current CPU Blocking $t1
(sw, 1700, 10904, 0, 0, 1433, )(lw, 3356, $t0, 0, 0, 1432, )
Started sw 1700 10904 on Line 1433
Completed 1/2
DRAM Request(Read) Issued for lw 2376 $t1 on Line 1435

Clock Cycle 10341:
 Current CPU Blocking 
(sw, 1700, 10904, 1, 2, 1433, )(lw, 3356, $t0, 0, 0, 1432, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 2/2
Finished Instruction sw 1700 10904 on Line 1433
DRAM Request(Read) Issued for lw 1616 $t2 on Line 1436

Clock Cycle 10342:
 Current CPU Blocking 
(lw, 3356, $t0, 0, 0, 1432, )(lw, 2376, $t1, 0, 0, 1435, )(lw, 1616, $t2, 0, 0, 1436, )
Started lw 3356 $t0 on Line 1432
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10343:
 Current CPU Blocking $t2
(lw, 3356, $t0, 1, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 2/22

Clock Cycle 10344:
 Current CPU Blocking $t2
(lw, 3356, $t0, 2, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 3/22

Clock Cycle 10345:
 Current CPU Blocking $t2
(lw, 3356, $t0, 3, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 4/22

Clock Cycle 10346:
 Current CPU Blocking $t2
(lw, 3356, $t0, 4, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 5/22

Clock Cycle 10347:
 Current CPU Blocking $t2
(lw, 3356, $t0, 5, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 6/22

Clock Cycle 10348:
 Current CPU Blocking $t2
(lw, 3356, $t0, 6, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 7/22

Clock Cycle 10349:
 Current CPU Blocking $t2
(lw, 3356, $t0, 7, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 8/22

Clock Cycle 10350:
 Current CPU Blocking $t2
(lw, 3356, $t0, 8, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 9/22

Clock Cycle 10351:
 Current CPU Blocking $t2
(lw, 3356, $t0, 9, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 10/22
Memory at 1096 = 10904
Memory at 1700 = 10904

Clock Cycle 10352:
 Current CPU Blocking $t2
(lw, 3356, $t0, 10, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 11/22

Clock Cycle 10353:
 Current CPU Blocking $t2
(lw, 3356, $t0, 11, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 12/22

Clock Cycle 10354:
 Current CPU Blocking $t2
(lw, 3356, $t0, 12, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 13/22

Clock Cycle 10355:
 Current CPU Blocking $t2
(lw, 3356, $t0, 13, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 14/22

Clock Cycle 10356:
 Current CPU Blocking $t2
(lw, 3356, $t0, 14, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 15/22

Clock Cycle 10357:
 Current CPU Blocking $t2
(lw, 3356, $t0, 15, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 16/22

Clock Cycle 10358:
 Current CPU Blocking $t2
(lw, 3356, $t0, 16, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 17/22

Clock Cycle 10359:
 Current CPU Blocking $t2
(lw, 3356, $t0, 17, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 18/22

Clock Cycle 10360:
 Current CPU Blocking $t2
(lw, 3356, $t0, 18, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 19/22

Clock Cycle 10361:
 Current CPU Blocking $t2
(lw, 3356, $t0, 19, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 20/22

Clock Cycle 10362:
 Current CPU Blocking $t2
(lw, 3356, $t0, 20, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 21/22

Clock Cycle 10363:
 Current CPU Blocking $t2
(lw, 3356, $t0, 21, 22, 1432, )(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3356 $t0 on Line 1432

Clock Cycle 10364:
 Current CPU Blocking $t2
(lw, 1616, $t2, 0, 0, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Started lw 1616 $t2 on Line 1436
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 10365:
 Current CPU Blocking $t2
(lw, 1616, $t2, 1, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 2/12

Clock Cycle 10366:
 Current CPU Blocking $t2
(lw, 1616, $t2, 2, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 3/12

Clock Cycle 10367:
 Current CPU Blocking $t2
(lw, 1616, $t2, 3, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 4/12

Clock Cycle 10368:
 Current CPU Blocking $t2
(lw, 1616, $t2, 4, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 5/12

Clock Cycle 10369:
 Current CPU Blocking $t2
(lw, 1616, $t2, 5, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 6/12

Clock Cycle 10370:
 Current CPU Blocking $t2
(lw, 1616, $t2, 6, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 7/12

Clock Cycle 10371:
 Current CPU Blocking $t2
(lw, 1616, $t2, 7, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 8/12

Clock Cycle 10372:
 Current CPU Blocking $t2
(lw, 1616, $t2, 8, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 9/12

Clock Cycle 10373:
 Current CPU Blocking $t2
(lw, 1616, $t2, 9, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 10/12

Clock Cycle 10374:
 Current CPU Blocking $t2
(lw, 1616, $t2, 10, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 11/12

Clock Cycle 10375:
 Current CPU Blocking $t2
(lw, 1616, $t2, 11, 12, 1436, )(lw, 2376, $t1, 0, 0, 1435, )
Completed 12/12
$t2 = 0
Finished Instruction lw 1616 $t2 on Line 1436

Clock Cycle 10376:
 Current CPU Blocking $t2
(lw, 2376, $t1, 0, 0, 1435, )
Started lw 2376 $t1 on Line 1435
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3764 $t2 on Line 1437

Clock Cycle 10377:
 Current CPU Blocking 
(lw, 2376, $t1, 1, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 2/12

Clock Cycle 10378:
 Current CPU Blocking $t2
(lw, 2376, $t1, 2, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 3/12

Clock Cycle 10379:
 Current CPU Blocking $t2
(lw, 2376, $t1, 3, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 4/12

Clock Cycle 10380:
 Current CPU Blocking $t2
(lw, 2376, $t1, 4, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 5/12

Clock Cycle 10381:
 Current CPU Blocking $t2
(lw, 2376, $t1, 5, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 6/12

Clock Cycle 10382:
 Current CPU Blocking $t2
(lw, 2376, $t1, 6, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 7/12

Clock Cycle 10383:
 Current CPU Blocking $t2
(lw, 2376, $t1, 7, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 8/12

Clock Cycle 10384:
 Current CPU Blocking $t2
(lw, 2376, $t1, 8, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 9/12

Clock Cycle 10385:
 Current CPU Blocking $t2
(lw, 2376, $t1, 9, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 10/12

Clock Cycle 10386:
 Current CPU Blocking $t2
(lw, 2376, $t1, 10, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 11/12

Clock Cycle 10387:
 Current CPU Blocking $t2
(lw, 2376, $t1, 11, 12, 1435, )(lw, 3764, $t2, 0, 0, 1437, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2376 $t1 on Line 1435

Clock Cycle 10388:
 Current CPU Blocking $t2
(lw, 3764, $t2, 0, 0, 1437, )
Started lw 3764 $t2 on Line 1437
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 10389:
 Current CPU Blocking $t2
(lw, 3764, $t2, 1, 12, 1437, )
Completed 2/12

Clock Cycle 10390:
 Current CPU Blocking $t2
(lw, 3764, $t2, 2, 12, 1437, )
Completed 3/12

Clock Cycle 10391:
 Current CPU Blocking $t2
(lw, 3764, $t2, 3, 12, 1437, )
Completed 4/12

Clock Cycle 10392:
 Current CPU Blocking $t2
(lw, 3764, $t2, 4, 12, 1437, )
Completed 5/12

Clock Cycle 10393:
 Current CPU Blocking $t2
(lw, 3764, $t2, 5, 12, 1437, )
Completed 6/12

Clock Cycle 10394:
 Current CPU Blocking $t2
(lw, 3764, $t2, 6, 12, 1437, )
Completed 7/12

Clock Cycle 10395:
 Current CPU Blocking $t2
(lw, 3764, $t2, 7, 12, 1437, )
Completed 8/12

Clock Cycle 10396:
 Current CPU Blocking $t2
(lw, 3764, $t2, 8, 12, 1437, )
Completed 9/12

Clock Cycle 10397:
 Current CPU Blocking $t2
(lw, 3764, $t2, 9, 12, 1437, )
Completed 10/12

Clock Cycle 10398:
 Current CPU Blocking $t2
(lw, 3764, $t2, 10, 12, 1437, )
Completed 11/12

Clock Cycle 10399:
 Current CPU Blocking $t2
(lw, 3764, $t2, 11, 12, 1437, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3764 $t2 on Line 1437

Clock Cycle 10400:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 1240 0 on Line 1438

Clock Cycle 10401:
 Current CPU Blocking 
(sw, 1240, 0, 0, 0, 1438, )
Started sw 1240 0 on Line 1438
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 276 0 on Line 1439

Clock Cycle 10402:
 Current CPU Blocking 
(sw, 1240, 0, 1, 12, 1438, )(sw, 276, 0, 0, 0, 1439, )
Completed 2/12
DRAM Request(Read) Issued for lw 300 $t2 on Line 1440

Clock Cycle 10403:
 Current CPU Blocking 
(sw, 1240, 0, 2, 12, 1438, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )
Completed 3/12
DRAM Request(Write) Issued for sw 1532 10904 on Line 1441

Clock Cycle 10404:
 Current CPU Blocking 
(sw, 1240, 0, 3, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )
Completed 4/12
DRAM Request(Write) Issued for sw 3760 8820 on Line 1442

Clock Cycle 10405:
 Current CPU Blocking 
(sw, 1240, 0, 4, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 5/12
DRAM Request(Read) Issued for lw 2836 $t3 on Line 1443

Clock Cycle 10406:
 Current CPU Blocking 
(sw, 1240, 0, 5, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2836, $t3, 0, 0, 1443, )
Completed 6/12
addi$t1,$t0,3760
$t1 = 3760

Clock Cycle 10407:
 Current CPU Blocking 
(sw, 1240, 0, 6, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2836, $t3, 0, 0, 1443, )
Completed 7/12
DRAM Request(Read) Issued for lw 2800 $t0 on Line 1445

Clock Cycle 10408:
 Current CPU Blocking 
(sw, 1240, 0, 7, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2836, $t3, 0, 0, 1443, )(lw, 2800, $t0, 0, 0, 1445, )
Completed 8/12

Clock Cycle 10409:
 Current CPU Blocking $t0
(sw, 1240, 0, 8, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(lw, 2836, $t3, 0, 0, 1443, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2800, $t0, 0, 0, 1445, )
Completed 9/12

Clock Cycle 10410:
 Current CPU Blocking $t0
(sw, 1240, 0, 9, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(lw, 2836, $t3, 0, 0, 1443, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2800, $t0, 0, 0, 1445, )
Completed 10/12

Clock Cycle 10411:
 Current CPU Blocking $t0
(sw, 1240, 0, 10, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(lw, 2836, $t3, 0, 0, 1443, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2800, $t0, 0, 0, 1445, )
Completed 11/12

Clock Cycle 10412:
 Current CPU Blocking $t0
(sw, 1240, 0, 11, 12, 1438, )(sw, 1532, 10904, 0, 0, 1441, )(lw, 2836, $t3, 0, 0, 1443, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2800, $t0, 0, 0, 1445, )
Completed 12/12
Finished Instruction sw 1240 0 on Line 1438

Clock Cycle 10413:
 Current CPU Blocking $t0
(sw, 1532, 10904, 0, 0, 1441, )(lw, 2836, $t3, 0, 0, 1443, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2800, $t0, 0, 0, 1445, )
Started sw 1532 10904 on Line 1441
Completed 1/2

Clock Cycle 10414:
 Current CPU Blocking $t0
(sw, 1532, 10904, 1, 2, 1441, )(lw, 2836, $t3, 0, 0, 1443, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2800, $t0, 0, 0, 1445, )
Completed 2/2
Finished Instruction sw 1532 10904 on Line 1441

Clock Cycle 10415:
 Current CPU Blocking $t0
(lw, 2836, $t3, 0, 0, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Started lw 2836 $t3 on Line 1443
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10416:
 Current CPU Blocking $t0
(lw, 2836, $t3, 1, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 2/22

Clock Cycle 10417:
 Current CPU Blocking $t0
(lw, 2836, $t3, 2, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 3/22

Clock Cycle 10418:
 Current CPU Blocking $t0
(lw, 2836, $t3, 3, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 4/22

Clock Cycle 10419:
 Current CPU Blocking $t0
(lw, 2836, $t3, 4, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 5/22

Clock Cycle 10420:
 Current CPU Blocking $t0
(lw, 2836, $t3, 5, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 6/22

Clock Cycle 10421:
 Current CPU Blocking $t0
(lw, 2836, $t3, 6, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 7/22

Clock Cycle 10422:
 Current CPU Blocking $t0
(lw, 2836, $t3, 7, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 8/22

Clock Cycle 10423:
 Current CPU Blocking $t0
(lw, 2836, $t3, 8, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 9/22

Clock Cycle 10424:
 Current CPU Blocking $t0
(lw, 2836, $t3, 9, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 10/22
Memory at 1240 = 0
Memory at 1532 = 10904

Clock Cycle 10425:
 Current CPU Blocking $t0
(lw, 2836, $t3, 10, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 11/22

Clock Cycle 10426:
 Current CPU Blocking $t0
(lw, 2836, $t3, 11, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 12/22

Clock Cycle 10427:
 Current CPU Blocking $t0
(lw, 2836, $t3, 12, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 13/22

Clock Cycle 10428:
 Current CPU Blocking $t0
(lw, 2836, $t3, 13, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 14/22

Clock Cycle 10429:
 Current CPU Blocking $t0
(lw, 2836, $t3, 14, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 15/22

Clock Cycle 10430:
 Current CPU Blocking $t0
(lw, 2836, $t3, 15, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 16/22

Clock Cycle 10431:
 Current CPU Blocking $t0
(lw, 2836, $t3, 16, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 17/22

Clock Cycle 10432:
 Current CPU Blocking $t0
(lw, 2836, $t3, 17, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 18/22

Clock Cycle 10433:
 Current CPU Blocking $t0
(lw, 2836, $t3, 18, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 19/22

Clock Cycle 10434:
 Current CPU Blocking $t0
(lw, 2836, $t3, 19, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 20/22

Clock Cycle 10435:
 Current CPU Blocking $t0
(lw, 2836, $t3, 20, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 21/22

Clock Cycle 10436:
 Current CPU Blocking $t0
(lw, 2836, $t3, 21, 22, 1443, )(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2836 $t3 on Line 1443

Clock Cycle 10437:
 Current CPU Blocking $t0
(lw, 2800, $t0, 0, 0, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Started lw 2800 $t0 on Line 1445
Completed 1/2

Clock Cycle 10438:
 Current CPU Blocking $t0
(lw, 2800, $t0, 1, 2, 1445, )(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2800 $t0 on Line 1445

Clock Cycle 10439:
 Current CPU Blocking $t0
(sw, 276, 0, 0, 0, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Started sw 276 0 on Line 1439
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t0,968
$t4 = 968

Clock Cycle 10440:
 Current CPU Blocking 
(sw, 276, 0, 1, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )
Completed 2/12
DRAM Request(Read) Issued for lw 2840 $t3 on Line 1447

Clock Cycle 10441:
 Current CPU Blocking 
(sw, 276, 0, 2, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 3/12
addi$t1,$t4,692
$t1 = 1660

Clock Cycle 10442:
 Current CPU Blocking 
(sw, 276, 0, 3, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 4/12
DRAM Request(Write) Issued for sw 3276 968 on Line 1449

Clock Cycle 10443:
 Current CPU Blocking 
(sw, 276, 0, 4, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )
Completed 5/12
addi$t4,$t4,1744
$t4 = 2712

Clock Cycle 10444:
 Current CPU Blocking 
(sw, 276, 0, 5, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )
Completed 6/12
DRAM Request(Read) Issued for lw 3100 $t1 on Line 1451

Clock Cycle 10445:
 Current CPU Blocking 
(sw, 276, 0, 6, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Completed 7/12
addi$t0,$t4,532
$t0 = 3244

Clock Cycle 10446:
 Current CPU Blocking 
(sw, 276, 0, 7, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Completed 8/12

Clock Cycle 10447:
 Current CPU Blocking $t1
(sw, 276, 0, 8, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Completed 9/12

Clock Cycle 10448:
 Current CPU Blocking $t1
(sw, 276, 0, 9, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Completed 10/12

Clock Cycle 10449:
 Current CPU Blocking $t1
(sw, 276, 0, 10, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Completed 11/12

Clock Cycle 10450:
 Current CPU Blocking $t1
(sw, 276, 0, 11, 12, 1439, )(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Completed 12/12
Finished Instruction sw 276 0 on Line 1439

Clock Cycle 10451:
 Current CPU Blocking $t1
(lw, 300, $t2, 0, 0, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Started lw 300 $t2 on Line 1440
Completed 1/2

Clock Cycle 10452:
 Current CPU Blocking $t1
(lw, 300, $t2, 1, 2, 1440, )(sw, 3760, 8820, 0, 0, 1442, )(lw, 2840, $t3, 0, 0, 1447, )(sw, 3276, 968, 0, 0, 1449, )(lw, 3100, $t1, 0, 0, 1451, )
Completed 2/2
$t2 = 0
Finished Instruction lw 300 $t2 on Line 1440

Clock Cycle 10453:
 Current CPU Blocking $t1
(sw, 3760, 8820, 0, 0, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Started sw 3760 8820 on Line 1442
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10454:
 Current CPU Blocking $t1
(sw, 3760, 8820, 1, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 2/22

Clock Cycle 10455:
 Current CPU Blocking $t1
(sw, 3760, 8820, 2, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 3/22

Clock Cycle 10456:
 Current CPU Blocking $t1
(sw, 3760, 8820, 3, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 4/22

Clock Cycle 10457:
 Current CPU Blocking $t1
(sw, 3760, 8820, 4, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 5/22

Clock Cycle 10458:
 Current CPU Blocking $t1
(sw, 3760, 8820, 5, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 6/22

Clock Cycle 10459:
 Current CPU Blocking $t1
(sw, 3760, 8820, 6, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 7/22

Clock Cycle 10460:
 Current CPU Blocking $t1
(sw, 3760, 8820, 7, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 8/22

Clock Cycle 10461:
 Current CPU Blocking $t1
(sw, 3760, 8820, 8, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 9/22

Clock Cycle 10462:
 Current CPU Blocking $t1
(sw, 3760, 8820, 9, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 10/22

Clock Cycle 10463:
 Current CPU Blocking $t1
(sw, 3760, 8820, 10, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 11/22

Clock Cycle 10464:
 Current CPU Blocking $t1
(sw, 3760, 8820, 11, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 12/22

Clock Cycle 10465:
 Current CPU Blocking $t1
(sw, 3760, 8820, 12, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 13/22

Clock Cycle 10466:
 Current CPU Blocking $t1
(sw, 3760, 8820, 13, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 14/22

Clock Cycle 10467:
 Current CPU Blocking $t1
(sw, 3760, 8820, 14, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 15/22

Clock Cycle 10468:
 Current CPU Blocking $t1
(sw, 3760, 8820, 15, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 16/22

Clock Cycle 10469:
 Current CPU Blocking $t1
(sw, 3760, 8820, 16, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 17/22

Clock Cycle 10470:
 Current CPU Blocking $t1
(sw, 3760, 8820, 17, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 18/22

Clock Cycle 10471:
 Current CPU Blocking $t1
(sw, 3760, 8820, 18, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 19/22

Clock Cycle 10472:
 Current CPU Blocking $t1
(sw, 3760, 8820, 19, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 20/22

Clock Cycle 10473:
 Current CPU Blocking $t1
(sw, 3760, 8820, 20, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 21/22

Clock Cycle 10474:
 Current CPU Blocking $t1
(sw, 3760, 8820, 21, 22, 1442, )(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 22/22
Finished Instruction sw 3760 8820 on Line 1442

Clock Cycle 10475:
 Current CPU Blocking $t1
(lw, 3100, $t1, 0, 0, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Started lw 3100 $t1 on Line 1451
Completed 1/2

Clock Cycle 10476:
 Current CPU Blocking $t1
(lw, 3100, $t1, 1, 2, 1451, )(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3100 $t1 on Line 1451

Clock Cycle 10477:
 Current CPU Blocking $t1
(sw, 3276, 968, 0, 0, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Started sw 3276 968 on Line 1449
Completed 1/2
addi$t1,$t2,1172
$t1 = 1172

Clock Cycle 10478:
 Current CPU Blocking 
(sw, 3276, 968, 1, 2, 1449, )(lw, 2840, $t3, 0, 0, 1447, )
Completed 2/2
Finished Instruction sw 3276 968 on Line 1449
addi$t4,$t2,3552
$t4 = 3552

Clock Cycle 10479:
 Current CPU Blocking 
(lw, 2840, $t3, 0, 0, 1447, )
Started lw 2840 $t3 on Line 1447
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10480:
 Current CPU Blocking $t3
(lw, 2840, $t3, 1, 22, 1447, )
Completed 2/22

Clock Cycle 10481:
 Current CPU Blocking $t3
(lw, 2840, $t3, 2, 22, 1447, )
Completed 3/22

Clock Cycle 10482:
 Current CPU Blocking $t3
(lw, 2840, $t3, 3, 22, 1447, )
Completed 4/22

Clock Cycle 10483:
 Current CPU Blocking $t3
(lw, 2840, $t3, 4, 22, 1447, )
Completed 5/22

Clock Cycle 10484:
 Current CPU Blocking $t3
(lw, 2840, $t3, 5, 22, 1447, )
Completed 6/22

Clock Cycle 10485:
 Current CPU Blocking $t3
(lw, 2840, $t3, 6, 22, 1447, )
Completed 7/22

Clock Cycle 10486:
 Current CPU Blocking $t3
(lw, 2840, $t3, 7, 22, 1447, )
Completed 8/22

Clock Cycle 10487:
 Current CPU Blocking $t3
(lw, 2840, $t3, 8, 22, 1447, )
Completed 9/22

Clock Cycle 10488:
 Current CPU Blocking $t3
(lw, 2840, $t3, 9, 22, 1447, )
Completed 10/22
Memory at 3276 = 968
Memory at 3760 = 8820

Clock Cycle 10489:
 Current CPU Blocking $t3
(lw, 2840, $t3, 10, 22, 1447, )
Completed 11/22

Clock Cycle 10490:
 Current CPU Blocking $t3
(lw, 2840, $t3, 11, 22, 1447, )
Completed 12/22

Clock Cycle 10491:
 Current CPU Blocking $t3
(lw, 2840, $t3, 12, 22, 1447, )
Completed 13/22

Clock Cycle 10492:
 Current CPU Blocking $t3
(lw, 2840, $t3, 13, 22, 1447, )
Completed 14/22

Clock Cycle 10493:
 Current CPU Blocking $t3
(lw, 2840, $t3, 14, 22, 1447, )
Completed 15/22

Clock Cycle 10494:
 Current CPU Blocking $t3
(lw, 2840, $t3, 15, 22, 1447, )
Completed 16/22

Clock Cycle 10495:
 Current CPU Blocking $t3
(lw, 2840, $t3, 16, 22, 1447, )
Completed 17/22

Clock Cycle 10496:
 Current CPU Blocking $t3
(lw, 2840, $t3, 17, 22, 1447, )
Completed 18/22

Clock Cycle 10497:
 Current CPU Blocking $t3
(lw, 2840, $t3, 18, 22, 1447, )
Completed 19/22

Clock Cycle 10498:
 Current CPU Blocking $t3
(lw, 2840, $t3, 19, 22, 1447, )
Completed 20/22

Clock Cycle 10499:
 Current CPU Blocking $t3
(lw, 2840, $t3, 20, 22, 1447, )
Completed 21/22

Clock Cycle 10500:
 Current CPU Blocking $t3
(lw, 2840, $t3, 21, 22, 1447, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2840 $t3 on Line 1447

Clock Cycle 10501:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 1116 $t3 on Line 1455

Clock Cycle 10502:
 Current CPU Blocking 
(lw, 1116, $t3, 0, 0, 1455, )
Started lw 1116 $t3 on Line 1455
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t1,3580
$t2 = 4752

Clock Cycle 10503:
 Current CPU Blocking 
(lw, 1116, $t3, 1, 12, 1455, )
Completed 2/12
DRAM Request(Read) Issued for lw 3292 $t2 on Line 1457

Clock Cycle 10504:
 Current CPU Blocking 
(lw, 1116, $t3, 2, 12, 1455, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 3/12
DRAM Request(Write) Issued for sw 1896 1172 on Line 1458

Clock Cycle 10505:
 Current CPU Blocking 
(lw, 1116, $t3, 3, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 4/12

Clock Cycle 10506:
 Current CPU Blocking $t3
(lw, 1116, $t3, 4, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 5/12

Clock Cycle 10507:
 Current CPU Blocking $t3
(lw, 1116, $t3, 5, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 6/12

Clock Cycle 10508:
 Current CPU Blocking $t3
(lw, 1116, $t3, 6, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 7/12

Clock Cycle 10509:
 Current CPU Blocking $t3
(lw, 1116, $t3, 7, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 8/12

Clock Cycle 10510:
 Current CPU Blocking $t3
(lw, 1116, $t3, 8, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 9/12

Clock Cycle 10511:
 Current CPU Blocking $t3
(lw, 1116, $t3, 9, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 10/12

Clock Cycle 10512:
 Current CPU Blocking $t3
(lw, 1116, $t3, 10, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 11/12

Clock Cycle 10513:
 Current CPU Blocking $t3
(lw, 1116, $t3, 11, 12, 1455, )(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1116 $t3 on Line 1455

Clock Cycle 10514:
 Current CPU Blocking $t3
(sw, 1896, 1172, 0, 0, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Started sw 1896 1172 on Line 1458
Completed 1/2
addi$t1,$t3,1900
$t1 = 1900

Clock Cycle 10515:
 Current CPU Blocking 
(sw, 1896, 1172, 1, 2, 1458, )(lw, 3292, $t2, 0, 0, 1457, )
Completed 2/2
Finished Instruction sw 1896 1172 on Line 1458
addi$t3,$t1,388
$t3 = 2288

Clock Cycle 10516:
 Current CPU Blocking 
(lw, 3292, $t2, 0, 0, 1457, )
Started lw 3292 $t2 on Line 1457
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 10517:
 Current CPU Blocking $t2
(lw, 3292, $t2, 1, 22, 1457, )
Completed 2/22

Clock Cycle 10518:
 Current CPU Blocking $t2
(lw, 3292, $t2, 2, 22, 1457, )
Completed 3/22

Clock Cycle 10519:
 Current CPU Blocking $t2
(lw, 3292, $t2, 3, 22, 1457, )
Completed 4/22

Clock Cycle 10520:
 Current CPU Blocking $t2
(lw, 3292, $t2, 4, 22, 1457, )
Completed 5/22

Clock Cycle 10521:
 Current CPU Blocking $t2
(lw, 3292, $t2, 5, 22, 1457, )
Completed 6/22

Clock Cycle 10522:
 Current CPU Blocking $t2
(lw, 3292, $t2, 6, 22, 1457, )
Completed 7/22

Clock Cycle 10523:
 Current CPU Blocking $t2
(lw, 3292, $t2, 7, 22, 1457, )
Completed 8/22

Clock Cycle 10524:
 Current CPU Blocking $t2
(lw, 3292, $t2, 8, 22, 1457, )
Completed 9/22

Clock Cycle 10525:
 Current CPU Blocking $t2
(lw, 3292, $t2, 9, 22, 1457, )
Completed 10/22
Memory at 1896 = 1172

Clock Cycle 10526:
 Current CPU Blocking $t2
(lw, 3292, $t2, 10, 22, 1457, )
Completed 11/22

Clock Cycle 10527:
 Current CPU Blocking $t2
(lw, 3292, $t2, 11, 22, 1457, )
Completed 12/22

Clock Cycle 10528:
 Current CPU Blocking $t2
(lw, 3292, $t2, 12, 22, 1457, )
Completed 13/22

Clock Cycle 10529:
 Current CPU Blocking $t2
(lw, 3292, $t2, 13, 22, 1457, )
Completed 14/22

Clock Cycle 10530:
 Current CPU Blocking $t2
(lw, 3292, $t2, 14, 22, 1457, )
Completed 15/22

Clock Cycle 10531:
 Current CPU Blocking $t2
(lw, 3292, $t2, 15, 22, 1457, )
Completed 16/22

Clock Cycle 10532:
 Current CPU Blocking $t2
(lw, 3292, $t2, 16, 22, 1457, )
Completed 17/22

Clock Cycle 10533:
 Current CPU Blocking $t2
(lw, 3292, $t2, 17, 22, 1457, )
Completed 18/22

Clock Cycle 10534:
 Current CPU Blocking $t2
(lw, 3292, $t2, 18, 22, 1457, )
Completed 19/22

Clock Cycle 10535:
 Current CPU Blocking $t2
(lw, 3292, $t2, 19, 22, 1457, )
Completed 20/22

Clock Cycle 10536:
 Current CPU Blocking $t2
(lw, 3292, $t2, 20, 22, 1457, )
Completed 21/22

Clock Cycle 10537:
 Current CPU Blocking $t2
(lw, 3292, $t2, 21, 22, 1457, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3292 $t2 on Line 1457

Clock Cycle 10538:
 Current CPU Blocking $t2

addi$t2,$t4,2380
$t2 = 5932

Clock Cycle 10539:
 Current CPU Blocking 

addi$t0,$t3,1636
$t0 = 3924

Clock Cycle 10540:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1244 $t4 on Line 1463

Clock Cycle 10541:
 Current CPU Blocking 
(lw, 1244, $t4, 0, 0, 1463, )
Started lw 1244 $t4 on Line 1463
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 832 $t0 on Line 1464

Clock Cycle 10542:
 Current CPU Blocking 
(lw, 1244, $t4, 1, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 2/12

Clock Cycle 10543:
 Current CPU Blocking $t0
(lw, 1244, $t4, 2, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 3/12

Clock Cycle 10544:
 Current CPU Blocking $t0
(lw, 1244, $t4, 3, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 4/12

Clock Cycle 10545:
 Current CPU Blocking $t0
(lw, 1244, $t4, 4, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 5/12

Clock Cycle 10546:
 Current CPU Blocking $t0
(lw, 1244, $t4, 5, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 6/12

Clock Cycle 10547:
 Current CPU Blocking $t0
(lw, 1244, $t4, 6, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 7/12

Clock Cycle 10548:
 Current CPU Blocking $t0
(lw, 1244, $t4, 7, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 8/12

Clock Cycle 10549:
 Current CPU Blocking $t0
(lw, 1244, $t4, 8, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 9/12

Clock Cycle 10550:
 Current CPU Blocking $t0
(lw, 1244, $t4, 9, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 10/12

Clock Cycle 10551:
 Current CPU Blocking $t0
(lw, 1244, $t4, 10, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 11/12

Clock Cycle 10552:
 Current CPU Blocking $t0
(lw, 1244, $t4, 11, 12, 1463, )(lw, 832, $t0, 0, 0, 1464, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1244 $t4 on Line 1463

Clock Cycle 10553:
 Current CPU Blocking $t0
(lw, 832, $t0, 0, 0, 1464, )
Started lw 832 $t0 on Line 1464
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 10554:
 Current CPU Blocking $t0
(lw, 832, $t0, 1, 12, 1464, )
Completed 2/12

Clock Cycle 10555:
 Current CPU Blocking $t0
(lw, 832, $t0, 2, 12, 1464, )
Completed 3/12

Clock Cycle 10556:
 Current CPU Blocking $t0
(lw, 832, $t0, 3, 12, 1464, )
Completed 4/12

Clock Cycle 10557:
 Current CPU Blocking $t0
(lw, 832, $t0, 4, 12, 1464, )
Completed 5/12

Clock Cycle 10558:
 Current CPU Blocking $t0
(lw, 832, $t0, 5, 12, 1464, )
Completed 6/12

Clock Cycle 10559:
 Current CPU Blocking $t0
(lw, 832, $t0, 6, 12, 1464, )
Completed 7/12

Clock Cycle 10560:
 Current CPU Blocking $t0
(lw, 832, $t0, 7, 12, 1464, )
Completed 8/12

Clock Cycle 10561:
 Current CPU Blocking $t0
(lw, 832, $t0, 8, 12, 1464, )
Completed 9/12

Clock Cycle 10562:
 Current CPU Blocking $t0
(lw, 832, $t0, 9, 12, 1464, )
Completed 10/12

Clock Cycle 10563:
 Current CPU Blocking $t0
(lw, 832, $t0, 10, 12, 1464, )
Completed 11/12

Clock Cycle 10564:
 Current CPU Blocking $t0
(lw, 832, $t0, 11, 12, 1464, )
Completed 12/12
$t0 = 0
Finished Instruction lw 832 $t0 on Line 1464

Clock Cycle 10565:
 Current CPU Blocking $t0

addi$t0,$t1,3244
$t0 = 5144

Clock Cycle 10566:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1560 1900 on Line 1466

Clock Cycle 10567:
 Current CPU Blocking 
(sw, 1560, 1900, 0, 0, 1466, )
Started sw 1560 1900 on Line 1466
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2816 $t2 on Line 1467

Clock Cycle 10568:
 Current CPU Blocking 
(sw, 1560, 1900, 1, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )
Completed 2/12
DRAM Request(Read) Issued for lw 844 $t4 on Line 1468

Clock Cycle 10569:
 Current CPU Blocking 
(sw, 1560, 1900, 2, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 3/12

Clock Cycle 10570:
 Current CPU Blocking $t2
(sw, 1560, 1900, 3, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 4/12

Clock Cycle 10571:
 Current CPU Blocking $t2
(sw, 1560, 1900, 4, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 5/12

Clock Cycle 10572:
 Current CPU Blocking $t2
(sw, 1560, 1900, 5, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 6/12

Clock Cycle 10573:
 Current CPU Blocking $t2
(sw, 1560, 1900, 6, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 7/12

Clock Cycle 10574:
 Current CPU Blocking $t2
(sw, 1560, 1900, 7, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 8/12

Clock Cycle 10575:
 Current CPU Blocking $t2
(sw, 1560, 1900, 8, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 9/12

Clock Cycle 10576:
 Current CPU Blocking $t2
(sw, 1560, 1900, 9, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 10/12

Clock Cycle 10577:
 Current CPU Blocking $t2
(sw, 1560, 1900, 10, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 11/12

Clock Cycle 10578:
 Current CPU Blocking $t2
(sw, 1560, 1900, 11, 12, 1466, )(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 12/12
Finished Instruction sw 1560 1900 on Line 1466

Clock Cycle 10579:
 Current CPU Blocking $t2
(lw, 2816, $t2, 0, 0, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Started lw 2816 $t2 on Line 1467
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10580:
 Current CPU Blocking $t2
(lw, 2816, $t2, 1, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 2/22

Clock Cycle 10581:
 Current CPU Blocking $t2
(lw, 2816, $t2, 2, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 3/22

Clock Cycle 10582:
 Current CPU Blocking $t2
(lw, 2816, $t2, 3, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 4/22

Clock Cycle 10583:
 Current CPU Blocking $t2
(lw, 2816, $t2, 4, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 5/22

Clock Cycle 10584:
 Current CPU Blocking $t2
(lw, 2816, $t2, 5, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 6/22

Clock Cycle 10585:
 Current CPU Blocking $t2
(lw, 2816, $t2, 6, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 7/22

Clock Cycle 10586:
 Current CPU Blocking $t2
(lw, 2816, $t2, 7, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 8/22

Clock Cycle 10587:
 Current CPU Blocking $t2
(lw, 2816, $t2, 8, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 9/22

Clock Cycle 10588:
 Current CPU Blocking $t2
(lw, 2816, $t2, 9, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 10/22
Memory at 1560 = 1900

Clock Cycle 10589:
 Current CPU Blocking $t2
(lw, 2816, $t2, 10, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 11/22

Clock Cycle 10590:
 Current CPU Blocking $t2
(lw, 2816, $t2, 11, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 12/22

Clock Cycle 10591:
 Current CPU Blocking $t2
(lw, 2816, $t2, 12, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 13/22

Clock Cycle 10592:
 Current CPU Blocking $t2
(lw, 2816, $t2, 13, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 14/22

Clock Cycle 10593:
 Current CPU Blocking $t2
(lw, 2816, $t2, 14, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 15/22

Clock Cycle 10594:
 Current CPU Blocking $t2
(lw, 2816, $t2, 15, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 16/22

Clock Cycle 10595:
 Current CPU Blocking $t2
(lw, 2816, $t2, 16, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 17/22

Clock Cycle 10596:
 Current CPU Blocking $t2
(lw, 2816, $t2, 17, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 18/22

Clock Cycle 10597:
 Current CPU Blocking $t2
(lw, 2816, $t2, 18, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 19/22

Clock Cycle 10598:
 Current CPU Blocking $t2
(lw, 2816, $t2, 19, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 20/22

Clock Cycle 10599:
 Current CPU Blocking $t2
(lw, 2816, $t2, 20, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 21/22

Clock Cycle 10600:
 Current CPU Blocking $t2
(lw, 2816, $t2, 21, 22, 1467, )(lw, 844, $t4, 0, 0, 1468, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2816 $t2 on Line 1467

Clock Cycle 10601:
 Current CPU Blocking $t2
(lw, 844, $t4, 0, 0, 1468, )
Started lw 844 $t4 on Line 1468
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 10602:
 Current CPU Blocking $t4
(lw, 844, $t4, 1, 12, 1468, )
Completed 2/12

Clock Cycle 10603:
 Current CPU Blocking $t4
(lw, 844, $t4, 2, 12, 1468, )
Completed 3/12

Clock Cycle 10604:
 Current CPU Blocking $t4
(lw, 844, $t4, 3, 12, 1468, )
Completed 4/12

Clock Cycle 10605:
 Current CPU Blocking $t4
(lw, 844, $t4, 4, 12, 1468, )
Completed 5/12

Clock Cycle 10606:
 Current CPU Blocking $t4
(lw, 844, $t4, 5, 12, 1468, )
Completed 6/12

Clock Cycle 10607:
 Current CPU Blocking $t4
(lw, 844, $t4, 6, 12, 1468, )
Completed 7/12

Clock Cycle 10608:
 Current CPU Blocking $t4
(lw, 844, $t4, 7, 12, 1468, )
Completed 8/12

Clock Cycle 10609:
 Current CPU Blocking $t4
(lw, 844, $t4, 8, 12, 1468, )
Completed 9/12

Clock Cycle 10610:
 Current CPU Blocking $t4
(lw, 844, $t4, 9, 12, 1468, )
Completed 10/12

Clock Cycle 10611:
 Current CPU Blocking $t4
(lw, 844, $t4, 10, 12, 1468, )
Completed 11/12

Clock Cycle 10612:
 Current CPU Blocking $t4
(lw, 844, $t4, 11, 12, 1468, )
Completed 12/12
$t4 = 0
Finished Instruction lw 844 $t4 on Line 1468

Clock Cycle 10613:
 Current CPU Blocking $t4

addi$t2,$t4,2856
$t2 = 2856

Clock Cycle 10614:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 1436 2856 on Line 1470

Clock Cycle 10615:
 Current CPU Blocking 
(sw, 1436, 2856, 0, 0, 1470, )
Started sw 1436 2856 on Line 1470
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1776 $t1 on Line 1471

Clock Cycle 10616:
 Current CPU Blocking 
(sw, 1436, 2856, 1, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )
Completed 2/12
DRAM Request(Read) Issued for lw 2912 $t3 on Line 1472

Clock Cycle 10617:
 Current CPU Blocking 
(sw, 1436, 2856, 2, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 3/12
addi$t2,$t2,3316
$t2 = 6172

Clock Cycle 10618:
 Current CPU Blocking 
(sw, 1436, 2856, 3, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 4/12

Clock Cycle 10619:
 Current CPU Blocking $t3
(sw, 1436, 2856, 4, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 5/12

Clock Cycle 10620:
 Current CPU Blocking $t3
(sw, 1436, 2856, 5, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 6/12

Clock Cycle 10621:
 Current CPU Blocking $t3
(sw, 1436, 2856, 6, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 7/12

Clock Cycle 10622:
 Current CPU Blocking $t3
(sw, 1436, 2856, 7, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 8/12

Clock Cycle 10623:
 Current CPU Blocking $t3
(sw, 1436, 2856, 8, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 9/12

Clock Cycle 10624:
 Current CPU Blocking $t3
(sw, 1436, 2856, 9, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 10/12

Clock Cycle 10625:
 Current CPU Blocking $t3
(sw, 1436, 2856, 10, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 11/12

Clock Cycle 10626:
 Current CPU Blocking $t3
(sw, 1436, 2856, 11, 12, 1470, )(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 12/12
Finished Instruction sw 1436 2856 on Line 1470

Clock Cycle 10627:
 Current CPU Blocking $t3
(lw, 1776, $t1, 0, 0, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Started lw 1776 $t1 on Line 1471
Completed 1/2

Clock Cycle 10628:
 Current CPU Blocking $t3
(lw, 1776, $t1, 1, 2, 1471, )(lw, 2912, $t3, 0, 0, 1472, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1776 $t1 on Line 1471

Clock Cycle 10629:
 Current CPU Blocking $t3
(lw, 2912, $t3, 0, 0, 1472, )
Started lw 2912 $t3 on Line 1472
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10630:
 Current CPU Blocking $t3
(lw, 2912, $t3, 1, 22, 1472, )
Completed 2/22

Clock Cycle 10631:
 Current CPU Blocking $t3
(lw, 2912, $t3, 2, 22, 1472, )
Completed 3/22

Clock Cycle 10632:
 Current CPU Blocking $t3
(lw, 2912, $t3, 3, 22, 1472, )
Completed 4/22

Clock Cycle 10633:
 Current CPU Blocking $t3
(lw, 2912, $t3, 4, 22, 1472, )
Completed 5/22

Clock Cycle 10634:
 Current CPU Blocking $t3
(lw, 2912, $t3, 5, 22, 1472, )
Completed 6/22

Clock Cycle 10635:
 Current CPU Blocking $t3
(lw, 2912, $t3, 6, 22, 1472, )
Completed 7/22

Clock Cycle 10636:
 Current CPU Blocking $t3
(lw, 2912, $t3, 7, 22, 1472, )
Completed 8/22

Clock Cycle 10637:
 Current CPU Blocking $t3
(lw, 2912, $t3, 8, 22, 1472, )
Completed 9/22

Clock Cycle 10638:
 Current CPU Blocking $t3
(lw, 2912, $t3, 9, 22, 1472, )
Completed 10/22
Memory at 1436 = 2856

Clock Cycle 10639:
 Current CPU Blocking $t3
(lw, 2912, $t3, 10, 22, 1472, )
Completed 11/22

Clock Cycle 10640:
 Current CPU Blocking $t3
(lw, 2912, $t3, 11, 22, 1472, )
Completed 12/22

Clock Cycle 10641:
 Current CPU Blocking $t3
(lw, 2912, $t3, 12, 22, 1472, )
Completed 13/22

Clock Cycle 10642:
 Current CPU Blocking $t3
(lw, 2912, $t3, 13, 22, 1472, )
Completed 14/22

Clock Cycle 10643:
 Current CPU Blocking $t3
(lw, 2912, $t3, 14, 22, 1472, )
Completed 15/22

Clock Cycle 10644:
 Current CPU Blocking $t3
(lw, 2912, $t3, 15, 22, 1472, )
Completed 16/22

Clock Cycle 10645:
 Current CPU Blocking $t3
(lw, 2912, $t3, 16, 22, 1472, )
Completed 17/22

Clock Cycle 10646:
 Current CPU Blocking $t3
(lw, 2912, $t3, 17, 22, 1472, )
Completed 18/22

Clock Cycle 10647:
 Current CPU Blocking $t3
(lw, 2912, $t3, 18, 22, 1472, )
Completed 19/22

Clock Cycle 10648:
 Current CPU Blocking $t3
(lw, 2912, $t3, 19, 22, 1472, )
Completed 20/22

Clock Cycle 10649:
 Current CPU Blocking $t3
(lw, 2912, $t3, 20, 22, 1472, )
Completed 21/22

Clock Cycle 10650:
 Current CPU Blocking $t3
(lw, 2912, $t3, 21, 22, 1472, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2912 $t3 on Line 1472

Clock Cycle 10651:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 2496 0 on Line 1474

Clock Cycle 10652:
 Current CPU Blocking 
(sw, 2496, 0, 0, 0, 1474, )
Started sw 2496 0 on Line 1474
Completed 1/2
DRAM Request(Read) Issued for lw 2508 $t2 on Line 1475

Clock Cycle 10653:
 Current CPU Blocking 
(sw, 2496, 0, 1, 2, 1474, )(lw, 2508, $t2, 0, 0, 1475, )
Completed 2/2
Finished Instruction sw 2496 0 on Line 1474
DRAM Request(Write) Issued for sw 1704 0 on Line 1476

Clock Cycle 10654:
 Current CPU Blocking 
(lw, 2508, $t2, 0, 0, 1475, )(sw, 1704, 0, 0, 0, 1476, )
Started lw 2508 $t2 on Line 1475
Completed 1/2
addi$t0,$t4,2768
$t0 = 2768

Clock Cycle 10655:
 Current CPU Blocking 
(lw, 2508, $t2, 1, 2, 1475, )(sw, 1704, 0, 0, 0, 1476, )
Completed 2/2
$t2 = 6544
Finished Instruction lw 2508 $t2 on Line 1475
DRAM Request(Write) Issued for sw 2008 0 on Line 1478

Clock Cycle 10656:
 Current CPU Blocking 
(sw, 1704, 0, 0, 0, 1476, )(sw, 2008, 0, 0, 0, 1478, )
Started sw 1704 0 on Line 1476
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t0,$t0,1712
$t0 = 4480

Clock Cycle 10657:
 Current CPU Blocking 
(sw, 1704, 0, 1, 22, 1476, )(sw, 2008, 0, 0, 0, 1478, )
Completed 2/22
addi$t4,$t0,488
$t4 = 4968

Clock Cycle 10658:
 Current CPU Blocking 
(sw, 1704, 0, 2, 22, 1476, )(sw, 2008, 0, 0, 0, 1478, )
Completed 3/22
DRAM Request(Read) Issued for lw 584 $t0 on Line 1481

Clock Cycle 10659:
 Current CPU Blocking 
(sw, 1704, 0, 3, 22, 1476, )(sw, 2008, 0, 0, 0, 1478, )(lw, 584, $t0, 0, 0, 1481, )
Completed 4/22
DRAM Request(Write) Issued for sw 3480 6544 on Line 1482

Clock Cycle 10660:
 Current CPU Blocking 
(sw, 1704, 0, 4, 22, 1476, )(sw, 2008, 0, 0, 0, 1478, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 5/22
DRAM Request(Read) Issued for lw 1444 $t3 on Line 1483

Clock Cycle 10661:
 Current CPU Blocking 
(sw, 1704, 0, 5, 22, 1476, )(sw, 2008, 0, 0, 0, 1478, )(lw, 1444, $t3, 0, 0, 1483, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 6/22
DRAM Request(Write) Issued for sw 1244 6544 on Line 1484

Clock Cycle 10662:
 Current CPU Blocking 
(sw, 1704, 0, 6, 22, 1476, )(sw, 2008, 0, 0, 0, 1478, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 7/22

Clock Cycle 10663:
 Current CPU Blocking $t3
(sw, 1704, 0, 7, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 8/22

Clock Cycle 10664:
 Current CPU Blocking $t3
(sw, 1704, 0, 8, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 9/22

Clock Cycle 10665:
 Current CPU Blocking $t3
(sw, 1704, 0, 9, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 10/22
Memory at 2496 = 0

Clock Cycle 10666:
 Current CPU Blocking $t3
(sw, 1704, 0, 10, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 11/22

Clock Cycle 10667:
 Current CPU Blocking $t3
(sw, 1704, 0, 11, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 12/22

Clock Cycle 10668:
 Current CPU Blocking $t3
(sw, 1704, 0, 12, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 13/22

Clock Cycle 10669:
 Current CPU Blocking $t3
(sw, 1704, 0, 13, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 14/22

Clock Cycle 10670:
 Current CPU Blocking $t3
(sw, 1704, 0, 14, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 15/22

Clock Cycle 10671:
 Current CPU Blocking $t3
(sw, 1704, 0, 15, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 16/22

Clock Cycle 10672:
 Current CPU Blocking $t3
(sw, 1704, 0, 16, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 17/22

Clock Cycle 10673:
 Current CPU Blocking $t3
(sw, 1704, 0, 17, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 18/22

Clock Cycle 10674:
 Current CPU Blocking $t3
(sw, 1704, 0, 18, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 19/22

Clock Cycle 10675:
 Current CPU Blocking $t3
(sw, 1704, 0, 19, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 20/22

Clock Cycle 10676:
 Current CPU Blocking $t3
(sw, 1704, 0, 20, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 21/22

Clock Cycle 10677:
 Current CPU Blocking $t3
(sw, 1704, 0, 21, 22, 1476, )(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 22/22
Finished Instruction sw 1704 0 on Line 1476

Clock Cycle 10678:
 Current CPU Blocking $t3
(lw, 1444, $t3, 0, 0, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Started lw 1444 $t3 on Line 1483
Completed 1/2

Clock Cycle 10679:
 Current CPU Blocking $t3
(lw, 1444, $t3, 1, 2, 1483, )(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1444 $t3 on Line 1483

Clock Cycle 10680:
 Current CPU Blocking $t3
(sw, 2008, 0, 0, 0, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )
Started sw 2008 0 on Line 1478
Completed 1/2
DRAM Request(Read) Issued for lw 2968 $t3 on Line 1485

Clock Cycle 10681:
 Current CPU Blocking 
(sw, 2008, 0, 1, 2, 1478, )(sw, 1244, 6544, 0, 0, 1484, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )(lw, 2968, $t3, 0, 0, 1485, )
Completed 2/2
Finished Instruction sw 2008 0 on Line 1478
DRAM Request(Read) Issued for lw 1900 $t1 on Line 1486

Clock Cycle 10682:
 Current CPU Blocking 
(sw, 1244, 6544, 0, 0, 1484, )(lw, 1900, $t1, 0, 0, 1486, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )(lw, 2968, $t3, 0, 0, 1485, )
Started sw 1244 6544 on Line 1484
Completed 1/2
DRAM Request(Write) Issued for sw 3892 6544 on Line 1487

Clock Cycle 10683:
 Current CPU Blocking 
(sw, 1244, 6544, 1, 2, 1484, )(lw, 1900, $t1, 0, 0, 1486, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3892, 6544, 0, 0, 1487, )
Completed 2/2
Finished Instruction sw 1244 6544 on Line 1484

Clock Cycle 10684:
 Current CPU Blocking $t1
(lw, 1900, $t1, 0, 0, 1486, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3892, 6544, 0, 0, 1487, )
Started lw 1900 $t1 on Line 1486
Completed 1/2

Clock Cycle 10685:
 Current CPU Blocking $t1
(lw, 1900, $t1, 1, 2, 1486, )(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3892, 6544, 0, 0, 1487, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1900 $t1 on Line 1486

Clock Cycle 10686:
 Current CPU Blocking $t1
(lw, 584, $t0, 0, 0, 1481, )(sw, 3480, 6544, 0, 0, 1482, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3892, 6544, 0, 0, 1487, )
Started lw 584 $t0 on Line 1481
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3980 $t1 on Line 1488

Clock Cycle 10687:
 Current CPU Blocking 
(lw, 584, $t0, 1, 22, 1481, )(sw, 3480, 6544, 0, 0, 1482, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 2/22

Clock Cycle 10688:
 Current CPU Blocking $t3
(lw, 584, $t0, 2, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 3/22

Clock Cycle 10689:
 Current CPU Blocking $t3
(lw, 584, $t0, 3, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 4/22

Clock Cycle 10690:
 Current CPU Blocking $t3
(lw, 584, $t0, 4, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 5/22

Clock Cycle 10691:
 Current CPU Blocking $t3
(lw, 584, $t0, 5, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 6/22

Clock Cycle 10692:
 Current CPU Blocking $t3
(lw, 584, $t0, 6, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 7/22

Clock Cycle 10693:
 Current CPU Blocking $t3
(lw, 584, $t0, 7, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 8/22

Clock Cycle 10694:
 Current CPU Blocking $t3
(lw, 584, $t0, 8, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 9/22

Clock Cycle 10695:
 Current CPU Blocking $t3
(lw, 584, $t0, 9, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 10/22
Memory at 1244 = 6544
Memory at 1704 = 0

Clock Cycle 10696:
 Current CPU Blocking $t3
(lw, 584, $t0, 10, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 11/22

Clock Cycle 10697:
 Current CPU Blocking $t3
(lw, 584, $t0, 11, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 12/22

Clock Cycle 10698:
 Current CPU Blocking $t3
(lw, 584, $t0, 12, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 13/22

Clock Cycle 10699:
 Current CPU Blocking $t3
(lw, 584, $t0, 13, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 14/22

Clock Cycle 10700:
 Current CPU Blocking $t3
(lw, 584, $t0, 14, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 15/22

Clock Cycle 10701:
 Current CPU Blocking $t3
(lw, 584, $t0, 15, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 16/22

Clock Cycle 10702:
 Current CPU Blocking $t3
(lw, 584, $t0, 16, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 17/22

Clock Cycle 10703:
 Current CPU Blocking $t3
(lw, 584, $t0, 17, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 18/22

Clock Cycle 10704:
 Current CPU Blocking $t3
(lw, 584, $t0, 18, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 19/22

Clock Cycle 10705:
 Current CPU Blocking $t3
(lw, 584, $t0, 19, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 20/22

Clock Cycle 10706:
 Current CPU Blocking $t3
(lw, 584, $t0, 20, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 21/22

Clock Cycle 10707:
 Current CPU Blocking $t3
(lw, 584, $t0, 21, 22, 1481, )(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 22/22
$t0 = 0
Finished Instruction lw 584 $t0 on Line 1481

Clock Cycle 10708:
 Current CPU Blocking $t3
(lw, 2968, $t3, 0, 0, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Started lw 2968 $t3 on Line 1485
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 10709:
 Current CPU Blocking $t3
(lw, 2968, $t3, 1, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 2/12

Clock Cycle 10710:
 Current CPU Blocking $t3
(lw, 2968, $t3, 2, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 3/12

Clock Cycle 10711:
 Current CPU Blocking $t3
(lw, 2968, $t3, 3, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 4/12

Clock Cycle 10712:
 Current CPU Blocking $t3
(lw, 2968, $t3, 4, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 5/12

Clock Cycle 10713:
 Current CPU Blocking $t3
(lw, 2968, $t3, 5, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 6/12

Clock Cycle 10714:
 Current CPU Blocking $t3
(lw, 2968, $t3, 6, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 7/12

Clock Cycle 10715:
 Current CPU Blocking $t3
(lw, 2968, $t3, 7, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 8/12

Clock Cycle 10716:
 Current CPU Blocking $t3
(lw, 2968, $t3, 8, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 9/12

Clock Cycle 10717:
 Current CPU Blocking $t3
(lw, 2968, $t3, 9, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 10/12

Clock Cycle 10718:
 Current CPU Blocking $t3
(lw, 2968, $t3, 10, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 11/12

Clock Cycle 10719:
 Current CPU Blocking $t3
(lw, 2968, $t3, 11, 12, 1485, )(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Completed 12/12
$t3 = 3564
Finished Instruction lw 2968 $t3 on Line 1485

Clock Cycle 10720:
 Current CPU Blocking $t3
(sw, 3480, 6544, 0, 0, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )
Started sw 3480 6544 on Line 1482
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 436 $t3 on Line 1489

Clock Cycle 10721:
 Current CPU Blocking 
(sw, 3480, 6544, 1, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(lw, 436, $t3, 0, 0, 1489, )
Completed 2/12
DRAM Request(Write) Issued for sw 3444 4968 on Line 1490

Clock Cycle 10722:
 Current CPU Blocking 
(sw, 3480, 6544, 2, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 3/12

Clock Cycle 10723:
 Current CPU Blocking $t3
(sw, 3480, 6544, 3, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 4/12

Clock Cycle 10724:
 Current CPU Blocking $t3
(sw, 3480, 6544, 4, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 5/12

Clock Cycle 10725:
 Current CPU Blocking $t3
(sw, 3480, 6544, 5, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 6/12

Clock Cycle 10726:
 Current CPU Blocking $t3
(sw, 3480, 6544, 6, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 7/12

Clock Cycle 10727:
 Current CPU Blocking $t3
(sw, 3480, 6544, 7, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 8/12

Clock Cycle 10728:
 Current CPU Blocking $t3
(sw, 3480, 6544, 8, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 9/12

Clock Cycle 10729:
 Current CPU Blocking $t3
(sw, 3480, 6544, 9, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 10/12

Clock Cycle 10730:
 Current CPU Blocking $t3
(sw, 3480, 6544, 10, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 11/12

Clock Cycle 10731:
 Current CPU Blocking $t3
(sw, 3480, 6544, 11, 12, 1482, )(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 12/12
Finished Instruction sw 3480 6544 on Line 1482

Clock Cycle 10732:
 Current CPU Blocking $t3
(sw, 3892, 6544, 0, 0, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Started sw 3892 6544 on Line 1487
Completed 1/2

Clock Cycle 10733:
 Current CPU Blocking $t3
(sw, 3892, 6544, 1, 2, 1487, )(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 2/2
Finished Instruction sw 3892 6544 on Line 1487

Clock Cycle 10734:
 Current CPU Blocking $t3
(lw, 3980, $t1, 0, 0, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Started lw 3980 $t1 on Line 1488
Completed 1/2

Clock Cycle 10735:
 Current CPU Blocking $t3
(lw, 3980, $t1, 1, 2, 1488, )(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3980 $t1 on Line 1488

Clock Cycle 10736:
 Current CPU Blocking $t3
(sw, 3444, 4968, 0, 0, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Started sw 3444 4968 on Line 1490
Completed 1/2

Clock Cycle 10737:
 Current CPU Blocking $t3
(sw, 3444, 4968, 1, 2, 1490, )(lw, 436, $t3, 0, 0, 1489, )
Completed 2/2
Finished Instruction sw 3444 4968 on Line 1490

Clock Cycle 10738:
 Current CPU Blocking $t3
(lw, 436, $t3, 0, 0, 1489, )
Started lw 436 $t3 on Line 1489
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10739:
 Current CPU Blocking $t3
(lw, 436, $t3, 1, 22, 1489, )
Completed 2/22

Clock Cycle 10740:
 Current CPU Blocking $t3
(lw, 436, $t3, 2, 22, 1489, )
Completed 3/22

Clock Cycle 10741:
 Current CPU Blocking $t3
(lw, 436, $t3, 3, 22, 1489, )
Completed 4/22

Clock Cycle 10742:
 Current CPU Blocking $t3
(lw, 436, $t3, 4, 22, 1489, )
Completed 5/22

Clock Cycle 10743:
 Current CPU Blocking $t3
(lw, 436, $t3, 5, 22, 1489, )
Completed 6/22

Clock Cycle 10744:
 Current CPU Blocking $t3
(lw, 436, $t3, 6, 22, 1489, )
Completed 7/22

Clock Cycle 10745:
 Current CPU Blocking $t3
(lw, 436, $t3, 7, 22, 1489, )
Completed 8/22

Clock Cycle 10746:
 Current CPU Blocking $t3
(lw, 436, $t3, 8, 22, 1489, )
Completed 9/22

Clock Cycle 10747:
 Current CPU Blocking $t3
(lw, 436, $t3, 9, 22, 1489, )
Completed 10/22
Memory at 3444 = 4968
Memory at 3480 = 6544
Memory at 3892 = 6544

Clock Cycle 10748:
 Current CPU Blocking $t3
(lw, 436, $t3, 10, 22, 1489, )
Completed 11/22

Clock Cycle 10749:
 Current CPU Blocking $t3
(lw, 436, $t3, 11, 22, 1489, )
Completed 12/22

Clock Cycle 10750:
 Current CPU Blocking $t3
(lw, 436, $t3, 12, 22, 1489, )
Completed 13/22

Clock Cycle 10751:
 Current CPU Blocking $t3
(lw, 436, $t3, 13, 22, 1489, )
Completed 14/22

Clock Cycle 10752:
 Current CPU Blocking $t3
(lw, 436, $t3, 14, 22, 1489, )
Completed 15/22

Clock Cycle 10753:
 Current CPU Blocking $t3
(lw, 436, $t3, 15, 22, 1489, )
Completed 16/22

Clock Cycle 10754:
 Current CPU Blocking $t3
(lw, 436, $t3, 16, 22, 1489, )
Completed 17/22

Clock Cycle 10755:
 Current CPU Blocking $t3
(lw, 436, $t3, 17, 22, 1489, )
Completed 18/22

Clock Cycle 10756:
 Current CPU Blocking $t3
(lw, 436, $t3, 18, 22, 1489, )
Completed 19/22

Clock Cycle 10757:
 Current CPU Blocking $t3
(lw, 436, $t3, 19, 22, 1489, )
Completed 20/22

Clock Cycle 10758:
 Current CPU Blocking $t3
(lw, 436, $t3, 20, 22, 1489, )
Completed 21/22

Clock Cycle 10759:
 Current CPU Blocking $t3
(lw, 436, $t3, 21, 22, 1489, )
Completed 22/22
$t3 = 7576
Finished Instruction lw 436 $t3 on Line 1489

Clock Cycle 10760:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 64 $t3 on Line 1491

Clock Cycle 10761:
 Current CPU Blocking 
(lw, 64, $t3, 0, 0, 1491, )
Started lw 64 $t3 on Line 1491
Completed 1/2
DRAM Request(Write) Issued for sw 1748 0 on Line 1492

Clock Cycle 10762:
 Current CPU Blocking 
(lw, 64, $t3, 1, 2, 1491, )(sw, 1748, 0, 0, 0, 1492, )
Completed 2/2
$t3 = 0
Finished Instruction lw 64 $t3 on Line 1491

Clock Cycle 10763:
 Current CPU Blocking $t3
(sw, 1748, 0, 0, 0, 1492, )
Started sw 1748 0 on Line 1492
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3968 0 on Line 1493

Clock Cycle 10764:
 Current CPU Blocking 
(sw, 1748, 0, 1, 12, 1492, )(sw, 3968, 0, 0, 0, 1493, )
Completed 2/12
addi$t0,$t4,3396
$t0 = 8364

Clock Cycle 10765:
 Current CPU Blocking 
(sw, 1748, 0, 2, 12, 1492, )(sw, 3968, 0, 0, 0, 1493, )
Completed 3/12
DRAM Request(Read) Issued for lw 2224 $t3 on Line 1495

Clock Cycle 10766:
 Current CPU Blocking 
(sw, 1748, 0, 3, 12, 1492, )(sw, 3968, 0, 0, 0, 1493, )(lw, 2224, $t3, 0, 0, 1495, )
Completed 4/12

Clock Cycle 10767:
 Current CPU Blocking $t3
(sw, 1748, 0, 4, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 5/12

Clock Cycle 10768:
 Current CPU Blocking $t3
(sw, 1748, 0, 5, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 6/12

Clock Cycle 10769:
 Current CPU Blocking $t3
(sw, 1748, 0, 6, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 7/12

Clock Cycle 10770:
 Current CPU Blocking $t3
(sw, 1748, 0, 7, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 8/12

Clock Cycle 10771:
 Current CPU Blocking $t3
(sw, 1748, 0, 8, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 9/12

Clock Cycle 10772:
 Current CPU Blocking $t3
(sw, 1748, 0, 9, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 10/12

Clock Cycle 10773:
 Current CPU Blocking $t3
(sw, 1748, 0, 10, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 11/12

Clock Cycle 10774:
 Current CPU Blocking $t3
(sw, 1748, 0, 11, 12, 1492, )(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 12/12
Finished Instruction sw 1748 0 on Line 1492

Clock Cycle 10775:
 Current CPU Blocking $t3
(lw, 2224, $t3, 0, 0, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Started lw 2224 $t3 on Line 1495
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10776:
 Current CPU Blocking $t3
(lw, 2224, $t3, 1, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 2/22

Clock Cycle 10777:
 Current CPU Blocking $t3
(lw, 2224, $t3, 2, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 3/22

Clock Cycle 10778:
 Current CPU Blocking $t3
(lw, 2224, $t3, 3, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 4/22

Clock Cycle 10779:
 Current CPU Blocking $t3
(lw, 2224, $t3, 4, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 5/22

Clock Cycle 10780:
 Current CPU Blocking $t3
(lw, 2224, $t3, 5, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 6/22

Clock Cycle 10781:
 Current CPU Blocking $t3
(lw, 2224, $t3, 6, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 7/22

Clock Cycle 10782:
 Current CPU Blocking $t3
(lw, 2224, $t3, 7, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 8/22

Clock Cycle 10783:
 Current CPU Blocking $t3
(lw, 2224, $t3, 8, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 9/22

Clock Cycle 10784:
 Current CPU Blocking $t3
(lw, 2224, $t3, 9, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 10/22

Clock Cycle 10785:
 Current CPU Blocking $t3
(lw, 2224, $t3, 10, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 11/22

Clock Cycle 10786:
 Current CPU Blocking $t3
(lw, 2224, $t3, 11, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 12/22

Clock Cycle 10787:
 Current CPU Blocking $t3
(lw, 2224, $t3, 12, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 13/22

Clock Cycle 10788:
 Current CPU Blocking $t3
(lw, 2224, $t3, 13, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 14/22

Clock Cycle 10789:
 Current CPU Blocking $t3
(lw, 2224, $t3, 14, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 15/22

Clock Cycle 10790:
 Current CPU Blocking $t3
(lw, 2224, $t3, 15, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 16/22

Clock Cycle 10791:
 Current CPU Blocking $t3
(lw, 2224, $t3, 16, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 17/22

Clock Cycle 10792:
 Current CPU Blocking $t3
(lw, 2224, $t3, 17, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 18/22

Clock Cycle 10793:
 Current CPU Blocking $t3
(lw, 2224, $t3, 18, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 19/22

Clock Cycle 10794:
 Current CPU Blocking $t3
(lw, 2224, $t3, 19, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 20/22

Clock Cycle 10795:
 Current CPU Blocking $t3
(lw, 2224, $t3, 20, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 21/22

Clock Cycle 10796:
 Current CPU Blocking $t3
(lw, 2224, $t3, 21, 22, 1495, )(sw, 3968, 0, 0, 0, 1493, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2224 $t3 on Line 1495

Clock Cycle 10797:
 Current CPU Blocking $t3
(sw, 3968, 0, 0, 0, 1493, )
Started sw 3968 0 on Line 1493
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 988 0 on Line 1496

Clock Cycle 10798:
 Current CPU Blocking 
(sw, 3968, 0, 1, 12, 1493, )(sw, 988, 0, 0, 0, 1496, )
Completed 2/12
DRAM Request(Read) Issued for lw 1652 $t2 on Line 1497

Clock Cycle 10799:
 Current CPU Blocking 
(sw, 3968, 0, 2, 12, 1493, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 3/12
DRAM Request(Read) Issued for lw 2636 $t3 on Line 1498

Clock Cycle 10800:
 Current CPU Blocking 
(sw, 3968, 0, 3, 12, 1493, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2636, $t3, 0, 0, 1498, )
Completed 4/12
DRAM Request(Read) Issued for lw 2248 $t0 on Line 1499

Clock Cycle 10801:
 Current CPU Blocking 
(sw, 3968, 0, 4, 12, 1493, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2636, $t3, 0, 0, 1498, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 5/12

Clock Cycle 10802:
 Current CPU Blocking $t3
(sw, 3968, 0, 5, 12, 1493, )(lw, 2636, $t3, 0, 0, 1498, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 6/12

Clock Cycle 10803:
 Current CPU Blocking $t3
(sw, 3968, 0, 6, 12, 1493, )(lw, 2636, $t3, 0, 0, 1498, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 7/12

Clock Cycle 10804:
 Current CPU Blocking $t3
(sw, 3968, 0, 7, 12, 1493, )(lw, 2636, $t3, 0, 0, 1498, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 8/12

Clock Cycle 10805:
 Current CPU Blocking $t3
(sw, 3968, 0, 8, 12, 1493, )(lw, 2636, $t3, 0, 0, 1498, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 9/12

Clock Cycle 10806:
 Current CPU Blocking $t3
(sw, 3968, 0, 9, 12, 1493, )(lw, 2636, $t3, 0, 0, 1498, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 10/12

Clock Cycle 10807:
 Current CPU Blocking $t3
(sw, 3968, 0, 10, 12, 1493, )(lw, 2636, $t3, 0, 0, 1498, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 11/12

Clock Cycle 10808:
 Current CPU Blocking $t3
(sw, 3968, 0, 11, 12, 1493, )(lw, 2636, $t3, 0, 0, 1498, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )(lw, 2248, $t0, 0, 0, 1499, )
Completed 12/12
Finished Instruction sw 3968 0 on Line 1493

Clock Cycle 10809:
 Current CPU Blocking $t3
(lw, 2636, $t3, 0, 0, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Started lw 2636 $t3 on Line 1498
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10810:
 Current CPU Blocking $t3
(lw, 2636, $t3, 1, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 2/22

Clock Cycle 10811:
 Current CPU Blocking $t3
(lw, 2636, $t3, 2, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 3/22

Clock Cycle 10812:
 Current CPU Blocking $t3
(lw, 2636, $t3, 3, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 4/22

Clock Cycle 10813:
 Current CPU Blocking $t3
(lw, 2636, $t3, 4, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 5/22

Clock Cycle 10814:
 Current CPU Blocking $t3
(lw, 2636, $t3, 5, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 6/22

Clock Cycle 10815:
 Current CPU Blocking $t3
(lw, 2636, $t3, 6, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 7/22

Clock Cycle 10816:
 Current CPU Blocking $t3
(lw, 2636, $t3, 7, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 8/22

Clock Cycle 10817:
 Current CPU Blocking $t3
(lw, 2636, $t3, 8, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 9/22

Clock Cycle 10818:
 Current CPU Blocking $t3
(lw, 2636, $t3, 9, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 10/22

Clock Cycle 10819:
 Current CPU Blocking $t3
(lw, 2636, $t3, 10, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 11/22

Clock Cycle 10820:
 Current CPU Blocking $t3
(lw, 2636, $t3, 11, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 12/22

Clock Cycle 10821:
 Current CPU Blocking $t3
(lw, 2636, $t3, 12, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 13/22

Clock Cycle 10822:
 Current CPU Blocking $t3
(lw, 2636, $t3, 13, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 14/22

Clock Cycle 10823:
 Current CPU Blocking $t3
(lw, 2636, $t3, 14, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 15/22

Clock Cycle 10824:
 Current CPU Blocking $t3
(lw, 2636, $t3, 15, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 16/22

Clock Cycle 10825:
 Current CPU Blocking $t3
(lw, 2636, $t3, 16, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 17/22

Clock Cycle 10826:
 Current CPU Blocking $t3
(lw, 2636, $t3, 17, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 18/22

Clock Cycle 10827:
 Current CPU Blocking $t3
(lw, 2636, $t3, 18, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 19/22

Clock Cycle 10828:
 Current CPU Blocking $t3
(lw, 2636, $t3, 19, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 20/22

Clock Cycle 10829:
 Current CPU Blocking $t3
(lw, 2636, $t3, 20, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 21/22

Clock Cycle 10830:
 Current CPU Blocking $t3
(lw, 2636, $t3, 21, 22, 1498, )(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 22/22
$t3 = 0
Finished Instruction lw 2636 $t3 on Line 1498

Clock Cycle 10831:
 Current CPU Blocking $t3
(lw, 2248, $t0, 0, 0, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Started lw 2248 $t0 on Line 1499
Completed 1/2
addi$t3,$t4,2124
$t3 = 7092

Clock Cycle 10832:
 Current CPU Blocking 
(lw, 2248, $t0, 1, 2, 1499, )(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 2/2
$t0 = 25892
Finished Instruction lw 2248 $t0 on Line 1499
addi$t3,$t1,1564
$t3 = 1564

Clock Cycle 10833:
 Current CPU Blocking 
(sw, 988, 0, 0, 0, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Started sw 988 0 on Line 1496
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 10834:
 Current CPU Blocking $t2
(sw, 988, 0, 1, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 2/12

Clock Cycle 10835:
 Current CPU Blocking $t2
(sw, 988, 0, 2, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 3/12

Clock Cycle 10836:
 Current CPU Blocking $t2
(sw, 988, 0, 3, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 4/12

Clock Cycle 10837:
 Current CPU Blocking $t2
(sw, 988, 0, 4, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 5/12

Clock Cycle 10838:
 Current CPU Blocking $t2
(sw, 988, 0, 5, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 6/12

Clock Cycle 10839:
 Current CPU Blocking $t2
(sw, 988, 0, 6, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 7/12

Clock Cycle 10840:
 Current CPU Blocking $t2
(sw, 988, 0, 7, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 8/12

Clock Cycle 10841:
 Current CPU Blocking $t2
(sw, 988, 0, 8, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 9/12

Clock Cycle 10842:
 Current CPU Blocking $t2
(sw, 988, 0, 9, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 10/12

Clock Cycle 10843:
 Current CPU Blocking $t2
(sw, 988, 0, 10, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 11/12

Clock Cycle 10844:
 Current CPU Blocking $t2
(sw, 988, 0, 11, 12, 1496, )(lw, 1652, $t2, 0, 0, 1497, )
Completed 12/12
Finished Instruction sw 988 0 on Line 1496

Clock Cycle 10845:
 Current CPU Blocking $t2
(lw, 1652, $t2, 0, 0, 1497, )
Started lw 1652 $t2 on Line 1497
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 10846:
 Current CPU Blocking $t2
(lw, 1652, $t2, 1, 22, 1497, )
Completed 2/22

Clock Cycle 10847:
 Current CPU Blocking $t2
(lw, 1652, $t2, 2, 22, 1497, )
Completed 3/22

Clock Cycle 10848:
 Current CPU Blocking $t2
(lw, 1652, $t2, 3, 22, 1497, )
Completed 4/22

Clock Cycle 10849:
 Current CPU Blocking $t2
(lw, 1652, $t2, 4, 22, 1497, )
Completed 5/22

Clock Cycle 10850:
 Current CPU Blocking $t2
(lw, 1652, $t2, 5, 22, 1497, )
Completed 6/22

Clock Cycle 10851:
 Current CPU Blocking $t2
(lw, 1652, $t2, 6, 22, 1497, )
Completed 7/22

Clock Cycle 10852:
 Current CPU Blocking $t2
(lw, 1652, $t2, 7, 22, 1497, )
Completed 8/22

Clock Cycle 10853:
 Current CPU Blocking $t2
(lw, 1652, $t2, 8, 22, 1497, )
Completed 9/22

Clock Cycle 10854:
 Current CPU Blocking $t2
(lw, 1652, $t2, 9, 22, 1497, )
Completed 10/22

Clock Cycle 10855:
 Current CPU Blocking $t2
(lw, 1652, $t2, 10, 22, 1497, )
Completed 11/22

Clock Cycle 10856:
 Current CPU Blocking $t2
(lw, 1652, $t2, 11, 22, 1497, )
Completed 12/22

Clock Cycle 10857:
 Current CPU Blocking $t2
(lw, 1652, $t2, 12, 22, 1497, )
Completed 13/22

Clock Cycle 10858:
 Current CPU Blocking $t2
(lw, 1652, $t2, 13, 22, 1497, )
Completed 14/22

Clock Cycle 10859:
 Current CPU Blocking $t2
(lw, 1652, $t2, 14, 22, 1497, )
Completed 15/22

Clock Cycle 10860:
 Current CPU Blocking $t2
(lw, 1652, $t2, 15, 22, 1497, )
Completed 16/22

Clock Cycle 10861:
 Current CPU Blocking $t2
(lw, 1652, $t2, 16, 22, 1497, )
Completed 17/22

Clock Cycle 10862:
 Current CPU Blocking $t2
(lw, 1652, $t2, 17, 22, 1497, )
Completed 18/22

Clock Cycle 10863:
 Current CPU Blocking $t2
(lw, 1652, $t2, 18, 22, 1497, )
Completed 19/22

Clock Cycle 10864:
 Current CPU Blocking $t2
(lw, 1652, $t2, 19, 22, 1497, )
Completed 20/22

Clock Cycle 10865:
 Current CPU Blocking $t2
(lw, 1652, $t2, 20, 22, 1497, )
Completed 21/22

Clock Cycle 10866:
 Current CPU Blocking $t2
(lw, 1652, $t2, 21, 22, 1497, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1652 $t2 on Line 1497

Clock Cycle 10867:
 Current CPU Blocking $t2

addi$t2,$t3,3312
$t2 = 4876

Clock Cycle 10868:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2612 1564 on Line 1503

Clock Cycle 10869:
 Current CPU Blocking 
(sw, 2612, 1564, 0, 0, 1503, )
Started sw 2612 1564 on Line 1503
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t0,452
$t4 = 26344

Clock Cycle 10870:
 Current CPU Blocking 
(sw, 2612, 1564, 1, 12, 1503, )
Completed 2/12
addi$t3,$t4,1252
$t3 = 27596

Clock Cycle 10871:
 Current CPU Blocking 
(sw, 2612, 1564, 2, 12, 1503, )
Completed 3/12
addi$t0,$t4,396
$t0 = 26740

Clock Cycle 10872:
 Current CPU Blocking 
(sw, 2612, 1564, 3, 12, 1503, )
Completed 4/12
DRAM Request(Write) Issued for sw 1484 26740 on Line 1507

Clock Cycle 10873:
 Current CPU Blocking 
(sw, 2612, 1564, 4, 12, 1503, )(sw, 1484, 26740, 0, 0, 1507, )
Completed 5/12
DRAM Request(Write) Issued for sw 124 4876 on Line 1508

Clock Cycle 10874:
 Current CPU Blocking 
(sw, 2612, 1564, 5, 12, 1503, )(sw, 1484, 26740, 0, 0, 1507, )(sw, 124, 4876, 0, 0, 1508, )
Completed 6/12
DRAM Request(Write) Issued for sw 2132 26740 on Line 1509

Clock Cycle 10875:
 Current CPU Blocking 
(sw, 2612, 1564, 6, 12, 1503, )(sw, 2132, 26740, 0, 0, 1509, )(sw, 1484, 26740, 0, 0, 1507, )(sw, 124, 4876, 0, 0, 1508, )
Completed 7/12
DRAM Request(Read) Issued for lw 1968 $t0 on Line 1510

Clock Cycle 10876:
 Current CPU Blocking 
(sw, 2612, 1564, 7, 12, 1503, )(sw, 2132, 26740, 0, 0, 1509, )(sw, 1484, 26740, 0, 0, 1507, )(sw, 124, 4876, 0, 0, 1508, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 8/12
DRAM Request(Read) Issued for lw 192 $t1 on Line 1511

Clock Cycle 10877:
 Current CPU Blocking 
(sw, 2612, 1564, 8, 12, 1503, )(sw, 2132, 26740, 0, 0, 1509, )(sw, 1484, 26740, 0, 0, 1507, )(sw, 124, 4876, 0, 0, 1508, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 192, $t1, 0, 0, 1511, )
Completed 9/12

Clock Cycle 10878:
 Current CPU Blocking $t1
(sw, 2612, 1564, 9, 12, 1503, )(sw, 2132, 26740, 0, 0, 1509, )(sw, 124, 4876, 0, 0, 1508, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 192, $t1, 0, 0, 1511, )
Completed 10/12

Clock Cycle 10879:
 Current CPU Blocking $t1
(sw, 2612, 1564, 10, 12, 1503, )(sw, 2132, 26740, 0, 0, 1509, )(sw, 124, 4876, 0, 0, 1508, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 192, $t1, 0, 0, 1511, )
Completed 11/12

Clock Cycle 10880:
 Current CPU Blocking $t1
(sw, 2612, 1564, 11, 12, 1503, )(sw, 2132, 26740, 0, 0, 1509, )(sw, 124, 4876, 0, 0, 1508, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 192, $t1, 0, 0, 1511, )
Completed 12/12
Finished Instruction sw 2612 1564 on Line 1503

Clock Cycle 10881:
 Current CPU Blocking $t1
(sw, 2132, 26740, 0, 0, 1509, )(sw, 124, 4876, 0, 0, 1508, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 192, $t1, 0, 0, 1511, )
Started sw 2132 26740 on Line 1509
Completed 1/2

Clock Cycle 10882:
 Current CPU Blocking $t1
(sw, 2132, 26740, 1, 2, 1509, )(sw, 124, 4876, 0, 0, 1508, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 192, $t1, 0, 0, 1511, )
Completed 2/2
Finished Instruction sw 2132 26740 on Line 1509

Clock Cycle 10883:
 Current CPU Blocking $t1
(sw, 124, 4876, 0, 0, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Started sw 124 4876 on Line 1508
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10884:
 Current CPU Blocking $t1
(sw, 124, 4876, 1, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 2/22

Clock Cycle 10885:
 Current CPU Blocking $t1
(sw, 124, 4876, 2, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 3/22

Clock Cycle 10886:
 Current CPU Blocking $t1
(sw, 124, 4876, 3, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 4/22

Clock Cycle 10887:
 Current CPU Blocking $t1
(sw, 124, 4876, 4, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 5/22

Clock Cycle 10888:
 Current CPU Blocking $t1
(sw, 124, 4876, 5, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 6/22

Clock Cycle 10889:
 Current CPU Blocking $t1
(sw, 124, 4876, 6, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 7/22

Clock Cycle 10890:
 Current CPU Blocking $t1
(sw, 124, 4876, 7, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 8/22

Clock Cycle 10891:
 Current CPU Blocking $t1
(sw, 124, 4876, 8, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 9/22

Clock Cycle 10892:
 Current CPU Blocking $t1
(sw, 124, 4876, 9, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 10/22
Memory at 2132 = 26740
Memory at 2612 = 1564

Clock Cycle 10893:
 Current CPU Blocking $t1
(sw, 124, 4876, 10, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 11/22

Clock Cycle 10894:
 Current CPU Blocking $t1
(sw, 124, 4876, 11, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 12/22

Clock Cycle 10895:
 Current CPU Blocking $t1
(sw, 124, 4876, 12, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 13/22

Clock Cycle 10896:
 Current CPU Blocking $t1
(sw, 124, 4876, 13, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 14/22

Clock Cycle 10897:
 Current CPU Blocking $t1
(sw, 124, 4876, 14, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 15/22

Clock Cycle 10898:
 Current CPU Blocking $t1
(sw, 124, 4876, 15, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 16/22

Clock Cycle 10899:
 Current CPU Blocking $t1
(sw, 124, 4876, 16, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 17/22

Clock Cycle 10900:
 Current CPU Blocking $t1
(sw, 124, 4876, 17, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 18/22

Clock Cycle 10901:
 Current CPU Blocking $t1
(sw, 124, 4876, 18, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 19/22

Clock Cycle 10902:
 Current CPU Blocking $t1
(sw, 124, 4876, 19, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 20/22

Clock Cycle 10903:
 Current CPU Blocking $t1
(sw, 124, 4876, 20, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 21/22

Clock Cycle 10904:
 Current CPU Blocking $t1
(sw, 124, 4876, 21, 22, 1508, )(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 22/22
Finished Instruction sw 124 4876 on Line 1508

Clock Cycle 10905:
 Current CPU Blocking $t1
(lw, 192, $t1, 0, 0, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Started lw 192 $t1 on Line 1511
Completed 1/2

Clock Cycle 10906:
 Current CPU Blocking $t1
(lw, 192, $t1, 1, 2, 1511, )(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Completed 2/2
$t1 = 0
Finished Instruction lw 192 $t1 on Line 1511

Clock Cycle 10907:
 Current CPU Blocking $t1
(sw, 1484, 26740, 0, 0, 1507, )(lw, 1968, $t0, 0, 0, 1510, )
Started sw 1484 26740 on Line 1507
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 148 $t1 on Line 1512

Clock Cycle 10908:
 Current CPU Blocking 
(sw, 1484, 26740, 1, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 2/22

Clock Cycle 10909:
 Current CPU Blocking $t1
(sw, 1484, 26740, 2, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 3/22

Clock Cycle 10910:
 Current CPU Blocking $t1
(sw, 1484, 26740, 3, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 4/22

Clock Cycle 10911:
 Current CPU Blocking $t1
(sw, 1484, 26740, 4, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 5/22

Clock Cycle 10912:
 Current CPU Blocking $t1
(sw, 1484, 26740, 5, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 6/22

Clock Cycle 10913:
 Current CPU Blocking $t1
(sw, 1484, 26740, 6, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 7/22

Clock Cycle 10914:
 Current CPU Blocking $t1
(sw, 1484, 26740, 7, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 8/22

Clock Cycle 10915:
 Current CPU Blocking $t1
(sw, 1484, 26740, 8, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 9/22

Clock Cycle 10916:
 Current CPU Blocking $t1
(sw, 1484, 26740, 9, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 10/22
Memory at 124 = 4876

Clock Cycle 10917:
 Current CPU Blocking $t1
(sw, 1484, 26740, 10, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 11/22

Clock Cycle 10918:
 Current CPU Blocking $t1
(sw, 1484, 26740, 11, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 12/22

Clock Cycle 10919:
 Current CPU Blocking $t1
(sw, 1484, 26740, 12, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 13/22

Clock Cycle 10920:
 Current CPU Blocking $t1
(sw, 1484, 26740, 13, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 14/22

Clock Cycle 10921:
 Current CPU Blocking $t1
(sw, 1484, 26740, 14, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 15/22

Clock Cycle 10922:
 Current CPU Blocking $t1
(sw, 1484, 26740, 15, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 16/22

Clock Cycle 10923:
 Current CPU Blocking $t1
(sw, 1484, 26740, 16, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 17/22

Clock Cycle 10924:
 Current CPU Blocking $t1
(sw, 1484, 26740, 17, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 18/22

Clock Cycle 10925:
 Current CPU Blocking $t1
(sw, 1484, 26740, 18, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 19/22

Clock Cycle 10926:
 Current CPU Blocking $t1
(sw, 1484, 26740, 19, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 20/22

Clock Cycle 10927:
 Current CPU Blocking $t1
(sw, 1484, 26740, 20, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 21/22

Clock Cycle 10928:
 Current CPU Blocking $t1
(sw, 1484, 26740, 21, 22, 1507, )(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 22/22
Finished Instruction sw 1484 26740 on Line 1507

Clock Cycle 10929:
 Current CPU Blocking $t1
(lw, 1968, $t0, 0, 0, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Started lw 1968 $t0 on Line 1510
Completed 1/2

Clock Cycle 10930:
 Current CPU Blocking $t1
(lw, 1968, $t0, 1, 2, 1510, )(lw, 148, $t1, 0, 0, 1512, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1968 $t0 on Line 1510

Clock Cycle 10931:
 Current CPU Blocking $t1
(lw, 148, $t1, 0, 0, 1512, )
Started lw 148 $t1 on Line 1512
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 10932:
 Current CPU Blocking $t1
(lw, 148, $t1, 1, 22, 1512, )
Completed 2/22

Clock Cycle 10933:
 Current CPU Blocking $t1
(lw, 148, $t1, 2, 22, 1512, )
Completed 3/22

Clock Cycle 10934:
 Current CPU Blocking $t1
(lw, 148, $t1, 3, 22, 1512, )
Completed 4/22

Clock Cycle 10935:
 Current CPU Blocking $t1
(lw, 148, $t1, 4, 22, 1512, )
Completed 5/22

Clock Cycle 10936:
 Current CPU Blocking $t1
(lw, 148, $t1, 5, 22, 1512, )
Completed 6/22

Clock Cycle 10937:
 Current CPU Blocking $t1
(lw, 148, $t1, 6, 22, 1512, )
Completed 7/22

Clock Cycle 10938:
 Current CPU Blocking $t1
(lw, 148, $t1, 7, 22, 1512, )
Completed 8/22

Clock Cycle 10939:
 Current CPU Blocking $t1
(lw, 148, $t1, 8, 22, 1512, )
Completed 9/22

Clock Cycle 10940:
 Current CPU Blocking $t1
(lw, 148, $t1, 9, 22, 1512, )
Completed 10/22
Memory at 1484 = 26740

Clock Cycle 10941:
 Current CPU Blocking $t1
(lw, 148, $t1, 10, 22, 1512, )
Completed 11/22

Clock Cycle 10942:
 Current CPU Blocking $t1
(lw, 148, $t1, 11, 22, 1512, )
Completed 12/22

Clock Cycle 10943:
 Current CPU Blocking $t1
(lw, 148, $t1, 12, 22, 1512, )
Completed 13/22

Clock Cycle 10944:
 Current CPU Blocking $t1
(lw, 148, $t1, 13, 22, 1512, )
Completed 14/22

Clock Cycle 10945:
 Current CPU Blocking $t1
(lw, 148, $t1, 14, 22, 1512, )
Completed 15/22

Clock Cycle 10946:
 Current CPU Blocking $t1
(lw, 148, $t1, 15, 22, 1512, )
Completed 16/22

Clock Cycle 10947:
 Current CPU Blocking $t1
(lw, 148, $t1, 16, 22, 1512, )
Completed 17/22

Clock Cycle 10948:
 Current CPU Blocking $t1
(lw, 148, $t1, 17, 22, 1512, )
Completed 18/22

Clock Cycle 10949:
 Current CPU Blocking $t1
(lw, 148, $t1, 18, 22, 1512, )
Completed 19/22

Clock Cycle 10950:
 Current CPU Blocking $t1
(lw, 148, $t1, 19, 22, 1512, )
Completed 20/22

Clock Cycle 10951:
 Current CPU Blocking $t1
(lw, 148, $t1, 20, 22, 1512, )
Completed 21/22

Clock Cycle 10952:
 Current CPU Blocking $t1
(lw, 148, $t1, 21, 22, 1512, )
Completed 22/22
$t1 = 0
Finished Instruction lw 148 $t1 on Line 1512

Clock Cycle 10953:
 Current CPU Blocking $t1

DRAM Request(Read) Issued for lw 320 $t1 on Line 1513

Clock Cycle 10954:
 Current CPU Blocking 
(lw, 320, $t1, 0, 0, 1513, )
Started lw 320 $t1 on Line 1513
Completed 1/2
addi$t0,$t2,2840
$t0 = 7716

Clock Cycle 10955:
 Current CPU Blocking 
(lw, 320, $t1, 1, 2, 1513, )
Completed 2/2
$t1 = 2680
Finished Instruction lw 320 $t1 on Line 1513
DRAM Request(Write) Issued for sw 3660 4876 on Line 1515

Clock Cycle 10956:
 Current CPU Blocking 
(sw, 3660, 4876, 0, 0, 1515, )
Started sw 3660 4876 on Line 1515
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t1,$t1,44
$t1 = 2724

Clock Cycle 10957:
 Current CPU Blocking 
(sw, 3660, 4876, 1, 12, 1515, )
Completed 2/12
addi$t4,$t0,2468
$t4 = 10184

Clock Cycle 10958:
 Current CPU Blocking 
(sw, 3660, 4876, 2, 12, 1515, )
Completed 3/12
DRAM Request(Write) Issued for sw 3128 10184 on Line 1518

Clock Cycle 10959:
 Current CPU Blocking 
(sw, 3660, 4876, 3, 12, 1515, )(sw, 3128, 10184, 0, 0, 1518, )
Completed 4/12
addi$t2,$t4,2952
$t2 = 13136

Clock Cycle 10960:
 Current CPU Blocking 
(sw, 3660, 4876, 4, 12, 1515, )(sw, 3128, 10184, 0, 0, 1518, )
Completed 5/12
addi$t2,$t3,3764
$t2 = 31360

Clock Cycle 10961:
 Current CPU Blocking 
(sw, 3660, 4876, 5, 12, 1515, )(sw, 3128, 10184, 0, 0, 1518, )
Completed 6/12
DRAM Request(Write) Issued for sw 1188 10184 on Line 1521

Clock Cycle 10962:
 Current CPU Blocking 
(sw, 3660, 4876, 6, 12, 1515, )(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Completed 7/12
DRAM Request(Read) Issued for lw 3400 $t0 on Line 1522

Clock Cycle 10963:
 Current CPU Blocking 
(sw, 3660, 4876, 7, 12, 1515, )(sw, 3128, 10184, 0, 0, 1518, )(lw, 3400, $t0, 0, 0, 1522, )(sw, 1188, 10184, 0, 0, 1521, )
Completed 8/12

Clock Cycle 10964:
 Current CPU Blocking $t0
(sw, 3660, 4876, 8, 12, 1515, )(lw, 3400, $t0, 0, 0, 1522, )(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Completed 9/12

Clock Cycle 10965:
 Current CPU Blocking $t0
(sw, 3660, 4876, 9, 12, 1515, )(lw, 3400, $t0, 0, 0, 1522, )(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Completed 10/12

Clock Cycle 10966:
 Current CPU Blocking $t0
(sw, 3660, 4876, 10, 12, 1515, )(lw, 3400, $t0, 0, 0, 1522, )(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Completed 11/12

Clock Cycle 10967:
 Current CPU Blocking $t0
(sw, 3660, 4876, 11, 12, 1515, )(lw, 3400, $t0, 0, 0, 1522, )(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Completed 12/12
Finished Instruction sw 3660 4876 on Line 1515

Clock Cycle 10968:
 Current CPU Blocking $t0
(lw, 3400, $t0, 0, 0, 1522, )(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Started lw 3400 $t0 on Line 1522
Completed 1/2

Clock Cycle 10969:
 Current CPU Blocking $t0
(lw, 3400, $t0, 1, 2, 1522, )(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Completed 2/2
$t0 = 2384
Finished Instruction lw 3400 $t0 on Line 1522

Clock Cycle 10970:
 Current CPU Blocking $t0
(sw, 3128, 10184, 0, 0, 1518, )(sw, 1188, 10184, 0, 0, 1521, )
Started sw 3128 10184 on Line 1518
Completed 1/2
DRAM Request(Read) Issued for lw 1684 $t0 on Line 1523

Clock Cycle 10971:
 Current CPU Blocking 
(sw, 3128, 10184, 1, 2, 1518, )(sw, 1188, 10184, 0, 0, 1521, )(lw, 1684, $t0, 0, 0, 1523, )
Completed 2/2
Finished Instruction sw 3128 10184 on Line 1518
DRAM Request(Read) Issued for lw 2536 $t2 on Line 1524

Clock Cycle 10972:
 Current CPU Blocking 
(sw, 1188, 10184, 0, 0, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )
Started sw 1188 10184 on Line 1521
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 348 10184 on Line 1525

Clock Cycle 10973:
 Current CPU Blocking 
(sw, 1188, 10184, 1, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 2/22

Clock Cycle 10974:
 Current CPU Blocking $t2
(sw, 1188, 10184, 2, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 3/22

Clock Cycle 10975:
 Current CPU Blocking $t2
(sw, 1188, 10184, 3, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 4/22

Clock Cycle 10976:
 Current CPU Blocking $t2
(sw, 1188, 10184, 4, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 5/22

Clock Cycle 10977:
 Current CPU Blocking $t2
(sw, 1188, 10184, 5, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 6/22

Clock Cycle 10978:
 Current CPU Blocking $t2
(sw, 1188, 10184, 6, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 7/22

Clock Cycle 10979:
 Current CPU Blocking $t2
(sw, 1188, 10184, 7, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 8/22

Clock Cycle 10980:
 Current CPU Blocking $t2
(sw, 1188, 10184, 8, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 9/22

Clock Cycle 10981:
 Current CPU Blocking $t2
(sw, 1188, 10184, 9, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 10/22
Memory at 3128 = 10184
Memory at 3660 = 4876

Clock Cycle 10982:
 Current CPU Blocking $t2
(sw, 1188, 10184, 10, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 11/22

Clock Cycle 10983:
 Current CPU Blocking $t2
(sw, 1188, 10184, 11, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 12/22

Clock Cycle 10984:
 Current CPU Blocking $t2
(sw, 1188, 10184, 12, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 13/22

Clock Cycle 10985:
 Current CPU Blocking $t2
(sw, 1188, 10184, 13, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 14/22

Clock Cycle 10986:
 Current CPU Blocking $t2
(sw, 1188, 10184, 14, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 15/22

Clock Cycle 10987:
 Current CPU Blocking $t2
(sw, 1188, 10184, 15, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 16/22

Clock Cycle 10988:
 Current CPU Blocking $t2
(sw, 1188, 10184, 16, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 17/22

Clock Cycle 10989:
 Current CPU Blocking $t2
(sw, 1188, 10184, 17, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 18/22

Clock Cycle 10990:
 Current CPU Blocking $t2
(sw, 1188, 10184, 18, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 19/22

Clock Cycle 10991:
 Current CPU Blocking $t2
(sw, 1188, 10184, 19, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 20/22

Clock Cycle 10992:
 Current CPU Blocking $t2
(sw, 1188, 10184, 20, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 21/22

Clock Cycle 10993:
 Current CPU Blocking $t2
(sw, 1188, 10184, 21, 22, 1521, )(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 22/22
Finished Instruction sw 1188 10184 on Line 1521

Clock Cycle 10994:
 Current CPU Blocking $t2
(lw, 1684, $t0, 0, 0, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Started lw 1684 $t0 on Line 1523
Completed 1/2

Clock Cycle 10995:
 Current CPU Blocking $t2
(lw, 1684, $t0, 1, 2, 1523, )(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 2/2
$t0 = 0
Finished Instruction lw 1684 $t0 on Line 1523

Clock Cycle 10996:
 Current CPU Blocking $t2
(lw, 2536, $t2, 0, 0, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Started lw 2536 $t2 on Line 1524
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 10997:
 Current CPU Blocking $t2
(lw, 2536, $t2, 1, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 2/22

Clock Cycle 10998:
 Current CPU Blocking $t2
(lw, 2536, $t2, 2, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 3/22

Clock Cycle 10999:
 Current CPU Blocking $t2
(lw, 2536, $t2, 3, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 4/22

Clock Cycle 11000:
 Current CPU Blocking $t2
(lw, 2536, $t2, 4, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 5/22

Clock Cycle 11001:
 Current CPU Blocking $t2
(lw, 2536, $t2, 5, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 6/22

Clock Cycle 11002:
 Current CPU Blocking $t2
(lw, 2536, $t2, 6, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 7/22

Clock Cycle 11003:
 Current CPU Blocking $t2
(lw, 2536, $t2, 7, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 8/22

Clock Cycle 11004:
 Current CPU Blocking $t2
(lw, 2536, $t2, 8, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 9/22

Clock Cycle 11005:
 Current CPU Blocking $t2
(lw, 2536, $t2, 9, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 10/22
Memory at 1188 = 10184

Clock Cycle 11006:
 Current CPU Blocking $t2
(lw, 2536, $t2, 10, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 11/22

Clock Cycle 11007:
 Current CPU Blocking $t2
(lw, 2536, $t2, 11, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 12/22

Clock Cycle 11008:
 Current CPU Blocking $t2
(lw, 2536, $t2, 12, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 13/22

Clock Cycle 11009:
 Current CPU Blocking $t2
(lw, 2536, $t2, 13, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 14/22

Clock Cycle 11010:
 Current CPU Blocking $t2
(lw, 2536, $t2, 14, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 15/22

Clock Cycle 11011:
 Current CPU Blocking $t2
(lw, 2536, $t2, 15, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 16/22

Clock Cycle 11012:
 Current CPU Blocking $t2
(lw, 2536, $t2, 16, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 17/22

Clock Cycle 11013:
 Current CPU Blocking $t2
(lw, 2536, $t2, 17, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 18/22

Clock Cycle 11014:
 Current CPU Blocking $t2
(lw, 2536, $t2, 18, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 19/22

Clock Cycle 11015:
 Current CPU Blocking $t2
(lw, 2536, $t2, 19, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 20/22

Clock Cycle 11016:
 Current CPU Blocking $t2
(lw, 2536, $t2, 20, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 21/22

Clock Cycle 11017:
 Current CPU Blocking $t2
(lw, 2536, $t2, 21, 22, 1524, )(sw, 348, 10184, 0, 0, 1525, )
Completed 22/22
$t2 = 0
Finished Instruction lw 2536 $t2 on Line 1524

Clock Cycle 11018:
 Current CPU Blocking $t2
(sw, 348, 10184, 0, 0, 1525, )
Started sw 348 10184 on Line 1525
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t1,$t2,288
$t1 = 288

Clock Cycle 11019:
 Current CPU Blocking 
(sw, 348, 10184, 1, 12, 1525, )
Completed 2/12
addi$t3,$t3,3444
$t3 = 31040

Clock Cycle 11020:
 Current CPU Blocking 
(sw, 348, 10184, 2, 12, 1525, )
Completed 3/12
DRAM Request(Read) Issued for lw 1492 $t2 on Line 1528

Clock Cycle 11021:
 Current CPU Blocking 
(sw, 348, 10184, 3, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 4/12

Clock Cycle 11022:
 Current CPU Blocking $t2
(sw, 348, 10184, 4, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 5/12

Clock Cycle 11023:
 Current CPU Blocking $t2
(sw, 348, 10184, 5, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 6/12

Clock Cycle 11024:
 Current CPU Blocking $t2
(sw, 348, 10184, 6, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 7/12

Clock Cycle 11025:
 Current CPU Blocking $t2
(sw, 348, 10184, 7, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 8/12

Clock Cycle 11026:
 Current CPU Blocking $t2
(sw, 348, 10184, 8, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 9/12

Clock Cycle 11027:
 Current CPU Blocking $t2
(sw, 348, 10184, 9, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 10/12

Clock Cycle 11028:
 Current CPU Blocking $t2
(sw, 348, 10184, 10, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 11/12

Clock Cycle 11029:
 Current CPU Blocking $t2
(sw, 348, 10184, 11, 12, 1525, )(lw, 1492, $t2, 0, 0, 1528, )
Completed 12/12
Finished Instruction sw 348 10184 on Line 1525

Clock Cycle 11030:
 Current CPU Blocking $t2
(lw, 1492, $t2, 0, 0, 1528, )
Started lw 1492 $t2 on Line 1528
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11031:
 Current CPU Blocking $t2
(lw, 1492, $t2, 1, 22, 1528, )
Completed 2/22

Clock Cycle 11032:
 Current CPU Blocking $t2
(lw, 1492, $t2, 2, 22, 1528, )
Completed 3/22

Clock Cycle 11033:
 Current CPU Blocking $t2
(lw, 1492, $t2, 3, 22, 1528, )
Completed 4/22

Clock Cycle 11034:
 Current CPU Blocking $t2
(lw, 1492, $t2, 4, 22, 1528, )
Completed 5/22

Clock Cycle 11035:
 Current CPU Blocking $t2
(lw, 1492, $t2, 5, 22, 1528, )
Completed 6/22

Clock Cycle 11036:
 Current CPU Blocking $t2
(lw, 1492, $t2, 6, 22, 1528, )
Completed 7/22

Clock Cycle 11037:
 Current CPU Blocking $t2
(lw, 1492, $t2, 7, 22, 1528, )
Completed 8/22

Clock Cycle 11038:
 Current CPU Blocking $t2
(lw, 1492, $t2, 8, 22, 1528, )
Completed 9/22

Clock Cycle 11039:
 Current CPU Blocking $t2
(lw, 1492, $t2, 9, 22, 1528, )
Completed 10/22
Memory at 348 = 10184

Clock Cycle 11040:
 Current CPU Blocking $t2
(lw, 1492, $t2, 10, 22, 1528, )
Completed 11/22

Clock Cycle 11041:
 Current CPU Blocking $t2
(lw, 1492, $t2, 11, 22, 1528, )
Completed 12/22

Clock Cycle 11042:
 Current CPU Blocking $t2
(lw, 1492, $t2, 12, 22, 1528, )
Completed 13/22

Clock Cycle 11043:
 Current CPU Blocking $t2
(lw, 1492, $t2, 13, 22, 1528, )
Completed 14/22

Clock Cycle 11044:
 Current CPU Blocking $t2
(lw, 1492, $t2, 14, 22, 1528, )
Completed 15/22

Clock Cycle 11045:
 Current CPU Blocking $t2
(lw, 1492, $t2, 15, 22, 1528, )
Completed 16/22

Clock Cycle 11046:
 Current CPU Blocking $t2
(lw, 1492, $t2, 16, 22, 1528, )
Completed 17/22

Clock Cycle 11047:
 Current CPU Blocking $t2
(lw, 1492, $t2, 17, 22, 1528, )
Completed 18/22

Clock Cycle 11048:
 Current CPU Blocking $t2
(lw, 1492, $t2, 18, 22, 1528, )
Completed 19/22

Clock Cycle 11049:
 Current CPU Blocking $t2
(lw, 1492, $t2, 19, 22, 1528, )
Completed 20/22

Clock Cycle 11050:
 Current CPU Blocking $t2
(lw, 1492, $t2, 20, 22, 1528, )
Completed 21/22

Clock Cycle 11051:
 Current CPU Blocking $t2
(lw, 1492, $t2, 21, 22, 1528, )
Completed 22/22
$t2 = 1636
Finished Instruction lw 1492 $t2 on Line 1528

Clock Cycle 11052:
 Current CPU Blocking $t2

DRAM Request(Read) Issued for lw 3196 $t2 on Line 1529

Clock Cycle 11053:
 Current CPU Blocking 
(lw, 3196, $t2, 0, 0, 1529, )
Started lw 3196 $t2 on Line 1529
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1892 10184 on Line 1530

Clock Cycle 11054:
 Current CPU Blocking 
(lw, 3196, $t2, 1, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )
Completed 2/12
addi$t4,$t4,740
$t4 = 10924

Clock Cycle 11055:
 Current CPU Blocking 
(lw, 3196, $t2, 2, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )
Completed 3/12
DRAM Request(Write) Issued for sw 592 10924 on Line 1532

Clock Cycle 11056:
 Current CPU Blocking 
(lw, 3196, $t2, 3, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 4/12

Clock Cycle 11057:
 Current CPU Blocking $t2
(lw, 3196, $t2, 4, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 5/12

Clock Cycle 11058:
 Current CPU Blocking $t2
(lw, 3196, $t2, 5, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 6/12

Clock Cycle 11059:
 Current CPU Blocking $t2
(lw, 3196, $t2, 6, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 7/12

Clock Cycle 11060:
 Current CPU Blocking $t2
(lw, 3196, $t2, 7, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 8/12

Clock Cycle 11061:
 Current CPU Blocking $t2
(lw, 3196, $t2, 8, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 9/12

Clock Cycle 11062:
 Current CPU Blocking $t2
(lw, 3196, $t2, 9, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 10/12

Clock Cycle 11063:
 Current CPU Blocking $t2
(lw, 3196, $t2, 10, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 11/12

Clock Cycle 11064:
 Current CPU Blocking $t2
(lw, 3196, $t2, 11, 12, 1529, )(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Completed 12/12
$t2 = 0
Finished Instruction lw 3196 $t2 on Line 1529

Clock Cycle 11065:
 Current CPU Blocking $t2
(sw, 1892, 10184, 0, 0, 1530, )(sw, 592, 10924, 0, 0, 1532, )
Started sw 1892 10184 on Line 1530
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3656 0 on Line 1533

Clock Cycle 11066:
 Current CPU Blocking 
(sw, 1892, 10184, 1, 12, 1530, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 2/12
DRAM Request(Write) Issued for sw 1168 288 on Line 1534

Clock Cycle 11067:
 Current CPU Blocking 
(sw, 1892, 10184, 2, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 3/12
DRAM Request(Read) Issued for lw 2468 $t4 on Line 1535

Clock Cycle 11068:
 Current CPU Blocking 
(sw, 1892, 10184, 3, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 2468, $t4, 0, 0, 1535, )
Completed 4/12
addi$t1,$t1,1904
$t1 = 2192

Clock Cycle 11069:
 Current CPU Blocking 
(sw, 1892, 10184, 4, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 2468, $t4, 0, 0, 1535, )
Completed 5/12

Clock Cycle 11070:
 Current CPU Blocking $t4
(sw, 1892, 10184, 5, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 6/12

Clock Cycle 11071:
 Current CPU Blocking $t4
(sw, 1892, 10184, 6, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 7/12

Clock Cycle 11072:
 Current CPU Blocking $t4
(sw, 1892, 10184, 7, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 8/12

Clock Cycle 11073:
 Current CPU Blocking $t4
(sw, 1892, 10184, 8, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 9/12

Clock Cycle 11074:
 Current CPU Blocking $t4
(sw, 1892, 10184, 9, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 10/12

Clock Cycle 11075:
 Current CPU Blocking $t4
(sw, 1892, 10184, 10, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 11/12

Clock Cycle 11076:
 Current CPU Blocking $t4
(sw, 1892, 10184, 11, 12, 1530, )(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 12/12
Finished Instruction sw 1892 10184 on Line 1530

Clock Cycle 11077:
 Current CPU Blocking $t4
(sw, 1168, 288, 0, 0, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Started sw 1168 288 on Line 1534
Completed 1/2

Clock Cycle 11078:
 Current CPU Blocking $t4
(sw, 1168, 288, 1, 2, 1534, )(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 2/2
Finished Instruction sw 1168 288 on Line 1534

Clock Cycle 11079:
 Current CPU Blocking $t4
(lw, 2468, $t4, 0, 0, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Started lw 2468 $t4 on Line 1535
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11080:
 Current CPU Blocking $t4
(lw, 2468, $t4, 1, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 2/22

Clock Cycle 11081:
 Current CPU Blocking $t4
(lw, 2468, $t4, 2, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 3/22

Clock Cycle 11082:
 Current CPU Blocking $t4
(lw, 2468, $t4, 3, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 4/22

Clock Cycle 11083:
 Current CPU Blocking $t4
(lw, 2468, $t4, 4, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 5/22

Clock Cycle 11084:
 Current CPU Blocking $t4
(lw, 2468, $t4, 5, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 6/22

Clock Cycle 11085:
 Current CPU Blocking $t4
(lw, 2468, $t4, 6, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 7/22

Clock Cycle 11086:
 Current CPU Blocking $t4
(lw, 2468, $t4, 7, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 8/22

Clock Cycle 11087:
 Current CPU Blocking $t4
(lw, 2468, $t4, 8, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 9/22

Clock Cycle 11088:
 Current CPU Blocking $t4
(lw, 2468, $t4, 9, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 10/22
Memory at 1168 = 288
Memory at 1892 = 10184

Clock Cycle 11089:
 Current CPU Blocking $t4
(lw, 2468, $t4, 10, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 11/22

Clock Cycle 11090:
 Current CPU Blocking $t4
(lw, 2468, $t4, 11, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 12/22

Clock Cycle 11091:
 Current CPU Blocking $t4
(lw, 2468, $t4, 12, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 13/22

Clock Cycle 11092:
 Current CPU Blocking $t4
(lw, 2468, $t4, 13, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 14/22

Clock Cycle 11093:
 Current CPU Blocking $t4
(lw, 2468, $t4, 14, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 15/22

Clock Cycle 11094:
 Current CPU Blocking $t4
(lw, 2468, $t4, 15, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 16/22

Clock Cycle 11095:
 Current CPU Blocking $t4
(lw, 2468, $t4, 16, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 17/22

Clock Cycle 11096:
 Current CPU Blocking $t4
(lw, 2468, $t4, 17, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 18/22

Clock Cycle 11097:
 Current CPU Blocking $t4
(lw, 2468, $t4, 18, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 19/22

Clock Cycle 11098:
 Current CPU Blocking $t4
(lw, 2468, $t4, 19, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 20/22

Clock Cycle 11099:
 Current CPU Blocking $t4
(lw, 2468, $t4, 20, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 21/22

Clock Cycle 11100:
 Current CPU Blocking $t4
(lw, 2468, $t4, 21, 22, 1535, )(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Completed 22/22
$t4 = 0
Finished Instruction lw 2468 $t4 on Line 1535

Clock Cycle 11101:
 Current CPU Blocking $t4
(sw, 592, 10924, 0, 0, 1532, )(sw, 3656, 0, 0, 0, 1533, )
Started sw 592 10924 on Line 1532
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3752 $t4 on Line 1537

Clock Cycle 11102:
 Current CPU Blocking 
(sw, 592, 10924, 1, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )
Completed 2/12
DRAM Request(Write) Issued for sw 2844 0 on Line 1538

Clock Cycle 11103:
 Current CPU Blocking 
(sw, 592, 10924, 2, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 3/12

Clock Cycle 11104:
 Current CPU Blocking $t4
(sw, 592, 10924, 3, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 4/12

Clock Cycle 11105:
 Current CPU Blocking $t4
(sw, 592, 10924, 4, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 5/12

Clock Cycle 11106:
 Current CPU Blocking $t4
(sw, 592, 10924, 5, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 6/12

Clock Cycle 11107:
 Current CPU Blocking $t4
(sw, 592, 10924, 6, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 7/12

Clock Cycle 11108:
 Current CPU Blocking $t4
(sw, 592, 10924, 7, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 8/12

Clock Cycle 11109:
 Current CPU Blocking $t4
(sw, 592, 10924, 8, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 9/12

Clock Cycle 11110:
 Current CPU Blocking $t4
(sw, 592, 10924, 9, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 10/12

Clock Cycle 11111:
 Current CPU Blocking $t4
(sw, 592, 10924, 10, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 11/12

Clock Cycle 11112:
 Current CPU Blocking $t4
(sw, 592, 10924, 11, 12, 1532, )(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 12/12
Finished Instruction sw 592 10924 on Line 1532

Clock Cycle 11113:
 Current CPU Blocking $t4
(sw, 3656, 0, 0, 0, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Started sw 3656 0 on Line 1533
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11114:
 Current CPU Blocking $t4
(sw, 3656, 0, 1, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 2/22

Clock Cycle 11115:
 Current CPU Blocking $t4
(sw, 3656, 0, 2, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 3/22

Clock Cycle 11116:
 Current CPU Blocking $t4
(sw, 3656, 0, 3, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 4/22

Clock Cycle 11117:
 Current CPU Blocking $t4
(sw, 3656, 0, 4, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 5/22

Clock Cycle 11118:
 Current CPU Blocking $t4
(sw, 3656, 0, 5, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 6/22

Clock Cycle 11119:
 Current CPU Blocking $t4
(sw, 3656, 0, 6, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 7/22

Clock Cycle 11120:
 Current CPU Blocking $t4
(sw, 3656, 0, 7, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 8/22

Clock Cycle 11121:
 Current CPU Blocking $t4
(sw, 3656, 0, 8, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 9/22

Clock Cycle 11122:
 Current CPU Blocking $t4
(sw, 3656, 0, 9, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 10/22
Memory at 592 = 10924

Clock Cycle 11123:
 Current CPU Blocking $t4
(sw, 3656, 0, 10, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 11/22

Clock Cycle 11124:
 Current CPU Blocking $t4
(sw, 3656, 0, 11, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 12/22

Clock Cycle 11125:
 Current CPU Blocking $t4
(sw, 3656, 0, 12, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 13/22

Clock Cycle 11126:
 Current CPU Blocking $t4
(sw, 3656, 0, 13, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 14/22

Clock Cycle 11127:
 Current CPU Blocking $t4
(sw, 3656, 0, 14, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 15/22

Clock Cycle 11128:
 Current CPU Blocking $t4
(sw, 3656, 0, 15, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 16/22

Clock Cycle 11129:
 Current CPU Blocking $t4
(sw, 3656, 0, 16, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 17/22

Clock Cycle 11130:
 Current CPU Blocking $t4
(sw, 3656, 0, 17, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 18/22

Clock Cycle 11131:
 Current CPU Blocking $t4
(sw, 3656, 0, 18, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 19/22

Clock Cycle 11132:
 Current CPU Blocking $t4
(sw, 3656, 0, 19, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 20/22

Clock Cycle 11133:
 Current CPU Blocking $t4
(sw, 3656, 0, 20, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 21/22

Clock Cycle 11134:
 Current CPU Blocking $t4
(sw, 3656, 0, 21, 22, 1533, )(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 22/22
Finished Instruction sw 3656 0 on Line 1533

Clock Cycle 11135:
 Current CPU Blocking $t4
(lw, 3752, $t4, 0, 0, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Started lw 3752 $t4 on Line 1537
Completed 1/2

Clock Cycle 11136:
 Current CPU Blocking $t4
(lw, 3752, $t4, 1, 2, 1537, )(sw, 2844, 0, 0, 0, 1538, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3752 $t4 on Line 1537

Clock Cycle 11137:
 Current CPU Blocking $t4
(sw, 2844, 0, 0, 0, 1538, )
Started sw 2844 0 on Line 1538
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t4,$t4,1892
$t4 = 1892

Clock Cycle 11138:
 Current CPU Blocking 
(sw, 2844, 0, 1, 22, 1538, )
Completed 2/22
addi$t1,$t0,336
$t1 = 336

Clock Cycle 11139:
 Current CPU Blocking 
(sw, 2844, 0, 2, 22, 1538, )
Completed 3/22
addi$t0,$t1,2760
$t0 = 3096

Clock Cycle 11140:
 Current CPU Blocking 
(sw, 2844, 0, 3, 22, 1538, )
Completed 4/22
addi$t2,$t2,704
$t2 = 704

Clock Cycle 11141:
 Current CPU Blocking 
(sw, 2844, 0, 4, 22, 1538, )
Completed 5/22
addi$t2,$t4,3000
$t2 = 4892

Clock Cycle 11142:
 Current CPU Blocking 
(sw, 2844, 0, 5, 22, 1538, )
Completed 6/22
addi$t4,$t1,156
$t4 = 492

Clock Cycle 11143:
 Current CPU Blocking 
(sw, 2844, 0, 6, 22, 1538, )
Completed 7/22
DRAM Request(Read) Issued for lw 1780 $t2 on Line 1545

Clock Cycle 11144:
 Current CPU Blocking 
(sw, 2844, 0, 7, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )
Completed 8/22
DRAM Request(Write) Issued for sw 1828 492 on Line 1546

Clock Cycle 11145:
 Current CPU Blocking 
(sw, 2844, 0, 8, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )
Completed 9/22
DRAM Request(Write) Issued for sw 520 3096 on Line 1547

Clock Cycle 11146:
 Current CPU Blocking 
(sw, 2844, 0, 9, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 10/22

Clock Cycle 11147:
 Current CPU Blocking $t2
(sw, 2844, 0, 10, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 11/22

Clock Cycle 11148:
 Current CPU Blocking $t2
(sw, 2844, 0, 11, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 12/22

Clock Cycle 11149:
 Current CPU Blocking $t2
(sw, 2844, 0, 12, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 13/22

Clock Cycle 11150:
 Current CPU Blocking $t2
(sw, 2844, 0, 13, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 14/22

Clock Cycle 11151:
 Current CPU Blocking $t2
(sw, 2844, 0, 14, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 15/22

Clock Cycle 11152:
 Current CPU Blocking $t2
(sw, 2844, 0, 15, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 16/22

Clock Cycle 11153:
 Current CPU Blocking $t2
(sw, 2844, 0, 16, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 17/22

Clock Cycle 11154:
 Current CPU Blocking $t2
(sw, 2844, 0, 17, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 18/22

Clock Cycle 11155:
 Current CPU Blocking $t2
(sw, 2844, 0, 18, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 19/22

Clock Cycle 11156:
 Current CPU Blocking $t2
(sw, 2844, 0, 19, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 20/22

Clock Cycle 11157:
 Current CPU Blocking $t2
(sw, 2844, 0, 20, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 21/22

Clock Cycle 11158:
 Current CPU Blocking $t2
(sw, 2844, 0, 21, 22, 1538, )(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 22/22
Finished Instruction sw 2844 0 on Line 1538

Clock Cycle 11159:
 Current CPU Blocking $t2
(lw, 1780, $t2, 0, 0, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Started lw 1780 $t2 on Line 1545
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11160:
 Current CPU Blocking $t2
(lw, 1780, $t2, 1, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 2/22

Clock Cycle 11161:
 Current CPU Blocking $t2
(lw, 1780, $t2, 2, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 3/22

Clock Cycle 11162:
 Current CPU Blocking $t2
(lw, 1780, $t2, 3, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 4/22

Clock Cycle 11163:
 Current CPU Blocking $t2
(lw, 1780, $t2, 4, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 5/22

Clock Cycle 11164:
 Current CPU Blocking $t2
(lw, 1780, $t2, 5, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 6/22

Clock Cycle 11165:
 Current CPU Blocking $t2
(lw, 1780, $t2, 6, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 7/22

Clock Cycle 11166:
 Current CPU Blocking $t2
(lw, 1780, $t2, 7, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 8/22

Clock Cycle 11167:
 Current CPU Blocking $t2
(lw, 1780, $t2, 8, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 9/22

Clock Cycle 11168:
 Current CPU Blocking $t2
(lw, 1780, $t2, 9, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 10/22

Clock Cycle 11169:
 Current CPU Blocking $t2
(lw, 1780, $t2, 10, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 11/22

Clock Cycle 11170:
 Current CPU Blocking $t2
(lw, 1780, $t2, 11, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 12/22

Clock Cycle 11171:
 Current CPU Blocking $t2
(lw, 1780, $t2, 12, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 13/22

Clock Cycle 11172:
 Current CPU Blocking $t2
(lw, 1780, $t2, 13, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 14/22

Clock Cycle 11173:
 Current CPU Blocking $t2
(lw, 1780, $t2, 14, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 15/22

Clock Cycle 11174:
 Current CPU Blocking $t2
(lw, 1780, $t2, 15, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 16/22

Clock Cycle 11175:
 Current CPU Blocking $t2
(lw, 1780, $t2, 16, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 17/22

Clock Cycle 11176:
 Current CPU Blocking $t2
(lw, 1780, $t2, 17, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 18/22

Clock Cycle 11177:
 Current CPU Blocking $t2
(lw, 1780, $t2, 18, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 19/22

Clock Cycle 11178:
 Current CPU Blocking $t2
(lw, 1780, $t2, 19, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 20/22

Clock Cycle 11179:
 Current CPU Blocking $t2
(lw, 1780, $t2, 20, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 21/22

Clock Cycle 11180:
 Current CPU Blocking $t2
(lw, 1780, $t2, 21, 22, 1545, )(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Completed 22/22
$t2 = 3724
Finished Instruction lw 1780 $t2 on Line 1545

Clock Cycle 11181:
 Current CPU Blocking $t2
(sw, 1828, 492, 0, 0, 1546, )(sw, 520, 3096, 0, 0, 1547, )
Started sw 1828 492 on Line 1546
Completed 1/2
DRAM Request(Read) Issued for lw 3356 $t2 on Line 1548

Clock Cycle 11182:
 Current CPU Blocking 
(sw, 1828, 492, 1, 2, 1546, )(sw, 520, 3096, 0, 0, 1547, )(lw, 3356, $t2, 0, 0, 1548, )
Completed 2/2
Finished Instruction sw 1828 492 on Line 1546
addi$t0,$t3,720
$t0 = 31760

Clock Cycle 11183:
 Current CPU Blocking 
(sw, 520, 3096, 0, 0, 1547, )(lw, 3356, $t2, 0, 0, 1548, )
Started sw 520 3096 on Line 1547
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1476 492 on Line 1550

Clock Cycle 11184:
 Current CPU Blocking 
(sw, 520, 3096, 1, 22, 1547, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 2/22
DRAM Request(Read) Issued for lw 936 $t4 on Line 1551

Clock Cycle 11185:
 Current CPU Blocking 
(sw, 520, 3096, 2, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 3/22

Clock Cycle 11186:
 Current CPU Blocking $t4
(sw, 520, 3096, 3, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 4/22

Clock Cycle 11187:
 Current CPU Blocking $t4
(sw, 520, 3096, 4, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 5/22

Clock Cycle 11188:
 Current CPU Blocking $t4
(sw, 520, 3096, 5, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 6/22

Clock Cycle 11189:
 Current CPU Blocking $t4
(sw, 520, 3096, 6, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 7/22

Clock Cycle 11190:
 Current CPU Blocking $t4
(sw, 520, 3096, 7, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 8/22

Clock Cycle 11191:
 Current CPU Blocking $t4
(sw, 520, 3096, 8, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 9/22

Clock Cycle 11192:
 Current CPU Blocking $t4
(sw, 520, 3096, 9, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 10/22
Memory at 1828 = 492

Clock Cycle 11193:
 Current CPU Blocking $t4
(sw, 520, 3096, 10, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 11/22

Clock Cycle 11194:
 Current CPU Blocking $t4
(sw, 520, 3096, 11, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 12/22

Clock Cycle 11195:
 Current CPU Blocking $t4
(sw, 520, 3096, 12, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 13/22

Clock Cycle 11196:
 Current CPU Blocking $t4
(sw, 520, 3096, 13, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 14/22

Clock Cycle 11197:
 Current CPU Blocking $t4
(sw, 520, 3096, 14, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 15/22

Clock Cycle 11198:
 Current CPU Blocking $t4
(sw, 520, 3096, 15, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 16/22

Clock Cycle 11199:
 Current CPU Blocking $t4
(sw, 520, 3096, 16, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 17/22

Clock Cycle 11200:
 Current CPU Blocking $t4
(sw, 520, 3096, 17, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 18/22

Clock Cycle 11201:
 Current CPU Blocking $t4
(sw, 520, 3096, 18, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 19/22

Clock Cycle 11202:
 Current CPU Blocking $t4
(sw, 520, 3096, 19, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 20/22

Clock Cycle 11203:
 Current CPU Blocking $t4
(sw, 520, 3096, 20, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 21/22

Clock Cycle 11204:
 Current CPU Blocking $t4
(sw, 520, 3096, 21, 22, 1547, )(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 22/22
Finished Instruction sw 520 3096 on Line 1547

Clock Cycle 11205:
 Current CPU Blocking $t4
(lw, 936, $t4, 0, 0, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Started lw 936 $t4 on Line 1551
Completed 1/2

Clock Cycle 11206:
 Current CPU Blocking $t4
(lw, 936, $t4, 1, 2, 1551, )(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 2/2
$t4 = 0
Finished Instruction lw 936 $t4 on Line 1551

Clock Cycle 11207:
 Current CPU Blocking $t4
(lw, 3356, $t2, 0, 0, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Started lw 3356 $t2 on Line 1548
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t4,$t4,2340
$t4 = 2340

Clock Cycle 11208:
 Current CPU Blocking 
(lw, 3356, $t2, 1, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )
Completed 2/22
DRAM Request(Write) Issued for sw 744 31760 on Line 1553

Clock Cycle 11209:
 Current CPU Blocking 
(lw, 3356, $t2, 2, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )
Completed 3/22
DRAM Request(Write) Issued for sw 2884 336 on Line 1554

Clock Cycle 11210:
 Current CPU Blocking 
(lw, 3356, $t2, 3, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 4/22

Clock Cycle 11211:
 Current CPU Blocking $t2
(lw, 3356, $t2, 4, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 5/22

Clock Cycle 11212:
 Current CPU Blocking $t2
(lw, 3356, $t2, 5, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 6/22

Clock Cycle 11213:
 Current CPU Blocking $t2
(lw, 3356, $t2, 6, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 7/22

Clock Cycle 11214:
 Current CPU Blocking $t2
(lw, 3356, $t2, 7, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 8/22

Clock Cycle 11215:
 Current CPU Blocking $t2
(lw, 3356, $t2, 8, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 9/22

Clock Cycle 11216:
 Current CPU Blocking $t2
(lw, 3356, $t2, 9, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 10/22
Memory at 520 = 3096

Clock Cycle 11217:
 Current CPU Blocking $t2
(lw, 3356, $t2, 10, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 11/22

Clock Cycle 11218:
 Current CPU Blocking $t2
(lw, 3356, $t2, 11, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 12/22

Clock Cycle 11219:
 Current CPU Blocking $t2
(lw, 3356, $t2, 12, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 13/22

Clock Cycle 11220:
 Current CPU Blocking $t2
(lw, 3356, $t2, 13, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 14/22

Clock Cycle 11221:
 Current CPU Blocking $t2
(lw, 3356, $t2, 14, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 15/22

Clock Cycle 11222:
 Current CPU Blocking $t2
(lw, 3356, $t2, 15, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 16/22

Clock Cycle 11223:
 Current CPU Blocking $t2
(lw, 3356, $t2, 16, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 17/22

Clock Cycle 11224:
 Current CPU Blocking $t2
(lw, 3356, $t2, 17, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 18/22

Clock Cycle 11225:
 Current CPU Blocking $t2
(lw, 3356, $t2, 18, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 19/22

Clock Cycle 11226:
 Current CPU Blocking $t2
(lw, 3356, $t2, 19, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 20/22

Clock Cycle 11227:
 Current CPU Blocking $t2
(lw, 3356, $t2, 20, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 21/22

Clock Cycle 11228:
 Current CPU Blocking $t2
(lw, 3356, $t2, 21, 22, 1548, )(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3356 $t2 on Line 1548

Clock Cycle 11229:
 Current CPU Blocking $t2
(sw, 1476, 492, 0, 0, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )
Started sw 1476 492 on Line 1550
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2528 0 on Line 1555

Clock Cycle 11230:
 Current CPU Blocking 
(sw, 1476, 492, 1, 12, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )
Completed 2/12
DRAM Request(Write) Issued for sw 916 31040 on Line 1556

Clock Cycle 11231:
 Current CPU Blocking 
(sw, 1476, 492, 2, 12, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )
Completed 3/12
addi$t4,$t4,1532
$t4 = 3872

Clock Cycle 11232:
 Current CPU Blocking 
(sw, 1476, 492, 3, 12, 1550, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )
Completed 4/12
DRAM Request(Read) Issued for lw 1888 $t1 on Line 1558

Clock Cycle 11233:
 Current CPU Blocking 
(sw, 1476, 492, 4, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )
Completed 5/12
addi$t3,$t4,3600
$t3 = 7472

Clock Cycle 11234:
 Current CPU Blocking 
(sw, 1476, 492, 5, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )
Completed 6/12
DRAM Request(Write) Issued for sw 3552 3872 on Line 1560

Clock Cycle 11235:
 Current CPU Blocking 
(sw, 1476, 492, 6, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Completed 7/12
addi$t3,$t4,1848
$t3 = 5720

Clock Cycle 11236:
 Current CPU Blocking 
(sw, 1476, 492, 7, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Completed 8/12

Clock Cycle 11237:
 Current CPU Blocking $t1
(sw, 1476, 492, 8, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Completed 9/12

Clock Cycle 11238:
 Current CPU Blocking $t1
(sw, 1476, 492, 9, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Completed 10/12

Clock Cycle 11239:
 Current CPU Blocking $t1
(sw, 1476, 492, 10, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Completed 11/12

Clock Cycle 11240:
 Current CPU Blocking $t1
(sw, 1476, 492, 11, 12, 1550, )(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Completed 12/12
Finished Instruction sw 1476 492 on Line 1550

Clock Cycle 11241:
 Current CPU Blocking $t1
(lw, 1888, $t1, 0, 0, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Started lw 1888 $t1 on Line 1558
Completed 1/2

Clock Cycle 11242:
 Current CPU Blocking $t1
(lw, 1888, $t1, 1, 2, 1558, )(sw, 744, 31760, 0, 0, 1553, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 916, 31040, 0, 0, 1556, )(sw, 3552, 3872, 0, 0, 1560, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1888 $t1 on Line 1558

Clock Cycle 11243:
 Current CPU Blocking $t1
(sw, 744, 31760, 0, 0, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )
Started sw 744 31760 on Line 1553
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1484 $t1 on Line 1562

Clock Cycle 11244:
 Current CPU Blocking 
(sw, 744, 31760, 1, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(lw, 1484, $t1, 0, 0, 1562, )
Completed 2/22
DRAM Request(Write) Issued for sw 3604 0 on Line 1563

Clock Cycle 11245:
 Current CPU Blocking 
(sw, 744, 31760, 2, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 3604, 0, 0, 0, 1563, )
Completed 3/22
DRAM Request(Write) Issued for sw 604 31760 on Line 1564

Clock Cycle 11246:
 Current CPU Blocking 
(sw, 744, 31760, 3, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 3604, 0, 0, 0, 1563, )
Completed 4/22

Clock Cycle 11247:
 Current CPU Blocking $t1
(sw, 744, 31760, 4, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 5/22

Clock Cycle 11248:
 Current CPU Blocking $t1
(sw, 744, 31760, 5, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 6/22

Clock Cycle 11249:
 Current CPU Blocking $t1
(sw, 744, 31760, 6, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 7/22

Clock Cycle 11250:
 Current CPU Blocking $t1
(sw, 744, 31760, 7, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 8/22

Clock Cycle 11251:
 Current CPU Blocking $t1
(sw, 744, 31760, 8, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 9/22

Clock Cycle 11252:
 Current CPU Blocking $t1
(sw, 744, 31760, 9, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 10/22
Memory at 1476 = 492

Clock Cycle 11253:
 Current CPU Blocking $t1
(sw, 744, 31760, 10, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 11/22

Clock Cycle 11254:
 Current CPU Blocking $t1
(sw, 744, 31760, 11, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 12/22

Clock Cycle 11255:
 Current CPU Blocking $t1
(sw, 744, 31760, 12, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 13/22

Clock Cycle 11256:
 Current CPU Blocking $t1
(sw, 744, 31760, 13, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 14/22

Clock Cycle 11257:
 Current CPU Blocking $t1
(sw, 744, 31760, 14, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 15/22

Clock Cycle 11258:
 Current CPU Blocking $t1
(sw, 744, 31760, 15, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 16/22

Clock Cycle 11259:
 Current CPU Blocking $t1
(sw, 744, 31760, 16, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 17/22

Clock Cycle 11260:
 Current CPU Blocking $t1
(sw, 744, 31760, 17, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 18/22

Clock Cycle 11261:
 Current CPU Blocking $t1
(sw, 744, 31760, 18, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 19/22

Clock Cycle 11262:
 Current CPU Blocking $t1
(sw, 744, 31760, 19, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 20/22

Clock Cycle 11263:
 Current CPU Blocking $t1
(sw, 744, 31760, 20, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 21/22

Clock Cycle 11264:
 Current CPU Blocking $t1
(sw, 744, 31760, 21, 22, 1553, )(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 22/22
Finished Instruction sw 744 31760 on Line 1553

Clock Cycle 11265:
 Current CPU Blocking $t1
(sw, 916, 31040, 0, 0, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Started sw 916 31040 on Line 1556
Completed 1/2

Clock Cycle 11266:
 Current CPU Blocking $t1
(sw, 916, 31040, 1, 2, 1556, )(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 2/2
Finished Instruction sw 916 31040 on Line 1556

Clock Cycle 11267:
 Current CPU Blocking $t1
(sw, 604, 31760, 0, 0, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Started sw 604 31760 on Line 1564
Completed 1/2

Clock Cycle 11268:
 Current CPU Blocking $t1
(sw, 604, 31760, 1, 2, 1564, )(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 2/2
Finished Instruction sw 604 31760 on Line 1564

Clock Cycle 11269:
 Current CPU Blocking $t1
(lw, 1484, $t1, 0, 0, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Started lw 1484 $t1 on Line 1562
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11270:
 Current CPU Blocking $t1
(lw, 1484, $t1, 1, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 2/22

Clock Cycle 11271:
 Current CPU Blocking $t1
(lw, 1484, $t1, 2, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 3/22

Clock Cycle 11272:
 Current CPU Blocking $t1
(lw, 1484, $t1, 3, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 4/22

Clock Cycle 11273:
 Current CPU Blocking $t1
(lw, 1484, $t1, 4, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 5/22

Clock Cycle 11274:
 Current CPU Blocking $t1
(lw, 1484, $t1, 5, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 6/22

Clock Cycle 11275:
 Current CPU Blocking $t1
(lw, 1484, $t1, 6, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 7/22

Clock Cycle 11276:
 Current CPU Blocking $t1
(lw, 1484, $t1, 7, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 8/22

Clock Cycle 11277:
 Current CPU Blocking $t1
(lw, 1484, $t1, 8, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 9/22

Clock Cycle 11278:
 Current CPU Blocking $t1
(lw, 1484, $t1, 9, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 10/22
Memory at 604 = 31760
Memory at 744 = 31760
Memory at 916 = 31040

Clock Cycle 11279:
 Current CPU Blocking $t1
(lw, 1484, $t1, 10, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 11/22

Clock Cycle 11280:
 Current CPU Blocking $t1
(lw, 1484, $t1, 11, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 12/22

Clock Cycle 11281:
 Current CPU Blocking $t1
(lw, 1484, $t1, 12, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 13/22

Clock Cycle 11282:
 Current CPU Blocking $t1
(lw, 1484, $t1, 13, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 14/22

Clock Cycle 11283:
 Current CPU Blocking $t1
(lw, 1484, $t1, 14, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 15/22

Clock Cycle 11284:
 Current CPU Blocking $t1
(lw, 1484, $t1, 15, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 16/22

Clock Cycle 11285:
 Current CPU Blocking $t1
(lw, 1484, $t1, 16, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 17/22

Clock Cycle 11286:
 Current CPU Blocking $t1
(lw, 1484, $t1, 17, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 18/22

Clock Cycle 11287:
 Current CPU Blocking $t1
(lw, 1484, $t1, 18, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 19/22

Clock Cycle 11288:
 Current CPU Blocking $t1
(lw, 1484, $t1, 19, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 20/22

Clock Cycle 11289:
 Current CPU Blocking $t1
(lw, 1484, $t1, 20, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 21/22

Clock Cycle 11290:
 Current CPU Blocking $t1
(lw, 1484, $t1, 21, 22, 1562, )(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 22/22
$t1 = 26740
Finished Instruction lw 1484 $t1 on Line 1562

Clock Cycle 11291:
 Current CPU Blocking $t1
(sw, 2884, 336, 0, 0, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Started sw 2884 336 on Line 1554
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t0,1364
$t1 = 33124

Clock Cycle 11292:
 Current CPU Blocking 
(sw, 2884, 336, 1, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 2/12
addi$t1,$t1,2224
$t1 = 35348

Clock Cycle 11293:
 Current CPU Blocking 
(sw, 2884, 336, 2, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 3/12
addi$t0,$t2,164
$t0 = 164

Clock Cycle 11294:
 Current CPU Blocking 
(sw, 2884, 336, 3, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 4/12
DRAM Request(Write) Issued for sw 2136 35348 on Line 1568

Clock Cycle 11295:
 Current CPU Blocking 
(sw, 2884, 336, 4, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 5/12
DRAM Request(Read) Issued for lw 1416 $t0 on Line 1569

Clock Cycle 11296:
 Current CPU Blocking 
(sw, 2884, 336, 5, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 1416, $t0, 0, 0, 1569, )
Completed 6/12
addi$t3,$t2,2460
$t3 = 2460

Clock Cycle 11297:
 Current CPU Blocking 
(sw, 2884, 336, 6, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 1416, $t0, 0, 0, 1569, )
Completed 7/12
DRAM Request(Write) Issued for sw 1768 2460 on Line 1571

Clock Cycle 11298:
 Current CPU Blocking 
(sw, 2884, 336, 7, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 1768, 2460, 0, 0, 1571, )
Completed 8/12

Clock Cycle 11299:
 Current CPU Blocking $t0
(sw, 2884, 336, 8, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Completed 9/12

Clock Cycle 11300:
 Current CPU Blocking $t0
(sw, 2884, 336, 9, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Completed 10/12

Clock Cycle 11301:
 Current CPU Blocking $t0
(sw, 2884, 336, 10, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Completed 11/12

Clock Cycle 11302:
 Current CPU Blocking $t0
(sw, 2884, 336, 11, 12, 1554, )(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Completed 12/12
Finished Instruction sw 2884 336 on Line 1554

Clock Cycle 11303:
 Current CPU Blocking $t0
(sw, 2528, 0, 0, 0, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Started sw 2528 0 on Line 1555
Completed 1/2

Clock Cycle 11304:
 Current CPU Blocking $t0
(sw, 2528, 0, 1, 2, 1555, )(sw, 2136, 35348, 0, 0, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Completed 2/2
Finished Instruction sw 2528 0 on Line 1555

Clock Cycle 11305:
 Current CPU Blocking $t0
(sw, 2136, 35348, 0, 0, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Started sw 2136 35348 on Line 1568
Completed 1/2

Clock Cycle 11306:
 Current CPU Blocking $t0
(sw, 2136, 35348, 1, 2, 1568, )(lw, 1416, $t0, 0, 0, 1569, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(sw, 1768, 2460, 0, 0, 1571, )
Completed 2/2
Finished Instruction sw 2136 35348 on Line 1568

Clock Cycle 11307:
 Current CPU Blocking $t0
(lw, 1416, $t0, 0, 0, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Started lw 1416 $t0 on Line 1569
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11308:
 Current CPU Blocking $t0
(lw, 1416, $t0, 1, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 2/22

Clock Cycle 11309:
 Current CPU Blocking $t0
(lw, 1416, $t0, 2, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 3/22

Clock Cycle 11310:
 Current CPU Blocking $t0
(lw, 1416, $t0, 3, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 4/22

Clock Cycle 11311:
 Current CPU Blocking $t0
(lw, 1416, $t0, 4, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 5/22

Clock Cycle 11312:
 Current CPU Blocking $t0
(lw, 1416, $t0, 5, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 6/22

Clock Cycle 11313:
 Current CPU Blocking $t0
(lw, 1416, $t0, 6, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 7/22

Clock Cycle 11314:
 Current CPU Blocking $t0
(lw, 1416, $t0, 7, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 8/22

Clock Cycle 11315:
 Current CPU Blocking $t0
(lw, 1416, $t0, 8, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 9/22

Clock Cycle 11316:
 Current CPU Blocking $t0
(lw, 1416, $t0, 9, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 10/22
Memory at 2136 = 35348
Memory at 2884 = 336

Clock Cycle 11317:
 Current CPU Blocking $t0
(lw, 1416, $t0, 10, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 11/22

Clock Cycle 11318:
 Current CPU Blocking $t0
(lw, 1416, $t0, 11, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 12/22

Clock Cycle 11319:
 Current CPU Blocking $t0
(lw, 1416, $t0, 12, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 13/22

Clock Cycle 11320:
 Current CPU Blocking $t0
(lw, 1416, $t0, 13, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 14/22

Clock Cycle 11321:
 Current CPU Blocking $t0
(lw, 1416, $t0, 14, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 15/22

Clock Cycle 11322:
 Current CPU Blocking $t0
(lw, 1416, $t0, 15, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 16/22

Clock Cycle 11323:
 Current CPU Blocking $t0
(lw, 1416, $t0, 16, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 17/22

Clock Cycle 11324:
 Current CPU Blocking $t0
(lw, 1416, $t0, 17, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 18/22

Clock Cycle 11325:
 Current CPU Blocking $t0
(lw, 1416, $t0, 18, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 19/22

Clock Cycle 11326:
 Current CPU Blocking $t0
(lw, 1416, $t0, 19, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 20/22

Clock Cycle 11327:
 Current CPU Blocking $t0
(lw, 1416, $t0, 20, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 21/22

Clock Cycle 11328:
 Current CPU Blocking $t0
(lw, 1416, $t0, 21, 22, 1569, )(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1416 $t0 on Line 1569

Clock Cycle 11329:
 Current CPU Blocking $t0
(sw, 1768, 2460, 0, 0, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Started sw 1768 2460 on Line 1571
Completed 1/2
addi$t0,$t4,604
$t0 = 4476

Clock Cycle 11330:
 Current CPU Blocking 
(sw, 1768, 2460, 1, 2, 1571, )(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )
Completed 2/2
Finished Instruction sw 1768 2460 on Line 1571
DRAM Request(Read) Issued for lw 2972 $t0 on Line 1573

Clock Cycle 11331:
 Current CPU Blocking 
(sw, 3552, 3872, 0, 0, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )
Started sw 3552 3872 on Line 1560
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 684 3872 on Line 1574

Clock Cycle 11332:
 Current CPU Blocking 
(sw, 3552, 3872, 1, 22, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )
Completed 2/22
addi$t4,$t4,3776
$t4 = 7648

Clock Cycle 11333:
 Current CPU Blocking 
(sw, 3552, 3872, 2, 22, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )
Completed 3/22
DRAM Request(Read) Issued for lw 3848 $t2 on Line 1576

Clock Cycle 11334:
 Current CPU Blocking 
(sw, 3552, 3872, 3, 22, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 3848, $t2, 0, 0, 1576, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )
Completed 4/22
DRAM Request(Read) Issued for lw 2900 $t1 on Line 1577

Clock Cycle 11335:
 Current CPU Blocking 
(sw, 3552, 3872, 4, 22, 1560, )(sw, 3604, 0, 0, 0, 1563, )(lw, 3848, $t2, 0, 0, 1576, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 5/22

Clock Cycle 11336:
 Current CPU Blocking $t2
(sw, 3552, 3872, 5, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 6/22

Clock Cycle 11337:
 Current CPU Blocking $t2
(sw, 3552, 3872, 6, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 7/22

Clock Cycle 11338:
 Current CPU Blocking $t2
(sw, 3552, 3872, 7, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 8/22

Clock Cycle 11339:
 Current CPU Blocking $t2
(sw, 3552, 3872, 8, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 9/22

Clock Cycle 11340:
 Current CPU Blocking $t2
(sw, 3552, 3872, 9, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 10/22
Memory at 1768 = 2460

Clock Cycle 11341:
 Current CPU Blocking $t2
(sw, 3552, 3872, 10, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 11/22

Clock Cycle 11342:
 Current CPU Blocking $t2
(sw, 3552, 3872, 11, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 12/22

Clock Cycle 11343:
 Current CPU Blocking $t2
(sw, 3552, 3872, 12, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 13/22

Clock Cycle 11344:
 Current CPU Blocking $t2
(sw, 3552, 3872, 13, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 14/22

Clock Cycle 11345:
 Current CPU Blocking $t2
(sw, 3552, 3872, 14, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 15/22

Clock Cycle 11346:
 Current CPU Blocking $t2
(sw, 3552, 3872, 15, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 16/22

Clock Cycle 11347:
 Current CPU Blocking $t2
(sw, 3552, 3872, 16, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 17/22

Clock Cycle 11348:
 Current CPU Blocking $t2
(sw, 3552, 3872, 17, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 18/22

Clock Cycle 11349:
 Current CPU Blocking $t2
(sw, 3552, 3872, 18, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 19/22

Clock Cycle 11350:
 Current CPU Blocking $t2
(sw, 3552, 3872, 19, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 20/22

Clock Cycle 11351:
 Current CPU Blocking $t2
(sw, 3552, 3872, 20, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 21/22

Clock Cycle 11352:
 Current CPU Blocking $t2
(sw, 3552, 3872, 21, 22, 1560, )(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 22/22
Finished Instruction sw 3552 3872 on Line 1560

Clock Cycle 11353:
 Current CPU Blocking $t2
(lw, 3848, $t2, 0, 0, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Started lw 3848 $t2 on Line 1576
Completed 1/2

Clock Cycle 11354:
 Current CPU Blocking $t2
(lw, 3848, $t2, 1, 2, 1576, )(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3848 $t2 on Line 1576

Clock Cycle 11355:
 Current CPU Blocking $t2
(sw, 3604, 0, 0, 0, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Started sw 3604 0 on Line 1563
Completed 1/2

Clock Cycle 11356:
 Current CPU Blocking $t1
(sw, 3604, 0, 1, 2, 1563, )(lw, 2972, $t0, 0, 0, 1573, )(sw, 684, 3872, 0, 0, 1574, )(lw, 2900, $t1, 0, 0, 1577, )
Completed 2/2
Finished Instruction sw 3604 0 on Line 1563

Clock Cycle 11357:
 Current CPU Blocking $t1
(lw, 2972, $t0, 0, 0, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Started lw 2972 $t0 on Line 1573
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11358:
 Current CPU Blocking $t1
(lw, 2972, $t0, 1, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 2/22

Clock Cycle 11359:
 Current CPU Blocking $t1
(lw, 2972, $t0, 2, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 3/22

Clock Cycle 11360:
 Current CPU Blocking $t1
(lw, 2972, $t0, 3, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 4/22

Clock Cycle 11361:
 Current CPU Blocking $t1
(lw, 2972, $t0, 4, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 5/22

Clock Cycle 11362:
 Current CPU Blocking $t1
(lw, 2972, $t0, 5, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 6/22

Clock Cycle 11363:
 Current CPU Blocking $t1
(lw, 2972, $t0, 6, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 7/22

Clock Cycle 11364:
 Current CPU Blocking $t1
(lw, 2972, $t0, 7, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 8/22

Clock Cycle 11365:
 Current CPU Blocking $t1
(lw, 2972, $t0, 8, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 9/22

Clock Cycle 11366:
 Current CPU Blocking $t1
(lw, 2972, $t0, 9, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 10/22
Memory at 3552 = 3872

Clock Cycle 11367:
 Current CPU Blocking $t1
(lw, 2972, $t0, 10, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 11/22

Clock Cycle 11368:
 Current CPU Blocking $t1
(lw, 2972, $t0, 11, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 12/22

Clock Cycle 11369:
 Current CPU Blocking $t1
(lw, 2972, $t0, 12, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 13/22

Clock Cycle 11370:
 Current CPU Blocking $t1
(lw, 2972, $t0, 13, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 14/22

Clock Cycle 11371:
 Current CPU Blocking $t1
(lw, 2972, $t0, 14, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 15/22

Clock Cycle 11372:
 Current CPU Blocking $t1
(lw, 2972, $t0, 15, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 16/22

Clock Cycle 11373:
 Current CPU Blocking $t1
(lw, 2972, $t0, 16, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 17/22

Clock Cycle 11374:
 Current CPU Blocking $t1
(lw, 2972, $t0, 17, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 18/22

Clock Cycle 11375:
 Current CPU Blocking $t1
(lw, 2972, $t0, 18, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 19/22

Clock Cycle 11376:
 Current CPU Blocking $t1
(lw, 2972, $t0, 19, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 20/22

Clock Cycle 11377:
 Current CPU Blocking $t1
(lw, 2972, $t0, 20, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 21/22

Clock Cycle 11378:
 Current CPU Blocking $t1
(lw, 2972, $t0, 21, 22, 1573, )(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 22/22
$t0 = 2828
Finished Instruction lw 2972 $t0 on Line 1573

Clock Cycle 11379:
 Current CPU Blocking $t1
(lw, 2900, $t1, 0, 0, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Started lw 2900 $t1 on Line 1577
Completed 1/2

Clock Cycle 11380:
 Current CPU Blocking $t1
(lw, 2900, $t1, 1, 2, 1577, )(sw, 684, 3872, 0, 0, 1574, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2900 $t1 on Line 1577

Clock Cycle 11381:
 Current CPU Blocking $t1
(sw, 684, 3872, 0, 0, 1574, )
Started sw 684 3872 on Line 1574
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t1,2612
$t2 = 2612

Clock Cycle 11382:
 Current CPU Blocking 
(sw, 684, 3872, 1, 12, 1574, )
Completed 2/12
DRAM Request(Read) Issued for lw 1572 $t1 on Line 1579

Clock Cycle 11383:
 Current CPU Blocking 
(sw, 684, 3872, 2, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 3/12

Clock Cycle 11384:
 Current CPU Blocking $t1
(sw, 684, 3872, 3, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 4/12

Clock Cycle 11385:
 Current CPU Blocking $t1
(sw, 684, 3872, 4, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 5/12

Clock Cycle 11386:
 Current CPU Blocking $t1
(sw, 684, 3872, 5, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 6/12

Clock Cycle 11387:
 Current CPU Blocking $t1
(sw, 684, 3872, 6, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 7/12

Clock Cycle 11388:
 Current CPU Blocking $t1
(sw, 684, 3872, 7, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 8/12

Clock Cycle 11389:
 Current CPU Blocking $t1
(sw, 684, 3872, 8, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 9/12

Clock Cycle 11390:
 Current CPU Blocking $t1
(sw, 684, 3872, 9, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 10/12

Clock Cycle 11391:
 Current CPU Blocking $t1
(sw, 684, 3872, 10, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 11/12

Clock Cycle 11392:
 Current CPU Blocking $t1
(sw, 684, 3872, 11, 12, 1574, )(lw, 1572, $t1, 0, 0, 1579, )
Completed 12/12
Finished Instruction sw 684 3872 on Line 1574

Clock Cycle 11393:
 Current CPU Blocking $t1
(lw, 1572, $t1, 0, 0, 1579, )
Started lw 1572 $t1 on Line 1579
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11394:
 Current CPU Blocking $t1
(lw, 1572, $t1, 1, 22, 1579, )
Completed 2/22

Clock Cycle 11395:
 Current CPU Blocking $t1
(lw, 1572, $t1, 2, 22, 1579, )
Completed 3/22

Clock Cycle 11396:
 Current CPU Blocking $t1
(lw, 1572, $t1, 3, 22, 1579, )
Completed 4/22

Clock Cycle 11397:
 Current CPU Blocking $t1
(lw, 1572, $t1, 4, 22, 1579, )
Completed 5/22

Clock Cycle 11398:
 Current CPU Blocking $t1
(lw, 1572, $t1, 5, 22, 1579, )
Completed 6/22

Clock Cycle 11399:
 Current CPU Blocking $t1
(lw, 1572, $t1, 6, 22, 1579, )
Completed 7/22

Clock Cycle 11400:
 Current CPU Blocking $t1
(lw, 1572, $t1, 7, 22, 1579, )
Completed 8/22

Clock Cycle 11401:
 Current CPU Blocking $t1
(lw, 1572, $t1, 8, 22, 1579, )
Completed 9/22

Clock Cycle 11402:
 Current CPU Blocking $t1
(lw, 1572, $t1, 9, 22, 1579, )
Completed 10/22
Memory at 684 = 3872

Clock Cycle 11403:
 Current CPU Blocking $t1
(lw, 1572, $t1, 10, 22, 1579, )
Completed 11/22

Clock Cycle 11404:
 Current CPU Blocking $t1
(lw, 1572, $t1, 11, 22, 1579, )
Completed 12/22

Clock Cycle 11405:
 Current CPU Blocking $t1
(lw, 1572, $t1, 12, 22, 1579, )
Completed 13/22

Clock Cycle 11406:
 Current CPU Blocking $t1
(lw, 1572, $t1, 13, 22, 1579, )
Completed 14/22

Clock Cycle 11407:
 Current CPU Blocking $t1
(lw, 1572, $t1, 14, 22, 1579, )
Completed 15/22

Clock Cycle 11408:
 Current CPU Blocking $t1
(lw, 1572, $t1, 15, 22, 1579, )
Completed 16/22

Clock Cycle 11409:
 Current CPU Blocking $t1
(lw, 1572, $t1, 16, 22, 1579, )
Completed 17/22

Clock Cycle 11410:
 Current CPU Blocking $t1
(lw, 1572, $t1, 17, 22, 1579, )
Completed 18/22

Clock Cycle 11411:
 Current CPU Blocking $t1
(lw, 1572, $t1, 18, 22, 1579, )
Completed 19/22

Clock Cycle 11412:
 Current CPU Blocking $t1
(lw, 1572, $t1, 19, 22, 1579, )
Completed 20/22

Clock Cycle 11413:
 Current CPU Blocking $t1
(lw, 1572, $t1, 20, 22, 1579, )
Completed 21/22

Clock Cycle 11414:
 Current CPU Blocking $t1
(lw, 1572, $t1, 21, 22, 1579, )
Completed 22/22
$t1 = 1208
Finished Instruction lw 1572 $t1 on Line 1579

Clock Cycle 11415:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 496 1208 on Line 1580

Clock Cycle 11416:
 Current CPU Blocking 
(sw, 496, 1208, 0, 0, 1580, )
Started sw 496 1208 on Line 1580
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3696 $t0 on Line 1581

Clock Cycle 11417:
 Current CPU Blocking 
(sw, 496, 1208, 1, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 2/12

Clock Cycle 11418:
 Current CPU Blocking $t0
(sw, 496, 1208, 2, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 3/12

Clock Cycle 11419:
 Current CPU Blocking $t0
(sw, 496, 1208, 3, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 4/12

Clock Cycle 11420:
 Current CPU Blocking $t0
(sw, 496, 1208, 4, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 5/12

Clock Cycle 11421:
 Current CPU Blocking $t0
(sw, 496, 1208, 5, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 6/12

Clock Cycle 11422:
 Current CPU Blocking $t0
(sw, 496, 1208, 6, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 7/12

Clock Cycle 11423:
 Current CPU Blocking $t0
(sw, 496, 1208, 7, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 8/12

Clock Cycle 11424:
 Current CPU Blocking $t0
(sw, 496, 1208, 8, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 9/12

Clock Cycle 11425:
 Current CPU Blocking $t0
(sw, 496, 1208, 9, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 10/12

Clock Cycle 11426:
 Current CPU Blocking $t0
(sw, 496, 1208, 10, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 11/12

Clock Cycle 11427:
 Current CPU Blocking $t0
(sw, 496, 1208, 11, 12, 1580, )(lw, 3696, $t0, 0, 0, 1581, )
Completed 12/12
Finished Instruction sw 496 1208 on Line 1580

Clock Cycle 11428:
 Current CPU Blocking $t0
(lw, 3696, $t0, 0, 0, 1581, )
Started lw 3696 $t0 on Line 1581
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11429:
 Current CPU Blocking $t0
(lw, 3696, $t0, 1, 22, 1581, )
Completed 2/22

Clock Cycle 11430:
 Current CPU Blocking $t0
(lw, 3696, $t0, 2, 22, 1581, )
Completed 3/22

Clock Cycle 11431:
 Current CPU Blocking $t0
(lw, 3696, $t0, 3, 22, 1581, )
Completed 4/22

Clock Cycle 11432:
 Current CPU Blocking $t0
(lw, 3696, $t0, 4, 22, 1581, )
Completed 5/22

Clock Cycle 11433:
 Current CPU Blocking $t0
(lw, 3696, $t0, 5, 22, 1581, )
Completed 6/22

Clock Cycle 11434:
 Current CPU Blocking $t0
(lw, 3696, $t0, 6, 22, 1581, )
Completed 7/22

Clock Cycle 11435:
 Current CPU Blocking $t0
(lw, 3696, $t0, 7, 22, 1581, )
Completed 8/22

Clock Cycle 11436:
 Current CPU Blocking $t0
(lw, 3696, $t0, 8, 22, 1581, )
Completed 9/22

Clock Cycle 11437:
 Current CPU Blocking $t0
(lw, 3696, $t0, 9, 22, 1581, )
Completed 10/22
Memory at 496 = 1208

Clock Cycle 11438:
 Current CPU Blocking $t0
(lw, 3696, $t0, 10, 22, 1581, )
Completed 11/22

Clock Cycle 11439:
 Current CPU Blocking $t0
(lw, 3696, $t0, 11, 22, 1581, )
Completed 12/22

Clock Cycle 11440:
 Current CPU Blocking $t0
(lw, 3696, $t0, 12, 22, 1581, )
Completed 13/22

Clock Cycle 11441:
 Current CPU Blocking $t0
(lw, 3696, $t0, 13, 22, 1581, )
Completed 14/22

Clock Cycle 11442:
 Current CPU Blocking $t0
(lw, 3696, $t0, 14, 22, 1581, )
Completed 15/22

Clock Cycle 11443:
 Current CPU Blocking $t0
(lw, 3696, $t0, 15, 22, 1581, )
Completed 16/22

Clock Cycle 11444:
 Current CPU Blocking $t0
(lw, 3696, $t0, 16, 22, 1581, )
Completed 17/22

Clock Cycle 11445:
 Current CPU Blocking $t0
(lw, 3696, $t0, 17, 22, 1581, )
Completed 18/22

Clock Cycle 11446:
 Current CPU Blocking $t0
(lw, 3696, $t0, 18, 22, 1581, )
Completed 19/22

Clock Cycle 11447:
 Current CPU Blocking $t0
(lw, 3696, $t0, 19, 22, 1581, )
Completed 20/22

Clock Cycle 11448:
 Current CPU Blocking $t0
(lw, 3696, $t0, 20, 22, 1581, )
Completed 21/22

Clock Cycle 11449:
 Current CPU Blocking $t0
(lw, 3696, $t0, 21, 22, 1581, )
Completed 22/22
$t0 = 1908
Finished Instruction lw 3696 $t0 on Line 1581

Clock Cycle 11450:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 2556 1908 on Line 1582

Clock Cycle 11451:
 Current CPU Blocking 
(sw, 2556, 1908, 0, 0, 1582, )
Started sw 2556 1908 on Line 1582
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 620 7648 on Line 1583

Clock Cycle 11452:
 Current CPU Blocking 
(sw, 2556, 1908, 1, 12, 1582, )(sw, 620, 7648, 0, 0, 1583, )
Completed 2/12
DRAM Request(Read) Issued for lw 1040 $t0 on Line 1584

Clock Cycle 11453:
 Current CPU Blocking 
(sw, 2556, 1908, 2, 12, 1582, )(sw, 620, 7648, 0, 0, 1583, )(lw, 1040, $t0, 0, 0, 1584, )
Completed 3/12
addi$t2,$t4,1496
$t2 = 9144

Clock Cycle 11454:
 Current CPU Blocking 
(sw, 2556, 1908, 3, 12, 1582, )(sw, 620, 7648, 0, 0, 1583, )(lw, 1040, $t0, 0, 0, 1584, )
Completed 4/12

Clock Cycle 11455:
 Current CPU Blocking $t0
(sw, 2556, 1908, 4, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 5/12

Clock Cycle 11456:
 Current CPU Blocking $t0
(sw, 2556, 1908, 5, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 6/12

Clock Cycle 11457:
 Current CPU Blocking $t0
(sw, 2556, 1908, 6, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 7/12

Clock Cycle 11458:
 Current CPU Blocking $t0
(sw, 2556, 1908, 7, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 8/12

Clock Cycle 11459:
 Current CPU Blocking $t0
(sw, 2556, 1908, 8, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 9/12

Clock Cycle 11460:
 Current CPU Blocking $t0
(sw, 2556, 1908, 9, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 10/12

Clock Cycle 11461:
 Current CPU Blocking $t0
(sw, 2556, 1908, 10, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 11/12

Clock Cycle 11462:
 Current CPU Blocking $t0
(sw, 2556, 1908, 11, 12, 1582, )(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 12/12
Finished Instruction sw 2556 1908 on Line 1582

Clock Cycle 11463:
 Current CPU Blocking $t0
(lw, 1040, $t0, 0, 0, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Started lw 1040 $t0 on Line 1584
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11464:
 Current CPU Blocking $t0
(lw, 1040, $t0, 1, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 2/22

Clock Cycle 11465:
 Current CPU Blocking $t0
(lw, 1040, $t0, 2, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 3/22

Clock Cycle 11466:
 Current CPU Blocking $t0
(lw, 1040, $t0, 3, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 4/22

Clock Cycle 11467:
 Current CPU Blocking $t0
(lw, 1040, $t0, 4, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 5/22

Clock Cycle 11468:
 Current CPU Blocking $t0
(lw, 1040, $t0, 5, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 6/22

Clock Cycle 11469:
 Current CPU Blocking $t0
(lw, 1040, $t0, 6, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 7/22

Clock Cycle 11470:
 Current CPU Blocking $t0
(lw, 1040, $t0, 7, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 8/22

Clock Cycle 11471:
 Current CPU Blocking $t0
(lw, 1040, $t0, 8, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 9/22

Clock Cycle 11472:
 Current CPU Blocking $t0
(lw, 1040, $t0, 9, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 10/22
Memory at 2556 = 1908

Clock Cycle 11473:
 Current CPU Blocking $t0
(lw, 1040, $t0, 10, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 11/22

Clock Cycle 11474:
 Current CPU Blocking $t0
(lw, 1040, $t0, 11, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 12/22

Clock Cycle 11475:
 Current CPU Blocking $t0
(lw, 1040, $t0, 12, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 13/22

Clock Cycle 11476:
 Current CPU Blocking $t0
(lw, 1040, $t0, 13, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 14/22

Clock Cycle 11477:
 Current CPU Blocking $t0
(lw, 1040, $t0, 14, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 15/22

Clock Cycle 11478:
 Current CPU Blocking $t0
(lw, 1040, $t0, 15, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 16/22

Clock Cycle 11479:
 Current CPU Blocking $t0
(lw, 1040, $t0, 16, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 17/22

Clock Cycle 11480:
 Current CPU Blocking $t0
(lw, 1040, $t0, 17, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 18/22

Clock Cycle 11481:
 Current CPU Blocking $t0
(lw, 1040, $t0, 18, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 19/22

Clock Cycle 11482:
 Current CPU Blocking $t0
(lw, 1040, $t0, 19, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 20/22

Clock Cycle 11483:
 Current CPU Blocking $t0
(lw, 1040, $t0, 20, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 21/22

Clock Cycle 11484:
 Current CPU Blocking $t0
(lw, 1040, $t0, 21, 22, 1584, )(sw, 620, 7648, 0, 0, 1583, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1040 $t0 on Line 1584

Clock Cycle 11485:
 Current CPU Blocking $t0
(sw, 620, 7648, 0, 0, 1583, )
Started sw 620 7648 on Line 1583
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3460 0 on Line 1586

Clock Cycle 11486:
 Current CPU Blocking 
(sw, 620, 7648, 1, 12, 1583, )(sw, 3460, 0, 0, 0, 1586, )
Completed 2/12
DRAM Request(Read) Issued for lw 4 $t2 on Line 1587

Clock Cycle 11487:
 Current CPU Blocking 
(sw, 620, 7648, 2, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )
Completed 3/12
DRAM Request(Read) Issued for lw 1692 $t4 on Line 1588

Clock Cycle 11488:
 Current CPU Blocking 
(sw, 620, 7648, 3, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 4/12

Clock Cycle 11489:
 Current CPU Blocking $t2
(sw, 620, 7648, 4, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 5/12

Clock Cycle 11490:
 Current CPU Blocking $t2
(sw, 620, 7648, 5, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 6/12

Clock Cycle 11491:
 Current CPU Blocking $t2
(sw, 620, 7648, 6, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 7/12

Clock Cycle 11492:
 Current CPU Blocking $t2
(sw, 620, 7648, 7, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 8/12

Clock Cycle 11493:
 Current CPU Blocking $t2
(sw, 620, 7648, 8, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 9/12

Clock Cycle 11494:
 Current CPU Blocking $t2
(sw, 620, 7648, 9, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 10/12

Clock Cycle 11495:
 Current CPU Blocking $t2
(sw, 620, 7648, 10, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 11/12

Clock Cycle 11496:
 Current CPU Blocking $t2
(sw, 620, 7648, 11, 12, 1583, )(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 12/12
Finished Instruction sw 620 7648 on Line 1583

Clock Cycle 11497:
 Current CPU Blocking $t2
(lw, 4, $t2, 0, 0, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Started lw 4 $t2 on Line 1587
Completed 1/2

Clock Cycle 11498:
 Current CPU Blocking $t2
(lw, 4, $t2, 1, 2, 1587, )(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 2/2
$t2 = 0
Finished Instruction lw 4 $t2 on Line 1587

Clock Cycle 11499:
 Current CPU Blocking $t2
(sw, 3460, 0, 0, 0, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Started sw 3460 0 on Line 1586
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t1,$t2,836
$t1 = 836

Clock Cycle 11500:
 Current CPU Blocking 
(sw, 3460, 0, 1, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )
Completed 2/22
DRAM Request(Write) Issued for sw 380 0 on Line 1590

Clock Cycle 11501:
 Current CPU Blocking 
(sw, 3460, 0, 2, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )
Completed 3/22
DRAM Request(Read) Issued for lw 2740 $t3 on Line 1591

Clock Cycle 11502:
 Current CPU Blocking 
(sw, 3460, 0, 3, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 4/22

Clock Cycle 11503:
 Current CPU Blocking $t4
(sw, 3460, 0, 4, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 5/22

Clock Cycle 11504:
 Current CPU Blocking $t4
(sw, 3460, 0, 5, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 6/22

Clock Cycle 11505:
 Current CPU Blocking $t4
(sw, 3460, 0, 6, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 7/22

Clock Cycle 11506:
 Current CPU Blocking $t4
(sw, 3460, 0, 7, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 8/22

Clock Cycle 11507:
 Current CPU Blocking $t4
(sw, 3460, 0, 8, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 9/22

Clock Cycle 11508:
 Current CPU Blocking $t4
(sw, 3460, 0, 9, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 10/22
Memory at 620 = 7648

Clock Cycle 11509:
 Current CPU Blocking $t4
(sw, 3460, 0, 10, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 11/22

Clock Cycle 11510:
 Current CPU Blocking $t4
(sw, 3460, 0, 11, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 12/22

Clock Cycle 11511:
 Current CPU Blocking $t4
(sw, 3460, 0, 12, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 13/22

Clock Cycle 11512:
 Current CPU Blocking $t4
(sw, 3460, 0, 13, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 14/22

Clock Cycle 11513:
 Current CPU Blocking $t4
(sw, 3460, 0, 14, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 15/22

Clock Cycle 11514:
 Current CPU Blocking $t4
(sw, 3460, 0, 15, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 16/22

Clock Cycle 11515:
 Current CPU Blocking $t4
(sw, 3460, 0, 16, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 17/22

Clock Cycle 11516:
 Current CPU Blocking $t4
(sw, 3460, 0, 17, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 18/22

Clock Cycle 11517:
 Current CPU Blocking $t4
(sw, 3460, 0, 18, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 19/22

Clock Cycle 11518:
 Current CPU Blocking $t4
(sw, 3460, 0, 19, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 20/22

Clock Cycle 11519:
 Current CPU Blocking $t4
(sw, 3460, 0, 20, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 21/22

Clock Cycle 11520:
 Current CPU Blocking $t4
(sw, 3460, 0, 21, 22, 1586, )(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 22/22
Finished Instruction sw 3460 0 on Line 1586

Clock Cycle 11521:
 Current CPU Blocking $t4
(lw, 1692, $t4, 0, 0, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Started lw 1692 $t4 on Line 1588
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11522:
 Current CPU Blocking $t4
(lw, 1692, $t4, 1, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 2/22

Clock Cycle 11523:
 Current CPU Blocking $t4
(lw, 1692, $t4, 2, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 3/22

Clock Cycle 11524:
 Current CPU Blocking $t4
(lw, 1692, $t4, 3, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 4/22

Clock Cycle 11525:
 Current CPU Blocking $t4
(lw, 1692, $t4, 4, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 5/22

Clock Cycle 11526:
 Current CPU Blocking $t4
(lw, 1692, $t4, 5, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 6/22

Clock Cycle 11527:
 Current CPU Blocking $t4
(lw, 1692, $t4, 6, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 7/22

Clock Cycle 11528:
 Current CPU Blocking $t4
(lw, 1692, $t4, 7, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 8/22

Clock Cycle 11529:
 Current CPU Blocking $t4
(lw, 1692, $t4, 8, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 9/22

Clock Cycle 11530:
 Current CPU Blocking $t4
(lw, 1692, $t4, 9, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 10/22

Clock Cycle 11531:
 Current CPU Blocking $t4
(lw, 1692, $t4, 10, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 11/22

Clock Cycle 11532:
 Current CPU Blocking $t4
(lw, 1692, $t4, 11, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 12/22

Clock Cycle 11533:
 Current CPU Blocking $t4
(lw, 1692, $t4, 12, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 13/22

Clock Cycle 11534:
 Current CPU Blocking $t4
(lw, 1692, $t4, 13, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 14/22

Clock Cycle 11535:
 Current CPU Blocking $t4
(lw, 1692, $t4, 14, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 15/22

Clock Cycle 11536:
 Current CPU Blocking $t4
(lw, 1692, $t4, 15, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 16/22

Clock Cycle 11537:
 Current CPU Blocking $t4
(lw, 1692, $t4, 16, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 17/22

Clock Cycle 11538:
 Current CPU Blocking $t4
(lw, 1692, $t4, 17, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 18/22

Clock Cycle 11539:
 Current CPU Blocking $t4
(lw, 1692, $t4, 18, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 19/22

Clock Cycle 11540:
 Current CPU Blocking $t4
(lw, 1692, $t4, 19, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 20/22

Clock Cycle 11541:
 Current CPU Blocking $t4
(lw, 1692, $t4, 20, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 21/22

Clock Cycle 11542:
 Current CPU Blocking $t4
(lw, 1692, $t4, 21, 22, 1588, )(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1692 $t4 on Line 1588

Clock Cycle 11543:
 Current CPU Blocking $t4
(sw, 380, 0, 0, 0, 1590, )(lw, 2740, $t3, 0, 0, 1591, )
Started sw 380 0 on Line 1590
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3228 0 on Line 1592

Clock Cycle 11544:
 Current CPU Blocking 
(sw, 380, 0, 1, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )
Completed 2/12
DRAM Request(Write) Issued for sw 3744 0 on Line 1593

Clock Cycle 11545:
 Current CPU Blocking 
(sw, 380, 0, 2, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )
Completed 3/12
DRAM Request(Write) Issued for sw 2560 0 on Line 1594

Clock Cycle 11546:
 Current CPU Blocking 
(sw, 380, 0, 3, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )
Completed 4/12
DRAM Request(Read) Issued for lw 1144 $t2 on Line 1595

Clock Cycle 11547:
 Current CPU Blocking 
(sw, 380, 0, 4, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )
Completed 5/12
DRAM Request(Write) Issued for sw 3180 0 on Line 1596

Clock Cycle 11548:
 Current CPU Blocking 
(sw, 380, 0, 5, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )
Completed 6/12
DRAM Request(Read) Issued for lw 1820 $t0 on Line 1597

Clock Cycle 11549:
 Current CPU Blocking 
(sw, 380, 0, 6, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 7/12

Clock Cycle 11550:
 Current CPU Blocking $t3
(sw, 380, 0, 7, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 8/12

Clock Cycle 11551:
 Current CPU Blocking $t3
(sw, 380, 0, 8, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 9/12

Clock Cycle 11552:
 Current CPU Blocking $t3
(sw, 380, 0, 9, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 10/12

Clock Cycle 11553:
 Current CPU Blocking $t3
(sw, 380, 0, 10, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 11/12

Clock Cycle 11554:
 Current CPU Blocking $t3
(sw, 380, 0, 11, 12, 1590, )(lw, 2740, $t3, 0, 0, 1591, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 2560, 0, 0, 0, 1594, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 12/12
Finished Instruction sw 380 0 on Line 1590

Clock Cycle 11555:
 Current CPU Blocking $t3
(lw, 2740, $t3, 0, 0, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Started lw 2740 $t3 on Line 1591
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11556:
 Current CPU Blocking $t3
(lw, 2740, $t3, 1, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 2/22

Clock Cycle 11557:
 Current CPU Blocking $t3
(lw, 2740, $t3, 2, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 3/22

Clock Cycle 11558:
 Current CPU Blocking $t3
(lw, 2740, $t3, 3, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 4/22

Clock Cycle 11559:
 Current CPU Blocking $t3
(lw, 2740, $t3, 4, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 5/22

Clock Cycle 11560:
 Current CPU Blocking $t3
(lw, 2740, $t3, 5, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 6/22

Clock Cycle 11561:
 Current CPU Blocking $t3
(lw, 2740, $t3, 6, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 7/22

Clock Cycle 11562:
 Current CPU Blocking $t3
(lw, 2740, $t3, 7, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 8/22

Clock Cycle 11563:
 Current CPU Blocking $t3
(lw, 2740, $t3, 8, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 9/22

Clock Cycle 11564:
 Current CPU Blocking $t3
(lw, 2740, $t3, 9, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 10/22

Clock Cycle 11565:
 Current CPU Blocking $t3
(lw, 2740, $t3, 10, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 11/22

Clock Cycle 11566:
 Current CPU Blocking $t3
(lw, 2740, $t3, 11, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 12/22

Clock Cycle 11567:
 Current CPU Blocking $t3
(lw, 2740, $t3, 12, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 13/22

Clock Cycle 11568:
 Current CPU Blocking $t3
(lw, 2740, $t3, 13, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 14/22

Clock Cycle 11569:
 Current CPU Blocking $t3
(lw, 2740, $t3, 14, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 15/22

Clock Cycle 11570:
 Current CPU Blocking $t3
(lw, 2740, $t3, 15, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 16/22

Clock Cycle 11571:
 Current CPU Blocking $t3
(lw, 2740, $t3, 16, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 17/22

Clock Cycle 11572:
 Current CPU Blocking $t3
(lw, 2740, $t3, 17, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 18/22

Clock Cycle 11573:
 Current CPU Blocking $t3
(lw, 2740, $t3, 18, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 19/22

Clock Cycle 11574:
 Current CPU Blocking $t3
(lw, 2740, $t3, 19, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 20/22

Clock Cycle 11575:
 Current CPU Blocking $t3
(lw, 2740, $t3, 20, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 21/22

Clock Cycle 11576:
 Current CPU Blocking $t3
(lw, 2740, $t3, 21, 22, 1591, )(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 22/22
$t3 = 340
Finished Instruction lw 2740 $t3 on Line 1591

Clock Cycle 11577:
 Current CPU Blocking $t3
(sw, 2560, 0, 0, 0, 1594, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Started sw 2560 0 on Line 1594
Completed 1/2
DRAM Request(Write) Issued for sw 2100 340 on Line 1598

Clock Cycle 11578:
 Current CPU Blocking 
(sw, 2560, 0, 1, 2, 1594, )(sw, 2100, 340, 0, 0, 1598, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )
Completed 2/2
Finished Instruction sw 2560 0 on Line 1594
DRAM Request(Read) Issued for lw 776 $t4 on Line 1599

Clock Cycle 11579:
 Current CPU Blocking 
(sw, 2100, 340, 0, 0, 1598, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )
Started sw 2100 340 on Line 1598
Completed 1/2
DRAM Request(Write) Issued for sw 2036 340 on Line 1600

Clock Cycle 11580:
 Current CPU Blocking 
(sw, 2100, 340, 1, 2, 1598, )(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(lw, 1144, $t2, 0, 0, 1595, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 2/2
Finished Instruction sw 2100 340 on Line 1598

Clock Cycle 11581:
 Current CPU Blocking $t0
(sw, 3228, 0, 0, 0, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Started sw 3228 0 on Line 1592
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11582:
 Current CPU Blocking $t0
(sw, 3228, 0, 1, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 2/22

Clock Cycle 11583:
 Current CPU Blocking $t0
(sw, 3228, 0, 2, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 3/22

Clock Cycle 11584:
 Current CPU Blocking $t0
(sw, 3228, 0, 3, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 4/22

Clock Cycle 11585:
 Current CPU Blocking $t0
(sw, 3228, 0, 4, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 5/22

Clock Cycle 11586:
 Current CPU Blocking $t0
(sw, 3228, 0, 5, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 6/22

Clock Cycle 11587:
 Current CPU Blocking $t0
(sw, 3228, 0, 6, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 7/22

Clock Cycle 11588:
 Current CPU Blocking $t0
(sw, 3228, 0, 7, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 8/22

Clock Cycle 11589:
 Current CPU Blocking $t0
(sw, 3228, 0, 8, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 9/22

Clock Cycle 11590:
 Current CPU Blocking $t0
(sw, 3228, 0, 9, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 10/22
Memory at 2100 = 340

Clock Cycle 11591:
 Current CPU Blocking $t0
(sw, 3228, 0, 10, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 11/22

Clock Cycle 11592:
 Current CPU Blocking $t0
(sw, 3228, 0, 11, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 12/22

Clock Cycle 11593:
 Current CPU Blocking $t0
(sw, 3228, 0, 12, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 13/22

Clock Cycle 11594:
 Current CPU Blocking $t0
(sw, 3228, 0, 13, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 14/22

Clock Cycle 11595:
 Current CPU Blocking $t0
(sw, 3228, 0, 14, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 15/22

Clock Cycle 11596:
 Current CPU Blocking $t0
(sw, 3228, 0, 15, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 16/22

Clock Cycle 11597:
 Current CPU Blocking $t0
(sw, 3228, 0, 16, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 17/22

Clock Cycle 11598:
 Current CPU Blocking $t0
(sw, 3228, 0, 17, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 18/22

Clock Cycle 11599:
 Current CPU Blocking $t0
(sw, 3228, 0, 18, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 19/22

Clock Cycle 11600:
 Current CPU Blocking $t0
(sw, 3228, 0, 19, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 20/22

Clock Cycle 11601:
 Current CPU Blocking $t0
(sw, 3228, 0, 20, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 21/22

Clock Cycle 11602:
 Current CPU Blocking $t0
(sw, 3228, 0, 21, 22, 1592, )(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 22/22
Finished Instruction sw 3228 0 on Line 1592

Clock Cycle 11603:
 Current CPU Blocking $t0
(sw, 3744, 0, 0, 0, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Started sw 3744 0 on Line 1593
Completed 1/2

Clock Cycle 11604:
 Current CPU Blocking $t0
(sw, 3744, 0, 1, 2, 1593, )(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 2/2
Finished Instruction sw 3744 0 on Line 1593

Clock Cycle 11605:
 Current CPU Blocking $t0
(sw, 3180, 0, 0, 0, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Started sw 3180 0 on Line 1596
Completed 1/2

Clock Cycle 11606:
 Current CPU Blocking $t0
(sw, 3180, 0, 1, 2, 1596, )(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(lw, 776, $t4, 0, 0, 1599, )(sw, 2036, 340, 0, 0, 1600, )
Completed 2/2
Finished Instruction sw 3180 0 on Line 1596

Clock Cycle 11607:
 Current CPU Blocking $t0
(lw, 1144, $t2, 0, 0, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Started lw 1144 $t2 on Line 1595
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11608:
 Current CPU Blocking $t0
(lw, 1144, $t2, 1, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 2/22

Clock Cycle 11609:
 Current CPU Blocking $t0
(lw, 1144, $t2, 2, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 3/22

Clock Cycle 11610:
 Current CPU Blocking $t0
(lw, 1144, $t2, 3, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 4/22

Clock Cycle 11611:
 Current CPU Blocking $t0
(lw, 1144, $t2, 4, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 5/22

Clock Cycle 11612:
 Current CPU Blocking $t0
(lw, 1144, $t2, 5, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 6/22

Clock Cycle 11613:
 Current CPU Blocking $t0
(lw, 1144, $t2, 6, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 7/22

Clock Cycle 11614:
 Current CPU Blocking $t0
(lw, 1144, $t2, 7, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 8/22

Clock Cycle 11615:
 Current CPU Blocking $t0
(lw, 1144, $t2, 8, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 9/22

Clock Cycle 11616:
 Current CPU Blocking $t0
(lw, 1144, $t2, 9, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 10/22

Clock Cycle 11617:
 Current CPU Blocking $t0
(lw, 1144, $t2, 10, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 11/22

Clock Cycle 11618:
 Current CPU Blocking $t0
(lw, 1144, $t2, 11, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 12/22

Clock Cycle 11619:
 Current CPU Blocking $t0
(lw, 1144, $t2, 12, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 13/22

Clock Cycle 11620:
 Current CPU Blocking $t0
(lw, 1144, $t2, 13, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 14/22

Clock Cycle 11621:
 Current CPU Blocking $t0
(lw, 1144, $t2, 14, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 15/22

Clock Cycle 11622:
 Current CPU Blocking $t0
(lw, 1144, $t2, 15, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 16/22

Clock Cycle 11623:
 Current CPU Blocking $t0
(lw, 1144, $t2, 16, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 17/22

Clock Cycle 11624:
 Current CPU Blocking $t0
(lw, 1144, $t2, 17, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 18/22

Clock Cycle 11625:
 Current CPU Blocking $t0
(lw, 1144, $t2, 18, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 19/22

Clock Cycle 11626:
 Current CPU Blocking $t0
(lw, 1144, $t2, 19, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 20/22

Clock Cycle 11627:
 Current CPU Blocking $t0
(lw, 1144, $t2, 20, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 21/22

Clock Cycle 11628:
 Current CPU Blocking $t0
(lw, 1144, $t2, 21, 22, 1595, )(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1144 $t2 on Line 1595

Clock Cycle 11629:
 Current CPU Blocking $t0
(lw, 1820, $t0, 0, 0, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Started lw 1820 $t0 on Line 1597
Completed 1/2

Clock Cycle 11630:
 Current CPU Blocking $t0
(lw, 1820, $t0, 1, 2, 1597, )(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Completed 2/2
$t0 = 1332
Finished Instruction lw 1820 $t0 on Line 1597

Clock Cycle 11631:
 Current CPU Blocking $t0
(sw, 2036, 340, 0, 0, 1600, )(lw, 776, $t4, 0, 0, 1599, )
Started sw 2036 340 on Line 1600
Completed 1/2
DRAM Request(Read) Issued for lw 3704 $t0 on Line 1601

Clock Cycle 11632:
 Current CPU Blocking 
(sw, 2036, 340, 1, 2, 1600, )(lw, 776, $t4, 0, 0, 1599, )(lw, 3704, $t0, 0, 0, 1601, )
Completed 2/2
Finished Instruction sw 2036 340 on Line 1600
DRAM Request(Write) Issued for sw 2696 836 on Line 1602

Clock Cycle 11633:
 Current CPU Blocking 
(lw, 776, $t4, 0, 0, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Started lw 776 $t4 on Line 1599
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t2,$t1,2008
$t2 = 2844

Clock Cycle 11634:
 Current CPU Blocking 
(lw, 776, $t4, 1, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 2/22

Clock Cycle 11635:
 Current CPU Blocking $t4
(lw, 776, $t4, 2, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 3/22

Clock Cycle 11636:
 Current CPU Blocking $t4
(lw, 776, $t4, 3, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 4/22

Clock Cycle 11637:
 Current CPU Blocking $t4
(lw, 776, $t4, 4, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 5/22

Clock Cycle 11638:
 Current CPU Blocking $t4
(lw, 776, $t4, 5, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 6/22

Clock Cycle 11639:
 Current CPU Blocking $t4
(lw, 776, $t4, 6, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 7/22

Clock Cycle 11640:
 Current CPU Blocking $t4
(lw, 776, $t4, 7, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 8/22

Clock Cycle 11641:
 Current CPU Blocking $t4
(lw, 776, $t4, 8, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 9/22

Clock Cycle 11642:
 Current CPU Blocking $t4
(lw, 776, $t4, 9, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 10/22
Memory at 2036 = 340

Clock Cycle 11643:
 Current CPU Blocking $t4
(lw, 776, $t4, 10, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 11/22

Clock Cycle 11644:
 Current CPU Blocking $t4
(lw, 776, $t4, 11, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 12/22

Clock Cycle 11645:
 Current CPU Blocking $t4
(lw, 776, $t4, 12, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 13/22

Clock Cycle 11646:
 Current CPU Blocking $t4
(lw, 776, $t4, 13, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 14/22

Clock Cycle 11647:
 Current CPU Blocking $t4
(lw, 776, $t4, 14, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 15/22

Clock Cycle 11648:
 Current CPU Blocking $t4
(lw, 776, $t4, 15, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 16/22

Clock Cycle 11649:
 Current CPU Blocking $t4
(lw, 776, $t4, 16, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 17/22

Clock Cycle 11650:
 Current CPU Blocking $t4
(lw, 776, $t4, 17, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 18/22

Clock Cycle 11651:
 Current CPU Blocking $t4
(lw, 776, $t4, 18, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 19/22

Clock Cycle 11652:
 Current CPU Blocking $t4
(lw, 776, $t4, 19, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 20/22

Clock Cycle 11653:
 Current CPU Blocking $t4
(lw, 776, $t4, 20, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 21/22

Clock Cycle 11654:
 Current CPU Blocking $t4
(lw, 776, $t4, 21, 22, 1599, )(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 22/22
$t4 = 0
Finished Instruction lw 776 $t4 on Line 1599

Clock Cycle 11655:
 Current CPU Blocking $t4
(lw, 3704, $t0, 0, 0, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Started lw 3704 $t0 on Line 1601
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t4,$t3,2920
$t4 = 3260

Clock Cycle 11656:
 Current CPU Blocking 
(lw, 3704, $t0, 1, 12, 1601, )(sw, 2696, 836, 0, 0, 1602, )
Completed 2/12
DRAM Request(Read) Issued for lw 3940 $t1 on Line 1605

Clock Cycle 11657:
 Current CPU Blocking 
(lw, 3704, $t0, 2, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 3/12
addi$t2,$t2,2180
$t2 = 5024

Clock Cycle 11658:
 Current CPU Blocking 
(lw, 3704, $t0, 3, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 4/12

Clock Cycle 11659:
 Current CPU Blocking $t0
(lw, 3704, $t0, 4, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 5/12

Clock Cycle 11660:
 Current CPU Blocking $t0
(lw, 3704, $t0, 5, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 6/12

Clock Cycle 11661:
 Current CPU Blocking $t0
(lw, 3704, $t0, 6, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 7/12

Clock Cycle 11662:
 Current CPU Blocking $t0
(lw, 3704, $t0, 7, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 8/12

Clock Cycle 11663:
 Current CPU Blocking $t0
(lw, 3704, $t0, 8, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 9/12

Clock Cycle 11664:
 Current CPU Blocking $t0
(lw, 3704, $t0, 9, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 10/12

Clock Cycle 11665:
 Current CPU Blocking $t0
(lw, 3704, $t0, 10, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 11/12

Clock Cycle 11666:
 Current CPU Blocking $t0
(lw, 3704, $t0, 11, 12, 1601, )(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3704 $t0 on Line 1601

Clock Cycle 11667:
 Current CPU Blocking $t0
(lw, 3940, $t1, 0, 0, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Started lw 3940 $t1 on Line 1605
Completed 1/2
addi$t0,$t0,1564
$t0 = 1564

Clock Cycle 11668:
 Current CPU Blocking 
(lw, 3940, $t1, 1, 2, 1605, )(sw, 2696, 836, 0, 0, 1602, )
Completed 2/2
$t1 = 2828
Finished Instruction lw 3940 $t1 on Line 1605
DRAM Request(Write) Issued for sw 904 3260 on Line 1608

Clock Cycle 11669:
 Current CPU Blocking 
(sw, 2696, 836, 0, 0, 1602, )(sw, 904, 3260, 0, 0, 1608, )
Started sw 2696 836 on Line 1602
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1896 $t1 on Line 1609

Clock Cycle 11670:
 Current CPU Blocking 
(sw, 2696, 836, 1, 12, 1602, )(sw, 904, 3260, 0, 0, 1608, )(lw, 1896, $t1, 0, 0, 1609, )
Completed 2/12

Clock Cycle 11671:
 Current CPU Blocking $t1
(sw, 2696, 836, 2, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 3/12

Clock Cycle 11672:
 Current CPU Blocking $t1
(sw, 2696, 836, 3, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 4/12

Clock Cycle 11673:
 Current CPU Blocking $t1
(sw, 2696, 836, 4, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 5/12

Clock Cycle 11674:
 Current CPU Blocking $t1
(sw, 2696, 836, 5, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 6/12

Clock Cycle 11675:
 Current CPU Blocking $t1
(sw, 2696, 836, 6, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 7/12

Clock Cycle 11676:
 Current CPU Blocking $t1
(sw, 2696, 836, 7, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 8/12

Clock Cycle 11677:
 Current CPU Blocking $t1
(sw, 2696, 836, 8, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 9/12

Clock Cycle 11678:
 Current CPU Blocking $t1
(sw, 2696, 836, 9, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 10/12

Clock Cycle 11679:
 Current CPU Blocking $t1
(sw, 2696, 836, 10, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 11/12

Clock Cycle 11680:
 Current CPU Blocking $t1
(sw, 2696, 836, 11, 12, 1602, )(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 12/12
Finished Instruction sw 2696 836 on Line 1602

Clock Cycle 11681:
 Current CPU Blocking $t1
(lw, 1896, $t1, 0, 0, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Started lw 1896 $t1 on Line 1609
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 11682:
 Current CPU Blocking $t1
(lw, 1896, $t1, 1, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 2/22

Clock Cycle 11683:
 Current CPU Blocking $t1
(lw, 1896, $t1, 2, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 3/22

Clock Cycle 11684:
 Current CPU Blocking $t1
(lw, 1896, $t1, 3, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 4/22

Clock Cycle 11685:
 Current CPU Blocking $t1
(lw, 1896, $t1, 4, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 5/22

Clock Cycle 11686:
 Current CPU Blocking $t1
(lw, 1896, $t1, 5, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 6/22

Clock Cycle 11687:
 Current CPU Blocking $t1
(lw, 1896, $t1, 6, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 7/22

Clock Cycle 11688:
 Current CPU Blocking $t1
(lw, 1896, $t1, 7, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 8/22

Clock Cycle 11689:
 Current CPU Blocking $t1
(lw, 1896, $t1, 8, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 9/22

Clock Cycle 11690:
 Current CPU Blocking $t1
(lw, 1896, $t1, 9, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 10/22
Memory at 2696 = 836

Clock Cycle 11691:
 Current CPU Blocking $t1
(lw, 1896, $t1, 10, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 11/22

Clock Cycle 11692:
 Current CPU Blocking $t1
(lw, 1896, $t1, 11, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 12/22

Clock Cycle 11693:
 Current CPU Blocking $t1
(lw, 1896, $t1, 12, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 13/22

Clock Cycle 11694:
 Current CPU Blocking $t1
(lw, 1896, $t1, 13, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 14/22

Clock Cycle 11695:
 Current CPU Blocking $t1
(lw, 1896, $t1, 14, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 15/22

Clock Cycle 11696:
 Current CPU Blocking $t1
(lw, 1896, $t1, 15, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 16/22

Clock Cycle 11697:
 Current CPU Blocking $t1
(lw, 1896, $t1, 16, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 17/22

Clock Cycle 11698:
 Current CPU Blocking $t1
(lw, 1896, $t1, 17, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 18/22

Clock Cycle 11699:
 Current CPU Blocking $t1
(lw, 1896, $t1, 18, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 19/22

Clock Cycle 11700:
 Current CPU Blocking $t1
(lw, 1896, $t1, 19, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 20/22

Clock Cycle 11701:
 Current CPU Blocking $t1
(lw, 1896, $t1, 20, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 21/22

Clock Cycle 11702:
 Current CPU Blocking $t1
(lw, 1896, $t1, 21, 22, 1609, )(sw, 904, 3260, 0, 0, 1608, )
Completed 22/22
$t1 = 1172
Finished Instruction lw 1896 $t1 on Line 1609

Clock Cycle 11703:
 Current CPU Blocking $t1
(sw, 904, 3260, 0, 0, 1608, )
Started sw 904 3260 on Line 1608
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2616 $t1 on Line 1610

Clock Cycle 11704:
 Current CPU Blocking 
(sw, 904, 3260, 1, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )
Completed 2/12
DRAM Request(Write) Issued for sw 3568 3260 on Line 1611

Clock Cycle 11705:
 Current CPU Blocking 
(sw, 904, 3260, 2, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 3/12
addi$t0,$t2,2108
$t0 = 7132

Clock Cycle 11706:
 Current CPU Blocking 
(sw, 904, 3260, 3, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 4/12

Clock Cycle 11707:
 Current CPU Blocking $t1
(sw, 904, 3260, 4, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 5/12

Clock Cycle 11708:
 Current CPU Blocking $t1
(sw, 904, 3260, 5, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 6/12

Clock Cycle 11709:
 Current CPU Blocking $t1
(sw, 904, 3260, 6, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 7/12

Clock Cycle 11710:
 Current CPU Blocking $t1
(sw, 904, 3260, 7, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 8/12

Clock Cycle 11711:
 Current CPU Blocking $t1
(sw, 904, 3260, 8, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 9/12

Clock Cycle 11712:
 Current CPU Blocking $t1
(sw, 904, 3260, 9, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 10/12

Clock Cycle 11713:
 Current CPU Blocking $t1
(sw, 904, 3260, 10, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 11/12

Clock Cycle 11714:
 Current CPU Blocking $t1
(sw, 904, 3260, 11, 12, 1608, )(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 12/12
Finished Instruction sw 904 3260 on Line 1608

Clock Cycle 11715:
 Current CPU Blocking $t1
(lw, 2616, $t1, 0, 0, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Started lw 2616 $t1 on Line 1610
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11716:
 Current CPU Blocking $t1
(lw, 2616, $t1, 1, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 2/22

Clock Cycle 11717:
 Current CPU Blocking $t1
(lw, 2616, $t1, 2, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 3/22

Clock Cycle 11718:
 Current CPU Blocking $t1
(lw, 2616, $t1, 3, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 4/22

Clock Cycle 11719:
 Current CPU Blocking $t1
(lw, 2616, $t1, 4, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 5/22

Clock Cycle 11720:
 Current CPU Blocking $t1
(lw, 2616, $t1, 5, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 6/22

Clock Cycle 11721:
 Current CPU Blocking $t1
(lw, 2616, $t1, 6, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 7/22

Clock Cycle 11722:
 Current CPU Blocking $t1
(lw, 2616, $t1, 7, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 8/22

Clock Cycle 11723:
 Current CPU Blocking $t1
(lw, 2616, $t1, 8, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 9/22

Clock Cycle 11724:
 Current CPU Blocking $t1
(lw, 2616, $t1, 9, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 10/22
Memory at 904 = 3260

Clock Cycle 11725:
 Current CPU Blocking $t1
(lw, 2616, $t1, 10, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 11/22

Clock Cycle 11726:
 Current CPU Blocking $t1
(lw, 2616, $t1, 11, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 12/22

Clock Cycle 11727:
 Current CPU Blocking $t1
(lw, 2616, $t1, 12, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 13/22

Clock Cycle 11728:
 Current CPU Blocking $t1
(lw, 2616, $t1, 13, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 14/22

Clock Cycle 11729:
 Current CPU Blocking $t1
(lw, 2616, $t1, 14, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 15/22

Clock Cycle 11730:
 Current CPU Blocking $t1
(lw, 2616, $t1, 15, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 16/22

Clock Cycle 11731:
 Current CPU Blocking $t1
(lw, 2616, $t1, 16, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 17/22

Clock Cycle 11732:
 Current CPU Blocking $t1
(lw, 2616, $t1, 17, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 18/22

Clock Cycle 11733:
 Current CPU Blocking $t1
(lw, 2616, $t1, 18, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 19/22

Clock Cycle 11734:
 Current CPU Blocking $t1
(lw, 2616, $t1, 19, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 20/22

Clock Cycle 11735:
 Current CPU Blocking $t1
(lw, 2616, $t1, 20, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 21/22

Clock Cycle 11736:
 Current CPU Blocking $t1
(lw, 2616, $t1, 21, 22, 1610, )(sw, 3568, 3260, 0, 0, 1611, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2616 $t1 on Line 1610

Clock Cycle 11737:
 Current CPU Blocking $t1
(sw, 3568, 3260, 0, 0, 1611, )
Started sw 3568 3260 on Line 1611
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 632 $t1 on Line 1613

Clock Cycle 11738:
 Current CPU Blocking 
(sw, 3568, 3260, 1, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )
Completed 2/12
DRAM Request(Write) Issued for sw 1568 340 on Line 1614

Clock Cycle 11739:
 Current CPU Blocking 
(sw, 3568, 3260, 2, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )
Completed 3/12
addi$t4,$t2,800
$t4 = 5824

Clock Cycle 11740:
 Current CPU Blocking 
(sw, 3568, 3260, 3, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )
Completed 4/12
addi$t4,$t0,584
$t4 = 7716

Clock Cycle 11741:
 Current CPU Blocking 
(sw, 3568, 3260, 4, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )
Completed 5/12
DRAM Request(Write) Issued for sw 80 340 on Line 1617

Clock Cycle 11742:
 Current CPU Blocking 
(sw, 3568, 3260, 5, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )(sw, 80, 340, 0, 0, 1617, )
Completed 6/12

Clock Cycle 11743:
 Current CPU Blocking $t1
(sw, 3568, 3260, 6, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )(sw, 80, 340, 0, 0, 1617, )
Completed 7/12

Clock Cycle 11744:
 Current CPU Blocking $t1
(sw, 3568, 3260, 7, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )(sw, 80, 340, 0, 0, 1617, )
Completed 8/12

Clock Cycle 11745:
 Current CPU Blocking $t1
(sw, 3568, 3260, 8, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )(sw, 80, 340, 0, 0, 1617, )
Completed 9/12

Clock Cycle 11746:
 Current CPU Blocking $t1
(sw, 3568, 3260, 9, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )(sw, 80, 340, 0, 0, 1617, )
Completed 10/12

Clock Cycle 11747:
 Current CPU Blocking $t1
(sw, 3568, 3260, 10, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )(sw, 80, 340, 0, 0, 1617, )
Completed 11/12

Clock Cycle 11748:
 Current CPU Blocking $t1
(sw, 3568, 3260, 11, 12, 1611, )(lw, 632, $t1, 0, 0, 1613, )(sw, 1568, 340, 0, 0, 1614, )(sw, 80, 340, 0, 0, 1617, )
Completed 12/12
Finished Instruction sw 3568 3260 on Line 1611

Clock Cycle 11749:
 Current CPU Blocking $t1
(lw, 632, $t1, 0, 0, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Started lw 632 $t1 on Line 1613
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11750:
 Current CPU Blocking $t1
(lw, 632, $t1, 1, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 2/22

Clock Cycle 11751:
 Current CPU Blocking $t1
(lw, 632, $t1, 2, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 3/22

Clock Cycle 11752:
 Current CPU Blocking $t1
(lw, 632, $t1, 3, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 4/22

Clock Cycle 11753:
 Current CPU Blocking $t1
(lw, 632, $t1, 4, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 5/22

Clock Cycle 11754:
 Current CPU Blocking $t1
(lw, 632, $t1, 5, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 6/22

Clock Cycle 11755:
 Current CPU Blocking $t1
(lw, 632, $t1, 6, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 7/22

Clock Cycle 11756:
 Current CPU Blocking $t1
(lw, 632, $t1, 7, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 8/22

Clock Cycle 11757:
 Current CPU Blocking $t1
(lw, 632, $t1, 8, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 9/22

Clock Cycle 11758:
 Current CPU Blocking $t1
(lw, 632, $t1, 9, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 10/22
Memory at 3568 = 3260

Clock Cycle 11759:
 Current CPU Blocking $t1
(lw, 632, $t1, 10, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 11/22

Clock Cycle 11760:
 Current CPU Blocking $t1
(lw, 632, $t1, 11, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 12/22

Clock Cycle 11761:
 Current CPU Blocking $t1
(lw, 632, $t1, 12, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 13/22

Clock Cycle 11762:
 Current CPU Blocking $t1
(lw, 632, $t1, 13, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 14/22

Clock Cycle 11763:
 Current CPU Blocking $t1
(lw, 632, $t1, 14, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 15/22

Clock Cycle 11764:
 Current CPU Blocking $t1
(lw, 632, $t1, 15, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 16/22

Clock Cycle 11765:
 Current CPU Blocking $t1
(lw, 632, $t1, 16, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 17/22

Clock Cycle 11766:
 Current CPU Blocking $t1
(lw, 632, $t1, 17, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 18/22

Clock Cycle 11767:
 Current CPU Blocking $t1
(lw, 632, $t1, 18, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 19/22

Clock Cycle 11768:
 Current CPU Blocking $t1
(lw, 632, $t1, 19, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 20/22

Clock Cycle 11769:
 Current CPU Blocking $t1
(lw, 632, $t1, 20, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 21/22

Clock Cycle 11770:
 Current CPU Blocking $t1
(lw, 632, $t1, 21, 22, 1613, )(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Completed 22/22
$t1 = 0
Finished Instruction lw 632 $t1 on Line 1613

Clock Cycle 11771:
 Current CPU Blocking $t1
(sw, 80, 340, 0, 0, 1617, )(sw, 1568, 340, 0, 0, 1614, )
Started sw 80 340 on Line 1617
Completed 1/2
DRAM Request(Write) Issued for sw 1196 0 on Line 1618

Clock Cycle 11772:
 Current CPU Blocking 
(sw, 80, 340, 1, 2, 1617, )(sw, 1568, 340, 0, 0, 1614, )(sw, 1196, 0, 0, 0, 1618, )
Completed 2/2
Finished Instruction sw 80 340 on Line 1617
addi$t3,$t4,412
$t3 = 8128

Clock Cycle 11773:
 Current CPU Blocking 
(sw, 1568, 340, 0, 0, 1614, )(sw, 1196, 0, 0, 0, 1618, )
Started sw 1568 340 on Line 1614
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 408 $t2 on Line 1620

Clock Cycle 11774:
 Current CPU Blocking 
(sw, 1568, 340, 1, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(lw, 408, $t2, 0, 0, 1620, )
Completed 2/22
DRAM Request(Write) Issued for sw 3312 0 on Line 1621

Clock Cycle 11775:
 Current CPU Blocking 
(sw, 1568, 340, 2, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(lw, 408, $t2, 0, 0, 1620, )(sw, 3312, 0, 0, 0, 1621, )
Completed 3/22
DRAM Request(Read) Issued for lw 3808 $t1 on Line 1622

Clock Cycle 11776:
 Current CPU Blocking 
(sw, 1568, 340, 3, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(lw, 408, $t2, 0, 0, 1620, )(sw, 3312, 0, 0, 0, 1621, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 4/22
addi$t3,$t4,948
$t3 = 8664

Clock Cycle 11777:
 Current CPU Blocking 
(sw, 1568, 340, 4, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(lw, 408, $t2, 0, 0, 1620, )(sw, 3312, 0, 0, 0, 1621, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 5/22

Clock Cycle 11778:
 Current CPU Blocking $t1
(sw, 1568, 340, 5, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 6/22

Clock Cycle 11779:
 Current CPU Blocking $t1
(sw, 1568, 340, 6, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 7/22

Clock Cycle 11780:
 Current CPU Blocking $t1
(sw, 1568, 340, 7, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 8/22

Clock Cycle 11781:
 Current CPU Blocking $t1
(sw, 1568, 340, 8, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 9/22

Clock Cycle 11782:
 Current CPU Blocking $t1
(sw, 1568, 340, 9, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 10/22
Memory at 80 = 340

Clock Cycle 11783:
 Current CPU Blocking $t1
(sw, 1568, 340, 10, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 11/22

Clock Cycle 11784:
 Current CPU Blocking $t1
(sw, 1568, 340, 11, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 12/22

Clock Cycle 11785:
 Current CPU Blocking $t1
(sw, 1568, 340, 12, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 13/22

Clock Cycle 11786:
 Current CPU Blocking $t1
(sw, 1568, 340, 13, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 14/22

Clock Cycle 11787:
 Current CPU Blocking $t1
(sw, 1568, 340, 14, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 15/22

Clock Cycle 11788:
 Current CPU Blocking $t1
(sw, 1568, 340, 15, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 16/22

Clock Cycle 11789:
 Current CPU Blocking $t1
(sw, 1568, 340, 16, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 17/22

Clock Cycle 11790:
 Current CPU Blocking $t1
(sw, 1568, 340, 17, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 18/22

Clock Cycle 11791:
 Current CPU Blocking $t1
(sw, 1568, 340, 18, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 19/22

Clock Cycle 11792:
 Current CPU Blocking $t1
(sw, 1568, 340, 19, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 20/22

Clock Cycle 11793:
 Current CPU Blocking $t1
(sw, 1568, 340, 20, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 21/22

Clock Cycle 11794:
 Current CPU Blocking $t1
(sw, 1568, 340, 21, 22, 1614, )(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 22/22
Finished Instruction sw 1568 340 on Line 1614

Clock Cycle 11795:
 Current CPU Blocking $t1
(sw, 1196, 0, 0, 0, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Started sw 1196 0 on Line 1618
Completed 1/2

Clock Cycle 11796:
 Current CPU Blocking $t1
(sw, 1196, 0, 1, 2, 1618, )(sw, 3312, 0, 0, 0, 1621, )(lw, 408, $t2, 0, 0, 1620, )(lw, 3808, $t1, 0, 0, 1622, )
Completed 2/2
Finished Instruction sw 1196 0 on Line 1618

Clock Cycle 11797:
 Current CPU Blocking $t1
(sw, 3312, 0, 0, 0, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Started sw 3312 0 on Line 1621
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11798:
 Current CPU Blocking $t1
(sw, 3312, 0, 1, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 2/22

Clock Cycle 11799:
 Current CPU Blocking $t1
(sw, 3312, 0, 2, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 3/22

Clock Cycle 11800:
 Current CPU Blocking $t1
(sw, 3312, 0, 3, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 4/22

Clock Cycle 11801:
 Current CPU Blocking $t1
(sw, 3312, 0, 4, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 5/22

Clock Cycle 11802:
 Current CPU Blocking $t1
(sw, 3312, 0, 5, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 6/22

Clock Cycle 11803:
 Current CPU Blocking $t1
(sw, 3312, 0, 6, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 7/22

Clock Cycle 11804:
 Current CPU Blocking $t1
(sw, 3312, 0, 7, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 8/22

Clock Cycle 11805:
 Current CPU Blocking $t1
(sw, 3312, 0, 8, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 9/22

Clock Cycle 11806:
 Current CPU Blocking $t1
(sw, 3312, 0, 9, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 10/22
Memory at 1568 = 340

Clock Cycle 11807:
 Current CPU Blocking $t1
(sw, 3312, 0, 10, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 11/22

Clock Cycle 11808:
 Current CPU Blocking $t1
(sw, 3312, 0, 11, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 12/22

Clock Cycle 11809:
 Current CPU Blocking $t1
(sw, 3312, 0, 12, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 13/22

Clock Cycle 11810:
 Current CPU Blocking $t1
(sw, 3312, 0, 13, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 14/22

Clock Cycle 11811:
 Current CPU Blocking $t1
(sw, 3312, 0, 14, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 15/22

Clock Cycle 11812:
 Current CPU Blocking $t1
(sw, 3312, 0, 15, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 16/22

Clock Cycle 11813:
 Current CPU Blocking $t1
(sw, 3312, 0, 16, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 17/22

Clock Cycle 11814:
 Current CPU Blocking $t1
(sw, 3312, 0, 17, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 18/22

Clock Cycle 11815:
 Current CPU Blocking $t1
(sw, 3312, 0, 18, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 19/22

Clock Cycle 11816:
 Current CPU Blocking $t1
(sw, 3312, 0, 19, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 20/22

Clock Cycle 11817:
 Current CPU Blocking $t1
(sw, 3312, 0, 20, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 21/22

Clock Cycle 11818:
 Current CPU Blocking $t1
(sw, 3312, 0, 21, 22, 1621, )(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 22/22
Finished Instruction sw 3312 0 on Line 1621

Clock Cycle 11819:
 Current CPU Blocking $t1
(lw, 3808, $t1, 0, 0, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Started lw 3808 $t1 on Line 1622
Completed 1/2

Clock Cycle 11820:
 Current CPU Blocking $t1
(lw, 3808, $t1, 1, 2, 1622, )(lw, 408, $t2, 0, 0, 1620, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3808 $t1 on Line 1622

Clock Cycle 11821:
 Current CPU Blocking $t1
(lw, 408, $t2, 0, 0, 1620, )
Started lw 408 $t2 on Line 1620
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t1,$t3,336
$t1 = 9000

Clock Cycle 11822:
 Current CPU Blocking 
(lw, 408, $t2, 1, 22, 1620, )
Completed 2/22
DRAM Request(Read) Issued for lw 1140 $t4 on Line 1625

Clock Cycle 11823:
 Current CPU Blocking 
(lw, 408, $t2, 2, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 3/22

Clock Cycle 11824:
 Current CPU Blocking $t2
(lw, 408, $t2, 3, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 4/22

Clock Cycle 11825:
 Current CPU Blocking $t2
(lw, 408, $t2, 4, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 5/22

Clock Cycle 11826:
 Current CPU Blocking $t2
(lw, 408, $t2, 5, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 6/22

Clock Cycle 11827:
 Current CPU Blocking $t2
(lw, 408, $t2, 6, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 7/22

Clock Cycle 11828:
 Current CPU Blocking $t2
(lw, 408, $t2, 7, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 8/22

Clock Cycle 11829:
 Current CPU Blocking $t2
(lw, 408, $t2, 8, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 9/22

Clock Cycle 11830:
 Current CPU Blocking $t2
(lw, 408, $t2, 9, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 10/22

Clock Cycle 11831:
 Current CPU Blocking $t2
(lw, 408, $t2, 10, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 11/22

Clock Cycle 11832:
 Current CPU Blocking $t2
(lw, 408, $t2, 11, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 12/22

Clock Cycle 11833:
 Current CPU Blocking $t2
(lw, 408, $t2, 12, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 13/22

Clock Cycle 11834:
 Current CPU Blocking $t2
(lw, 408, $t2, 13, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 14/22

Clock Cycle 11835:
 Current CPU Blocking $t2
(lw, 408, $t2, 14, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 15/22

Clock Cycle 11836:
 Current CPU Blocking $t2
(lw, 408, $t2, 15, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 16/22

Clock Cycle 11837:
 Current CPU Blocking $t2
(lw, 408, $t2, 16, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 17/22

Clock Cycle 11838:
 Current CPU Blocking $t2
(lw, 408, $t2, 17, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 18/22

Clock Cycle 11839:
 Current CPU Blocking $t2
(lw, 408, $t2, 18, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 19/22

Clock Cycle 11840:
 Current CPU Blocking $t2
(lw, 408, $t2, 19, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 20/22

Clock Cycle 11841:
 Current CPU Blocking $t2
(lw, 408, $t2, 20, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 21/22

Clock Cycle 11842:
 Current CPU Blocking $t2
(lw, 408, $t2, 21, 22, 1620, )(lw, 1140, $t4, 0, 0, 1625, )
Completed 22/22
$t2 = 0
Finished Instruction lw 408 $t2 on Line 1620

Clock Cycle 11843:
 Current CPU Blocking $t2
(lw, 1140, $t4, 0, 0, 1625, )
Started lw 1140 $t4 on Line 1625
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t2,$t3,2612
$t2 = 11276

Clock Cycle 11844:
 Current CPU Blocking 
(lw, 1140, $t4, 1, 12, 1625, )
Completed 2/12

Clock Cycle 11845:
 Current CPU Blocking $t4
(lw, 1140, $t4, 2, 12, 1625, )
Completed 3/12

Clock Cycle 11846:
 Current CPU Blocking $t4
(lw, 1140, $t4, 3, 12, 1625, )
Completed 4/12

Clock Cycle 11847:
 Current CPU Blocking $t4
(lw, 1140, $t4, 4, 12, 1625, )
Completed 5/12

Clock Cycle 11848:
 Current CPU Blocking $t4
(lw, 1140, $t4, 5, 12, 1625, )
Completed 6/12

Clock Cycle 11849:
 Current CPU Blocking $t4
(lw, 1140, $t4, 6, 12, 1625, )
Completed 7/12

Clock Cycle 11850:
 Current CPU Blocking $t4
(lw, 1140, $t4, 7, 12, 1625, )
Completed 8/12

Clock Cycle 11851:
 Current CPU Blocking $t4
(lw, 1140, $t4, 8, 12, 1625, )
Completed 9/12

Clock Cycle 11852:
 Current CPU Blocking $t4
(lw, 1140, $t4, 9, 12, 1625, )
Completed 10/12

Clock Cycle 11853:
 Current CPU Blocking $t4
(lw, 1140, $t4, 10, 12, 1625, )
Completed 11/12

Clock Cycle 11854:
 Current CPU Blocking $t4
(lw, 1140, $t4, 11, 12, 1625, )
Completed 12/12
$t4 = 0
Finished Instruction lw 1140 $t4 on Line 1625

Clock Cycle 11855:
 Current CPU Blocking $t4

DRAM Request(Read) Issued for lw 1492 $t4 on Line 1627

Clock Cycle 11856:
 Current CPU Blocking 
(lw, 1492, $t4, 0, 0, 1627, )
Started lw 1492 $t4 on Line 1627
Completed 1/2
DRAM Request(Write) Issued for sw 1680 7132 on Line 1628

Clock Cycle 11857:
 Current CPU Blocking 
(lw, 1492, $t4, 1, 2, 1627, )(sw, 1680, 7132, 0, 0, 1628, )
Completed 2/2
$t4 = 1636
Finished Instruction lw 1492 $t4 on Line 1627
DRAM Request(Read) Issued for lw 1948 $t3 on Line 1629

Clock Cycle 11858:
 Current CPU Blocking 
(sw, 1680, 7132, 0, 0, 1628, )(lw, 1948, $t3, 0, 0, 1629, )
Started sw 1680 7132 on Line 1628
Completed 1/2
DRAM Request(Write) Issued for sw 896 9000 on Line 1630

Clock Cycle 11859:
 Current CPU Blocking 
(sw, 1680, 7132, 1, 2, 1628, )(lw, 1948, $t3, 0, 0, 1629, )(sw, 896, 9000, 0, 0, 1630, )
Completed 2/2
Finished Instruction sw 1680 7132 on Line 1628
DRAM Request(Write) Issued for sw 2052 9000 on Line 1631

Clock Cycle 11860:
 Current CPU Blocking 
(lw, 1948, $t3, 0, 0, 1629, )(sw, 896, 9000, 0, 0, 1630, )(sw, 2052, 9000, 0, 0, 1631, )
Started lw 1948 $t3 on Line 1629
Completed 1/2
DRAM Request(Read) Issued for lw 2764 $t0 on Line 1632

Clock Cycle 11861:
 Current CPU Blocking 
(lw, 1948, $t3, 1, 2, 1629, )(sw, 896, 9000, 0, 0, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1948 $t3 on Line 1629

Clock Cycle 11862:
 Current CPU Blocking $t0
(sw, 896, 9000, 0, 0, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Started sw 896 9000 on Line 1630
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11863:
 Current CPU Blocking $t0
(sw, 896, 9000, 1, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 2/22

Clock Cycle 11864:
 Current CPU Blocking $t0
(sw, 896, 9000, 2, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 3/22

Clock Cycle 11865:
 Current CPU Blocking $t0
(sw, 896, 9000, 3, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 4/22

Clock Cycle 11866:
 Current CPU Blocking $t0
(sw, 896, 9000, 4, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 5/22

Clock Cycle 11867:
 Current CPU Blocking $t0
(sw, 896, 9000, 5, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 6/22

Clock Cycle 11868:
 Current CPU Blocking $t0
(sw, 896, 9000, 6, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 7/22

Clock Cycle 11869:
 Current CPU Blocking $t0
(sw, 896, 9000, 7, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 8/22

Clock Cycle 11870:
 Current CPU Blocking $t0
(sw, 896, 9000, 8, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 9/22

Clock Cycle 11871:
 Current CPU Blocking $t0
(sw, 896, 9000, 9, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 10/22
Memory at 1680 = 7132

Clock Cycle 11872:
 Current CPU Blocking $t0
(sw, 896, 9000, 10, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 11/22

Clock Cycle 11873:
 Current CPU Blocking $t0
(sw, 896, 9000, 11, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 12/22

Clock Cycle 11874:
 Current CPU Blocking $t0
(sw, 896, 9000, 12, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 13/22

Clock Cycle 11875:
 Current CPU Blocking $t0
(sw, 896, 9000, 13, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 14/22

Clock Cycle 11876:
 Current CPU Blocking $t0
(sw, 896, 9000, 14, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 15/22

Clock Cycle 11877:
 Current CPU Blocking $t0
(sw, 896, 9000, 15, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 16/22

Clock Cycle 11878:
 Current CPU Blocking $t0
(sw, 896, 9000, 16, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 17/22

Clock Cycle 11879:
 Current CPU Blocking $t0
(sw, 896, 9000, 17, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 18/22

Clock Cycle 11880:
 Current CPU Blocking $t0
(sw, 896, 9000, 18, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 19/22

Clock Cycle 11881:
 Current CPU Blocking $t0
(sw, 896, 9000, 19, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 20/22

Clock Cycle 11882:
 Current CPU Blocking $t0
(sw, 896, 9000, 20, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 21/22

Clock Cycle 11883:
 Current CPU Blocking $t0
(sw, 896, 9000, 21, 22, 1630, )(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 22/22
Finished Instruction sw 896 9000 on Line 1630

Clock Cycle 11884:
 Current CPU Blocking $t0
(sw, 2052, 9000, 0, 0, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Started sw 2052 9000 on Line 1631
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 11885:
 Current CPU Blocking $t0
(sw, 2052, 9000, 1, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 2/22

Clock Cycle 11886:
 Current CPU Blocking $t0
(sw, 2052, 9000, 2, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 3/22

Clock Cycle 11887:
 Current CPU Blocking $t0
(sw, 2052, 9000, 3, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 4/22

Clock Cycle 11888:
 Current CPU Blocking $t0
(sw, 2052, 9000, 4, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 5/22

Clock Cycle 11889:
 Current CPU Blocking $t0
(sw, 2052, 9000, 5, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 6/22

Clock Cycle 11890:
 Current CPU Blocking $t0
(sw, 2052, 9000, 6, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 7/22

Clock Cycle 11891:
 Current CPU Blocking $t0
(sw, 2052, 9000, 7, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 8/22

Clock Cycle 11892:
 Current CPU Blocking $t0
(sw, 2052, 9000, 8, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 9/22

Clock Cycle 11893:
 Current CPU Blocking $t0
(sw, 2052, 9000, 9, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 10/22
Memory at 896 = 9000

Clock Cycle 11894:
 Current CPU Blocking $t0
(sw, 2052, 9000, 10, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 11/22

Clock Cycle 11895:
 Current CPU Blocking $t0
(sw, 2052, 9000, 11, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 12/22

Clock Cycle 11896:
 Current CPU Blocking $t0
(sw, 2052, 9000, 12, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 13/22

Clock Cycle 11897:
 Current CPU Blocking $t0
(sw, 2052, 9000, 13, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 14/22

Clock Cycle 11898:
 Current CPU Blocking $t0
(sw, 2052, 9000, 14, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 15/22

Clock Cycle 11899:
 Current CPU Blocking $t0
(sw, 2052, 9000, 15, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 16/22

Clock Cycle 11900:
 Current CPU Blocking $t0
(sw, 2052, 9000, 16, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 17/22

Clock Cycle 11901:
 Current CPU Blocking $t0
(sw, 2052, 9000, 17, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 18/22

Clock Cycle 11902:
 Current CPU Blocking $t0
(sw, 2052, 9000, 18, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 19/22

Clock Cycle 11903:
 Current CPU Blocking $t0
(sw, 2052, 9000, 19, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 20/22

Clock Cycle 11904:
 Current CPU Blocking $t0
(sw, 2052, 9000, 20, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 21/22

Clock Cycle 11905:
 Current CPU Blocking $t0
(sw, 2052, 9000, 21, 22, 1631, )(lw, 2764, $t0, 0, 0, 1632, )
Completed 22/22
Finished Instruction sw 2052 9000 on Line 1631

Clock Cycle 11906:
 Current CPU Blocking $t0
(lw, 2764, $t0, 0, 0, 1632, )
Started lw 2764 $t0 on Line 1632
Completed 1/2

Clock Cycle 11907:
 Current CPU Blocking $t0
(lw, 2764, $t0, 1, 2, 1632, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2764 $t0 on Line 1632

Clock Cycle 11908:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 2160 0 on Line 1633

Clock Cycle 11909:
 Current CPU Blocking 
(sw, 2160, 0, 0, 0, 1633, )
Started sw 2160 0 on Line 1633
Completed 1/2
DRAM Request(Write) Issued for sw 3860 0 on Line 1634

Clock Cycle 11910:
 Current CPU Blocking 
(sw, 2160, 0, 1, 2, 1633, )(sw, 3860, 0, 0, 0, 1634, )
Completed 2/2
Finished Instruction sw 2160 0 on Line 1633
DRAM Request(Write) Issued for sw 2084 9000 on Line 1635

Clock Cycle 11911:
 Current CPU Blocking 
(sw, 3860, 0, 0, 0, 1634, )(sw, 2084, 9000, 0, 0, 1635, )
Started sw 3860 0 on Line 1634
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 992 0 on Line 1636

Clock Cycle 11912:
 Current CPU Blocking 
(sw, 3860, 0, 1, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )
Completed 2/22
addi$t4,$t1,3436
$t4 = 12436

Clock Cycle 11913:
 Current CPU Blocking 
(sw, 3860, 0, 2, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )
Completed 3/22
DRAM Request(Write) Issued for sw 132 0 on Line 1638

Clock Cycle 11914:
 Current CPU Blocking 
(sw, 3860, 0, 3, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )
Completed 4/22
addi$t0,$t4,256
$t0 = 12692

Clock Cycle 11915:
 Current CPU Blocking 
(sw, 3860, 0, 4, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )
Completed 5/22
addi$t2,$t4,888
$t2 = 13324

Clock Cycle 11916:
 Current CPU Blocking 
(sw, 3860, 0, 5, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )
Completed 6/22
addi$t1,$t0,3944
$t1 = 16636

Clock Cycle 11917:
 Current CPU Blocking 
(sw, 3860, 0, 6, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )
Completed 7/22
addi$t4,$t2,1056
$t4 = 14380

Clock Cycle 11918:
 Current CPU Blocking 
(sw, 3860, 0, 7, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )
Completed 8/22
DRAM Request(Write) Issued for sw 1492 16636 on Line 1643

Clock Cycle 11919:
 Current CPU Blocking 
(sw, 3860, 0, 8, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 9/22
addi$t2,$t1,868
$t2 = 17504

Clock Cycle 11920:
 Current CPU Blocking 
(sw, 3860, 0, 9, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 10/22
Memory at 2052 = 9000
Memory at 2160 = 0
DRAM Request(Write) Issued for sw 252 0 on Line 1645

Clock Cycle 11921:
 Current CPU Blocking 
(sw, 3860, 0, 10, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )
Completed 11/22
DRAM Request(Read) Issued for lw 424 $t4 on Line 1646

Clock Cycle 11922:
 Current CPU Blocking 
(sw, 3860, 0, 11, 22, 1634, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 12/22
DRAM Request(Write) Issued for sw 3728 0 on Line 1647

Clock Cycle 11923:
 Current CPU Blocking 
(sw, 3860, 0, 12, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 13/22
DRAM Request(Write) Issued for sw 3088 17504 on Line 1648

Clock Cycle 11924:
 Current CPU Blocking 
(sw, 3860, 0, 13, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 14/22
addi$t3,$t1,264
$t3 = 16900

Clock Cycle 11925:
 Current CPU Blocking 
(sw, 3860, 0, 14, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 15/22
DRAM Request(Write) Issued for sw 3680 17504 on Line 1650

Clock Cycle 11926:
 Current CPU Blocking 
(sw, 3860, 0, 15, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 992, 0, 0, 0, 1636, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 16/22

Clock Cycle 11927:
 Current CPU Blocking $t4
(sw, 3860, 0, 16, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 17/22

Clock Cycle 11928:
 Current CPU Blocking $t4
(sw, 3860, 0, 17, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 18/22

Clock Cycle 11929:
 Current CPU Blocking $t4
(sw, 3860, 0, 18, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 19/22

Clock Cycle 11930:
 Current CPU Blocking $t4
(sw, 3860, 0, 19, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 20/22

Clock Cycle 11931:
 Current CPU Blocking $t4
(sw, 3860, 0, 20, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 21/22

Clock Cycle 11932:
 Current CPU Blocking $t4
(sw, 3860, 0, 21, 22, 1634, )(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 22/22
Finished Instruction sw 3860 0 on Line 1634

Clock Cycle 11933:
 Current CPU Blocking $t4
(sw, 3728, 0, 0, 0, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Started sw 3728 0 on Line 1647
Completed 1/2

Clock Cycle 11934:
 Current CPU Blocking $t4
(sw, 3728, 0, 1, 2, 1647, )(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 2/2
Finished Instruction sw 3728 0 on Line 1647

Clock Cycle 11935:
 Current CPU Blocking $t4
(sw, 3088, 17504, 0, 0, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Started sw 3088 17504 on Line 1648
Completed 1/2

Clock Cycle 11936:
 Current CPU Blocking $t4
(sw, 3088, 17504, 1, 2, 1648, )(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 2/2
Finished Instruction sw 3088 17504 on Line 1648

Clock Cycle 11937:
 Current CPU Blocking $t4
(sw, 3680, 17504, 0, 0, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Started sw 3680 17504 on Line 1650
Completed 1/2

Clock Cycle 11938:
 Current CPU Blocking $t4
(sw, 3680, 17504, 1, 2, 1650, )(sw, 992, 0, 0, 0, 1636, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 132, 0, 0, 0, 1638, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 252, 0, 0, 0, 1645, )(lw, 424, $t4, 0, 0, 1646, )
Completed 2/2
Finished Instruction sw 3680 17504 on Line 1650

Clock Cycle 11939:
 Current CPU Blocking $t4
(sw, 992, 0, 0, 0, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Started sw 992 0 on Line 1636
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 11940:
 Current CPU Blocking $t4
(sw, 992, 0, 1, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 2/22

Clock Cycle 11941:
 Current CPU Blocking $t4
(sw, 992, 0, 2, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 3/22

Clock Cycle 11942:
 Current CPU Blocking $t4
(sw, 992, 0, 3, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 4/22

Clock Cycle 11943:
 Current CPU Blocking $t4
(sw, 992, 0, 4, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 5/22

Clock Cycle 11944:
 Current CPU Blocking $t4
(sw, 992, 0, 5, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 6/22

Clock Cycle 11945:
 Current CPU Blocking $t4
(sw, 992, 0, 6, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 7/22

Clock Cycle 11946:
 Current CPU Blocking $t4
(sw, 992, 0, 7, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 8/22

Clock Cycle 11947:
 Current CPU Blocking $t4
(sw, 992, 0, 8, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 9/22

Clock Cycle 11948:
 Current CPU Blocking $t4
(sw, 992, 0, 9, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 10/22
Memory at 3088 = 17504
Memory at 3680 = 17504
Memory at 3728 = 0
Memory at 3860 = 0

Clock Cycle 11949:
 Current CPU Blocking $t4
(sw, 992, 0, 10, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 11/22

Clock Cycle 11950:
 Current CPU Blocking $t4
(sw, 992, 0, 11, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 12/22

Clock Cycle 11951:
 Current CPU Blocking $t4
(sw, 992, 0, 12, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 13/22

Clock Cycle 11952:
 Current CPU Blocking $t4
(sw, 992, 0, 13, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 14/22

Clock Cycle 11953:
 Current CPU Blocking $t4
(sw, 992, 0, 14, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 15/22

Clock Cycle 11954:
 Current CPU Blocking $t4
(sw, 992, 0, 15, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 16/22

Clock Cycle 11955:
 Current CPU Blocking $t4
(sw, 992, 0, 16, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 17/22

Clock Cycle 11956:
 Current CPU Blocking $t4
(sw, 992, 0, 17, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 18/22

Clock Cycle 11957:
 Current CPU Blocking $t4
(sw, 992, 0, 18, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 19/22

Clock Cycle 11958:
 Current CPU Blocking $t4
(sw, 992, 0, 19, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 20/22

Clock Cycle 11959:
 Current CPU Blocking $t4
(sw, 992, 0, 20, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 21/22

Clock Cycle 11960:
 Current CPU Blocking $t4
(sw, 992, 0, 21, 22, 1636, )(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 22/22
Finished Instruction sw 992 0 on Line 1636

Clock Cycle 11961:
 Current CPU Blocking $t4
(lw, 424, $t4, 0, 0, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Started lw 424 $t4 on Line 1646
Completed 1/2

Clock Cycle 11962:
 Current CPU Blocking $t4
(lw, 424, $t4, 1, 2, 1646, )(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 2/2
$t4 = 0
Finished Instruction lw 424 $t4 on Line 1646

Clock Cycle 11963:
 Current CPU Blocking $t4
(sw, 132, 0, 0, 0, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Started sw 132 0 on Line 1638
Completed 1/2
DRAM Request(Write) Issued for sw 360 0 on Line 1651

Clock Cycle 11964:
 Current CPU Blocking 
(sw, 132, 0, 1, 2, 1638, )(sw, 252, 0, 0, 0, 1645, )(sw, 360, 0, 0, 0, 1651, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )
Completed 2/2
Finished Instruction sw 132 0 on Line 1638
DRAM Request(Write) Issued for sw 1516 12692 on Line 1652

Clock Cycle 11965:
 Current CPU Blocking 
(sw, 252, 0, 0, 0, 1645, )(sw, 360, 0, 0, 0, 1651, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )
Started sw 252 0 on Line 1645
Completed 1/2
DRAM Request(Write) Issued for sw 820 16636 on Line 1653

Clock Cycle 11966:
 Current CPU Blocking 
(sw, 252, 0, 1, 2, 1645, )(sw, 360, 0, 0, 0, 1651, )(sw, 820, 16636, 0, 0, 1653, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )
Completed 2/2
Finished Instruction sw 252 0 on Line 1645
DRAM Request(Write) Issued for sw 424 16900 on Line 1654

Clock Cycle 11967:
 Current CPU Blocking 
(sw, 360, 0, 0, 0, 1651, )(sw, 820, 16636, 0, 0, 1653, )(sw, 424, 16900, 0, 0, 1654, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )
Started sw 360 0 on Line 1651
Completed 1/2
DRAM Request(Write) Issued for sw 1156 16900 on Line 1655

Clock Cycle 11968:
 Current CPU Blocking 
(sw, 360, 0, 1, 2, 1651, )(sw, 820, 16636, 0, 0, 1653, )(sw, 424, 16900, 0, 0, 1654, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 2/2
Finished Instruction sw 360 0 on Line 1651
DRAM Request(Read) Issued for lw 1180 $t4 on Line 1656

Clock Cycle 11969:
 Current CPU Blocking 
(sw, 820, 16636, 0, 0, 1653, )(sw, 424, 16900, 0, 0, 1654, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Started sw 820 16636 on Line 1653
Completed 1/2
DRAM Request(Read) Issued for lw 3436 $t2 on Line 1657

Clock Cycle 11970:
 Current CPU Blocking 
(sw, 820, 16636, 1, 2, 1653, )(sw, 424, 16900, 0, 0, 1654, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )(lw, 3436, $t2, 0, 0, 1657, )
Completed 2/2
Finished Instruction sw 820 16636 on Line 1653
DRAM Request(Write) Issued for sw 372 16900 on Line 1658

Clock Cycle 11971:
 Current CPU Blocking 
(sw, 424, 16900, 0, 0, 1654, )(sw, 372, 16900, 0, 0, 1658, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )(lw, 3436, $t2, 0, 0, 1657, )
Started sw 424 16900 on Line 1654
Completed 1/2
DRAM Request(Write) Issued for sw 404 12692 on Line 1659

Clock Cycle 11972:
 Current CPU Blocking 
(sw, 424, 16900, 1, 2, 1654, )(sw, 372, 16900, 0, 0, 1658, )(sw, 404, 12692, 0, 0, 1659, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )(lw, 3436, $t2, 0, 0, 1657, )
Completed 2/2
Finished Instruction sw 424 16900 on Line 1654

Clock Cycle 11973:
 Current CPU Blocking $t2
(sw, 372, 16900, 0, 0, 1658, )(sw, 404, 12692, 0, 0, 1659, )(lw, 3436, $t2, 0, 0, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Started sw 372 16900 on Line 1658
Completed 1/2

Clock Cycle 11974:
 Current CPU Blocking $t2
(sw, 372, 16900, 1, 2, 1658, )(sw, 404, 12692, 0, 0, 1659, )(lw, 3436, $t2, 0, 0, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 2/2
Finished Instruction sw 372 16900 on Line 1658

Clock Cycle 11975:
 Current CPU Blocking $t2
(sw, 404, 12692, 0, 0, 1659, )(lw, 3436, $t2, 0, 0, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Started sw 404 12692 on Line 1659
Completed 1/2

Clock Cycle 11976:
 Current CPU Blocking $t2
(sw, 404, 12692, 1, 2, 1659, )(lw, 3436, $t2, 0, 0, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 2/2
Finished Instruction sw 404 12692 on Line 1659

Clock Cycle 11977:
 Current CPU Blocking $t2
(lw, 3436, $t2, 0, 0, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Started lw 3436 $t2 on Line 1657
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 11978:
 Current CPU Blocking $t2
(lw, 3436, $t2, 1, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 2/22

Clock Cycle 11979:
 Current CPU Blocking $t2
(lw, 3436, $t2, 2, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 3/22

Clock Cycle 11980:
 Current CPU Blocking $t2
(lw, 3436, $t2, 3, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 4/22

Clock Cycle 11981:
 Current CPU Blocking $t2
(lw, 3436, $t2, 4, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 5/22

Clock Cycle 11982:
 Current CPU Blocking $t2
(lw, 3436, $t2, 5, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 6/22

Clock Cycle 11983:
 Current CPU Blocking $t2
(lw, 3436, $t2, 6, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 7/22

Clock Cycle 11984:
 Current CPU Blocking $t2
(lw, 3436, $t2, 7, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 8/22

Clock Cycle 11985:
 Current CPU Blocking $t2
(lw, 3436, $t2, 8, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 9/22

Clock Cycle 11986:
 Current CPU Blocking $t2
(lw, 3436, $t2, 9, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 10/22
Memory at 372 = 16900
Memory at 404 = 12692
Memory at 424 = 16900
Memory at 820 = 16636
Memory at 992 = 0

Clock Cycle 11987:
 Current CPU Blocking $t2
(lw, 3436, $t2, 10, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 11/22

Clock Cycle 11988:
 Current CPU Blocking $t2
(lw, 3436, $t2, 11, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 12/22

Clock Cycle 11989:
 Current CPU Blocking $t2
(lw, 3436, $t2, 12, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 13/22

Clock Cycle 11990:
 Current CPU Blocking $t2
(lw, 3436, $t2, 13, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 14/22

Clock Cycle 11991:
 Current CPU Blocking $t2
(lw, 3436, $t2, 14, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 15/22

Clock Cycle 11992:
 Current CPU Blocking $t2
(lw, 3436, $t2, 15, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 16/22

Clock Cycle 11993:
 Current CPU Blocking $t2
(lw, 3436, $t2, 16, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 17/22

Clock Cycle 11994:
 Current CPU Blocking $t2
(lw, 3436, $t2, 17, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 18/22

Clock Cycle 11995:
 Current CPU Blocking $t2
(lw, 3436, $t2, 18, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 19/22

Clock Cycle 11996:
 Current CPU Blocking $t2
(lw, 3436, $t2, 19, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 20/22

Clock Cycle 11997:
 Current CPU Blocking $t2
(lw, 3436, $t2, 20, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 21/22

Clock Cycle 11998:
 Current CPU Blocking $t2
(lw, 3436, $t2, 21, 22, 1657, )(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 22/22
$t2 = 0
Finished Instruction lw 3436 $t2 on Line 1657

Clock Cycle 11999:
 Current CPU Blocking $t2
(sw, 2084, 9000, 0, 0, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Started sw 2084 9000 on Line 1635
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t1,752
$t2 = 17388

Clock Cycle 12000:
 Current CPU Blocking 
(sw, 2084, 9000, 1, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 2/12

Clock Cycle 12001:
 Current CPU Blocking $t4
(sw, 2084, 9000, 2, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 3/12

Clock Cycle 12002:
 Current CPU Blocking $t4
(sw, 2084, 9000, 3, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 4/12

Clock Cycle 12003:
 Current CPU Blocking $t4
(sw, 2084, 9000, 4, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 5/12

Clock Cycle 12004:
 Current CPU Blocking $t4
(sw, 2084, 9000, 5, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 6/12

Clock Cycle 12005:
 Current CPU Blocking $t4
(sw, 2084, 9000, 6, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 7/12

Clock Cycle 12006:
 Current CPU Blocking $t4
(sw, 2084, 9000, 7, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 8/12

Clock Cycle 12007:
 Current CPU Blocking $t4
(sw, 2084, 9000, 8, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 9/12

Clock Cycle 12008:
 Current CPU Blocking $t4
(sw, 2084, 9000, 9, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 10/12

Clock Cycle 12009:
 Current CPU Blocking $t4
(sw, 2084, 9000, 10, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 11/12

Clock Cycle 12010:
 Current CPU Blocking $t4
(sw, 2084, 9000, 11, 12, 1635, )(sw, 1492, 16636, 0, 0, 1643, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )(lw, 1180, $t4, 0, 0, 1656, )
Completed 12/12
Finished Instruction sw 2084 9000 on Line 1635

Clock Cycle 12011:
 Current CPU Blocking $t4
(sw, 1492, 16636, 0, 0, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Started sw 1492 16636 on Line 1643
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12012:
 Current CPU Blocking $t4
(sw, 1492, 16636, 1, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 2/22

Clock Cycle 12013:
 Current CPU Blocking $t4
(sw, 1492, 16636, 2, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 3/22

Clock Cycle 12014:
 Current CPU Blocking $t4
(sw, 1492, 16636, 3, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 4/22

Clock Cycle 12015:
 Current CPU Blocking $t4
(sw, 1492, 16636, 4, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 5/22

Clock Cycle 12016:
 Current CPU Blocking $t4
(sw, 1492, 16636, 5, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 6/22

Clock Cycle 12017:
 Current CPU Blocking $t4
(sw, 1492, 16636, 6, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 7/22

Clock Cycle 12018:
 Current CPU Blocking $t4
(sw, 1492, 16636, 7, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 8/22

Clock Cycle 12019:
 Current CPU Blocking $t4
(sw, 1492, 16636, 8, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 9/22

Clock Cycle 12020:
 Current CPU Blocking $t4
(sw, 1492, 16636, 9, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 10/22
Memory at 2084 = 9000

Clock Cycle 12021:
 Current CPU Blocking $t4
(sw, 1492, 16636, 10, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 11/22

Clock Cycle 12022:
 Current CPU Blocking $t4
(sw, 1492, 16636, 11, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 12/22

Clock Cycle 12023:
 Current CPU Blocking $t4
(sw, 1492, 16636, 12, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 13/22

Clock Cycle 12024:
 Current CPU Blocking $t4
(sw, 1492, 16636, 13, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 14/22

Clock Cycle 12025:
 Current CPU Blocking $t4
(sw, 1492, 16636, 14, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 15/22

Clock Cycle 12026:
 Current CPU Blocking $t4
(sw, 1492, 16636, 15, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 16/22

Clock Cycle 12027:
 Current CPU Blocking $t4
(sw, 1492, 16636, 16, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 17/22

Clock Cycle 12028:
 Current CPU Blocking $t4
(sw, 1492, 16636, 17, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 18/22

Clock Cycle 12029:
 Current CPU Blocking $t4
(sw, 1492, 16636, 18, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 19/22

Clock Cycle 12030:
 Current CPU Blocking $t4
(sw, 1492, 16636, 19, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 20/22

Clock Cycle 12031:
 Current CPU Blocking $t4
(sw, 1492, 16636, 20, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 21/22

Clock Cycle 12032:
 Current CPU Blocking $t4
(sw, 1492, 16636, 21, 22, 1643, )(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 22/22
Finished Instruction sw 1492 16636 on Line 1643

Clock Cycle 12033:
 Current CPU Blocking $t4
(lw, 1180, $t4, 0, 0, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Started lw 1180 $t4 on Line 1656
Completed 1/2

Clock Cycle 12034:
 Current CPU Blocking $t4
(lw, 1180, $t4, 1, 2, 1656, )(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1180 $t4 on Line 1656

Clock Cycle 12035:
 Current CPU Blocking $t4
(sw, 1516, 12692, 0, 0, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Started sw 1516 12692 on Line 1652
Completed 1/2
addi$t1,$t4,1660
$t1 = 1660

Clock Cycle 12036:
 Current CPU Blocking 
(sw, 1516, 12692, 1, 2, 1652, )(sw, 1156, 16900, 0, 0, 1655, )
Completed 2/2
Finished Instruction sw 1516 12692 on Line 1652
addi$t1,$t4,3680
$t1 = 3680

Clock Cycle 12037:
 Current CPU Blocking 
(sw, 1156, 16900, 0, 0, 1655, )
Started sw 1156 16900 on Line 1655
Completed 1/2
addi$t0,$t0,760
$t0 = 13452

Clock Cycle 12038:
 Current CPU Blocking 
(sw, 1156, 16900, 1, 2, 1655, )
Completed 2/2
Finished Instruction sw 1156 16900 on Line 1655
addi$t2,$t0,2784
$t2 = 16236

Clock Cycle 12039:
 Current CPU Blocking 

addi$t3,$t3,3520
$t3 = 20420

Clock Cycle 12040:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2524 $t0 on Line 1666

Clock Cycle 12041:
 Current CPU Blocking 
(lw, 2524, $t0, 0, 0, 1666, )
Started lw 2524 $t0 on Line 1666
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t2,$t4,1772
$t2 = 1772

Clock Cycle 12042:
 Current CPU Blocking 
(lw, 2524, $t0, 1, 22, 1666, )
Completed 2/22
DRAM Request(Read) Issued for lw 988 $t2 on Line 1668

Clock Cycle 12043:
 Current CPU Blocking 
(lw, 2524, $t0, 2, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 3/22

Clock Cycle 12044:
 Current CPU Blocking $t0
(lw, 2524, $t0, 3, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 4/22

Clock Cycle 12045:
 Current CPU Blocking $t0
(lw, 2524, $t0, 4, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 5/22

Clock Cycle 12046:
 Current CPU Blocking $t0
(lw, 2524, $t0, 5, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 6/22

Clock Cycle 12047:
 Current CPU Blocking $t0
(lw, 2524, $t0, 6, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 7/22

Clock Cycle 12048:
 Current CPU Blocking $t0
(lw, 2524, $t0, 7, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 8/22

Clock Cycle 12049:
 Current CPU Blocking $t0
(lw, 2524, $t0, 8, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 9/22

Clock Cycle 12050:
 Current CPU Blocking $t0
(lw, 2524, $t0, 9, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 10/22
Memory at 1156 = 16900
Memory at 1492 = 16636
Memory at 1516 = 12692

Clock Cycle 12051:
 Current CPU Blocking $t0
(lw, 2524, $t0, 10, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 11/22

Clock Cycle 12052:
 Current CPU Blocking $t0
(lw, 2524, $t0, 11, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 12/22

Clock Cycle 12053:
 Current CPU Blocking $t0
(lw, 2524, $t0, 12, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 13/22

Clock Cycle 12054:
 Current CPU Blocking $t0
(lw, 2524, $t0, 13, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 14/22

Clock Cycle 12055:
 Current CPU Blocking $t0
(lw, 2524, $t0, 14, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 15/22

Clock Cycle 12056:
 Current CPU Blocking $t0
(lw, 2524, $t0, 15, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 16/22

Clock Cycle 12057:
 Current CPU Blocking $t0
(lw, 2524, $t0, 16, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 17/22

Clock Cycle 12058:
 Current CPU Blocking $t0
(lw, 2524, $t0, 17, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 18/22

Clock Cycle 12059:
 Current CPU Blocking $t0
(lw, 2524, $t0, 18, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 19/22

Clock Cycle 12060:
 Current CPU Blocking $t0
(lw, 2524, $t0, 19, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 20/22

Clock Cycle 12061:
 Current CPU Blocking $t0
(lw, 2524, $t0, 20, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 21/22

Clock Cycle 12062:
 Current CPU Blocking $t0
(lw, 2524, $t0, 21, 22, 1666, )(lw, 988, $t2, 0, 0, 1668, )
Completed 22/22
$t0 = 1176
Finished Instruction lw 2524 $t0 on Line 1666

Clock Cycle 12063:
 Current CPU Blocking $t0
(lw, 988, $t2, 0, 0, 1668, )
Started lw 988 $t2 on Line 1668
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1492 1176 on Line 1669

Clock Cycle 12064:
 Current CPU Blocking 
(lw, 988, $t2, 1, 12, 1668, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 2/12
DRAM Request(Write) Issued for sw 108 3680 on Line 1670

Clock Cycle 12065:
 Current CPU Blocking 
(lw, 988, $t2, 2, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 3/12

Clock Cycle 12066:
 Current CPU Blocking $t2
(lw, 988, $t2, 3, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 4/12

Clock Cycle 12067:
 Current CPU Blocking $t2
(lw, 988, $t2, 4, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 5/12

Clock Cycle 12068:
 Current CPU Blocking $t2
(lw, 988, $t2, 5, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 6/12

Clock Cycle 12069:
 Current CPU Blocking $t2
(lw, 988, $t2, 6, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 7/12

Clock Cycle 12070:
 Current CPU Blocking $t2
(lw, 988, $t2, 7, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 8/12

Clock Cycle 12071:
 Current CPU Blocking $t2
(lw, 988, $t2, 8, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 9/12

Clock Cycle 12072:
 Current CPU Blocking $t2
(lw, 988, $t2, 9, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 10/12

Clock Cycle 12073:
 Current CPU Blocking $t2
(lw, 988, $t2, 10, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 11/12

Clock Cycle 12074:
 Current CPU Blocking $t2
(lw, 988, $t2, 11, 12, 1668, )(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 12/12
$t2 = 0
Finished Instruction lw 988 $t2 on Line 1668

Clock Cycle 12075:
 Current CPU Blocking $t2
(sw, 108, 3680, 0, 0, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Started sw 108 3680 on Line 1670
Completed 1/2
addi$t4,$t2,396
$t4 = 396

Clock Cycle 12076:
 Current CPU Blocking 
(sw, 108, 3680, 1, 2, 1670, )(sw, 1492, 1176, 0, 0, 1669, )
Completed 2/2
Finished Instruction sw 108 3680 on Line 1670
DRAM Request(Read) Issued for lw 2100 $t4 on Line 1672

Clock Cycle 12077:
 Current CPU Blocking 
(sw, 1492, 1176, 0, 0, 1669, )(lw, 2100, $t4, 0, 0, 1672, )
Started sw 1492 1176 on Line 1669
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 152 20420 on Line 1673

Clock Cycle 12078:
 Current CPU Blocking 
(sw, 1492, 1176, 1, 22, 1669, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 2/22
DRAM Request(Read) Issued for lw 2000 $t3 on Line 1674

Clock Cycle 12079:
 Current CPU Blocking 
(sw, 1492, 1176, 2, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 3/22

Clock Cycle 12080:
 Current CPU Blocking $t4
(sw, 1492, 1176, 3, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 4/22

Clock Cycle 12081:
 Current CPU Blocking $t4
(sw, 1492, 1176, 4, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 5/22

Clock Cycle 12082:
 Current CPU Blocking $t4
(sw, 1492, 1176, 5, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 6/22

Clock Cycle 12083:
 Current CPU Blocking $t4
(sw, 1492, 1176, 6, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 7/22

Clock Cycle 12084:
 Current CPU Blocking $t4
(sw, 1492, 1176, 7, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 8/22

Clock Cycle 12085:
 Current CPU Blocking $t4
(sw, 1492, 1176, 8, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 9/22

Clock Cycle 12086:
 Current CPU Blocking $t4
(sw, 1492, 1176, 9, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 10/22
Memory at 108 = 3680

Clock Cycle 12087:
 Current CPU Blocking $t4
(sw, 1492, 1176, 10, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 11/22

Clock Cycle 12088:
 Current CPU Blocking $t4
(sw, 1492, 1176, 11, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 12/22

Clock Cycle 12089:
 Current CPU Blocking $t4
(sw, 1492, 1176, 12, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 13/22

Clock Cycle 12090:
 Current CPU Blocking $t4
(sw, 1492, 1176, 13, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 14/22

Clock Cycle 12091:
 Current CPU Blocking $t4
(sw, 1492, 1176, 14, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 15/22

Clock Cycle 12092:
 Current CPU Blocking $t4
(sw, 1492, 1176, 15, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 16/22

Clock Cycle 12093:
 Current CPU Blocking $t4
(sw, 1492, 1176, 16, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 17/22

Clock Cycle 12094:
 Current CPU Blocking $t4
(sw, 1492, 1176, 17, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 18/22

Clock Cycle 12095:
 Current CPU Blocking $t4
(sw, 1492, 1176, 18, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 19/22

Clock Cycle 12096:
 Current CPU Blocking $t4
(sw, 1492, 1176, 19, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 20/22

Clock Cycle 12097:
 Current CPU Blocking $t4
(sw, 1492, 1176, 20, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 21/22

Clock Cycle 12098:
 Current CPU Blocking $t4
(sw, 1492, 1176, 21, 22, 1669, )(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 22/22
Finished Instruction sw 1492 1176 on Line 1669

Clock Cycle 12099:
 Current CPU Blocking $t4
(lw, 2000, $t3, 0, 0, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Started lw 2000 $t3 on Line 1674
Completed 1/2

Clock Cycle 12100:
 Current CPU Blocking $t4
(lw, 2000, $t3, 1, 2, 1674, )(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2000 $t3 on Line 1674

Clock Cycle 12101:
 Current CPU Blocking $t4
(lw, 2100, $t4, 0, 0, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Started lw 2100 $t4 on Line 1672
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12102:
 Current CPU Blocking $t4
(lw, 2100, $t4, 1, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 2/22

Clock Cycle 12103:
 Current CPU Blocking $t4
(lw, 2100, $t4, 2, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 3/22

Clock Cycle 12104:
 Current CPU Blocking $t4
(lw, 2100, $t4, 3, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 4/22

Clock Cycle 12105:
 Current CPU Blocking $t4
(lw, 2100, $t4, 4, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 5/22

Clock Cycle 12106:
 Current CPU Blocking $t4
(lw, 2100, $t4, 5, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 6/22

Clock Cycle 12107:
 Current CPU Blocking $t4
(lw, 2100, $t4, 6, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 7/22

Clock Cycle 12108:
 Current CPU Blocking $t4
(lw, 2100, $t4, 7, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 8/22

Clock Cycle 12109:
 Current CPU Blocking $t4
(lw, 2100, $t4, 8, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 9/22

Clock Cycle 12110:
 Current CPU Blocking $t4
(lw, 2100, $t4, 9, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 10/22
Memory at 1492 = 1176

Clock Cycle 12111:
 Current CPU Blocking $t4
(lw, 2100, $t4, 10, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 11/22

Clock Cycle 12112:
 Current CPU Blocking $t4
(lw, 2100, $t4, 11, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 12/22

Clock Cycle 12113:
 Current CPU Blocking $t4
(lw, 2100, $t4, 12, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 13/22

Clock Cycle 12114:
 Current CPU Blocking $t4
(lw, 2100, $t4, 13, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 14/22

Clock Cycle 12115:
 Current CPU Blocking $t4
(lw, 2100, $t4, 14, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 15/22

Clock Cycle 12116:
 Current CPU Blocking $t4
(lw, 2100, $t4, 15, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 16/22

Clock Cycle 12117:
 Current CPU Blocking $t4
(lw, 2100, $t4, 16, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 17/22

Clock Cycle 12118:
 Current CPU Blocking $t4
(lw, 2100, $t4, 17, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 18/22

Clock Cycle 12119:
 Current CPU Blocking $t4
(lw, 2100, $t4, 18, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 19/22

Clock Cycle 12120:
 Current CPU Blocking $t4
(lw, 2100, $t4, 19, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 20/22

Clock Cycle 12121:
 Current CPU Blocking $t4
(lw, 2100, $t4, 20, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 21/22

Clock Cycle 12122:
 Current CPU Blocking $t4
(lw, 2100, $t4, 21, 22, 1672, )(sw, 152, 20420, 0, 0, 1673, )
Completed 22/22
$t4 = 340
Finished Instruction lw 2100 $t4 on Line 1672

Clock Cycle 12123:
 Current CPU Blocking $t4
(sw, 152, 20420, 0, 0, 1673, )
Started sw 152 20420 on Line 1673
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1204 $t4 on Line 1675

Clock Cycle 12124:
 Current CPU Blocking 
(sw, 152, 20420, 1, 12, 1673, )(lw, 1204, $t4, 0, 0, 1675, )
Completed 2/12
DRAM Request(Read) Issued for lw 332 $t2 on Line 1676

Clock Cycle 12125:
 Current CPU Blocking 
(sw, 152, 20420, 2, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )
Completed 3/12
DRAM Request(Read) Issued for lw 3996 $t3 on Line 1677

Clock Cycle 12126:
 Current CPU Blocking 
(sw, 152, 20420, 3, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 4/12

Clock Cycle 12127:
 Current CPU Blocking $t4
(sw, 152, 20420, 4, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 5/12

Clock Cycle 12128:
 Current CPU Blocking $t4
(sw, 152, 20420, 5, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 6/12

Clock Cycle 12129:
 Current CPU Blocking $t4
(sw, 152, 20420, 6, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 7/12

Clock Cycle 12130:
 Current CPU Blocking $t4
(sw, 152, 20420, 7, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 8/12

Clock Cycle 12131:
 Current CPU Blocking $t4
(sw, 152, 20420, 8, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 9/12

Clock Cycle 12132:
 Current CPU Blocking $t4
(sw, 152, 20420, 9, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 10/12

Clock Cycle 12133:
 Current CPU Blocking $t4
(sw, 152, 20420, 10, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 11/12

Clock Cycle 12134:
 Current CPU Blocking $t4
(sw, 152, 20420, 11, 12, 1673, )(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 12/12
Finished Instruction sw 152 20420 on Line 1673

Clock Cycle 12135:
 Current CPU Blocking $t4
(lw, 332, $t2, 0, 0, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Started lw 332 $t2 on Line 1676
Completed 1/2

Clock Cycle 12136:
 Current CPU Blocking $t4
(lw, 332, $t2, 1, 2, 1676, )(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 2/2
$t2 = 0
Finished Instruction lw 332 $t2 on Line 1676

Clock Cycle 12137:
 Current CPU Blocking $t4
(lw, 1204, $t4, 0, 0, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Started lw 1204 $t4 on Line 1675
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12138:
 Current CPU Blocking $t4
(lw, 1204, $t4, 1, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 2/22

Clock Cycle 12139:
 Current CPU Blocking $t4
(lw, 1204, $t4, 2, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 3/22

Clock Cycle 12140:
 Current CPU Blocking $t4
(lw, 1204, $t4, 3, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 4/22

Clock Cycle 12141:
 Current CPU Blocking $t4
(lw, 1204, $t4, 4, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 5/22

Clock Cycle 12142:
 Current CPU Blocking $t4
(lw, 1204, $t4, 5, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 6/22

Clock Cycle 12143:
 Current CPU Blocking $t4
(lw, 1204, $t4, 6, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 7/22

Clock Cycle 12144:
 Current CPU Blocking $t4
(lw, 1204, $t4, 7, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 8/22

Clock Cycle 12145:
 Current CPU Blocking $t4
(lw, 1204, $t4, 8, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 9/22

Clock Cycle 12146:
 Current CPU Blocking $t4
(lw, 1204, $t4, 9, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 10/22
Memory at 152 = 20420

Clock Cycle 12147:
 Current CPU Blocking $t4
(lw, 1204, $t4, 10, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 11/22

Clock Cycle 12148:
 Current CPU Blocking $t4
(lw, 1204, $t4, 11, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 12/22

Clock Cycle 12149:
 Current CPU Blocking $t4
(lw, 1204, $t4, 12, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 13/22

Clock Cycle 12150:
 Current CPU Blocking $t4
(lw, 1204, $t4, 13, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 14/22

Clock Cycle 12151:
 Current CPU Blocking $t4
(lw, 1204, $t4, 14, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 15/22

Clock Cycle 12152:
 Current CPU Blocking $t4
(lw, 1204, $t4, 15, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 16/22

Clock Cycle 12153:
 Current CPU Blocking $t4
(lw, 1204, $t4, 16, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 17/22

Clock Cycle 12154:
 Current CPU Blocking $t4
(lw, 1204, $t4, 17, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 18/22

Clock Cycle 12155:
 Current CPU Blocking $t4
(lw, 1204, $t4, 18, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 19/22

Clock Cycle 12156:
 Current CPU Blocking $t4
(lw, 1204, $t4, 19, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 20/22

Clock Cycle 12157:
 Current CPU Blocking $t4
(lw, 1204, $t4, 20, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 21/22

Clock Cycle 12158:
 Current CPU Blocking $t4
(lw, 1204, $t4, 21, 22, 1675, )(lw, 3996, $t3, 0, 0, 1677, )
Completed 22/22
$t4 = 0
Finished Instruction lw 1204 $t4 on Line 1675

Clock Cycle 12159:
 Current CPU Blocking $t4
(lw, 3996, $t3, 0, 0, 1677, )
Started lw 3996 $t3 on Line 1677
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 152 0 on Line 1678

Clock Cycle 12160:
 Current CPU Blocking 
(lw, 3996, $t3, 1, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 2/12

Clock Cycle 12161:
 Current CPU Blocking $t3
(lw, 3996, $t3, 2, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 3/12

Clock Cycle 12162:
 Current CPU Blocking $t3
(lw, 3996, $t3, 3, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 4/12

Clock Cycle 12163:
 Current CPU Blocking $t3
(lw, 3996, $t3, 4, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 5/12

Clock Cycle 12164:
 Current CPU Blocking $t3
(lw, 3996, $t3, 5, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 6/12

Clock Cycle 12165:
 Current CPU Blocking $t3
(lw, 3996, $t3, 6, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 7/12

Clock Cycle 12166:
 Current CPU Blocking $t3
(lw, 3996, $t3, 7, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 8/12

Clock Cycle 12167:
 Current CPU Blocking $t3
(lw, 3996, $t3, 8, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 9/12

Clock Cycle 12168:
 Current CPU Blocking $t3
(lw, 3996, $t3, 9, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 10/12

Clock Cycle 12169:
 Current CPU Blocking $t3
(lw, 3996, $t3, 10, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 11/12

Clock Cycle 12170:
 Current CPU Blocking $t3
(lw, 3996, $t3, 11, 12, 1677, )(sw, 152, 0, 0, 0, 1678, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3996 $t3 on Line 1677

Clock Cycle 12171:
 Current CPU Blocking $t3
(sw, 152, 0, 0, 0, 1678, )
Started sw 152 0 on Line 1678
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2076 0 on Line 1679

Clock Cycle 12172:
 Current CPU Blocking 
(sw, 152, 0, 1, 12, 1678, )(sw, 2076, 0, 0, 0, 1679, )
Completed 2/12
DRAM Request(Write) Issued for sw 1616 0 on Line 1680

Clock Cycle 12173:
 Current CPU Blocking 
(sw, 152, 0, 2, 12, 1678, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 3/12
DRAM Request(Read) Issued for lw 124 $t2 on Line 1681

Clock Cycle 12174:
 Current CPU Blocking 
(sw, 152, 0, 3, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 4/12

Clock Cycle 12175:
 Current CPU Blocking $t2
(sw, 152, 0, 4, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 5/12

Clock Cycle 12176:
 Current CPU Blocking $t2
(sw, 152, 0, 5, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 6/12

Clock Cycle 12177:
 Current CPU Blocking $t2
(sw, 152, 0, 6, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 7/12

Clock Cycle 12178:
 Current CPU Blocking $t2
(sw, 152, 0, 7, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 8/12

Clock Cycle 12179:
 Current CPU Blocking $t2
(sw, 152, 0, 8, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 9/12

Clock Cycle 12180:
 Current CPU Blocking $t2
(sw, 152, 0, 9, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 10/12

Clock Cycle 12181:
 Current CPU Blocking $t2
(sw, 152, 0, 10, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 11/12

Clock Cycle 12182:
 Current CPU Blocking $t2
(sw, 152, 0, 11, 12, 1678, )(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 12/12
Finished Instruction sw 152 0 on Line 1678

Clock Cycle 12183:
 Current CPU Blocking $t2
(lw, 124, $t2, 0, 0, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Started lw 124 $t2 on Line 1681
Completed 1/2

Clock Cycle 12184:
 Current CPU Blocking $t2
(lw, 124, $t2, 1, 2, 1681, )(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 2/2
$t2 = 4876
Finished Instruction lw 124 $t2 on Line 1681

Clock Cycle 12185:
 Current CPU Blocking $t2
(sw, 2076, 0, 0, 0, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Started sw 2076 0 on Line 1679
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t4,$t2,1556
$t4 = 6432

Clock Cycle 12186:
 Current CPU Blocking 
(sw, 2076, 0, 1, 22, 1679, )(sw, 1616, 0, 0, 0, 1680, )
Completed 2/22
DRAM Request(Read) Issued for lw 3908 $t0 on Line 1683

Clock Cycle 12187:
 Current CPU Blocking 
(sw, 2076, 0, 2, 22, 1679, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 3/22
DRAM Request(Read) Issued for lw 888 $t4 on Line 1684

Clock Cycle 12188:
 Current CPU Blocking 
(sw, 2076, 0, 3, 22, 1679, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 888, $t4, 0, 0, 1684, )
Completed 4/22
DRAM Request(Write) Issued for sw 616 4876 on Line 1685

Clock Cycle 12189:
 Current CPU Blocking 
(sw, 2076, 0, 4, 22, 1679, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 888, $t4, 0, 0, 1684, )(sw, 616, 4876, 0, 0, 1685, )
Completed 5/22
DRAM Request(Read) Issued for lw 2756 $t3 on Line 1686

Clock Cycle 12190:
 Current CPU Blocking 
(sw, 2076, 0, 5, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 888, $t4, 0, 0, 1684, )(sw, 616, 4876, 0, 0, 1685, )
Completed 6/22

Clock Cycle 12191:
 Current CPU Blocking $t4
(sw, 2076, 0, 6, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 7/22

Clock Cycle 12192:
 Current CPU Blocking $t4
(sw, 2076, 0, 7, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 8/22

Clock Cycle 12193:
 Current CPU Blocking $t4
(sw, 2076, 0, 8, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 9/22

Clock Cycle 12194:
 Current CPU Blocking $t4
(sw, 2076, 0, 9, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 10/22
Memory at 152 = 0

Clock Cycle 12195:
 Current CPU Blocking $t4
(sw, 2076, 0, 10, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 11/22

Clock Cycle 12196:
 Current CPU Blocking $t4
(sw, 2076, 0, 11, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 12/22

Clock Cycle 12197:
 Current CPU Blocking $t4
(sw, 2076, 0, 12, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 13/22

Clock Cycle 12198:
 Current CPU Blocking $t4
(sw, 2076, 0, 13, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 14/22

Clock Cycle 12199:
 Current CPU Blocking $t4
(sw, 2076, 0, 14, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 15/22

Clock Cycle 12200:
 Current CPU Blocking $t4
(sw, 2076, 0, 15, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 16/22

Clock Cycle 12201:
 Current CPU Blocking $t4
(sw, 2076, 0, 16, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 17/22

Clock Cycle 12202:
 Current CPU Blocking $t4
(sw, 2076, 0, 17, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 18/22

Clock Cycle 12203:
 Current CPU Blocking $t4
(sw, 2076, 0, 18, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 19/22

Clock Cycle 12204:
 Current CPU Blocking $t4
(sw, 2076, 0, 19, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 20/22

Clock Cycle 12205:
 Current CPU Blocking $t4
(sw, 2076, 0, 20, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 21/22

Clock Cycle 12206:
 Current CPU Blocking $t4
(sw, 2076, 0, 21, 22, 1679, )(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 22/22
Finished Instruction sw 2076 0 on Line 1679

Clock Cycle 12207:
 Current CPU Blocking $t4
(lw, 2756, $t3, 0, 0, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Started lw 2756 $t3 on Line 1686
Completed 1/2

Clock Cycle 12208:
 Current CPU Blocking $t4
(lw, 2756, $t3, 1, 2, 1686, )(lw, 888, $t4, 0, 0, 1684, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(sw, 616, 4876, 0, 0, 1685, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2756 $t3 on Line 1686

Clock Cycle 12209:
 Current CPU Blocking $t4
(lw, 888, $t4, 0, 0, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Started lw 888 $t4 on Line 1684
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12210:
 Current CPU Blocking $t4
(lw, 888, $t4, 1, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 2/22

Clock Cycle 12211:
 Current CPU Blocking $t4
(lw, 888, $t4, 2, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 3/22

Clock Cycle 12212:
 Current CPU Blocking $t4
(lw, 888, $t4, 3, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 4/22

Clock Cycle 12213:
 Current CPU Blocking $t4
(lw, 888, $t4, 4, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 5/22

Clock Cycle 12214:
 Current CPU Blocking $t4
(lw, 888, $t4, 5, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 6/22

Clock Cycle 12215:
 Current CPU Blocking $t4
(lw, 888, $t4, 6, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 7/22

Clock Cycle 12216:
 Current CPU Blocking $t4
(lw, 888, $t4, 7, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 8/22

Clock Cycle 12217:
 Current CPU Blocking $t4
(lw, 888, $t4, 8, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 9/22

Clock Cycle 12218:
 Current CPU Blocking $t4
(lw, 888, $t4, 9, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 10/22

Clock Cycle 12219:
 Current CPU Blocking $t4
(lw, 888, $t4, 10, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 11/22

Clock Cycle 12220:
 Current CPU Blocking $t4
(lw, 888, $t4, 11, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 12/22

Clock Cycle 12221:
 Current CPU Blocking $t4
(lw, 888, $t4, 12, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 13/22

Clock Cycle 12222:
 Current CPU Blocking $t4
(lw, 888, $t4, 13, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 14/22

Clock Cycle 12223:
 Current CPU Blocking $t4
(lw, 888, $t4, 14, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 15/22

Clock Cycle 12224:
 Current CPU Blocking $t4
(lw, 888, $t4, 15, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 16/22

Clock Cycle 12225:
 Current CPU Blocking $t4
(lw, 888, $t4, 16, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 17/22

Clock Cycle 12226:
 Current CPU Blocking $t4
(lw, 888, $t4, 17, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 18/22

Clock Cycle 12227:
 Current CPU Blocking $t4
(lw, 888, $t4, 18, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 19/22

Clock Cycle 12228:
 Current CPU Blocking $t4
(lw, 888, $t4, 19, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 20/22

Clock Cycle 12229:
 Current CPU Blocking $t4
(lw, 888, $t4, 20, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 21/22

Clock Cycle 12230:
 Current CPU Blocking $t4
(lw, 888, $t4, 21, 22, 1684, )(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 22/22
$t4 = 0
Finished Instruction lw 888 $t4 on Line 1684

Clock Cycle 12231:
 Current CPU Blocking $t4
(sw, 616, 4876, 0, 0, 1685, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Started sw 616 4876 on Line 1685
Completed 1/2
DRAM Request(Read) Issued for lw 884 $t4 on Line 1687

Clock Cycle 12232:
 Current CPU Blocking 
(sw, 616, 4876, 1, 2, 1685, )(lw, 884, $t4, 0, 0, 1687, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 2/2
Finished Instruction sw 616 4876 on Line 1685
addi$t1,$t3,2648
$t1 = 2648

Clock Cycle 12233:
 Current CPU Blocking 
(lw, 884, $t4, 0, 0, 1687, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Started lw 884 $t4 on Line 1687
Completed 1/2
DRAM Request(Write) Issued for sw 248 0 on Line 1689

Clock Cycle 12234:
 Current CPU Blocking 
(lw, 884, $t4, 1, 2, 1687, )(sw, 248, 0, 0, 0, 1689, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Completed 2/2
$t4 = 0
Finished Instruction lw 884 $t4 on Line 1687
DRAM Request(Read) Issued for lw 16 $t3 on Line 1690

Clock Cycle 12235:
 Current CPU Blocking 
(sw, 248, 0, 0, 0, 1689, )(lw, 16, $t3, 0, 0, 1690, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )
Started sw 248 0 on Line 1689
Completed 1/2
DRAM Request(Read) Issued for lw 2252 $t2 on Line 1691

Clock Cycle 12236:
 Current CPU Blocking 
(sw, 248, 0, 1, 2, 1689, )(lw, 16, $t3, 0, 0, 1690, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 2/2
Finished Instruction sw 248 0 on Line 1689

Clock Cycle 12237:
 Current CPU Blocking $t3
(lw, 16, $t3, 0, 0, 1690, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Started lw 16 $t3 on Line 1690
Completed 1/2

Clock Cycle 12238:
 Current CPU Blocking $t3
(lw, 16, $t3, 1, 2, 1690, )(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 2/2
$t3 = 0
Finished Instruction lw 16 $t3 on Line 1690

Clock Cycle 12239:
 Current CPU Blocking $t3
(sw, 1616, 0, 0, 0, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Started sw 1616 0 on Line 1680
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t4,$t3,368
$t4 = 368

Clock Cycle 12240:
 Current CPU Blocking 
(sw, 1616, 0, 1, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 2/22
addi$t4,$t1,2764
$t4 = 5412

Clock Cycle 12241:
 Current CPU Blocking 
(sw, 1616, 0, 2, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 3/22

Clock Cycle 12242:
 Current CPU Blocking $t0
(sw, 1616, 0, 3, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 4/22

Clock Cycle 12243:
 Current CPU Blocking $t0
(sw, 1616, 0, 4, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 5/22

Clock Cycle 12244:
 Current CPU Blocking $t0
(sw, 1616, 0, 5, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 6/22

Clock Cycle 12245:
 Current CPU Blocking $t0
(sw, 1616, 0, 6, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 7/22

Clock Cycle 12246:
 Current CPU Blocking $t0
(sw, 1616, 0, 7, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 8/22

Clock Cycle 12247:
 Current CPU Blocking $t0
(sw, 1616, 0, 8, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 9/22

Clock Cycle 12248:
 Current CPU Blocking $t0
(sw, 1616, 0, 9, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 10/22
Memory at 616 = 4876

Clock Cycle 12249:
 Current CPU Blocking $t0
(sw, 1616, 0, 10, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 11/22

Clock Cycle 12250:
 Current CPU Blocking $t0
(sw, 1616, 0, 11, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 12/22

Clock Cycle 12251:
 Current CPU Blocking $t0
(sw, 1616, 0, 12, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 13/22

Clock Cycle 12252:
 Current CPU Blocking $t0
(sw, 1616, 0, 13, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 14/22

Clock Cycle 12253:
 Current CPU Blocking $t0
(sw, 1616, 0, 14, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 15/22

Clock Cycle 12254:
 Current CPU Blocking $t0
(sw, 1616, 0, 15, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 16/22

Clock Cycle 12255:
 Current CPU Blocking $t0
(sw, 1616, 0, 16, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 17/22

Clock Cycle 12256:
 Current CPU Blocking $t0
(sw, 1616, 0, 17, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 18/22

Clock Cycle 12257:
 Current CPU Blocking $t0
(sw, 1616, 0, 18, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 19/22

Clock Cycle 12258:
 Current CPU Blocking $t0
(sw, 1616, 0, 19, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 20/22

Clock Cycle 12259:
 Current CPU Blocking $t0
(sw, 1616, 0, 20, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 21/22

Clock Cycle 12260:
 Current CPU Blocking $t0
(sw, 1616, 0, 21, 22, 1680, )(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 22/22
Finished Instruction sw 1616 0 on Line 1680

Clock Cycle 12261:
 Current CPU Blocking $t0
(lw, 3908, $t0, 0, 0, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Started lw 3908 $t0 on Line 1683
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12262:
 Current CPU Blocking $t0
(lw, 3908, $t0, 1, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 2/22

Clock Cycle 12263:
 Current CPU Blocking $t0
(lw, 3908, $t0, 2, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 3/22

Clock Cycle 12264:
 Current CPU Blocking $t0
(lw, 3908, $t0, 3, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 4/22

Clock Cycle 12265:
 Current CPU Blocking $t0
(lw, 3908, $t0, 4, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 5/22

Clock Cycle 12266:
 Current CPU Blocking $t0
(lw, 3908, $t0, 5, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 6/22

Clock Cycle 12267:
 Current CPU Blocking $t0
(lw, 3908, $t0, 6, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 7/22

Clock Cycle 12268:
 Current CPU Blocking $t0
(lw, 3908, $t0, 7, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 8/22

Clock Cycle 12269:
 Current CPU Blocking $t0
(lw, 3908, $t0, 8, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 9/22

Clock Cycle 12270:
 Current CPU Blocking $t0
(lw, 3908, $t0, 9, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 10/22

Clock Cycle 12271:
 Current CPU Blocking $t0
(lw, 3908, $t0, 10, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 11/22

Clock Cycle 12272:
 Current CPU Blocking $t0
(lw, 3908, $t0, 11, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 12/22

Clock Cycle 12273:
 Current CPU Blocking $t0
(lw, 3908, $t0, 12, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 13/22

Clock Cycle 12274:
 Current CPU Blocking $t0
(lw, 3908, $t0, 13, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 14/22

Clock Cycle 12275:
 Current CPU Blocking $t0
(lw, 3908, $t0, 14, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 15/22

Clock Cycle 12276:
 Current CPU Blocking $t0
(lw, 3908, $t0, 15, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 16/22

Clock Cycle 12277:
 Current CPU Blocking $t0
(lw, 3908, $t0, 16, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 17/22

Clock Cycle 12278:
 Current CPU Blocking $t0
(lw, 3908, $t0, 17, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 18/22

Clock Cycle 12279:
 Current CPU Blocking $t0
(lw, 3908, $t0, 18, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 19/22

Clock Cycle 12280:
 Current CPU Blocking $t0
(lw, 3908, $t0, 19, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 20/22

Clock Cycle 12281:
 Current CPU Blocking $t0
(lw, 3908, $t0, 20, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 21/22

Clock Cycle 12282:
 Current CPU Blocking $t0
(lw, 3908, $t0, 21, 22, 1683, )(lw, 2252, $t2, 0, 0, 1691, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3908 $t0 on Line 1683

Clock Cycle 12283:
 Current CPU Blocking $t0
(lw, 2252, $t2, 0, 0, 1691, )
Started lw 2252 $t2 on Line 1691
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t4,$t0,1384
$t4 = 1384

Clock Cycle 12284:
 Current CPU Blocking 
(lw, 2252, $t2, 1, 12, 1691, )
Completed 2/12

Clock Cycle 12285:
 Current CPU Blocking $t2
(lw, 2252, $t2, 2, 12, 1691, )
Completed 3/12

Clock Cycle 12286:
 Current CPU Blocking $t2
(lw, 2252, $t2, 3, 12, 1691, )
Completed 4/12

Clock Cycle 12287:
 Current CPU Blocking $t2
(lw, 2252, $t2, 4, 12, 1691, )
Completed 5/12

Clock Cycle 12288:
 Current CPU Blocking $t2
(lw, 2252, $t2, 5, 12, 1691, )
Completed 6/12

Clock Cycle 12289:
 Current CPU Blocking $t2
(lw, 2252, $t2, 6, 12, 1691, )
Completed 7/12

Clock Cycle 12290:
 Current CPU Blocking $t2
(lw, 2252, $t2, 7, 12, 1691, )
Completed 8/12

Clock Cycle 12291:
 Current CPU Blocking $t2
(lw, 2252, $t2, 8, 12, 1691, )
Completed 9/12

Clock Cycle 12292:
 Current CPU Blocking $t2
(lw, 2252, $t2, 9, 12, 1691, )
Completed 10/12

Clock Cycle 12293:
 Current CPU Blocking $t2
(lw, 2252, $t2, 10, 12, 1691, )
Completed 11/12

Clock Cycle 12294:
 Current CPU Blocking $t2
(lw, 2252, $t2, 11, 12, 1691, )
Completed 12/12
$t2 = 0
Finished Instruction lw 2252 $t2 on Line 1691

Clock Cycle 12295:
 Current CPU Blocking $t2

DRAM Request(Write) Issued for sw 2660 0 on Line 1695

Clock Cycle 12296:
 Current CPU Blocking 
(sw, 2660, 0, 0, 0, 1695, )
Started sw 2660 0 on Line 1695
Completed 1/2
DRAM Request(Write) Issued for sw 3488 0 on Line 1696

Clock Cycle 12297:
 Current CPU Blocking 
(sw, 2660, 0, 1, 2, 1695, )(sw, 3488, 0, 0, 0, 1696, )
Completed 2/2
Finished Instruction sw 2660 0 on Line 1695
DRAM Request(Read) Issued for lw 408 $t3 on Line 1697

Clock Cycle 12298:
 Current CPU Blocking 
(sw, 3488, 0, 0, 0, 1696, )(lw, 408, $t3, 0, 0, 1697, )
Started sw 3488 0 on Line 1696
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3692 $t1 on Line 1698

Clock Cycle 12299:
 Current CPU Blocking 
(sw, 3488, 0, 1, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )
Completed 2/22
DRAM Request(Write) Issued for sw 60 0 on Line 1699

Clock Cycle 12300:
 Current CPU Blocking 
(sw, 3488, 0, 2, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )
Completed 3/22
DRAM Request(Write) Issued for sw 988 0 on Line 1700

Clock Cycle 12301:
 Current CPU Blocking 
(sw, 3488, 0, 3, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 4/22

Clock Cycle 12302:
 Current CPU Blocking $t1
(sw, 3488, 0, 4, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 5/22

Clock Cycle 12303:
 Current CPU Blocking $t1
(sw, 3488, 0, 5, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 6/22

Clock Cycle 12304:
 Current CPU Blocking $t1
(sw, 3488, 0, 6, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 7/22

Clock Cycle 12305:
 Current CPU Blocking $t1
(sw, 3488, 0, 7, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 8/22

Clock Cycle 12306:
 Current CPU Blocking $t1
(sw, 3488, 0, 8, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 9/22

Clock Cycle 12307:
 Current CPU Blocking $t1
(sw, 3488, 0, 9, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 10/22

Clock Cycle 12308:
 Current CPU Blocking $t1
(sw, 3488, 0, 10, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 11/22

Clock Cycle 12309:
 Current CPU Blocking $t1
(sw, 3488, 0, 11, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 12/22

Clock Cycle 12310:
 Current CPU Blocking $t1
(sw, 3488, 0, 12, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 13/22

Clock Cycle 12311:
 Current CPU Blocking $t1
(sw, 3488, 0, 13, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 14/22

Clock Cycle 12312:
 Current CPU Blocking $t1
(sw, 3488, 0, 14, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 15/22

Clock Cycle 12313:
 Current CPU Blocking $t1
(sw, 3488, 0, 15, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 16/22

Clock Cycle 12314:
 Current CPU Blocking $t1
(sw, 3488, 0, 16, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 17/22

Clock Cycle 12315:
 Current CPU Blocking $t1
(sw, 3488, 0, 17, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 18/22

Clock Cycle 12316:
 Current CPU Blocking $t1
(sw, 3488, 0, 18, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 19/22

Clock Cycle 12317:
 Current CPU Blocking $t1
(sw, 3488, 0, 19, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 20/22

Clock Cycle 12318:
 Current CPU Blocking $t1
(sw, 3488, 0, 20, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 21/22

Clock Cycle 12319:
 Current CPU Blocking $t1
(sw, 3488, 0, 21, 22, 1696, )(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 22/22
Finished Instruction sw 3488 0 on Line 1696

Clock Cycle 12320:
 Current CPU Blocking $t1
(lw, 3692, $t1, 0, 0, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Started lw 3692 $t1 on Line 1698
Completed 1/2

Clock Cycle 12321:
 Current CPU Blocking $t1
(lw, 3692, $t1, 1, 2, 1698, )(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3692 $t1 on Line 1698

Clock Cycle 12322:
 Current CPU Blocking $t1
(lw, 408, $t3, 0, 0, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Started lw 408 $t3 on Line 1697
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t1,3816
$t0 = 3816

Clock Cycle 12323:
 Current CPU Blocking 
(lw, 408, $t3, 1, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 2/22

Clock Cycle 12324:
 Current CPU Blocking $t3
(lw, 408, $t3, 2, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 3/22

Clock Cycle 12325:
 Current CPU Blocking $t3
(lw, 408, $t3, 3, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 4/22

Clock Cycle 12326:
 Current CPU Blocking $t3
(lw, 408, $t3, 4, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 5/22

Clock Cycle 12327:
 Current CPU Blocking $t3
(lw, 408, $t3, 5, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 6/22

Clock Cycle 12328:
 Current CPU Blocking $t3
(lw, 408, $t3, 6, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 7/22

Clock Cycle 12329:
 Current CPU Blocking $t3
(lw, 408, $t3, 7, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 8/22

Clock Cycle 12330:
 Current CPU Blocking $t3
(lw, 408, $t3, 8, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 9/22

Clock Cycle 12331:
 Current CPU Blocking $t3
(lw, 408, $t3, 9, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 10/22

Clock Cycle 12332:
 Current CPU Blocking $t3
(lw, 408, $t3, 10, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 11/22

Clock Cycle 12333:
 Current CPU Blocking $t3
(lw, 408, $t3, 11, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 12/22

Clock Cycle 12334:
 Current CPU Blocking $t3
(lw, 408, $t3, 12, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 13/22

Clock Cycle 12335:
 Current CPU Blocking $t3
(lw, 408, $t3, 13, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 14/22

Clock Cycle 12336:
 Current CPU Blocking $t3
(lw, 408, $t3, 14, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 15/22

Clock Cycle 12337:
 Current CPU Blocking $t3
(lw, 408, $t3, 15, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 16/22

Clock Cycle 12338:
 Current CPU Blocking $t3
(lw, 408, $t3, 16, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 17/22

Clock Cycle 12339:
 Current CPU Blocking $t3
(lw, 408, $t3, 17, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 18/22

Clock Cycle 12340:
 Current CPU Blocking $t3
(lw, 408, $t3, 18, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 19/22

Clock Cycle 12341:
 Current CPU Blocking $t3
(lw, 408, $t3, 19, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 20/22

Clock Cycle 12342:
 Current CPU Blocking $t3
(lw, 408, $t3, 20, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 21/22

Clock Cycle 12343:
 Current CPU Blocking $t3
(lw, 408, $t3, 21, 22, 1697, )(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Completed 22/22
$t3 = 0
Finished Instruction lw 408 $t3 on Line 1697

Clock Cycle 12344:
 Current CPU Blocking $t3
(sw, 60, 0, 0, 0, 1699, )(sw, 988, 0, 0, 0, 1700, )
Started sw 60 0 on Line 1699
Completed 1/2
DRAM Request(Read) Issued for lw 552 $t3 on Line 1702

Clock Cycle 12345:
 Current CPU Blocking 
(sw, 60, 0, 1, 2, 1699, )(sw, 988, 0, 0, 0, 1700, )(lw, 552, $t3, 0, 0, 1702, )
Completed 2/2
Finished Instruction sw 60 0 on Line 1699
DRAM Request(Read) Issued for lw 2048 $t0 on Line 1703

Clock Cycle 12346:
 Current CPU Blocking 
(sw, 988, 0, 0, 0, 1700, )(lw, 552, $t3, 0, 0, 1702, )(lw, 2048, $t0, 0, 0, 1703, )
Started sw 988 0 on Line 1700
Completed 1/2

Clock Cycle 12347:
 Current CPU Blocking $t0
(sw, 988, 0, 1, 2, 1700, )(lw, 552, $t3, 0, 0, 1702, )(lw, 2048, $t0, 0, 0, 1703, )
Completed 2/2
Finished Instruction sw 988 0 on Line 1700

Clock Cycle 12348:
 Current CPU Blocking $t0
(lw, 552, $t3, 0, 0, 1702, )(lw, 2048, $t0, 0, 0, 1703, )
Started lw 552 $t3 on Line 1702
Completed 1/2

Clock Cycle 12349:
 Current CPU Blocking $t0
(lw, 552, $t3, 1, 2, 1702, )(lw, 2048, $t0, 0, 0, 1703, )
Completed 2/2
$t3 = 340
Finished Instruction lw 552 $t3 on Line 1702

Clock Cycle 12350:
 Current CPU Blocking $t0
(lw, 2048, $t0, 0, 0, 1703, )
Started lw 2048 $t0 on Line 1703
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12351:
 Current CPU Blocking $t0
(lw, 2048, $t0, 1, 22, 1703, )
Completed 2/22

Clock Cycle 12352:
 Current CPU Blocking $t0
(lw, 2048, $t0, 2, 22, 1703, )
Completed 3/22

Clock Cycle 12353:
 Current CPU Blocking $t0
(lw, 2048, $t0, 3, 22, 1703, )
Completed 4/22

Clock Cycle 12354:
 Current CPU Blocking $t0
(lw, 2048, $t0, 4, 22, 1703, )
Completed 5/22

Clock Cycle 12355:
 Current CPU Blocking $t0
(lw, 2048, $t0, 5, 22, 1703, )
Completed 6/22

Clock Cycle 12356:
 Current CPU Blocking $t0
(lw, 2048, $t0, 6, 22, 1703, )
Completed 7/22

Clock Cycle 12357:
 Current CPU Blocking $t0
(lw, 2048, $t0, 7, 22, 1703, )
Completed 8/22

Clock Cycle 12358:
 Current CPU Blocking $t0
(lw, 2048, $t0, 8, 22, 1703, )
Completed 9/22

Clock Cycle 12359:
 Current CPU Blocking $t0
(lw, 2048, $t0, 9, 22, 1703, )
Completed 10/22

Clock Cycle 12360:
 Current CPU Blocking $t0
(lw, 2048, $t0, 10, 22, 1703, )
Completed 11/22

Clock Cycle 12361:
 Current CPU Blocking $t0
(lw, 2048, $t0, 11, 22, 1703, )
Completed 12/22

Clock Cycle 12362:
 Current CPU Blocking $t0
(lw, 2048, $t0, 12, 22, 1703, )
Completed 13/22

Clock Cycle 12363:
 Current CPU Blocking $t0
(lw, 2048, $t0, 13, 22, 1703, )
Completed 14/22

Clock Cycle 12364:
 Current CPU Blocking $t0
(lw, 2048, $t0, 14, 22, 1703, )
Completed 15/22

Clock Cycle 12365:
 Current CPU Blocking $t0
(lw, 2048, $t0, 15, 22, 1703, )
Completed 16/22

Clock Cycle 12366:
 Current CPU Blocking $t0
(lw, 2048, $t0, 16, 22, 1703, )
Completed 17/22

Clock Cycle 12367:
 Current CPU Blocking $t0
(lw, 2048, $t0, 17, 22, 1703, )
Completed 18/22

Clock Cycle 12368:
 Current CPU Blocking $t0
(lw, 2048, $t0, 18, 22, 1703, )
Completed 19/22

Clock Cycle 12369:
 Current CPU Blocking $t0
(lw, 2048, $t0, 19, 22, 1703, )
Completed 20/22

Clock Cycle 12370:
 Current CPU Blocking $t0
(lw, 2048, $t0, 20, 22, 1703, )
Completed 21/22

Clock Cycle 12371:
 Current CPU Blocking $t0
(lw, 2048, $t0, 21, 22, 1703, )
Completed 22/22
$t0 = 6564
Finished Instruction lw 2048 $t0 on Line 1703

Clock Cycle 12372:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 3972 $t0 on Line 1704

Clock Cycle 12373:
 Current CPU Blocking 
(lw, 3972, $t0, 0, 0, 1704, )
Started lw 3972 $t0 on Line 1704
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t1,1188
$t2 = 1188

Clock Cycle 12374:
 Current CPU Blocking 
(lw, 3972, $t0, 1, 12, 1704, )
Completed 2/12
DRAM Request(Read) Issued for lw 136 $t4 on Line 1706

Clock Cycle 12375:
 Current CPU Blocking 
(lw, 3972, $t0, 2, 12, 1704, )(lw, 136, $t4, 0, 0, 1706, )
Completed 3/12
DRAM Request(Read) Issued for lw 2444 $t3 on Line 1707

Clock Cycle 12376:
 Current CPU Blocking 
(lw, 3972, $t0, 3, 12, 1704, )(lw, 136, $t4, 0, 0, 1706, )(lw, 2444, $t3, 0, 0, 1707, )
Completed 4/12

Clock Cycle 12377:
 Current CPU Blocking $t3
(lw, 3972, $t0, 4, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 5/12

Clock Cycle 12378:
 Current CPU Blocking $t3
(lw, 3972, $t0, 5, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 6/12

Clock Cycle 12379:
 Current CPU Blocking $t3
(lw, 3972, $t0, 6, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 7/12

Clock Cycle 12380:
 Current CPU Blocking $t3
(lw, 3972, $t0, 7, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 8/12

Clock Cycle 12381:
 Current CPU Blocking $t3
(lw, 3972, $t0, 8, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 9/12

Clock Cycle 12382:
 Current CPU Blocking $t3
(lw, 3972, $t0, 9, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 10/12

Clock Cycle 12383:
 Current CPU Blocking $t3
(lw, 3972, $t0, 10, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 11/12

Clock Cycle 12384:
 Current CPU Blocking $t3
(lw, 3972, $t0, 11, 12, 1704, )(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3972 $t0 on Line 1704

Clock Cycle 12385:
 Current CPU Blocking $t3
(lw, 2444, $t3, 0, 0, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Started lw 2444 $t3 on Line 1707
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 12386:
 Current CPU Blocking $t3
(lw, 2444, $t3, 1, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 2/12

Clock Cycle 12387:
 Current CPU Blocking $t3
(lw, 2444, $t3, 2, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 3/12

Clock Cycle 12388:
 Current CPU Blocking $t3
(lw, 2444, $t3, 3, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 4/12

Clock Cycle 12389:
 Current CPU Blocking $t3
(lw, 2444, $t3, 4, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 5/12

Clock Cycle 12390:
 Current CPU Blocking $t3
(lw, 2444, $t3, 5, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 6/12

Clock Cycle 12391:
 Current CPU Blocking $t3
(lw, 2444, $t3, 6, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 7/12

Clock Cycle 12392:
 Current CPU Blocking $t3
(lw, 2444, $t3, 7, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 8/12

Clock Cycle 12393:
 Current CPU Blocking $t3
(lw, 2444, $t3, 8, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 9/12

Clock Cycle 12394:
 Current CPU Blocking $t3
(lw, 2444, $t3, 9, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 10/12

Clock Cycle 12395:
 Current CPU Blocking $t3
(lw, 2444, $t3, 10, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 11/12

Clock Cycle 12396:
 Current CPU Blocking $t3
(lw, 2444, $t3, 11, 12, 1707, )(lw, 136, $t4, 0, 0, 1706, )
Completed 12/12
$t3 = 0
Finished Instruction lw 2444 $t3 on Line 1707

Clock Cycle 12397:
 Current CPU Blocking $t3
(lw, 136, $t4, 0, 0, 1706, )
Started lw 136 $t4 on Line 1706
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 12398:
 Current CPU Blocking $t4
(lw, 136, $t4, 1, 12, 1706, )
Completed 2/12

Clock Cycle 12399:
 Current CPU Blocking $t4
(lw, 136, $t4, 2, 12, 1706, )
Completed 3/12

Clock Cycle 12400:
 Current CPU Blocking $t4
(lw, 136, $t4, 3, 12, 1706, )
Completed 4/12

Clock Cycle 12401:
 Current CPU Blocking $t4
(lw, 136, $t4, 4, 12, 1706, )
Completed 5/12

Clock Cycle 12402:
 Current CPU Blocking $t4
(lw, 136, $t4, 5, 12, 1706, )
Completed 6/12

Clock Cycle 12403:
 Current CPU Blocking $t4
(lw, 136, $t4, 6, 12, 1706, )
Completed 7/12

Clock Cycle 12404:
 Current CPU Blocking $t4
(lw, 136, $t4, 7, 12, 1706, )
Completed 8/12

Clock Cycle 12405:
 Current CPU Blocking $t4
(lw, 136, $t4, 8, 12, 1706, )
Completed 9/12

Clock Cycle 12406:
 Current CPU Blocking $t4
(lw, 136, $t4, 9, 12, 1706, )
Completed 10/12

Clock Cycle 12407:
 Current CPU Blocking $t4
(lw, 136, $t4, 10, 12, 1706, )
Completed 11/12

Clock Cycle 12408:
 Current CPU Blocking $t4
(lw, 136, $t4, 11, 12, 1706, )
Completed 12/12
$t4 = 0
Finished Instruction lw 136 $t4 on Line 1706

Clock Cycle 12409:
 Current CPU Blocking $t4

addi$t3,$t4,2336
$t3 = 2336

Clock Cycle 12410:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2088 $t0 on Line 1709

Clock Cycle 12411:
 Current CPU Blocking 
(lw, 2088, $t0, 0, 0, 1709, )
Started lw 2088 $t0 on Line 1709
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t1,$t3,2440
$t1 = 4776

Clock Cycle 12412:
 Current CPU Blocking 
(lw, 2088, $t0, 1, 12, 1709, )
Completed 2/12

Clock Cycle 12413:
 Current CPU Blocking $t0
(lw, 2088, $t0, 2, 12, 1709, )
Completed 3/12

Clock Cycle 12414:
 Current CPU Blocking $t0
(lw, 2088, $t0, 3, 12, 1709, )
Completed 4/12

Clock Cycle 12415:
 Current CPU Blocking $t0
(lw, 2088, $t0, 4, 12, 1709, )
Completed 5/12

Clock Cycle 12416:
 Current CPU Blocking $t0
(lw, 2088, $t0, 5, 12, 1709, )
Completed 6/12

Clock Cycle 12417:
 Current CPU Blocking $t0
(lw, 2088, $t0, 6, 12, 1709, )
Completed 7/12

Clock Cycle 12418:
 Current CPU Blocking $t0
(lw, 2088, $t0, 7, 12, 1709, )
Completed 8/12

Clock Cycle 12419:
 Current CPU Blocking $t0
(lw, 2088, $t0, 8, 12, 1709, )
Completed 9/12

Clock Cycle 12420:
 Current CPU Blocking $t0
(lw, 2088, $t0, 9, 12, 1709, )
Completed 10/12

Clock Cycle 12421:
 Current CPU Blocking $t0
(lw, 2088, $t0, 10, 12, 1709, )
Completed 11/12

Clock Cycle 12422:
 Current CPU Blocking $t0
(lw, 2088, $t0, 11, 12, 1709, )
Completed 12/12
$t0 = 0
Finished Instruction lw 2088 $t0 on Line 1709

Clock Cycle 12423:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 3392 $t0 on Line 1711

Clock Cycle 12424:
 Current CPU Blocking 
(lw, 3392, $t0, 0, 0, 1711, )
Started lw 3392 $t0 on Line 1711
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 580 $t3 on Line 1712

Clock Cycle 12425:
 Current CPU Blocking 
(lw, 3392, $t0, 1, 12, 1711, )(lw, 580, $t3, 0, 0, 1712, )
Completed 2/12
DRAM Request(Read) Issued for lw 3456 $t1 on Line 1713

Clock Cycle 12426:
 Current CPU Blocking 
(lw, 3392, $t0, 2, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )
Completed 3/12
DRAM Request(Write) Issued for sw 2332 0 on Line 1714

Clock Cycle 12427:
 Current CPU Blocking 
(lw, 3392, $t0, 3, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 4/12

Clock Cycle 12428:
 Current CPU Blocking $t0
(lw, 3392, $t0, 4, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 5/12

Clock Cycle 12429:
 Current CPU Blocking $t0
(lw, 3392, $t0, 5, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 6/12

Clock Cycle 12430:
 Current CPU Blocking $t0
(lw, 3392, $t0, 6, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 7/12

Clock Cycle 12431:
 Current CPU Blocking $t0
(lw, 3392, $t0, 7, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 8/12

Clock Cycle 12432:
 Current CPU Blocking $t0
(lw, 3392, $t0, 8, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 9/12

Clock Cycle 12433:
 Current CPU Blocking $t0
(lw, 3392, $t0, 9, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 10/12

Clock Cycle 12434:
 Current CPU Blocking $t0
(lw, 3392, $t0, 10, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 11/12

Clock Cycle 12435:
 Current CPU Blocking $t0
(lw, 3392, $t0, 11, 12, 1711, )(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 12/12
$t0 = 340
Finished Instruction lw 3392 $t0 on Line 1711

Clock Cycle 12436:
 Current CPU Blocking $t0
(lw, 3456, $t1, 0, 0, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Started lw 3456 $t1 on Line 1713
Completed 1/2
addi$t2,$t0,548
$t2 = 888

Clock Cycle 12437:
 Current CPU Blocking 
(lw, 3456, $t1, 1, 2, 1713, )(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3456 $t1 on Line 1713

Clock Cycle 12438:
 Current CPU Blocking $t3
(lw, 580, $t3, 0, 0, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Started lw 580 $t3 on Line 1712
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 12439:
 Current CPU Blocking $t3
(lw, 580, $t3, 1, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 2/12

Clock Cycle 12440:
 Current CPU Blocking $t3
(lw, 580, $t3, 2, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 3/12

Clock Cycle 12441:
 Current CPU Blocking $t3
(lw, 580, $t3, 3, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 4/12

Clock Cycle 12442:
 Current CPU Blocking $t3
(lw, 580, $t3, 4, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 5/12

Clock Cycle 12443:
 Current CPU Blocking $t3
(lw, 580, $t3, 5, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 6/12

Clock Cycle 12444:
 Current CPU Blocking $t3
(lw, 580, $t3, 6, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 7/12

Clock Cycle 12445:
 Current CPU Blocking $t3
(lw, 580, $t3, 7, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 8/12

Clock Cycle 12446:
 Current CPU Blocking $t3
(lw, 580, $t3, 8, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 9/12

Clock Cycle 12447:
 Current CPU Blocking $t3
(lw, 580, $t3, 9, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 10/12

Clock Cycle 12448:
 Current CPU Blocking $t3
(lw, 580, $t3, 10, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 11/12

Clock Cycle 12449:
 Current CPU Blocking $t3
(lw, 580, $t3, 11, 12, 1712, )(sw, 2332, 0, 0, 0, 1714, )
Completed 12/12
$t3 = 0
Finished Instruction lw 580 $t3 on Line 1712

Clock Cycle 12450:
 Current CPU Blocking $t3
(sw, 2332, 0, 0, 0, 1714, )
Started sw 2332 0 on Line 1714
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi$t2,$t3,1708
$t2 = 1708

Clock Cycle 12451:
 Current CPU Blocking 
(sw, 2332, 0, 1, 12, 1714, )
Completed 2/12
DRAM Request(Write) Issued for sw 360 1708 on Line 1717

Clock Cycle 12452:
 Current CPU Blocking 
(sw, 2332, 0, 2, 12, 1714, )(sw, 360, 1708, 0, 0, 1717, )
Completed 3/12
addi$t4,$t4,1196
$t4 = 1196

Clock Cycle 12453:
 Current CPU Blocking 
(sw, 2332, 0, 3, 12, 1714, )(sw, 360, 1708, 0, 0, 1717, )
Completed 4/12
addi$t0,$t2,3336
$t0 = 5044

Clock Cycle 12454:
 Current CPU Blocking 
(sw, 2332, 0, 4, 12, 1714, )(sw, 360, 1708, 0, 0, 1717, )
Completed 5/12
addi$t1,$t1,1968
$t1 = 1968

Clock Cycle 12455:
 Current CPU Blocking 
(sw, 2332, 0, 5, 12, 1714, )(sw, 360, 1708, 0, 0, 1717, )
Completed 6/12
DRAM Request(Write) Issued for sw 1880 1968 on Line 1721

Clock Cycle 12456:
 Current CPU Blocking 
(sw, 2332, 0, 6, 12, 1714, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 7/12
addi$t3,$t0,3152
$t3 = 8196

Clock Cycle 12457:
 Current CPU Blocking 
(sw, 2332, 0, 7, 12, 1714, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 8/12
DRAM Request(Read) Issued for lw 3920 $t0 on Line 1723

Clock Cycle 12458:
 Current CPU Blocking 
(sw, 2332, 0, 8, 12, 1714, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(lw, 3920, $t0, 0, 0, 1723, )
Completed 9/12
DRAM Request(Write) Issued for sw 2428 1708 on Line 1724

Clock Cycle 12459:
 Current CPU Blocking 
(sw, 2332, 0, 9, 12, 1714, )(sw, 2428, 1708, 0, 0, 1724, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(lw, 3920, $t0, 0, 0, 1723, )
Completed 10/12
DRAM Request(Read) Issued for lw 3172 $t3 on Line 1725

Clock Cycle 12460:
 Current CPU Blocking 
(sw, 2332, 0, 10, 12, 1714, )(sw, 2428, 1708, 0, 0, 1724, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(lw, 3920, $t0, 0, 0, 1723, )(lw, 3172, $t3, 0, 0, 1725, )
Completed 11/12

Clock Cycle 12461:
 Current CPU Blocking $t3
(sw, 2332, 0, 11, 12, 1714, )(sw, 2428, 1708, 0, 0, 1724, )(lw, 3920, $t0, 0, 0, 1723, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(lw, 3172, $t3, 0, 0, 1725, )
Completed 12/12
Finished Instruction sw 2332 0 on Line 1714

Clock Cycle 12462:
 Current CPU Blocking $t3
(sw, 2428, 1708, 0, 0, 1724, )(lw, 3920, $t0, 0, 0, 1723, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(lw, 3172, $t3, 0, 0, 1725, )
Started sw 2428 1708 on Line 1724
Completed 1/2

Clock Cycle 12463:
 Current CPU Blocking $t3
(sw, 2428, 1708, 1, 2, 1724, )(lw, 3920, $t0, 0, 0, 1723, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(lw, 3172, $t3, 0, 0, 1725, )
Completed 2/2
Finished Instruction sw 2428 1708 on Line 1724

Clock Cycle 12464:
 Current CPU Blocking $t3
(lw, 3920, $t0, 0, 0, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Started lw 3920 $t0 on Line 1723
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12465:
 Current CPU Blocking $t3
(lw, 3920, $t0, 1, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 2/22

Clock Cycle 12466:
 Current CPU Blocking $t3
(lw, 3920, $t0, 2, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 3/22

Clock Cycle 12467:
 Current CPU Blocking $t3
(lw, 3920, $t0, 3, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 4/22

Clock Cycle 12468:
 Current CPU Blocking $t3
(lw, 3920, $t0, 4, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 5/22

Clock Cycle 12469:
 Current CPU Blocking $t3
(lw, 3920, $t0, 5, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 6/22

Clock Cycle 12470:
 Current CPU Blocking $t3
(lw, 3920, $t0, 6, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 7/22

Clock Cycle 12471:
 Current CPU Blocking $t3
(lw, 3920, $t0, 7, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 8/22

Clock Cycle 12472:
 Current CPU Blocking $t3
(lw, 3920, $t0, 8, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 9/22

Clock Cycle 12473:
 Current CPU Blocking $t3
(lw, 3920, $t0, 9, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 10/22
Memory at 2428 = 1708

Clock Cycle 12474:
 Current CPU Blocking $t3
(lw, 3920, $t0, 10, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 11/22

Clock Cycle 12475:
 Current CPU Blocking $t3
(lw, 3920, $t0, 11, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 12/22

Clock Cycle 12476:
 Current CPU Blocking $t3
(lw, 3920, $t0, 12, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 13/22

Clock Cycle 12477:
 Current CPU Blocking $t3
(lw, 3920, $t0, 13, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 14/22

Clock Cycle 12478:
 Current CPU Blocking $t3
(lw, 3920, $t0, 14, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 15/22

Clock Cycle 12479:
 Current CPU Blocking $t3
(lw, 3920, $t0, 15, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 16/22

Clock Cycle 12480:
 Current CPU Blocking $t3
(lw, 3920, $t0, 16, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 17/22

Clock Cycle 12481:
 Current CPU Blocking $t3
(lw, 3920, $t0, 17, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 18/22

Clock Cycle 12482:
 Current CPU Blocking $t3
(lw, 3920, $t0, 18, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 19/22

Clock Cycle 12483:
 Current CPU Blocking $t3
(lw, 3920, $t0, 19, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 20/22

Clock Cycle 12484:
 Current CPU Blocking $t3
(lw, 3920, $t0, 20, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 21/22

Clock Cycle 12485:
 Current CPU Blocking $t3
(lw, 3920, $t0, 21, 22, 1723, )(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3920 $t0 on Line 1723

Clock Cycle 12486:
 Current CPU Blocking $t3
(lw, 3172, $t3, 0, 0, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Started lw 3172 $t3 on Line 1725
Completed 1/2

Clock Cycle 12487:
 Current CPU Blocking $t3
(lw, 3172, $t3, 1, 2, 1725, )(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3172 $t3 on Line 1725

Clock Cycle 12488:
 Current CPU Blocking $t3
(sw, 360, 1708, 0, 0, 1717, )(sw, 1880, 1968, 0, 0, 1721, )
Started sw 360 1708 on Line 1717
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2344 0 on Line 1726

Clock Cycle 12489:
 Current CPU Blocking 
(sw, 360, 1708, 1, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )
Completed 2/12
addi$t3,$t3,792
$t3 = 792

Clock Cycle 12490:
 Current CPU Blocking 
(sw, 360, 1708, 2, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )
Completed 3/12
DRAM Request(Read) Issued for lw 1248 $t1 on Line 1728

Clock Cycle 12491:
 Current CPU Blocking 
(sw, 360, 1708, 3, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 4/12

Clock Cycle 12492:
 Current CPU Blocking $t1
(sw, 360, 1708, 4, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 5/12

Clock Cycle 12493:
 Current CPU Blocking $t1
(sw, 360, 1708, 5, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 6/12

Clock Cycle 12494:
 Current CPU Blocking $t1
(sw, 360, 1708, 6, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 7/12

Clock Cycle 12495:
 Current CPU Blocking $t1
(sw, 360, 1708, 7, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 8/12

Clock Cycle 12496:
 Current CPU Blocking $t1
(sw, 360, 1708, 8, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 9/12

Clock Cycle 12497:
 Current CPU Blocking $t1
(sw, 360, 1708, 9, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 10/12

Clock Cycle 12498:
 Current CPU Blocking $t1
(sw, 360, 1708, 10, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 11/12

Clock Cycle 12499:
 Current CPU Blocking $t1
(sw, 360, 1708, 11, 12, 1717, )(sw, 1880, 1968, 0, 0, 1721, )(sw, 2344, 0, 0, 0, 1726, )(lw, 1248, $t1, 0, 0, 1728, )
Completed 12/12
Finished Instruction sw 360 1708 on Line 1717

Clock Cycle 12500:
 Current CPU Blocking $t1
(sw, 1880, 1968, 0, 0, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Started sw 1880 1968 on Line 1721
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12501:
 Current CPU Blocking $t1
(sw, 1880, 1968, 1, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 2/22

Clock Cycle 12502:
 Current CPU Blocking $t1
(sw, 1880, 1968, 2, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 3/22

Clock Cycle 12503:
 Current CPU Blocking $t1
(sw, 1880, 1968, 3, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 4/22

Clock Cycle 12504:
 Current CPU Blocking $t1
(sw, 1880, 1968, 4, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 5/22

Clock Cycle 12505:
 Current CPU Blocking $t1
(sw, 1880, 1968, 5, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 6/22

Clock Cycle 12506:
 Current CPU Blocking $t1
(sw, 1880, 1968, 6, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 7/22

Clock Cycle 12507:
 Current CPU Blocking $t1
(sw, 1880, 1968, 7, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 8/22

Clock Cycle 12508:
 Current CPU Blocking $t1
(sw, 1880, 1968, 8, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 9/22

Clock Cycle 12509:
 Current CPU Blocking $t1
(sw, 1880, 1968, 9, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 10/22
Memory at 360 = 1708

Clock Cycle 12510:
 Current CPU Blocking $t1
(sw, 1880, 1968, 10, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 11/22

Clock Cycle 12511:
 Current CPU Blocking $t1
(sw, 1880, 1968, 11, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 12/22

Clock Cycle 12512:
 Current CPU Blocking $t1
(sw, 1880, 1968, 12, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 13/22

Clock Cycle 12513:
 Current CPU Blocking $t1
(sw, 1880, 1968, 13, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 14/22

Clock Cycle 12514:
 Current CPU Blocking $t1
(sw, 1880, 1968, 14, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 15/22

Clock Cycle 12515:
 Current CPU Blocking $t1
(sw, 1880, 1968, 15, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 16/22

Clock Cycle 12516:
 Current CPU Blocking $t1
(sw, 1880, 1968, 16, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 17/22

Clock Cycle 12517:
 Current CPU Blocking $t1
(sw, 1880, 1968, 17, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 18/22

Clock Cycle 12518:
 Current CPU Blocking $t1
(sw, 1880, 1968, 18, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 19/22

Clock Cycle 12519:
 Current CPU Blocking $t1
(sw, 1880, 1968, 19, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 20/22

Clock Cycle 12520:
 Current CPU Blocking $t1
(sw, 1880, 1968, 20, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 21/22

Clock Cycle 12521:
 Current CPU Blocking $t1
(sw, 1880, 1968, 21, 22, 1721, )(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 22/22
Finished Instruction sw 1880 1968 on Line 1721

Clock Cycle 12522:
 Current CPU Blocking $t1
(lw, 1248, $t1, 0, 0, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Started lw 1248 $t1 on Line 1728
Completed 1/2

Clock Cycle 12523:
 Current CPU Blocking $t1
(lw, 1248, $t1, 1, 2, 1728, )(sw, 2344, 0, 0, 0, 1726, )
Completed 2/2
$t1 = 2480
Finished Instruction lw 1248 $t1 on Line 1728

Clock Cycle 12524:
 Current CPU Blocking $t1
(sw, 2344, 0, 0, 0, 1726, )
Started sw 2344 0 on Line 1726
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 2204 2480 on Line 1729

Clock Cycle 12525:
 Current CPU Blocking 
(sw, 2344, 0, 1, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )
Completed 2/22
DRAM Request(Read) Issued for lw 3980 $t3 on Line 1730

Clock Cycle 12526:
 Current CPU Blocking 
(sw, 2344, 0, 2, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 3980, $t3, 0, 0, 1730, )
Completed 3/22
DRAM Request(Read) Issued for lw 252 $t4 on Line 1731

Clock Cycle 12527:
 Current CPU Blocking 
(sw, 2344, 0, 3, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 3980, $t3, 0, 0, 1730, )(lw, 252, $t4, 0, 0, 1731, )
Completed 4/22
DRAM Request(Write) Issued for sw 1228 0 on Line 1732

Clock Cycle 12528:
 Current CPU Blocking 
(sw, 2344, 0, 4, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 3980, $t3, 0, 0, 1730, )(lw, 252, $t4, 0, 0, 1731, )(sw, 1228, 0, 0, 0, 1732, )
Completed 5/22
addi$t2,$t2,3140
$t2 = 4848

Clock Cycle 12529:
 Current CPU Blocking 
(sw, 2344, 0, 5, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 3980, $t3, 0, 0, 1730, )(lw, 252, $t4, 0, 0, 1731, )(sw, 1228, 0, 0, 0, 1732, )
Completed 6/22

Clock Cycle 12530:
 Current CPU Blocking $t4
(sw, 2344, 0, 6, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 7/22

Clock Cycle 12531:
 Current CPU Blocking $t4
(sw, 2344, 0, 7, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 8/22

Clock Cycle 12532:
 Current CPU Blocking $t4
(sw, 2344, 0, 8, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 9/22

Clock Cycle 12533:
 Current CPU Blocking $t4
(sw, 2344, 0, 9, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 10/22
Memory at 1880 = 1968

Clock Cycle 12534:
 Current CPU Blocking $t4
(sw, 2344, 0, 10, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 11/22

Clock Cycle 12535:
 Current CPU Blocking $t4
(sw, 2344, 0, 11, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 12/22

Clock Cycle 12536:
 Current CPU Blocking $t4
(sw, 2344, 0, 12, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 13/22

Clock Cycle 12537:
 Current CPU Blocking $t4
(sw, 2344, 0, 13, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 14/22

Clock Cycle 12538:
 Current CPU Blocking $t4
(sw, 2344, 0, 14, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 15/22

Clock Cycle 12539:
 Current CPU Blocking $t4
(sw, 2344, 0, 15, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 16/22

Clock Cycle 12540:
 Current CPU Blocking $t4
(sw, 2344, 0, 16, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 17/22

Clock Cycle 12541:
 Current CPU Blocking $t4
(sw, 2344, 0, 17, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 18/22

Clock Cycle 12542:
 Current CPU Blocking $t4
(sw, 2344, 0, 18, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 19/22

Clock Cycle 12543:
 Current CPU Blocking $t4
(sw, 2344, 0, 19, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 20/22

Clock Cycle 12544:
 Current CPU Blocking $t4
(sw, 2344, 0, 20, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 21/22

Clock Cycle 12545:
 Current CPU Blocking $t4
(sw, 2344, 0, 21, 22, 1726, )(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 22/22
Finished Instruction sw 2344 0 on Line 1726

Clock Cycle 12546:
 Current CPU Blocking $t4
(sw, 2204, 2480, 0, 0, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Started sw 2204 2480 on Line 1729
Completed 1/2

Clock Cycle 12547:
 Current CPU Blocking $t4
(sw, 2204, 2480, 1, 2, 1729, )(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 2/2
Finished Instruction sw 2204 2480 on Line 1729

Clock Cycle 12548:
 Current CPU Blocking $t4
(lw, 252, $t4, 0, 0, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Started lw 252 $t4 on Line 1731
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12549:
 Current CPU Blocking $t4
(lw, 252, $t4, 1, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 2/22

Clock Cycle 12550:
 Current CPU Blocking $t4
(lw, 252, $t4, 2, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 3/22

Clock Cycle 12551:
 Current CPU Blocking $t4
(lw, 252, $t4, 3, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 4/22

Clock Cycle 12552:
 Current CPU Blocking $t4
(lw, 252, $t4, 4, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 5/22

Clock Cycle 12553:
 Current CPU Blocking $t4
(lw, 252, $t4, 5, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 6/22

Clock Cycle 12554:
 Current CPU Blocking $t4
(lw, 252, $t4, 6, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 7/22

Clock Cycle 12555:
 Current CPU Blocking $t4
(lw, 252, $t4, 7, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 8/22

Clock Cycle 12556:
 Current CPU Blocking $t4
(lw, 252, $t4, 8, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 9/22

Clock Cycle 12557:
 Current CPU Blocking $t4
(lw, 252, $t4, 9, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 10/22
Memory at 2204 = 2480

Clock Cycle 12558:
 Current CPU Blocking $t4
(lw, 252, $t4, 10, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 11/22

Clock Cycle 12559:
 Current CPU Blocking $t4
(lw, 252, $t4, 11, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 12/22

Clock Cycle 12560:
 Current CPU Blocking $t4
(lw, 252, $t4, 12, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 13/22

Clock Cycle 12561:
 Current CPU Blocking $t4
(lw, 252, $t4, 13, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 14/22

Clock Cycle 12562:
 Current CPU Blocking $t4
(lw, 252, $t4, 14, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 15/22

Clock Cycle 12563:
 Current CPU Blocking $t4
(lw, 252, $t4, 15, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 16/22

Clock Cycle 12564:
 Current CPU Blocking $t4
(lw, 252, $t4, 16, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 17/22

Clock Cycle 12565:
 Current CPU Blocking $t4
(lw, 252, $t4, 17, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 18/22

Clock Cycle 12566:
 Current CPU Blocking $t4
(lw, 252, $t4, 18, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 19/22

Clock Cycle 12567:
 Current CPU Blocking $t4
(lw, 252, $t4, 19, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 20/22

Clock Cycle 12568:
 Current CPU Blocking $t4
(lw, 252, $t4, 20, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 21/22

Clock Cycle 12569:
 Current CPU Blocking $t4
(lw, 252, $t4, 21, 22, 1731, )(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 22/22
$t4 = 0
Finished Instruction lw 252 $t4 on Line 1731

Clock Cycle 12570:
 Current CPU Blocking $t4
(lw, 3980, $t3, 0, 0, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Started lw 3980 $t3 on Line 1730
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t4,2508
$t2 = 2508

Clock Cycle 12571:
 Current CPU Blocking 
(lw, 3980, $t3, 1, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )
Completed 2/12
DRAM Request(Write) Issued for sw 1636 2508 on Line 1735

Clock Cycle 12572:
 Current CPU Blocking 
(lw, 3980, $t3, 2, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )
Completed 3/12
DRAM Request(Read) Issued for lw 2960 $t0 on Line 1736

Clock Cycle 12573:
 Current CPU Blocking 
(lw, 3980, $t3, 3, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 4/12

Clock Cycle 12574:
 Current CPU Blocking $t3
(lw, 3980, $t3, 4, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 5/12

Clock Cycle 12575:
 Current CPU Blocking $t3
(lw, 3980, $t3, 5, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 6/12

Clock Cycle 12576:
 Current CPU Blocking $t3
(lw, 3980, $t3, 6, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 7/12

Clock Cycle 12577:
 Current CPU Blocking $t3
(lw, 3980, $t3, 7, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 8/12

Clock Cycle 12578:
 Current CPU Blocking $t3
(lw, 3980, $t3, 8, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 9/12

Clock Cycle 12579:
 Current CPU Blocking $t3
(lw, 3980, $t3, 9, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 10/12

Clock Cycle 12580:
 Current CPU Blocking $t3
(lw, 3980, $t3, 10, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 11/12

Clock Cycle 12581:
 Current CPU Blocking $t3
(lw, 3980, $t3, 11, 12, 1730, )(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 12/12
$t3 = 0
Finished Instruction lw 3980 $t3 on Line 1730

Clock Cycle 12582:
 Current CPU Blocking $t3
(sw, 1228, 0, 0, 0, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(lw, 2960, $t0, 0, 0, 1736, )
Started sw 1228 0 on Line 1732
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1076 0 on Line 1737

Clock Cycle 12583:
 Current CPU Blocking 
(sw, 1228, 0, 1, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(lw, 2960, $t0, 0, 0, 1736, )
Completed 2/12
DRAM Request(Read) Issued for lw 668 $t2 on Line 1738

Clock Cycle 12584:
 Current CPU Blocking 
(sw, 1228, 0, 2, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 3/12
DRAM Request(Write) Issued for sw 1884 0 on Line 1739

Clock Cycle 12585:
 Current CPU Blocking 
(sw, 1228, 0, 3, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 4/12
DRAM Request(Write) Issued for sw 1724 2480 on Line 1740

Clock Cycle 12586:
 Current CPU Blocking 
(sw, 1228, 0, 4, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 5/12

Clock Cycle 12587:
 Current CPU Blocking $t0
(sw, 1228, 0, 5, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 6/12

Clock Cycle 12588:
 Current CPU Blocking $t0
(sw, 1228, 0, 6, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 7/12

Clock Cycle 12589:
 Current CPU Blocking $t0
(sw, 1228, 0, 7, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 8/12

Clock Cycle 12590:
 Current CPU Blocking $t0
(sw, 1228, 0, 8, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 9/12

Clock Cycle 12591:
 Current CPU Blocking $t0
(sw, 1228, 0, 9, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 10/12

Clock Cycle 12592:
 Current CPU Blocking $t0
(sw, 1228, 0, 10, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 11/12

Clock Cycle 12593:
 Current CPU Blocking $t0
(sw, 1228, 0, 11, 12, 1732, )(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 12/12
Finished Instruction sw 1228 0 on Line 1732

Clock Cycle 12594:
 Current CPU Blocking $t0
(sw, 1636, 2508, 0, 0, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Started sw 1636 2508 on Line 1735
Completed 1/2

Clock Cycle 12595:
 Current CPU Blocking $t0
(sw, 1636, 2508, 1, 2, 1735, )(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 2/2
Finished Instruction sw 1636 2508 on Line 1735

Clock Cycle 12596:
 Current CPU Blocking $t0
(sw, 1076, 0, 0, 0, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Started sw 1076 0 on Line 1737
Completed 1/2

Clock Cycle 12597:
 Current CPU Blocking $t0
(sw, 1076, 0, 1, 2, 1737, )(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 2/2
Finished Instruction sw 1076 0 on Line 1737

Clock Cycle 12598:
 Current CPU Blocking $t0
(sw, 1884, 0, 0, 0, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Started sw 1884 0 on Line 1739
Completed 1/2

Clock Cycle 12599:
 Current CPU Blocking $t0
(sw, 1884, 0, 1, 2, 1739, )(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 2/2
Finished Instruction sw 1884 0 on Line 1739

Clock Cycle 12600:
 Current CPU Blocking $t0
(sw, 1724, 2480, 0, 0, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Started sw 1724 2480 on Line 1740
Completed 1/2

Clock Cycle 12601:
 Current CPU Blocking $t0
(sw, 1724, 2480, 1, 2, 1740, )(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 2/2
Finished Instruction sw 1724 2480 on Line 1740

Clock Cycle 12602:
 Current CPU Blocking $t0
(lw, 2960, $t0, 0, 0, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Started lw 2960 $t0 on Line 1736
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12603:
 Current CPU Blocking $t0
(lw, 2960, $t0, 1, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 2/22

Clock Cycle 12604:
 Current CPU Blocking $t0
(lw, 2960, $t0, 2, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 3/22

Clock Cycle 12605:
 Current CPU Blocking $t0
(lw, 2960, $t0, 3, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 4/22

Clock Cycle 12606:
 Current CPU Blocking $t0
(lw, 2960, $t0, 4, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 5/22

Clock Cycle 12607:
 Current CPU Blocking $t0
(lw, 2960, $t0, 5, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 6/22

Clock Cycle 12608:
 Current CPU Blocking $t0
(lw, 2960, $t0, 6, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 7/22

Clock Cycle 12609:
 Current CPU Blocking $t0
(lw, 2960, $t0, 7, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 8/22

Clock Cycle 12610:
 Current CPU Blocking $t0
(lw, 2960, $t0, 8, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 9/22

Clock Cycle 12611:
 Current CPU Blocking $t0
(lw, 2960, $t0, 9, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 10/22
Memory at 1636 = 2508
Memory at 1724 = 2480
Memory at 1884 = 0

Clock Cycle 12612:
 Current CPU Blocking $t0
(lw, 2960, $t0, 10, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 11/22

Clock Cycle 12613:
 Current CPU Blocking $t0
(lw, 2960, $t0, 11, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 12/22

Clock Cycle 12614:
 Current CPU Blocking $t0
(lw, 2960, $t0, 12, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 13/22

Clock Cycle 12615:
 Current CPU Blocking $t0
(lw, 2960, $t0, 13, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 14/22

Clock Cycle 12616:
 Current CPU Blocking $t0
(lw, 2960, $t0, 14, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 15/22

Clock Cycle 12617:
 Current CPU Blocking $t0
(lw, 2960, $t0, 15, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 16/22

Clock Cycle 12618:
 Current CPU Blocking $t0
(lw, 2960, $t0, 16, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 17/22

Clock Cycle 12619:
 Current CPU Blocking $t0
(lw, 2960, $t0, 17, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 18/22

Clock Cycle 12620:
 Current CPU Blocking $t0
(lw, 2960, $t0, 18, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 19/22

Clock Cycle 12621:
 Current CPU Blocking $t0
(lw, 2960, $t0, 19, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 20/22

Clock Cycle 12622:
 Current CPU Blocking $t0
(lw, 2960, $t0, 20, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 21/22

Clock Cycle 12623:
 Current CPU Blocking $t0
(lw, 2960, $t0, 21, 22, 1736, )(lw, 668, $t2, 0, 0, 1738, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2960 $t0 on Line 1736

Clock Cycle 12624:
 Current CPU Blocking $t0
(lw, 668, $t2, 0, 0, 1738, )
Started lw 668 $t2 on Line 1738
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t0,$t4,3588
$t0 = 3588

Clock Cycle 12625:
 Current CPU Blocking 
(lw, 668, $t2, 1, 12, 1738, )
Completed 2/12

Clock Cycle 12626:
 Current CPU Blocking $t2
(lw, 668, $t2, 2, 12, 1738, )
Completed 3/12

Clock Cycle 12627:
 Current CPU Blocking $t2
(lw, 668, $t2, 3, 12, 1738, )
Completed 4/12

Clock Cycle 12628:
 Current CPU Blocking $t2
(lw, 668, $t2, 4, 12, 1738, )
Completed 5/12

Clock Cycle 12629:
 Current CPU Blocking $t2
(lw, 668, $t2, 5, 12, 1738, )
Completed 6/12

Clock Cycle 12630:
 Current CPU Blocking $t2
(lw, 668, $t2, 6, 12, 1738, )
Completed 7/12

Clock Cycle 12631:
 Current CPU Blocking $t2
(lw, 668, $t2, 7, 12, 1738, )
Completed 8/12

Clock Cycle 12632:
 Current CPU Blocking $t2
(lw, 668, $t2, 8, 12, 1738, )
Completed 9/12

Clock Cycle 12633:
 Current CPU Blocking $t2
(lw, 668, $t2, 9, 12, 1738, )
Completed 10/12

Clock Cycle 12634:
 Current CPU Blocking $t2
(lw, 668, $t2, 10, 12, 1738, )
Completed 11/12

Clock Cycle 12635:
 Current CPU Blocking $t2
(lw, 668, $t2, 11, 12, 1738, )
Completed 12/12
$t2 = 0
Finished Instruction lw 668 $t2 on Line 1738

Clock Cycle 12636:
 Current CPU Blocking $t2

addi$t0,$t2,796
$t0 = 796

Clock Cycle 12637:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2032 $t1 on Line 1743

Clock Cycle 12638:
 Current CPU Blocking 
(lw, 2032, $t1, 0, 0, 1743, )
Started lw 2032 $t1 on Line 1743
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 708 $t2 on Line 1744

Clock Cycle 12639:
 Current CPU Blocking 
(lw, 2032, $t1, 1, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 2/12

Clock Cycle 12640:
 Current CPU Blocking $t1
(lw, 2032, $t1, 2, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 3/12

Clock Cycle 12641:
 Current CPU Blocking $t1
(lw, 2032, $t1, 3, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 4/12

Clock Cycle 12642:
 Current CPU Blocking $t1
(lw, 2032, $t1, 4, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 5/12

Clock Cycle 12643:
 Current CPU Blocking $t1
(lw, 2032, $t1, 5, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 6/12

Clock Cycle 12644:
 Current CPU Blocking $t1
(lw, 2032, $t1, 6, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 7/12

Clock Cycle 12645:
 Current CPU Blocking $t1
(lw, 2032, $t1, 7, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 8/12

Clock Cycle 12646:
 Current CPU Blocking $t1
(lw, 2032, $t1, 8, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 9/12

Clock Cycle 12647:
 Current CPU Blocking $t1
(lw, 2032, $t1, 9, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 10/12

Clock Cycle 12648:
 Current CPU Blocking $t1
(lw, 2032, $t1, 10, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 11/12

Clock Cycle 12649:
 Current CPU Blocking $t1
(lw, 2032, $t1, 11, 12, 1743, )(lw, 708, $t2, 0, 0, 1744, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2032 $t1 on Line 1743

Clock Cycle 12650:
 Current CPU Blocking $t1
(lw, 708, $t2, 0, 0, 1744, )
Started lw 708 $t2 on Line 1744
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3592 0 on Line 1745

Clock Cycle 12651:
 Current CPU Blocking 
(lw, 708, $t2, 1, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 2/12

Clock Cycle 12652:
 Current CPU Blocking $t2
(lw, 708, $t2, 2, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 3/12

Clock Cycle 12653:
 Current CPU Blocking $t2
(lw, 708, $t2, 3, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 4/12

Clock Cycle 12654:
 Current CPU Blocking $t2
(lw, 708, $t2, 4, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 5/12

Clock Cycle 12655:
 Current CPU Blocking $t2
(lw, 708, $t2, 5, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 6/12

Clock Cycle 12656:
 Current CPU Blocking $t2
(lw, 708, $t2, 6, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 7/12

Clock Cycle 12657:
 Current CPU Blocking $t2
(lw, 708, $t2, 7, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 8/12

Clock Cycle 12658:
 Current CPU Blocking $t2
(lw, 708, $t2, 8, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 9/12

Clock Cycle 12659:
 Current CPU Blocking $t2
(lw, 708, $t2, 9, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 10/12

Clock Cycle 12660:
 Current CPU Blocking $t2
(lw, 708, $t2, 10, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 11/12

Clock Cycle 12661:
 Current CPU Blocking $t2
(lw, 708, $t2, 11, 12, 1744, )(sw, 3592, 0, 0, 0, 1745, )
Completed 12/12
$t2 = 0
Finished Instruction lw 708 $t2 on Line 1744

Clock Cycle 12662:
 Current CPU Blocking $t2
(sw, 3592, 0, 0, 0, 1745, )
Started sw 3592 0 on Line 1745
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t2,$t1,2696
$t2 = 2696

Clock Cycle 12663:
 Current CPU Blocking 
(sw, 3592, 0, 1, 12, 1745, )
Completed 2/12
DRAM Request(Read) Issued for lw 3256 $t4 on Line 1747

Clock Cycle 12664:
 Current CPU Blocking 
(sw, 3592, 0, 2, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 3/12

Clock Cycle 12665:
 Current CPU Blocking $t4
(sw, 3592, 0, 3, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 4/12

Clock Cycle 12666:
 Current CPU Blocking $t4
(sw, 3592, 0, 4, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 5/12

Clock Cycle 12667:
 Current CPU Blocking $t4
(sw, 3592, 0, 5, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 6/12

Clock Cycle 12668:
 Current CPU Blocking $t4
(sw, 3592, 0, 6, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 7/12

Clock Cycle 12669:
 Current CPU Blocking $t4
(sw, 3592, 0, 7, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 8/12

Clock Cycle 12670:
 Current CPU Blocking $t4
(sw, 3592, 0, 8, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 9/12

Clock Cycle 12671:
 Current CPU Blocking $t4
(sw, 3592, 0, 9, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 10/12

Clock Cycle 12672:
 Current CPU Blocking $t4
(sw, 3592, 0, 10, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 11/12

Clock Cycle 12673:
 Current CPU Blocking $t4
(sw, 3592, 0, 11, 12, 1745, )(lw, 3256, $t4, 0, 0, 1747, )
Completed 12/12
Finished Instruction sw 3592 0 on Line 1745

Clock Cycle 12674:
 Current CPU Blocking $t4
(lw, 3256, $t4, 0, 0, 1747, )
Started lw 3256 $t4 on Line 1747
Completed 1/2

Clock Cycle 12675:
 Current CPU Blocking $t4
(lw, 3256, $t4, 1, 2, 1747, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3256 $t4 on Line 1747

Clock Cycle 12676:
 Current CPU Blocking $t4

DRAM Request(Write) Issued for sw 2420 0 on Line 1748

Clock Cycle 12677:
 Current CPU Blocking 
(sw, 2420, 0, 0, 0, 1748, )
Started sw 2420 0 on Line 1748
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 72 $t0 on Line 1749

Clock Cycle 12678:
 Current CPU Blocking 
(sw, 2420, 0, 1, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )
Completed 2/22
DRAM Request(Read) Issued for lw 136 $t3 on Line 1750

Clock Cycle 12679:
 Current CPU Blocking 
(sw, 2420, 0, 2, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 3/22

Clock Cycle 12680:
 Current CPU Blocking $t3
(sw, 2420, 0, 3, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 4/22

Clock Cycle 12681:
 Current CPU Blocking $t3
(sw, 2420, 0, 4, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 5/22

Clock Cycle 12682:
 Current CPU Blocking $t3
(sw, 2420, 0, 5, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 6/22

Clock Cycle 12683:
 Current CPU Blocking $t3
(sw, 2420, 0, 6, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 7/22

Clock Cycle 12684:
 Current CPU Blocking $t3
(sw, 2420, 0, 7, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 8/22

Clock Cycle 12685:
 Current CPU Blocking $t3
(sw, 2420, 0, 8, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 9/22

Clock Cycle 12686:
 Current CPU Blocking $t3
(sw, 2420, 0, 9, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 10/22

Clock Cycle 12687:
 Current CPU Blocking $t3
(sw, 2420, 0, 10, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 11/22

Clock Cycle 12688:
 Current CPU Blocking $t3
(sw, 2420, 0, 11, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 12/22

Clock Cycle 12689:
 Current CPU Blocking $t3
(sw, 2420, 0, 12, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 13/22

Clock Cycle 12690:
 Current CPU Blocking $t3
(sw, 2420, 0, 13, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 14/22

Clock Cycle 12691:
 Current CPU Blocking $t3
(sw, 2420, 0, 14, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 15/22

Clock Cycle 12692:
 Current CPU Blocking $t3
(sw, 2420, 0, 15, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 16/22

Clock Cycle 12693:
 Current CPU Blocking $t3
(sw, 2420, 0, 16, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 17/22

Clock Cycle 12694:
 Current CPU Blocking $t3
(sw, 2420, 0, 17, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 18/22

Clock Cycle 12695:
 Current CPU Blocking $t3
(sw, 2420, 0, 18, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 19/22

Clock Cycle 12696:
 Current CPU Blocking $t3
(sw, 2420, 0, 19, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 20/22

Clock Cycle 12697:
 Current CPU Blocking $t3
(sw, 2420, 0, 20, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 21/22

Clock Cycle 12698:
 Current CPU Blocking $t3
(sw, 2420, 0, 21, 22, 1748, )(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 22/22
Finished Instruction sw 2420 0 on Line 1748

Clock Cycle 12699:
 Current CPU Blocking $t3
(lw, 72, $t0, 0, 0, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Started lw 72 $t0 on Line 1749
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12700:
 Current CPU Blocking $t3
(lw, 72, $t0, 1, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 2/22

Clock Cycle 12701:
 Current CPU Blocking $t3
(lw, 72, $t0, 2, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 3/22

Clock Cycle 12702:
 Current CPU Blocking $t3
(lw, 72, $t0, 3, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 4/22

Clock Cycle 12703:
 Current CPU Blocking $t3
(lw, 72, $t0, 4, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 5/22

Clock Cycle 12704:
 Current CPU Blocking $t3
(lw, 72, $t0, 5, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 6/22

Clock Cycle 12705:
 Current CPU Blocking $t3
(lw, 72, $t0, 6, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 7/22

Clock Cycle 12706:
 Current CPU Blocking $t3
(lw, 72, $t0, 7, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 8/22

Clock Cycle 12707:
 Current CPU Blocking $t3
(lw, 72, $t0, 8, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 9/22

Clock Cycle 12708:
 Current CPU Blocking $t3
(lw, 72, $t0, 9, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 10/22

Clock Cycle 12709:
 Current CPU Blocking $t3
(lw, 72, $t0, 10, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 11/22

Clock Cycle 12710:
 Current CPU Blocking $t3
(lw, 72, $t0, 11, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 12/22

Clock Cycle 12711:
 Current CPU Blocking $t3
(lw, 72, $t0, 12, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 13/22

Clock Cycle 12712:
 Current CPU Blocking $t3
(lw, 72, $t0, 13, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 14/22

Clock Cycle 12713:
 Current CPU Blocking $t3
(lw, 72, $t0, 14, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 15/22

Clock Cycle 12714:
 Current CPU Blocking $t3
(lw, 72, $t0, 15, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 16/22

Clock Cycle 12715:
 Current CPU Blocking $t3
(lw, 72, $t0, 16, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 17/22

Clock Cycle 12716:
 Current CPU Blocking $t3
(lw, 72, $t0, 17, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 18/22

Clock Cycle 12717:
 Current CPU Blocking $t3
(lw, 72, $t0, 18, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 19/22

Clock Cycle 12718:
 Current CPU Blocking $t3
(lw, 72, $t0, 19, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 20/22

Clock Cycle 12719:
 Current CPU Blocking $t3
(lw, 72, $t0, 20, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 21/22

Clock Cycle 12720:
 Current CPU Blocking $t3
(lw, 72, $t0, 21, 22, 1749, )(lw, 136, $t3, 0, 0, 1750, )
Completed 22/22
$t0 = 0
Finished Instruction lw 72 $t0 on Line 1749

Clock Cycle 12721:
 Current CPU Blocking $t3
(lw, 136, $t3, 0, 0, 1750, )
Started lw 136 $t3 on Line 1750
Completed 1/2

Clock Cycle 12722:
 Current CPU Blocking $t3
(lw, 136, $t3, 1, 2, 1750, )
Completed 2/2
$t3 = 0
Finished Instruction lw 136 $t3 on Line 1750

Clock Cycle 12723:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 1980 0 on Line 1751

Clock Cycle 12724:
 Current CPU Blocking 
(sw, 1980, 0, 0, 0, 1751, )
Started sw 1980 0 on Line 1751
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2568 0 on Line 1752

Clock Cycle 12725:
 Current CPU Blocking 
(sw, 1980, 0, 1, 12, 1751, )(sw, 2568, 0, 0, 0, 1752, )
Completed 2/12
DRAM Request(Read) Issued for lw 1868 $t4 on Line 1753

Clock Cycle 12726:
 Current CPU Blocking 
(sw, 1980, 0, 2, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )
Completed 3/12
addi$t2,$t2,692
$t2 = 3388

Clock Cycle 12727:
 Current CPU Blocking 
(sw, 1980, 0, 3, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )
Completed 4/12
DRAM Request(Write) Issued for sw 3904 0 on Line 1755

Clock Cycle 12728:
 Current CPU Blocking 
(sw, 1980, 0, 4, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 5/12

Clock Cycle 12729:
 Current CPU Blocking $t4
(sw, 1980, 0, 5, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 6/12

Clock Cycle 12730:
 Current CPU Blocking $t4
(sw, 1980, 0, 6, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 7/12

Clock Cycle 12731:
 Current CPU Blocking $t4
(sw, 1980, 0, 7, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 8/12

Clock Cycle 12732:
 Current CPU Blocking $t4
(sw, 1980, 0, 8, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 9/12

Clock Cycle 12733:
 Current CPU Blocking $t4
(sw, 1980, 0, 9, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 10/12

Clock Cycle 12734:
 Current CPU Blocking $t4
(sw, 1980, 0, 10, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 11/12

Clock Cycle 12735:
 Current CPU Blocking $t4
(sw, 1980, 0, 11, 12, 1751, )(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 12/12
Finished Instruction sw 1980 0 on Line 1751

Clock Cycle 12736:
 Current CPU Blocking $t4
(lw, 1868, $t4, 0, 0, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Started lw 1868 $t4 on Line 1753
Completed 1/2

Clock Cycle 12737:
 Current CPU Blocking $t4
(lw, 1868, $t4, 1, 2, 1753, )(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1868 $t4 on Line 1753

Clock Cycle 12738:
 Current CPU Blocking $t4
(sw, 2568, 0, 0, 0, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Started sw 2568 0 on Line 1752
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t0,$t4,508
$t0 = 508

Clock Cycle 12739:
 Current CPU Blocking 
(sw, 2568, 0, 1, 22, 1752, )(sw, 3904, 0, 0, 0, 1755, )
Completed 2/22
DRAM Request(Write) Issued for sw 848 0 on Line 1757

Clock Cycle 12740:
 Current CPU Blocking 
(sw, 2568, 0, 2, 22, 1752, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )
Completed 3/22
DRAM Request(Read) Issued for lw 1752 $t2 on Line 1758

Clock Cycle 12741:
 Current CPU Blocking 
(sw, 2568, 0, 3, 22, 1752, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 4/22
DRAM Request(Read) Issued for lw 2232 $t4 on Line 1759

Clock Cycle 12742:
 Current CPU Blocking 
(sw, 2568, 0, 4, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 5/22

Clock Cycle 12743:
 Current CPU Blocking $t4
(sw, 2568, 0, 5, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 6/22

Clock Cycle 12744:
 Current CPU Blocking $t4
(sw, 2568, 0, 6, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 7/22

Clock Cycle 12745:
 Current CPU Blocking $t4
(sw, 2568, 0, 7, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 8/22

Clock Cycle 12746:
 Current CPU Blocking $t4
(sw, 2568, 0, 8, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 9/22

Clock Cycle 12747:
 Current CPU Blocking $t4
(sw, 2568, 0, 9, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 10/22

Clock Cycle 12748:
 Current CPU Blocking $t4
(sw, 2568, 0, 10, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 11/22

Clock Cycle 12749:
 Current CPU Blocking $t4
(sw, 2568, 0, 11, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 12/22

Clock Cycle 12750:
 Current CPU Blocking $t4
(sw, 2568, 0, 12, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 13/22

Clock Cycle 12751:
 Current CPU Blocking $t4
(sw, 2568, 0, 13, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 14/22

Clock Cycle 12752:
 Current CPU Blocking $t4
(sw, 2568, 0, 14, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 15/22

Clock Cycle 12753:
 Current CPU Blocking $t4
(sw, 2568, 0, 15, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 16/22

Clock Cycle 12754:
 Current CPU Blocking $t4
(sw, 2568, 0, 16, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 17/22

Clock Cycle 12755:
 Current CPU Blocking $t4
(sw, 2568, 0, 17, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 18/22

Clock Cycle 12756:
 Current CPU Blocking $t4
(sw, 2568, 0, 18, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 19/22

Clock Cycle 12757:
 Current CPU Blocking $t4
(sw, 2568, 0, 19, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 20/22

Clock Cycle 12758:
 Current CPU Blocking $t4
(sw, 2568, 0, 20, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 21/22

Clock Cycle 12759:
 Current CPU Blocking $t4
(sw, 2568, 0, 21, 22, 1752, )(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 22/22
Finished Instruction sw 2568 0 on Line 1752

Clock Cycle 12760:
 Current CPU Blocking $t4
(lw, 2232, $t4, 0, 0, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Started lw 2232 $t4 on Line 1759
Completed 1/2

Clock Cycle 12761:
 Current CPU Blocking $t4
(lw, 2232, $t4, 1, 2, 1759, )(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2232 $t4 on Line 1759

Clock Cycle 12762:
 Current CPU Blocking $t4
(sw, 3904, 0, 0, 0, 1755, )(sw, 848, 0, 0, 0, 1757, )(lw, 1752, $t2, 0, 0, 1758, )
Started sw 3904 0 on Line 1755
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12763:
 Current CPU Blocking $t2
(sw, 3904, 0, 1, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 2/22

Clock Cycle 12764:
 Current CPU Blocking $t2
(sw, 3904, 0, 2, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 3/22

Clock Cycle 12765:
 Current CPU Blocking $t2
(sw, 3904, 0, 3, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 4/22

Clock Cycle 12766:
 Current CPU Blocking $t2
(sw, 3904, 0, 4, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 5/22

Clock Cycle 12767:
 Current CPU Blocking $t2
(sw, 3904, 0, 5, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 6/22

Clock Cycle 12768:
 Current CPU Blocking $t2
(sw, 3904, 0, 6, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 7/22

Clock Cycle 12769:
 Current CPU Blocking $t2
(sw, 3904, 0, 7, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 8/22

Clock Cycle 12770:
 Current CPU Blocking $t2
(sw, 3904, 0, 8, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 9/22

Clock Cycle 12771:
 Current CPU Blocking $t2
(sw, 3904, 0, 9, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 10/22

Clock Cycle 12772:
 Current CPU Blocking $t2
(sw, 3904, 0, 10, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 11/22

Clock Cycle 12773:
 Current CPU Blocking $t2
(sw, 3904, 0, 11, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 12/22

Clock Cycle 12774:
 Current CPU Blocking $t2
(sw, 3904, 0, 12, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 13/22

Clock Cycle 12775:
 Current CPU Blocking $t2
(sw, 3904, 0, 13, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 14/22

Clock Cycle 12776:
 Current CPU Blocking $t2
(sw, 3904, 0, 14, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 15/22

Clock Cycle 12777:
 Current CPU Blocking $t2
(sw, 3904, 0, 15, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 16/22

Clock Cycle 12778:
 Current CPU Blocking $t2
(sw, 3904, 0, 16, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 17/22

Clock Cycle 12779:
 Current CPU Blocking $t2
(sw, 3904, 0, 17, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 18/22

Clock Cycle 12780:
 Current CPU Blocking $t2
(sw, 3904, 0, 18, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 19/22

Clock Cycle 12781:
 Current CPU Blocking $t2
(sw, 3904, 0, 19, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 20/22

Clock Cycle 12782:
 Current CPU Blocking $t2
(sw, 3904, 0, 20, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 21/22

Clock Cycle 12783:
 Current CPU Blocking $t2
(sw, 3904, 0, 21, 22, 1755, )(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 22/22
Finished Instruction sw 3904 0 on Line 1755

Clock Cycle 12784:
 Current CPU Blocking $t2
(lw, 1752, $t2, 0, 0, 1758, )(sw, 848, 0, 0, 0, 1757, )
Started lw 1752 $t2 on Line 1758
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12785:
 Current CPU Blocking $t2
(lw, 1752, $t2, 1, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 2/22

Clock Cycle 12786:
 Current CPU Blocking $t2
(lw, 1752, $t2, 2, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 3/22

Clock Cycle 12787:
 Current CPU Blocking $t2
(lw, 1752, $t2, 3, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 4/22

Clock Cycle 12788:
 Current CPU Blocking $t2
(lw, 1752, $t2, 4, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 5/22

Clock Cycle 12789:
 Current CPU Blocking $t2
(lw, 1752, $t2, 5, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 6/22

Clock Cycle 12790:
 Current CPU Blocking $t2
(lw, 1752, $t2, 6, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 7/22

Clock Cycle 12791:
 Current CPU Blocking $t2
(lw, 1752, $t2, 7, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 8/22

Clock Cycle 12792:
 Current CPU Blocking $t2
(lw, 1752, $t2, 8, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 9/22

Clock Cycle 12793:
 Current CPU Blocking $t2
(lw, 1752, $t2, 9, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 10/22

Clock Cycle 12794:
 Current CPU Blocking $t2
(lw, 1752, $t2, 10, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 11/22

Clock Cycle 12795:
 Current CPU Blocking $t2
(lw, 1752, $t2, 11, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 12/22

Clock Cycle 12796:
 Current CPU Blocking $t2
(lw, 1752, $t2, 12, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 13/22

Clock Cycle 12797:
 Current CPU Blocking $t2
(lw, 1752, $t2, 13, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 14/22

Clock Cycle 12798:
 Current CPU Blocking $t2
(lw, 1752, $t2, 14, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 15/22

Clock Cycle 12799:
 Current CPU Blocking $t2
(lw, 1752, $t2, 15, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 16/22

Clock Cycle 12800:
 Current CPU Blocking $t2
(lw, 1752, $t2, 16, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 17/22

Clock Cycle 12801:
 Current CPU Blocking $t2
(lw, 1752, $t2, 17, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 18/22

Clock Cycle 12802:
 Current CPU Blocking $t2
(lw, 1752, $t2, 18, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 19/22

Clock Cycle 12803:
 Current CPU Blocking $t2
(lw, 1752, $t2, 19, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 20/22

Clock Cycle 12804:
 Current CPU Blocking $t2
(lw, 1752, $t2, 20, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 21/22

Clock Cycle 12805:
 Current CPU Blocking $t2
(lw, 1752, $t2, 21, 22, 1758, )(sw, 848, 0, 0, 0, 1757, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1752 $t2 on Line 1758

Clock Cycle 12806:
 Current CPU Blocking $t2
(sw, 848, 0, 0, 0, 1757, )
Started sw 848 0 on Line 1757
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,2452
$t4 = 2452

Clock Cycle 12807:
 Current CPU Blocking 
(sw, 848, 0, 1, 12, 1757, )
Completed 2/12
DRAM Request(Write) Issued for sw 644 0 on Line 1761

Clock Cycle 12808:
 Current CPU Blocking 
(sw, 848, 0, 2, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )
Completed 3/12
addi$t1,$t0,696
$t1 = 1204

Clock Cycle 12809:
 Current CPU Blocking 
(sw, 848, 0, 3, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )
Completed 4/12
DRAM Request(Read) Issued for lw 3196 $t4 on Line 1763

Clock Cycle 12810:
 Current CPU Blocking 
(sw, 848, 0, 4, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )
Completed 5/12
DRAM Request(Write) Issued for sw 3492 508 on Line 1764

Clock Cycle 12811:
 Current CPU Blocking 
(sw, 848, 0, 5, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )
Completed 6/12
addi$t2,$t3,360
$t2 = 360

Clock Cycle 12812:
 Current CPU Blocking 
(sw, 848, 0, 6, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )
Completed 7/12
DRAM Request(Write) Issued for sw 2444 360 on Line 1766

Clock Cycle 12813:
 Current CPU Blocking 
(sw, 848, 0, 7, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 8/12

Clock Cycle 12814:
 Current CPU Blocking $t4
(sw, 848, 0, 8, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 9/12

Clock Cycle 12815:
 Current CPU Blocking $t4
(sw, 848, 0, 9, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 10/12

Clock Cycle 12816:
 Current CPU Blocking $t4
(sw, 848, 0, 10, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 11/12

Clock Cycle 12817:
 Current CPU Blocking $t4
(sw, 848, 0, 11, 12, 1757, )(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 12/12
Finished Instruction sw 848 0 on Line 1757

Clock Cycle 12818:
 Current CPU Blocking $t4
(sw, 644, 0, 0, 0, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Started sw 644 0 on Line 1761
Completed 1/2

Clock Cycle 12819:
 Current CPU Blocking $t4
(sw, 644, 0, 1, 2, 1761, )(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 2/2
Finished Instruction sw 644 0 on Line 1761

Clock Cycle 12820:
 Current CPU Blocking $t4
(lw, 3196, $t4, 0, 0, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Started lw 3196 $t4 on Line 1763
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 12821:
 Current CPU Blocking $t4
(lw, 3196, $t4, 1, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 2/22

Clock Cycle 12822:
 Current CPU Blocking $t4
(lw, 3196, $t4, 2, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 3/22

Clock Cycle 12823:
 Current CPU Blocking $t4
(lw, 3196, $t4, 3, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 4/22

Clock Cycle 12824:
 Current CPU Blocking $t4
(lw, 3196, $t4, 4, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 5/22

Clock Cycle 12825:
 Current CPU Blocking $t4
(lw, 3196, $t4, 5, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 6/22

Clock Cycle 12826:
 Current CPU Blocking $t4
(lw, 3196, $t4, 6, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 7/22

Clock Cycle 12827:
 Current CPU Blocking $t4
(lw, 3196, $t4, 7, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 8/22

Clock Cycle 12828:
 Current CPU Blocking $t4
(lw, 3196, $t4, 8, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 9/22

Clock Cycle 12829:
 Current CPU Blocking $t4
(lw, 3196, $t4, 9, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 10/22

Clock Cycle 12830:
 Current CPU Blocking $t4
(lw, 3196, $t4, 10, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 11/22

Clock Cycle 12831:
 Current CPU Blocking $t4
(lw, 3196, $t4, 11, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 12/22

Clock Cycle 12832:
 Current CPU Blocking $t4
(lw, 3196, $t4, 12, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 13/22

Clock Cycle 12833:
 Current CPU Blocking $t4
(lw, 3196, $t4, 13, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 14/22

Clock Cycle 12834:
 Current CPU Blocking $t4
(lw, 3196, $t4, 14, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 15/22

Clock Cycle 12835:
 Current CPU Blocking $t4
(lw, 3196, $t4, 15, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 16/22

Clock Cycle 12836:
 Current CPU Blocking $t4
(lw, 3196, $t4, 16, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 17/22

Clock Cycle 12837:
 Current CPU Blocking $t4
(lw, 3196, $t4, 17, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 18/22

Clock Cycle 12838:
 Current CPU Blocking $t4
(lw, 3196, $t4, 18, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 19/22

Clock Cycle 12839:
 Current CPU Blocking $t4
(lw, 3196, $t4, 19, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 20/22

Clock Cycle 12840:
 Current CPU Blocking $t4
(lw, 3196, $t4, 20, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 21/22

Clock Cycle 12841:
 Current CPU Blocking $t4
(lw, 3196, $t4, 21, 22, 1763, )(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3196 $t4 on Line 1763

Clock Cycle 12842:
 Current CPU Blocking $t4
(sw, 3492, 508, 0, 0, 1764, )(sw, 2444, 360, 0, 0, 1766, )
Started sw 3492 508 on Line 1764
Completed 1/2
DRAM Request(Read) Issued for lw 192 $t4 on Line 1767

Clock Cycle 12843:
 Current CPU Blocking 
(sw, 3492, 508, 1, 2, 1764, )(sw, 2444, 360, 0, 0, 1766, )(lw, 192, $t4, 0, 0, 1767, )
Completed 2/2
Finished Instruction sw 3492 508 on Line 1764
DRAM Request(Read) Issued for lw 664 $t2 on Line 1768

Clock Cycle 12844:
 Current CPU Blocking 
(sw, 2444, 360, 0, 0, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Started sw 2444 360 on Line 1766
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 12845:
 Current CPU Blocking $t4
(sw, 2444, 360, 1, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 2/22

Clock Cycle 12846:
 Current CPU Blocking $t4
(sw, 2444, 360, 2, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 3/22

Clock Cycle 12847:
 Current CPU Blocking $t4
(sw, 2444, 360, 3, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 4/22

Clock Cycle 12848:
 Current CPU Blocking $t4
(sw, 2444, 360, 4, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 5/22

Clock Cycle 12849:
 Current CPU Blocking $t4
(sw, 2444, 360, 5, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 6/22

Clock Cycle 12850:
 Current CPU Blocking $t4
(sw, 2444, 360, 6, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 7/22

Clock Cycle 12851:
 Current CPU Blocking $t4
(sw, 2444, 360, 7, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 8/22

Clock Cycle 12852:
 Current CPU Blocking $t4
(sw, 2444, 360, 8, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 9/22

Clock Cycle 12853:
 Current CPU Blocking $t4
(sw, 2444, 360, 9, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 10/22
Memory at 3492 = 508

Clock Cycle 12854:
 Current CPU Blocking $t4
(sw, 2444, 360, 10, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 11/22

Clock Cycle 12855:
 Current CPU Blocking $t4
(sw, 2444, 360, 11, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 12/22

Clock Cycle 12856:
 Current CPU Blocking $t4
(sw, 2444, 360, 12, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 13/22

Clock Cycle 12857:
 Current CPU Blocking $t4
(sw, 2444, 360, 13, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 14/22

Clock Cycle 12858:
 Current CPU Blocking $t4
(sw, 2444, 360, 14, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 15/22

Clock Cycle 12859:
 Current CPU Blocking $t4
(sw, 2444, 360, 15, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 16/22

Clock Cycle 12860:
 Current CPU Blocking $t4
(sw, 2444, 360, 16, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 17/22

Clock Cycle 12861:
 Current CPU Blocking $t4
(sw, 2444, 360, 17, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 18/22

Clock Cycle 12862:
 Current CPU Blocking $t4
(sw, 2444, 360, 18, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 19/22

Clock Cycle 12863:
 Current CPU Blocking $t4
(sw, 2444, 360, 19, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 20/22

Clock Cycle 12864:
 Current CPU Blocking $t4
(sw, 2444, 360, 20, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 21/22

Clock Cycle 12865:
 Current CPU Blocking $t4
(sw, 2444, 360, 21, 22, 1766, )(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 22/22
Finished Instruction sw 2444 360 on Line 1766

Clock Cycle 12866:
 Current CPU Blocking $t4
(lw, 192, $t4, 0, 0, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Started lw 192 $t4 on Line 1767
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12867:
 Current CPU Blocking $t4
(lw, 192, $t4, 1, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 2/22

Clock Cycle 12868:
 Current CPU Blocking $t4
(lw, 192, $t4, 2, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 3/22

Clock Cycle 12869:
 Current CPU Blocking $t4
(lw, 192, $t4, 3, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 4/22

Clock Cycle 12870:
 Current CPU Blocking $t4
(lw, 192, $t4, 4, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 5/22

Clock Cycle 12871:
 Current CPU Blocking $t4
(lw, 192, $t4, 5, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 6/22

Clock Cycle 12872:
 Current CPU Blocking $t4
(lw, 192, $t4, 6, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 7/22

Clock Cycle 12873:
 Current CPU Blocking $t4
(lw, 192, $t4, 7, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 8/22

Clock Cycle 12874:
 Current CPU Blocking $t4
(lw, 192, $t4, 8, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 9/22

Clock Cycle 12875:
 Current CPU Blocking $t4
(lw, 192, $t4, 9, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 10/22
Memory at 2444 = 360

Clock Cycle 12876:
 Current CPU Blocking $t4
(lw, 192, $t4, 10, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 11/22

Clock Cycle 12877:
 Current CPU Blocking $t4
(lw, 192, $t4, 11, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 12/22

Clock Cycle 12878:
 Current CPU Blocking $t4
(lw, 192, $t4, 12, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 13/22

Clock Cycle 12879:
 Current CPU Blocking $t4
(lw, 192, $t4, 13, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 14/22

Clock Cycle 12880:
 Current CPU Blocking $t4
(lw, 192, $t4, 14, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 15/22

Clock Cycle 12881:
 Current CPU Blocking $t4
(lw, 192, $t4, 15, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 16/22

Clock Cycle 12882:
 Current CPU Blocking $t4
(lw, 192, $t4, 16, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 17/22

Clock Cycle 12883:
 Current CPU Blocking $t4
(lw, 192, $t4, 17, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 18/22

Clock Cycle 12884:
 Current CPU Blocking $t4
(lw, 192, $t4, 18, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 19/22

Clock Cycle 12885:
 Current CPU Blocking $t4
(lw, 192, $t4, 19, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 20/22

Clock Cycle 12886:
 Current CPU Blocking $t4
(lw, 192, $t4, 20, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 21/22

Clock Cycle 12887:
 Current CPU Blocking $t4
(lw, 192, $t4, 21, 22, 1767, )(lw, 664, $t2, 0, 0, 1768, )
Completed 22/22
$t4 = 0
Finished Instruction lw 192 $t4 on Line 1767

Clock Cycle 12888:
 Current CPU Blocking $t4
(lw, 664, $t2, 0, 0, 1768, )
Started lw 664 $t2 on Line 1768
Completed 1/2
addi$t1,$t4,2944
$t1 = 2944

Clock Cycle 12889:
 Current CPU Blocking 
(lw, 664, $t2, 1, 2, 1768, )
Completed 2/2
$t2 = 3988
Finished Instruction lw 664 $t2 on Line 1768
DRAM Request(Read) Issued for lw 2428 $t3 on Line 1770

Clock Cycle 12890:
 Current CPU Blocking 
(lw, 2428, $t3, 0, 0, 1770, )
Started lw 2428 $t3 on Line 1770
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 260 508 on Line 1771

Clock Cycle 12891:
 Current CPU Blocking 
(lw, 2428, $t3, 1, 12, 1770, )(sw, 260, 508, 0, 0, 1771, )
Completed 2/12
DRAM Request(Read) Issued for lw 228 $t0 on Line 1772

Clock Cycle 12892:
 Current CPU Blocking 
(lw, 2428, $t3, 2, 12, 1770, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 3/12
DRAM Request(Read) Issued for lw 3780 $t4 on Line 1773

Clock Cycle 12893:
 Current CPU Blocking 
(lw, 2428, $t3, 3, 12, 1770, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )(lw, 3780, $t4, 0, 0, 1773, )
Completed 4/12

Clock Cycle 12894:
 Current CPU Blocking $t4
(lw, 2428, $t3, 4, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 5/12

Clock Cycle 12895:
 Current CPU Blocking $t4
(lw, 2428, $t3, 5, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 6/12

Clock Cycle 12896:
 Current CPU Blocking $t4
(lw, 2428, $t3, 6, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 7/12

Clock Cycle 12897:
 Current CPU Blocking $t4
(lw, 2428, $t3, 7, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 8/12

Clock Cycle 12898:
 Current CPU Blocking $t4
(lw, 2428, $t3, 8, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 9/12

Clock Cycle 12899:
 Current CPU Blocking $t4
(lw, 2428, $t3, 9, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 10/12

Clock Cycle 12900:
 Current CPU Blocking $t4
(lw, 2428, $t3, 10, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 11/12

Clock Cycle 12901:
 Current CPU Blocking $t4
(lw, 2428, $t3, 11, 12, 1770, )(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 12/12
$t3 = 1708
Finished Instruction lw 2428 $t3 on Line 1770

Clock Cycle 12902:
 Current CPU Blocking $t4
(lw, 3780, $t4, 0, 0, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Started lw 3780 $t4 on Line 1773
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 12903:
 Current CPU Blocking $t4
(lw, 3780, $t4, 1, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 2/12

Clock Cycle 12904:
 Current CPU Blocking $t4
(lw, 3780, $t4, 2, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 3/12

Clock Cycle 12905:
 Current CPU Blocking $t4
(lw, 3780, $t4, 3, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 4/12

Clock Cycle 12906:
 Current CPU Blocking $t4
(lw, 3780, $t4, 4, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 5/12

Clock Cycle 12907:
 Current CPU Blocking $t4
(lw, 3780, $t4, 5, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 6/12

Clock Cycle 12908:
 Current CPU Blocking $t4
(lw, 3780, $t4, 6, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 7/12

Clock Cycle 12909:
 Current CPU Blocking $t4
(lw, 3780, $t4, 7, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 8/12

Clock Cycle 12910:
 Current CPU Blocking $t4
(lw, 3780, $t4, 8, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 9/12

Clock Cycle 12911:
 Current CPU Blocking $t4
(lw, 3780, $t4, 9, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 10/12

Clock Cycle 12912:
 Current CPU Blocking $t4
(lw, 3780, $t4, 10, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 11/12

Clock Cycle 12913:
 Current CPU Blocking $t4
(lw, 3780, $t4, 11, 12, 1773, )(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 12/12
$t4 = 1780
Finished Instruction lw 3780 $t4 on Line 1773

Clock Cycle 12914:
 Current CPU Blocking $t4
(sw, 260, 508, 0, 0, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Started sw 260 508 on Line 1771
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t4,$t2,940
$t4 = 4928

Clock Cycle 12915:
 Current CPU Blocking 
(sw, 260, 508, 1, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )
Completed 2/12
DRAM Request(Write) Issued for sw 3568 2944 on Line 1775

Clock Cycle 12916:
 Current CPU Blocking 
(sw, 260, 508, 2, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 3/12
addi$t2,$t2,3512
$t2 = 7500

Clock Cycle 12917:
 Current CPU Blocking 
(sw, 260, 508, 3, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 4/12
DRAM Request(Write) Issued for sw 1244 1708 on Line 1777

Clock Cycle 12918:
 Current CPU Blocking 
(sw, 260, 508, 4, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 3568, 2944, 0, 0, 1775, )(sw, 1244, 1708, 0, 0, 1777, )
Completed 5/12
DRAM Request(Read) Issued for lw 1664 $t2 on Line 1778

Clock Cycle 12919:
 Current CPU Blocking 
(sw, 260, 508, 5, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 3568, 2944, 0, 0, 1775, )(sw, 1244, 1708, 0, 0, 1777, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 6/12

Clock Cycle 12920:
 Current CPU Blocking $t2
(sw, 260, 508, 6, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 7/12

Clock Cycle 12921:
 Current CPU Blocking $t2
(sw, 260, 508, 7, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 8/12

Clock Cycle 12922:
 Current CPU Blocking $t2
(sw, 260, 508, 8, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 9/12

Clock Cycle 12923:
 Current CPU Blocking $t2
(sw, 260, 508, 9, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 10/12

Clock Cycle 12924:
 Current CPU Blocking $t2
(sw, 260, 508, 10, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 11/12

Clock Cycle 12925:
 Current CPU Blocking $t2
(sw, 260, 508, 11, 12, 1771, )(lw, 228, $t0, 0, 0, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 12/12
Finished Instruction sw 260 508 on Line 1771

Clock Cycle 12926:
 Current CPU Blocking $t2
(lw, 228, $t0, 0, 0, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Started lw 228 $t0 on Line 1772
Completed 1/2

Clock Cycle 12927:
 Current CPU Blocking $t2
(lw, 228, $t0, 1, 2, 1772, )(sw, 1244, 1708, 0, 0, 1777, )(sw, 3568, 2944, 0, 0, 1775, )(lw, 1664, $t2, 0, 0, 1778, )
Completed 2/2
$t0 = 0
Finished Instruction lw 228 $t0 on Line 1772

Clock Cycle 12928:
 Current CPU Blocking $t2
(sw, 1244, 1708, 0, 0, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Started sw 1244 1708 on Line 1777
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 12929:
 Current CPU Blocking $t2
(sw, 1244, 1708, 1, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 2/22

Clock Cycle 12930:
 Current CPU Blocking $t2
(sw, 1244, 1708, 2, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 3/22

Clock Cycle 12931:
 Current CPU Blocking $t2
(sw, 1244, 1708, 3, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 4/22

Clock Cycle 12932:
 Current CPU Blocking $t2
(sw, 1244, 1708, 4, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 5/22

Clock Cycle 12933:
 Current CPU Blocking $t2
(sw, 1244, 1708, 5, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 6/22

Clock Cycle 12934:
 Current CPU Blocking $t2
(sw, 1244, 1708, 6, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 7/22

Clock Cycle 12935:
 Current CPU Blocking $t2
(sw, 1244, 1708, 7, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 8/22

Clock Cycle 12936:
 Current CPU Blocking $t2
(sw, 1244, 1708, 8, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 9/22

Clock Cycle 12937:
 Current CPU Blocking $t2
(sw, 1244, 1708, 9, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 10/22
Memory at 260 = 508

Clock Cycle 12938:
 Current CPU Blocking $t2
(sw, 1244, 1708, 10, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 11/22

Clock Cycle 12939:
 Current CPU Blocking $t2
(sw, 1244, 1708, 11, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 12/22

Clock Cycle 12940:
 Current CPU Blocking $t2
(sw, 1244, 1708, 12, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 13/22

Clock Cycle 12941:
 Current CPU Blocking $t2
(sw, 1244, 1708, 13, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 14/22

Clock Cycle 12942:
 Current CPU Blocking $t2
(sw, 1244, 1708, 14, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 15/22

Clock Cycle 12943:
 Current CPU Blocking $t2
(sw, 1244, 1708, 15, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 16/22

Clock Cycle 12944:
 Current CPU Blocking $t2
(sw, 1244, 1708, 16, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 17/22

Clock Cycle 12945:
 Current CPU Blocking $t2
(sw, 1244, 1708, 17, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 18/22

Clock Cycle 12946:
 Current CPU Blocking $t2
(sw, 1244, 1708, 18, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 19/22

Clock Cycle 12947:
 Current CPU Blocking $t2
(sw, 1244, 1708, 19, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 20/22

Clock Cycle 12948:
 Current CPU Blocking $t2
(sw, 1244, 1708, 20, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 21/22

Clock Cycle 12949:
 Current CPU Blocking $t2
(sw, 1244, 1708, 21, 22, 1777, )(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 22/22
Finished Instruction sw 1244 1708 on Line 1777

Clock Cycle 12950:
 Current CPU Blocking $t2
(lw, 1664, $t2, 0, 0, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Started lw 1664 $t2 on Line 1778
Completed 1/2

Clock Cycle 12951:
 Current CPU Blocking $t2
(lw, 1664, $t2, 1, 2, 1778, )(sw, 3568, 2944, 0, 0, 1775, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1664 $t2 on Line 1778

Clock Cycle 12952:
 Current CPU Blocking $t2
(sw, 3568, 2944, 0, 0, 1775, )
Started sw 3568 2944 on Line 1775
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t2,$t2,3808
$t2 = 3808

Clock Cycle 12953:
 Current CPU Blocking 
(sw, 3568, 2944, 1, 22, 1775, )
Completed 2/22
DRAM Request(Read) Issued for lw 3496 $t4 on Line 1780

Clock Cycle 12954:
 Current CPU Blocking 
(sw, 3568, 2944, 2, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )
Completed 3/22
DRAM Request(Write) Issued for sw 596 0 on Line 1781

Clock Cycle 12955:
 Current CPU Blocking 
(sw, 3568, 2944, 3, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )
Completed 4/22
DRAM Request(Read) Issued for lw 800 $t2 on Line 1782

Clock Cycle 12956:
 Current CPU Blocking 
(sw, 3568, 2944, 4, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )
Completed 5/22
DRAM Request(Read) Issued for lw 1928 $t1 on Line 1783

Clock Cycle 12957:
 Current CPU Blocking 
(sw, 3568, 2944, 5, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 6/22

Clock Cycle 12958:
 Current CPU Blocking $t2
(sw, 3568, 2944, 6, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 7/22

Clock Cycle 12959:
 Current CPU Blocking $t2
(sw, 3568, 2944, 7, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 8/22

Clock Cycle 12960:
 Current CPU Blocking $t2
(sw, 3568, 2944, 8, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 9/22

Clock Cycle 12961:
 Current CPU Blocking $t2
(sw, 3568, 2944, 9, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 10/22
Memory at 1244 = 1708

Clock Cycle 12962:
 Current CPU Blocking $t2
(sw, 3568, 2944, 10, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 11/22

Clock Cycle 12963:
 Current CPU Blocking $t2
(sw, 3568, 2944, 11, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 12/22

Clock Cycle 12964:
 Current CPU Blocking $t2
(sw, 3568, 2944, 12, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 13/22

Clock Cycle 12965:
 Current CPU Blocking $t2
(sw, 3568, 2944, 13, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 14/22

Clock Cycle 12966:
 Current CPU Blocking $t2
(sw, 3568, 2944, 14, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 15/22

Clock Cycle 12967:
 Current CPU Blocking $t2
(sw, 3568, 2944, 15, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 16/22

Clock Cycle 12968:
 Current CPU Blocking $t2
(sw, 3568, 2944, 16, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 17/22

Clock Cycle 12969:
 Current CPU Blocking $t2
(sw, 3568, 2944, 17, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 18/22

Clock Cycle 12970:
 Current CPU Blocking $t2
(sw, 3568, 2944, 18, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 19/22

Clock Cycle 12971:
 Current CPU Blocking $t2
(sw, 3568, 2944, 19, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 20/22

Clock Cycle 12972:
 Current CPU Blocking $t2
(sw, 3568, 2944, 20, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 21/22

Clock Cycle 12973:
 Current CPU Blocking $t2
(sw, 3568, 2944, 21, 22, 1775, )(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 22/22
Finished Instruction sw 3568 2944 on Line 1775

Clock Cycle 12974:
 Current CPU Blocking $t2
(lw, 3496, $t4, 0, 0, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Started lw 3496 $t4 on Line 1780
Completed 1/2

Clock Cycle 12975:
 Current CPU Blocking $t2
(lw, 3496, $t4, 1, 2, 1780, )(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3496 $t4 on Line 1780

Clock Cycle 12976:
 Current CPU Blocking $t2
(sw, 596, 0, 0, 0, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Started sw 596 0 on Line 1781
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 12977:
 Current CPU Blocking $t2
(sw, 596, 0, 1, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 2/22

Clock Cycle 12978:
 Current CPU Blocking $t2
(sw, 596, 0, 2, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 3/22

Clock Cycle 12979:
 Current CPU Blocking $t2
(sw, 596, 0, 3, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 4/22

Clock Cycle 12980:
 Current CPU Blocking $t2
(sw, 596, 0, 4, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 5/22

Clock Cycle 12981:
 Current CPU Blocking $t2
(sw, 596, 0, 5, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 6/22

Clock Cycle 12982:
 Current CPU Blocking $t2
(sw, 596, 0, 6, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 7/22

Clock Cycle 12983:
 Current CPU Blocking $t2
(sw, 596, 0, 7, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 8/22

Clock Cycle 12984:
 Current CPU Blocking $t2
(sw, 596, 0, 8, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 9/22

Clock Cycle 12985:
 Current CPU Blocking $t2
(sw, 596, 0, 9, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 10/22
Memory at 3568 = 2944

Clock Cycle 12986:
 Current CPU Blocking $t2
(sw, 596, 0, 10, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 11/22

Clock Cycle 12987:
 Current CPU Blocking $t2
(sw, 596, 0, 11, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 12/22

Clock Cycle 12988:
 Current CPU Blocking $t2
(sw, 596, 0, 12, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 13/22

Clock Cycle 12989:
 Current CPU Blocking $t2
(sw, 596, 0, 13, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 14/22

Clock Cycle 12990:
 Current CPU Blocking $t2
(sw, 596, 0, 14, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 15/22

Clock Cycle 12991:
 Current CPU Blocking $t2
(sw, 596, 0, 15, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 16/22

Clock Cycle 12992:
 Current CPU Blocking $t2
(sw, 596, 0, 16, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 17/22

Clock Cycle 12993:
 Current CPU Blocking $t2
(sw, 596, 0, 17, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 18/22

Clock Cycle 12994:
 Current CPU Blocking $t2
(sw, 596, 0, 18, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 19/22

Clock Cycle 12995:
 Current CPU Blocking $t2
(sw, 596, 0, 19, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 20/22

Clock Cycle 12996:
 Current CPU Blocking $t2
(sw, 596, 0, 20, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 21/22

Clock Cycle 12997:
 Current CPU Blocking $t2
(sw, 596, 0, 21, 22, 1781, )(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 22/22
Finished Instruction sw 596 0 on Line 1781

Clock Cycle 12998:
 Current CPU Blocking $t2
(lw, 800, $t2, 0, 0, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Started lw 800 $t2 on Line 1782
Completed 1/2

Clock Cycle 12999:
 Current CPU Blocking $t2
(lw, 800, $t2, 1, 2, 1782, )(lw, 1928, $t1, 0, 0, 1783, )
Completed 2/2
$t2 = 0
Finished Instruction lw 800 $t2 on Line 1782

Clock Cycle 13000:
 Current CPU Blocking $t2
(lw, 1928, $t1, 0, 0, 1783, )
Started lw 1928 $t1 on Line 1783
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t2,$t2,1636
$t2 = 1636

Clock Cycle 13001:
 Current CPU Blocking 
(lw, 1928, $t1, 1, 22, 1783, )
Completed 2/22
addi$t0,$t3,728
$t0 = 2436

Clock Cycle 13002:
 Current CPU Blocking 
(lw, 1928, $t1, 2, 22, 1783, )
Completed 3/22

Clock Cycle 13003:
 Current CPU Blocking $t1
(lw, 1928, $t1, 3, 22, 1783, )
Completed 4/22

Clock Cycle 13004:
 Current CPU Blocking $t1
(lw, 1928, $t1, 4, 22, 1783, )
Completed 5/22

Clock Cycle 13005:
 Current CPU Blocking $t1
(lw, 1928, $t1, 5, 22, 1783, )
Completed 6/22

Clock Cycle 13006:
 Current CPU Blocking $t1
(lw, 1928, $t1, 6, 22, 1783, )
Completed 7/22

Clock Cycle 13007:
 Current CPU Blocking $t1
(lw, 1928, $t1, 7, 22, 1783, )
Completed 8/22

Clock Cycle 13008:
 Current CPU Blocking $t1
(lw, 1928, $t1, 8, 22, 1783, )
Completed 9/22

Clock Cycle 13009:
 Current CPU Blocking $t1
(lw, 1928, $t1, 9, 22, 1783, )
Completed 10/22

Clock Cycle 13010:
 Current CPU Blocking $t1
(lw, 1928, $t1, 10, 22, 1783, )
Completed 11/22

Clock Cycle 13011:
 Current CPU Blocking $t1
(lw, 1928, $t1, 11, 22, 1783, )
Completed 12/22

Clock Cycle 13012:
 Current CPU Blocking $t1
(lw, 1928, $t1, 12, 22, 1783, )
Completed 13/22

Clock Cycle 13013:
 Current CPU Blocking $t1
(lw, 1928, $t1, 13, 22, 1783, )
Completed 14/22

Clock Cycle 13014:
 Current CPU Blocking $t1
(lw, 1928, $t1, 14, 22, 1783, )
Completed 15/22

Clock Cycle 13015:
 Current CPU Blocking $t1
(lw, 1928, $t1, 15, 22, 1783, )
Completed 16/22

Clock Cycle 13016:
 Current CPU Blocking $t1
(lw, 1928, $t1, 16, 22, 1783, )
Completed 17/22

Clock Cycle 13017:
 Current CPU Blocking $t1
(lw, 1928, $t1, 17, 22, 1783, )
Completed 18/22

Clock Cycle 13018:
 Current CPU Blocking $t1
(lw, 1928, $t1, 18, 22, 1783, )
Completed 19/22

Clock Cycle 13019:
 Current CPU Blocking $t1
(lw, 1928, $t1, 19, 22, 1783, )
Completed 20/22

Clock Cycle 13020:
 Current CPU Blocking $t1
(lw, 1928, $t1, 20, 22, 1783, )
Completed 21/22

Clock Cycle 13021:
 Current CPU Blocking $t1
(lw, 1928, $t1, 21, 22, 1783, )
Completed 22/22
$t1 = 8656
Finished Instruction lw 1928 $t1 on Line 1783

Clock Cycle 13022:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 1016 8656 on Line 1786

Clock Cycle 13023:
 Current CPU Blocking 
(sw, 1016, 8656, 0, 0, 1786, )
Started sw 1016 8656 on Line 1786
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2960 1636 on Line 1787

Clock Cycle 13024:
 Current CPU Blocking 
(sw, 1016, 8656, 1, 12, 1786, )(sw, 2960, 1636, 0, 0, 1787, )
Completed 2/12
DRAM Request(Write) Issued for sw 2396 1636 on Line 1788

Clock Cycle 13025:
 Current CPU Blocking 
(sw, 1016, 8656, 2, 12, 1786, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )
Completed 3/12
addi$t4,$t0,2104
$t4 = 4540

Clock Cycle 13026:
 Current CPU Blocking 
(sw, 1016, 8656, 3, 12, 1786, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )
Completed 4/12
DRAM Request(Write) Issued for sw 3468 1708 on Line 1790

Clock Cycle 13027:
 Current CPU Blocking 
(sw, 1016, 8656, 4, 12, 1786, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 5/12
DRAM Request(Read) Issued for lw 3048 $t0 on Line 1791

Clock Cycle 13028:
 Current CPU Blocking 
(sw, 1016, 8656, 5, 12, 1786, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 6/12
DRAM Request(Read) Issued for lw 776 $t2 on Line 1792

Clock Cycle 13029:
 Current CPU Blocking 
(sw, 1016, 8656, 6, 12, 1786, )(lw, 776, $t2, 0, 0, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 7/12
addi$t3,$t3,3448
$t3 = 5156

Clock Cycle 13030:
 Current CPU Blocking 
(sw, 1016, 8656, 7, 12, 1786, )(lw, 776, $t2, 0, 0, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 8/12

Clock Cycle 13031:
 Current CPU Blocking $t0
(sw, 1016, 8656, 8, 12, 1786, )(lw, 776, $t2, 0, 0, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 9/12

Clock Cycle 13032:
 Current CPU Blocking $t0
(sw, 1016, 8656, 9, 12, 1786, )(lw, 776, $t2, 0, 0, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 10/12

Clock Cycle 13033:
 Current CPU Blocking $t0
(sw, 1016, 8656, 10, 12, 1786, )(lw, 776, $t2, 0, 0, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 11/12

Clock Cycle 13034:
 Current CPU Blocking $t0
(sw, 1016, 8656, 11, 12, 1786, )(lw, 776, $t2, 0, 0, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 12/12
Finished Instruction sw 1016 8656 on Line 1786

Clock Cycle 13035:
 Current CPU Blocking $t0
(lw, 776, $t2, 0, 0, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Started lw 776 $t2 on Line 1792
Completed 1/2

Clock Cycle 13036:
 Current CPU Blocking $t0
(lw, 776, $t2, 1, 2, 1792, )(sw, 2960, 1636, 0, 0, 1787, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(lw, 3048, $t0, 0, 0, 1791, )
Completed 2/2
$t2 = 0
Finished Instruction lw 776 $t2 on Line 1792

Clock Cycle 13037:
 Current CPU Blocking $t0
(sw, 2960, 1636, 0, 0, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Started sw 2960 1636 on Line 1787
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13038:
 Current CPU Blocking $t0
(sw, 2960, 1636, 1, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 2/22

Clock Cycle 13039:
 Current CPU Blocking $t0
(sw, 2960, 1636, 2, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 3/22

Clock Cycle 13040:
 Current CPU Blocking $t0
(sw, 2960, 1636, 3, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 4/22

Clock Cycle 13041:
 Current CPU Blocking $t0
(sw, 2960, 1636, 4, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 5/22

Clock Cycle 13042:
 Current CPU Blocking $t0
(sw, 2960, 1636, 5, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 6/22

Clock Cycle 13043:
 Current CPU Blocking $t0
(sw, 2960, 1636, 6, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 7/22

Clock Cycle 13044:
 Current CPU Blocking $t0
(sw, 2960, 1636, 7, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 8/22

Clock Cycle 13045:
 Current CPU Blocking $t0
(sw, 2960, 1636, 8, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 9/22

Clock Cycle 13046:
 Current CPU Blocking $t0
(sw, 2960, 1636, 9, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 10/22
Memory at 1016 = 8656

Clock Cycle 13047:
 Current CPU Blocking $t0
(sw, 2960, 1636, 10, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 11/22

Clock Cycle 13048:
 Current CPU Blocking $t0
(sw, 2960, 1636, 11, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 12/22

Clock Cycle 13049:
 Current CPU Blocking $t0
(sw, 2960, 1636, 12, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 13/22

Clock Cycle 13050:
 Current CPU Blocking $t0
(sw, 2960, 1636, 13, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 14/22

Clock Cycle 13051:
 Current CPU Blocking $t0
(sw, 2960, 1636, 14, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 15/22

Clock Cycle 13052:
 Current CPU Blocking $t0
(sw, 2960, 1636, 15, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 16/22

Clock Cycle 13053:
 Current CPU Blocking $t0
(sw, 2960, 1636, 16, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 17/22

Clock Cycle 13054:
 Current CPU Blocking $t0
(sw, 2960, 1636, 17, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 18/22

Clock Cycle 13055:
 Current CPU Blocking $t0
(sw, 2960, 1636, 18, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 19/22

Clock Cycle 13056:
 Current CPU Blocking $t0
(sw, 2960, 1636, 19, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 20/22

Clock Cycle 13057:
 Current CPU Blocking $t0
(sw, 2960, 1636, 20, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 21/22

Clock Cycle 13058:
 Current CPU Blocking $t0
(sw, 2960, 1636, 21, 22, 1787, )(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 22/22
Finished Instruction sw 2960 1636 on Line 1787

Clock Cycle 13059:
 Current CPU Blocking $t0
(lw, 3048, $t0, 0, 0, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Started lw 3048 $t0 on Line 1791
Completed 1/2

Clock Cycle 13060:
 Current CPU Blocking $t0
(lw, 3048, $t0, 1, 2, 1791, )(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3048 $t0 on Line 1791

Clock Cycle 13061:
 Current CPU Blocking $t0
(sw, 2396, 1636, 0, 0, 1788, )(sw, 3468, 1708, 0, 0, 1790, )
Started sw 2396 1636 on Line 1788
Completed 1/2
DRAM Request(Write) Issued for sw 1900 0 on Line 1794

Clock Cycle 13062:
 Current CPU Blocking 
(sw, 2396, 1636, 1, 2, 1788, )(sw, 3468, 1708, 0, 0, 1790, )(sw, 1900, 0, 0, 0, 1794, )
Completed 2/2
Finished Instruction sw 2396 1636 on Line 1788
DRAM Request(Read) Issued for lw 828 $t0 on Line 1795

Clock Cycle 13063:
 Current CPU Blocking 
(sw, 3468, 1708, 0, 0, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )
Started sw 3468 1708 on Line 1790
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1520 $t4 on Line 1796

Clock Cycle 13064:
 Current CPU Blocking 
(sw, 3468, 1708, 1, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 2/22

Clock Cycle 13065:
 Current CPU Blocking $t4
(sw, 3468, 1708, 2, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 3/22

Clock Cycle 13066:
 Current CPU Blocking $t4
(sw, 3468, 1708, 3, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 4/22

Clock Cycle 13067:
 Current CPU Blocking $t4
(sw, 3468, 1708, 4, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 5/22

Clock Cycle 13068:
 Current CPU Blocking $t4
(sw, 3468, 1708, 5, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 6/22

Clock Cycle 13069:
 Current CPU Blocking $t4
(sw, 3468, 1708, 6, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 7/22

Clock Cycle 13070:
 Current CPU Blocking $t4
(sw, 3468, 1708, 7, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 8/22

Clock Cycle 13071:
 Current CPU Blocking $t4
(sw, 3468, 1708, 8, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 9/22

Clock Cycle 13072:
 Current CPU Blocking $t4
(sw, 3468, 1708, 9, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 10/22
Memory at 2396 = 1636
Memory at 2960 = 1636

Clock Cycle 13073:
 Current CPU Blocking $t4
(sw, 3468, 1708, 10, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 11/22

Clock Cycle 13074:
 Current CPU Blocking $t4
(sw, 3468, 1708, 11, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 12/22

Clock Cycle 13075:
 Current CPU Blocking $t4
(sw, 3468, 1708, 12, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 13/22

Clock Cycle 13076:
 Current CPU Blocking $t4
(sw, 3468, 1708, 13, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 14/22

Clock Cycle 13077:
 Current CPU Blocking $t4
(sw, 3468, 1708, 14, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 15/22

Clock Cycle 13078:
 Current CPU Blocking $t4
(sw, 3468, 1708, 15, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 16/22

Clock Cycle 13079:
 Current CPU Blocking $t4
(sw, 3468, 1708, 16, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 17/22

Clock Cycle 13080:
 Current CPU Blocking $t4
(sw, 3468, 1708, 17, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 18/22

Clock Cycle 13081:
 Current CPU Blocking $t4
(sw, 3468, 1708, 18, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 19/22

Clock Cycle 13082:
 Current CPU Blocking $t4
(sw, 3468, 1708, 19, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 20/22

Clock Cycle 13083:
 Current CPU Blocking $t4
(sw, 3468, 1708, 20, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 21/22

Clock Cycle 13084:
 Current CPU Blocking $t4
(sw, 3468, 1708, 21, 22, 1790, )(sw, 1900, 0, 0, 0, 1794, )(lw, 828, $t0, 0, 0, 1795, )(lw, 1520, $t4, 0, 0, 1796, )
Completed 22/22
Finished Instruction sw 3468 1708 on Line 1790

Clock Cycle 13085:
 Current CPU Blocking $t4
(sw, 1900, 0, 0, 0, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Started sw 1900 0 on Line 1794
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13086:
 Current CPU Blocking $t4
(sw, 1900, 0, 1, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 2/22

Clock Cycle 13087:
 Current CPU Blocking $t4
(sw, 1900, 0, 2, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 3/22

Clock Cycle 13088:
 Current CPU Blocking $t4
(sw, 1900, 0, 3, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 4/22

Clock Cycle 13089:
 Current CPU Blocking $t4
(sw, 1900, 0, 4, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 5/22

Clock Cycle 13090:
 Current CPU Blocking $t4
(sw, 1900, 0, 5, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 6/22

Clock Cycle 13091:
 Current CPU Blocking $t4
(sw, 1900, 0, 6, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 7/22

Clock Cycle 13092:
 Current CPU Blocking $t4
(sw, 1900, 0, 7, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 8/22

Clock Cycle 13093:
 Current CPU Blocking $t4
(sw, 1900, 0, 8, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 9/22

Clock Cycle 13094:
 Current CPU Blocking $t4
(sw, 1900, 0, 9, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 10/22
Memory at 3468 = 1708

Clock Cycle 13095:
 Current CPU Blocking $t4
(sw, 1900, 0, 10, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 11/22

Clock Cycle 13096:
 Current CPU Blocking $t4
(sw, 1900, 0, 11, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 12/22

Clock Cycle 13097:
 Current CPU Blocking $t4
(sw, 1900, 0, 12, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 13/22

Clock Cycle 13098:
 Current CPU Blocking $t4
(sw, 1900, 0, 13, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 14/22

Clock Cycle 13099:
 Current CPU Blocking $t4
(sw, 1900, 0, 14, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 15/22

Clock Cycle 13100:
 Current CPU Blocking $t4
(sw, 1900, 0, 15, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 16/22

Clock Cycle 13101:
 Current CPU Blocking $t4
(sw, 1900, 0, 16, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 17/22

Clock Cycle 13102:
 Current CPU Blocking $t4
(sw, 1900, 0, 17, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 18/22

Clock Cycle 13103:
 Current CPU Blocking $t4
(sw, 1900, 0, 18, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 19/22

Clock Cycle 13104:
 Current CPU Blocking $t4
(sw, 1900, 0, 19, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 20/22

Clock Cycle 13105:
 Current CPU Blocking $t4
(sw, 1900, 0, 20, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 21/22

Clock Cycle 13106:
 Current CPU Blocking $t4
(sw, 1900, 0, 21, 22, 1794, )(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 22/22
Finished Instruction sw 1900 0 on Line 1794

Clock Cycle 13107:
 Current CPU Blocking $t4
(lw, 1520, $t4, 0, 0, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Started lw 1520 $t4 on Line 1796
Completed 1/2

Clock Cycle 13108:
 Current CPU Blocking $t4
(lw, 1520, $t4, 1, 2, 1796, )(lw, 828, $t0, 0, 0, 1795, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1520 $t4 on Line 1796

Clock Cycle 13109:
 Current CPU Blocking $t4
(lw, 828, $t0, 0, 0, 1795, )
Started lw 828 $t0 on Line 1795
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3952 $t4 on Line 1797

Clock Cycle 13110:
 Current CPU Blocking 
(lw, 828, $t0, 1, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 2/22
addi$t2,$t3,3216
$t2 = 8372

Clock Cycle 13111:
 Current CPU Blocking 
(lw, 828, $t0, 2, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 3/22

Clock Cycle 13112:
 Current CPU Blocking $t0
(lw, 828, $t0, 3, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 4/22

Clock Cycle 13113:
 Current CPU Blocking $t0
(lw, 828, $t0, 4, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 5/22

Clock Cycle 13114:
 Current CPU Blocking $t0
(lw, 828, $t0, 5, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 6/22

Clock Cycle 13115:
 Current CPU Blocking $t0
(lw, 828, $t0, 6, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 7/22

Clock Cycle 13116:
 Current CPU Blocking $t0
(lw, 828, $t0, 7, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 8/22

Clock Cycle 13117:
 Current CPU Blocking $t0
(lw, 828, $t0, 8, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 9/22

Clock Cycle 13118:
 Current CPU Blocking $t0
(lw, 828, $t0, 9, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 10/22

Clock Cycle 13119:
 Current CPU Blocking $t0
(lw, 828, $t0, 10, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 11/22

Clock Cycle 13120:
 Current CPU Blocking $t0
(lw, 828, $t0, 11, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 12/22

Clock Cycle 13121:
 Current CPU Blocking $t0
(lw, 828, $t0, 12, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 13/22

Clock Cycle 13122:
 Current CPU Blocking $t0
(lw, 828, $t0, 13, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 14/22

Clock Cycle 13123:
 Current CPU Blocking $t0
(lw, 828, $t0, 14, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 15/22

Clock Cycle 13124:
 Current CPU Blocking $t0
(lw, 828, $t0, 15, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 16/22

Clock Cycle 13125:
 Current CPU Blocking $t0
(lw, 828, $t0, 16, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 17/22

Clock Cycle 13126:
 Current CPU Blocking $t0
(lw, 828, $t0, 17, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 18/22

Clock Cycle 13127:
 Current CPU Blocking $t0
(lw, 828, $t0, 18, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 19/22

Clock Cycle 13128:
 Current CPU Blocking $t0
(lw, 828, $t0, 19, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 20/22

Clock Cycle 13129:
 Current CPU Blocking $t0
(lw, 828, $t0, 20, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 21/22

Clock Cycle 13130:
 Current CPU Blocking $t0
(lw, 828, $t0, 21, 22, 1795, )(lw, 3952, $t4, 0, 0, 1797, )
Completed 22/22
$t0 = 0
Finished Instruction lw 828 $t0 on Line 1795

Clock Cycle 13131:
 Current CPU Blocking $t0
(lw, 3952, $t4, 0, 0, 1797, )
Started lw 3952 $t4 on Line 1797
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi$t0,$t2,3916
$t0 = 12288

Clock Cycle 13132:
 Current CPU Blocking 
(lw, 3952, $t4, 1, 12, 1797, )
Completed 2/12
DRAM Request(Write) Issued for sw 1740 12288 on Line 1800

Clock Cycle 13133:
 Current CPU Blocking 
(lw, 3952, $t4, 2, 12, 1797, )(sw, 1740, 12288, 0, 0, 1800, )
Completed 3/12
DRAM Request(Read) Issued for lw 844 $t2 on Line 1801

Clock Cycle 13134:
 Current CPU Blocking 
(lw, 3952, $t4, 3, 12, 1797, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )
Completed 4/12
DRAM Request(Write) Issued for sw 552 12288 on Line 1802

Clock Cycle 13135:
 Current CPU Blocking 
(lw, 3952, $t4, 4, 12, 1797, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 5/12
DRAM Request(Read) Issued for lw 3988 $t3 on Line 1803

Clock Cycle 13136:
 Current CPU Blocking 
(lw, 3952, $t4, 5, 12, 1797, )(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 6/12

Clock Cycle 13137:
 Current CPU Blocking $t4
(lw, 3952, $t4, 6, 12, 1797, )(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 7/12

Clock Cycle 13138:
 Current CPU Blocking $t4
(lw, 3952, $t4, 7, 12, 1797, )(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 8/12

Clock Cycle 13139:
 Current CPU Blocking $t4
(lw, 3952, $t4, 8, 12, 1797, )(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 9/12

Clock Cycle 13140:
 Current CPU Blocking $t4
(lw, 3952, $t4, 9, 12, 1797, )(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 10/12

Clock Cycle 13141:
 Current CPU Blocking $t4
(lw, 3952, $t4, 10, 12, 1797, )(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 11/12

Clock Cycle 13142:
 Current CPU Blocking $t4
(lw, 3952, $t4, 11, 12, 1797, )(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 12/12
$t4 = 0
Finished Instruction lw 3952 $t4 on Line 1797

Clock Cycle 13143:
 Current CPU Blocking $t4
(lw, 3988, $t3, 0, 0, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Started lw 3988 $t3 on Line 1803
Completed 1/2
DRAM Request(Read) Issued for lw 2260 $t4 on Line 1804

Clock Cycle 13144:
 Current CPU Blocking 
(lw, 3988, $t3, 1, 2, 1803, )(sw, 1740, 12288, 0, 0, 1800, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )(lw, 2260, $t4, 0, 0, 1804, )
Completed 2/2
$t3 = 3424
Finished Instruction lw 3988 $t3 on Line 1803

Clock Cycle 13145:
 Current CPU Blocking $t4
(sw, 1740, 12288, 0, 0, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Started sw 1740 12288 on Line 1800
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 13146:
 Current CPU Blocking $t4
(sw, 1740, 12288, 1, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 2/12

Clock Cycle 13147:
 Current CPU Blocking $t4
(sw, 1740, 12288, 2, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 3/12

Clock Cycle 13148:
 Current CPU Blocking $t4
(sw, 1740, 12288, 3, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 4/12

Clock Cycle 13149:
 Current CPU Blocking $t4
(sw, 1740, 12288, 4, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 5/12

Clock Cycle 13150:
 Current CPU Blocking $t4
(sw, 1740, 12288, 5, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 6/12

Clock Cycle 13151:
 Current CPU Blocking $t4
(sw, 1740, 12288, 6, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 7/12

Clock Cycle 13152:
 Current CPU Blocking $t4
(sw, 1740, 12288, 7, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 8/12

Clock Cycle 13153:
 Current CPU Blocking $t4
(sw, 1740, 12288, 8, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 9/12

Clock Cycle 13154:
 Current CPU Blocking $t4
(sw, 1740, 12288, 9, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 10/12

Clock Cycle 13155:
 Current CPU Blocking $t4
(sw, 1740, 12288, 10, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 11/12

Clock Cycle 13156:
 Current CPU Blocking $t4
(sw, 1740, 12288, 11, 12, 1800, )(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 12/12
Finished Instruction sw 1740 12288 on Line 1800

Clock Cycle 13157:
 Current CPU Blocking $t4
(lw, 2260, $t4, 0, 0, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Started lw 2260 $t4 on Line 1804
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13158:
 Current CPU Blocking $t4
(lw, 2260, $t4, 1, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 2/22

Clock Cycle 13159:
 Current CPU Blocking $t4
(lw, 2260, $t4, 2, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 3/22

Clock Cycle 13160:
 Current CPU Blocking $t4
(lw, 2260, $t4, 3, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 4/22

Clock Cycle 13161:
 Current CPU Blocking $t4
(lw, 2260, $t4, 4, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 5/22

Clock Cycle 13162:
 Current CPU Blocking $t4
(lw, 2260, $t4, 5, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 6/22

Clock Cycle 13163:
 Current CPU Blocking $t4
(lw, 2260, $t4, 6, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 7/22

Clock Cycle 13164:
 Current CPU Blocking $t4
(lw, 2260, $t4, 7, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 8/22

Clock Cycle 13165:
 Current CPU Blocking $t4
(lw, 2260, $t4, 8, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 9/22

Clock Cycle 13166:
 Current CPU Blocking $t4
(lw, 2260, $t4, 9, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 10/22
Memory at 1740 = 12288

Clock Cycle 13167:
 Current CPU Blocking $t4
(lw, 2260, $t4, 10, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 11/22

Clock Cycle 13168:
 Current CPU Blocking $t4
(lw, 2260, $t4, 11, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 12/22

Clock Cycle 13169:
 Current CPU Blocking $t4
(lw, 2260, $t4, 12, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 13/22

Clock Cycle 13170:
 Current CPU Blocking $t4
(lw, 2260, $t4, 13, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 14/22

Clock Cycle 13171:
 Current CPU Blocking $t4
(lw, 2260, $t4, 14, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 15/22

Clock Cycle 13172:
 Current CPU Blocking $t4
(lw, 2260, $t4, 15, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 16/22

Clock Cycle 13173:
 Current CPU Blocking $t4
(lw, 2260, $t4, 16, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 17/22

Clock Cycle 13174:
 Current CPU Blocking $t4
(lw, 2260, $t4, 17, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 18/22

Clock Cycle 13175:
 Current CPU Blocking $t4
(lw, 2260, $t4, 18, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 19/22

Clock Cycle 13176:
 Current CPU Blocking $t4
(lw, 2260, $t4, 19, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 20/22

Clock Cycle 13177:
 Current CPU Blocking $t4
(lw, 2260, $t4, 20, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 21/22

Clock Cycle 13178:
 Current CPU Blocking $t4
(lw, 2260, $t4, 21, 22, 1804, )(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Completed 22/22
$t4 = 2836
Finished Instruction lw 2260 $t4 on Line 1804

Clock Cycle 13179:
 Current CPU Blocking $t4
(lw, 844, $t2, 0, 0, 1801, )(sw, 552, 12288, 0, 0, 1802, )
Started lw 844 $t2 on Line 1801
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3044 $t4 on Line 1805

Clock Cycle 13180:
 Current CPU Blocking 
(lw, 844, $t2, 1, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 2/12
DRAM Request(Write) Issued for sw 732 12288 on Line 1806

Clock Cycle 13181:
 Current CPU Blocking 
(lw, 844, $t2, 2, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 3/12

Clock Cycle 13182:
 Current CPU Blocking $t2
(lw, 844, $t2, 3, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 4/12

Clock Cycle 13183:
 Current CPU Blocking $t2
(lw, 844, $t2, 4, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 5/12

Clock Cycle 13184:
 Current CPU Blocking $t2
(lw, 844, $t2, 5, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 6/12

Clock Cycle 13185:
 Current CPU Blocking $t2
(lw, 844, $t2, 6, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 7/12

Clock Cycle 13186:
 Current CPU Blocking $t2
(lw, 844, $t2, 7, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 8/12

Clock Cycle 13187:
 Current CPU Blocking $t2
(lw, 844, $t2, 8, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 9/12

Clock Cycle 13188:
 Current CPU Blocking $t2
(lw, 844, $t2, 9, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 10/12

Clock Cycle 13189:
 Current CPU Blocking $t2
(lw, 844, $t2, 10, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 11/12

Clock Cycle 13190:
 Current CPU Blocking $t2
(lw, 844, $t2, 11, 12, 1801, )(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 12/12
$t2 = 0
Finished Instruction lw 844 $t2 on Line 1801

Clock Cycle 13191:
 Current CPU Blocking $t2
(sw, 552, 12288, 0, 0, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Started sw 552 12288 on Line 1802
Completed 1/2
addi$t1,$t2,20
$t1 = 20

Clock Cycle 13192:
 Current CPU Blocking 
(sw, 552, 12288, 1, 2, 1802, )(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )
Completed 2/2
Finished Instruction sw 552 12288 on Line 1802
DRAM Request(Write) Issued for sw 2856 12288 on Line 1808

Clock Cycle 13193:
 Current CPU Blocking 
(sw, 732, 12288, 0, 0, 1806, )(lw, 3044, $t4, 0, 0, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Started sw 732 12288 on Line 1806
Completed 1/2

Clock Cycle 13194:
 Current CPU Blocking $t4
(sw, 732, 12288, 1, 2, 1806, )(lw, 3044, $t4, 0, 0, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 2/2
Finished Instruction sw 732 12288 on Line 1806

Clock Cycle 13195:
 Current CPU Blocking $t4
(lw, 3044, $t4, 0, 0, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Started lw 3044 $t4 on Line 1805
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13196:
 Current CPU Blocking $t4
(lw, 3044, $t4, 1, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 2/22

Clock Cycle 13197:
 Current CPU Blocking $t4
(lw, 3044, $t4, 2, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 3/22

Clock Cycle 13198:
 Current CPU Blocking $t4
(lw, 3044, $t4, 3, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 4/22

Clock Cycle 13199:
 Current CPU Blocking $t4
(lw, 3044, $t4, 4, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 5/22

Clock Cycle 13200:
 Current CPU Blocking $t4
(lw, 3044, $t4, 5, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 6/22

Clock Cycle 13201:
 Current CPU Blocking $t4
(lw, 3044, $t4, 6, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 7/22

Clock Cycle 13202:
 Current CPU Blocking $t4
(lw, 3044, $t4, 7, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 8/22

Clock Cycle 13203:
 Current CPU Blocking $t4
(lw, 3044, $t4, 8, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 9/22

Clock Cycle 13204:
 Current CPU Blocking $t4
(lw, 3044, $t4, 9, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 10/22
Memory at 552 = 12288
Memory at 732 = 12288

Clock Cycle 13205:
 Current CPU Blocking $t4
(lw, 3044, $t4, 10, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 11/22

Clock Cycle 13206:
 Current CPU Blocking $t4
(lw, 3044, $t4, 11, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 12/22

Clock Cycle 13207:
 Current CPU Blocking $t4
(lw, 3044, $t4, 12, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 13/22

Clock Cycle 13208:
 Current CPU Blocking $t4
(lw, 3044, $t4, 13, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 14/22

Clock Cycle 13209:
 Current CPU Blocking $t4
(lw, 3044, $t4, 14, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 15/22

Clock Cycle 13210:
 Current CPU Blocking $t4
(lw, 3044, $t4, 15, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 16/22

Clock Cycle 13211:
 Current CPU Blocking $t4
(lw, 3044, $t4, 16, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 17/22

Clock Cycle 13212:
 Current CPU Blocking $t4
(lw, 3044, $t4, 17, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 18/22

Clock Cycle 13213:
 Current CPU Blocking $t4
(lw, 3044, $t4, 18, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 19/22

Clock Cycle 13214:
 Current CPU Blocking $t4
(lw, 3044, $t4, 19, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 20/22

Clock Cycle 13215:
 Current CPU Blocking $t4
(lw, 3044, $t4, 20, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 21/22

Clock Cycle 13216:
 Current CPU Blocking $t4
(lw, 3044, $t4, 21, 22, 1805, )(sw, 2856, 12288, 0, 0, 1808, )
Completed 22/22
$t4 = 0
Finished Instruction lw 3044 $t4 on Line 1805

Clock Cycle 13217:
 Current CPU Blocking $t4
(sw, 2856, 12288, 0, 0, 1808, )
Started sw 2856 12288 on Line 1808
Completed 1/2
addi$t1,$t4,776
$t1 = 776

Clock Cycle 13218:
 Current CPU Blocking 
(sw, 2856, 12288, 1, 2, 1808, )
Completed 2/2
Finished Instruction sw 2856 12288 on Line 1808
DRAM Request(Write) Issued for sw 3304 0 on Line 1810

Clock Cycle 13219:
 Current CPU Blocking 
(sw, 3304, 0, 0, 0, 1810, )
Started sw 3304 0 on Line 1810
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 3844 $t4 on Line 1811

Clock Cycle 13220:
 Current CPU Blocking 
(sw, 3304, 0, 1, 22, 1810, )(lw, 3844, $t4, 0, 0, 1811, )
Completed 2/22
DRAM Request(Write) Issued for sw 3568 0 on Line 1812

Clock Cycle 13221:
 Current CPU Blocking 
(sw, 3304, 0, 2, 22, 1810, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )
Completed 3/22
DRAM Request(Write) Issued for sw 704 776 on Line 1813

Clock Cycle 13222:
 Current CPU Blocking 
(sw, 3304, 0, 3, 22, 1810, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )
Completed 4/22
DRAM Request(Write) Issued for sw 0 3424 on Line 1814

Clock Cycle 13223:
 Current CPU Blocking 
(sw, 3304, 0, 4, 22, 1810, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )
Completed 5/22
DRAM Request(Read) Issued for lw 3516 $t2 on Line 1815

Clock Cycle 13224:
 Current CPU Blocking 
(sw, 3304, 0, 5, 22, 1810, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(lw, 3516, $t2, 0, 0, 1815, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )
Completed 6/22
DRAM Request(Write) Issued for sw 2524 776 on Line 1816

Clock Cycle 13225:
 Current CPU Blocking 
(sw, 3304, 0, 6, 22, 1810, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(lw, 3516, $t2, 0, 0, 1815, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 7/22

Clock Cycle 13226:
 Current CPU Blocking $t2
(sw, 3304, 0, 7, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 8/22

Clock Cycle 13227:
 Current CPU Blocking $t2
(sw, 3304, 0, 8, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 9/22

Clock Cycle 13228:
 Current CPU Blocking $t2
(sw, 3304, 0, 9, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 10/22
Memory at 2856 = 12288

Clock Cycle 13229:
 Current CPU Blocking $t2
(sw, 3304, 0, 10, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 11/22

Clock Cycle 13230:
 Current CPU Blocking $t2
(sw, 3304, 0, 11, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 12/22

Clock Cycle 13231:
 Current CPU Blocking $t2
(sw, 3304, 0, 12, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 13/22

Clock Cycle 13232:
 Current CPU Blocking $t2
(sw, 3304, 0, 13, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 14/22

Clock Cycle 13233:
 Current CPU Blocking $t2
(sw, 3304, 0, 14, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 15/22

Clock Cycle 13234:
 Current CPU Blocking $t2
(sw, 3304, 0, 15, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 16/22

Clock Cycle 13235:
 Current CPU Blocking $t2
(sw, 3304, 0, 16, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 17/22

Clock Cycle 13236:
 Current CPU Blocking $t2
(sw, 3304, 0, 17, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 18/22

Clock Cycle 13237:
 Current CPU Blocking $t2
(sw, 3304, 0, 18, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 19/22

Clock Cycle 13238:
 Current CPU Blocking $t2
(sw, 3304, 0, 19, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 20/22

Clock Cycle 13239:
 Current CPU Blocking $t2
(sw, 3304, 0, 20, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 21/22

Clock Cycle 13240:
 Current CPU Blocking $t2
(sw, 3304, 0, 21, 22, 1810, )(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 22/22
Finished Instruction sw 3304 0 on Line 1810

Clock Cycle 13241:
 Current CPU Blocking $t2
(lw, 3516, $t2, 0, 0, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Started lw 3516 $t2 on Line 1815
Completed 1/2

Clock Cycle 13242:
 Current CPU Blocking $t2
(lw, 3516, $t2, 1, 2, 1815, )(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3516 $t2 on Line 1815

Clock Cycle 13243:
 Current CPU Blocking $t2
(lw, 3844, $t4, 0, 0, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Started lw 3844 $t4 on Line 1811
Completed 1/2
addi$t2,$t1,3040
$t2 = 3816

Clock Cycle 13244:
 Current CPU Blocking 
(lw, 3844, $t4, 1, 2, 1811, )(sw, 3568, 0, 0, 0, 1812, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3844 $t4 on Line 1811
DRAM Request(Read) Issued for lw 3264 $t2 on Line 1818

Clock Cycle 13245:
 Current CPU Blocking 
(sw, 3568, 0, 0, 0, 1812, )(lw, 3264, $t2, 0, 0, 1818, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Started sw 3568 0 on Line 1812
Completed 1/2

Clock Cycle 13246:
 Current CPU Blocking $t2
(sw, 3568, 0, 1, 2, 1812, )(lw, 3264, $t2, 0, 0, 1818, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 2/2
Finished Instruction sw 3568 0 on Line 1812

Clock Cycle 13247:
 Current CPU Blocking $t2
(lw, 3264, $t2, 0, 0, 1818, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Started lw 3264 $t2 on Line 1818
Completed 1/2

Clock Cycle 13248:
 Current CPU Blocking $t2
(lw, 3264, $t2, 1, 2, 1818, )(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 2/2
$t2 = 0
Finished Instruction lw 3264 $t2 on Line 1818

Clock Cycle 13249:
 Current CPU Blocking $t2
(sw, 704, 776, 0, 0, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Started sw 704 776 on Line 1813
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
addi$t0,$t2,1516
$t0 = 1516

Clock Cycle 13250:
 Current CPU Blocking 
(sw, 704, 776, 1, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 2/22
addi$t3,$t4,280
$t3 = 280

Clock Cycle 13251:
 Current CPU Blocking 
(sw, 704, 776, 2, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )
Completed 3/22
DRAM Request(Read) Issued for lw 1248 $t1 on Line 1821

Clock Cycle 13252:
 Current CPU Blocking 
(sw, 704, 776, 3, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )(lw, 1248, $t1, 0, 0, 1821, )
Completed 4/22
DRAM Request(Write) Issued for sw 1592 0 on Line 1822

Clock Cycle 13253:
 Current CPU Blocking 
(sw, 704, 776, 4, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 1592, 0, 0, 0, 1822, )
Completed 5/22
DRAM Request(Write) Issued for sw 1876 0 on Line 1823

Clock Cycle 13254:
 Current CPU Blocking 
(sw, 704, 776, 5, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )
Completed 6/22
DRAM Request(Write) Issued for sw 2860 0 on Line 1824

Clock Cycle 13255:
 Current CPU Blocking 
(sw, 704, 776, 6, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )
Completed 7/22
DRAM Request(Read) Issued for lw 2132 $t0 on Line 1825

Clock Cycle 13256:
 Current CPU Blocking 
(sw, 704, 776, 7, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(sw, 2524, 776, 0, 0, 1816, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 8/22

Clock Cycle 13257:
 Current CPU Blocking $t1
(sw, 704, 776, 8, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 9/22

Clock Cycle 13258:
 Current CPU Blocking $t1
(sw, 704, 776, 9, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 10/22
Memory at 3304 = 0
Memory at 3568 = 0

Clock Cycle 13259:
 Current CPU Blocking $t1
(sw, 704, 776, 10, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 11/22

Clock Cycle 13260:
 Current CPU Blocking $t1
(sw, 704, 776, 11, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 12/22

Clock Cycle 13261:
 Current CPU Blocking $t1
(sw, 704, 776, 12, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 13/22

Clock Cycle 13262:
 Current CPU Blocking $t1
(sw, 704, 776, 13, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 14/22

Clock Cycle 13263:
 Current CPU Blocking $t1
(sw, 704, 776, 14, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 15/22

Clock Cycle 13264:
 Current CPU Blocking $t1
(sw, 704, 776, 15, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 16/22

Clock Cycle 13265:
 Current CPU Blocking $t1
(sw, 704, 776, 16, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 17/22

Clock Cycle 13266:
 Current CPU Blocking $t1
(sw, 704, 776, 17, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 18/22

Clock Cycle 13267:
 Current CPU Blocking $t1
(sw, 704, 776, 18, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 19/22

Clock Cycle 13268:
 Current CPU Blocking $t1
(sw, 704, 776, 19, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 20/22

Clock Cycle 13269:
 Current CPU Blocking $t1
(sw, 704, 776, 20, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 21/22

Clock Cycle 13270:
 Current CPU Blocking $t1
(sw, 704, 776, 21, 22, 1813, )(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 22/22
Finished Instruction sw 704 776 on Line 1813

Clock Cycle 13271:
 Current CPU Blocking $t1
(sw, 0, 3424, 0, 0, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Started sw 0 3424 on Line 1814
Completed 1/2

Clock Cycle 13272:
 Current CPU Blocking $t1
(sw, 0, 3424, 1, 2, 1814, )(lw, 1248, $t1, 0, 0, 1821, )(sw, 2524, 776, 0, 0, 1816, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 2/2
Finished Instruction sw 0 3424 on Line 1814

Clock Cycle 13273:
 Current CPU Blocking $t1
(lw, 1248, $t1, 0, 0, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Started lw 1248 $t1 on Line 1821
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13274:
 Current CPU Blocking $t1
(lw, 1248, $t1, 1, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 2/22

Clock Cycle 13275:
 Current CPU Blocking $t1
(lw, 1248, $t1, 2, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 3/22

Clock Cycle 13276:
 Current CPU Blocking $t1
(lw, 1248, $t1, 3, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 4/22

Clock Cycle 13277:
 Current CPU Blocking $t1
(lw, 1248, $t1, 4, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 5/22

Clock Cycle 13278:
 Current CPU Blocking $t1
(lw, 1248, $t1, 5, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 6/22

Clock Cycle 13279:
 Current CPU Blocking $t1
(lw, 1248, $t1, 6, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 7/22

Clock Cycle 13280:
 Current CPU Blocking $t1
(lw, 1248, $t1, 7, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 8/22

Clock Cycle 13281:
 Current CPU Blocking $t1
(lw, 1248, $t1, 8, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 9/22

Clock Cycle 13282:
 Current CPU Blocking $t1
(lw, 1248, $t1, 9, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 10/22
Memory at 0 = 3424
Memory at 704 = 776

Clock Cycle 13283:
 Current CPU Blocking $t1
(lw, 1248, $t1, 10, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 11/22

Clock Cycle 13284:
 Current CPU Blocking $t1
(lw, 1248, $t1, 11, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 12/22

Clock Cycle 13285:
 Current CPU Blocking $t1
(lw, 1248, $t1, 12, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 13/22

Clock Cycle 13286:
 Current CPU Blocking $t1
(lw, 1248, $t1, 13, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 14/22

Clock Cycle 13287:
 Current CPU Blocking $t1
(lw, 1248, $t1, 14, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 15/22

Clock Cycle 13288:
 Current CPU Blocking $t1
(lw, 1248, $t1, 15, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 16/22

Clock Cycle 13289:
 Current CPU Blocking $t1
(lw, 1248, $t1, 16, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 17/22

Clock Cycle 13290:
 Current CPU Blocking $t1
(lw, 1248, $t1, 17, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 18/22

Clock Cycle 13291:
 Current CPU Blocking $t1
(lw, 1248, $t1, 18, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 19/22

Clock Cycle 13292:
 Current CPU Blocking $t1
(lw, 1248, $t1, 19, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 20/22

Clock Cycle 13293:
 Current CPU Blocking $t1
(lw, 1248, $t1, 20, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 21/22

Clock Cycle 13294:
 Current CPU Blocking $t1
(lw, 1248, $t1, 21, 22, 1821, )(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 22/22
$t1 = 2480
Finished Instruction lw 1248 $t1 on Line 1821

Clock Cycle 13295:
 Current CPU Blocking $t1
(sw, 1592, 0, 0, 0, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Started sw 1592 0 on Line 1822
Completed 1/2
addi$t1,$t2,1280
$t1 = 1280

Clock Cycle 13296:
 Current CPU Blocking 
(sw, 1592, 0, 1, 2, 1822, )(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 2/2
Finished Instruction sw 1592 0 on Line 1822
addi$t4,$t2,2436
$t4 = 2436

Clock Cycle 13297:
 Current CPU Blocking 
(sw, 1876, 0, 0, 0, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Started sw 1876 0 on Line 1823
Completed 1/2
addi$t2,$t2,2020
$t2 = 2020

Clock Cycle 13298:
 Current CPU Blocking 
(sw, 1876, 0, 1, 2, 1823, )(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )
Completed 2/2
Finished Instruction sw 1876 0 on Line 1823
DRAM Request(Write) Issued for sw 3240 2020 on Line 1829

Clock Cycle 13299:
 Current CPU Blocking 
(sw, 2524, 776, 0, 0, 1816, )(sw, 2860, 0, 0, 0, 1824, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 3240, 2020, 0, 0, 1829, )
Started sw 2524 776 on Line 1816
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13300:
 Current CPU Blocking $t0
(sw, 2524, 776, 1, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 2/22

Clock Cycle 13301:
 Current CPU Blocking $t0
(sw, 2524, 776, 2, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 3/22

Clock Cycle 13302:
 Current CPU Blocking $t0
(sw, 2524, 776, 3, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 4/22

Clock Cycle 13303:
 Current CPU Blocking $t0
(sw, 2524, 776, 4, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 5/22

Clock Cycle 13304:
 Current CPU Blocking $t0
(sw, 2524, 776, 5, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 6/22

Clock Cycle 13305:
 Current CPU Blocking $t0
(sw, 2524, 776, 6, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 7/22

Clock Cycle 13306:
 Current CPU Blocking $t0
(sw, 2524, 776, 7, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 8/22

Clock Cycle 13307:
 Current CPU Blocking $t0
(sw, 2524, 776, 8, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 9/22

Clock Cycle 13308:
 Current CPU Blocking $t0
(sw, 2524, 776, 9, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 10/22
Memory at 1876 = 0

Clock Cycle 13309:
 Current CPU Blocking $t0
(sw, 2524, 776, 10, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 11/22

Clock Cycle 13310:
 Current CPU Blocking $t0
(sw, 2524, 776, 11, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 12/22

Clock Cycle 13311:
 Current CPU Blocking $t0
(sw, 2524, 776, 12, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 13/22

Clock Cycle 13312:
 Current CPU Blocking $t0
(sw, 2524, 776, 13, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 14/22

Clock Cycle 13313:
 Current CPU Blocking $t0
(sw, 2524, 776, 14, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 15/22

Clock Cycle 13314:
 Current CPU Blocking $t0
(sw, 2524, 776, 15, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 16/22

Clock Cycle 13315:
 Current CPU Blocking $t0
(sw, 2524, 776, 16, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 17/22

Clock Cycle 13316:
 Current CPU Blocking $t0
(sw, 2524, 776, 17, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 18/22

Clock Cycle 13317:
 Current CPU Blocking $t0
(sw, 2524, 776, 18, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 19/22

Clock Cycle 13318:
 Current CPU Blocking $t0
(sw, 2524, 776, 19, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 20/22

Clock Cycle 13319:
 Current CPU Blocking $t0
(sw, 2524, 776, 20, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 21/22

Clock Cycle 13320:
 Current CPU Blocking $t0
(sw, 2524, 776, 21, 22, 1816, )(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 22/22
Finished Instruction sw 2524 776 on Line 1816

Clock Cycle 13321:
 Current CPU Blocking $t0
(lw, 2132, $t0, 0, 0, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Started lw 2132 $t0 on Line 1825
Completed 1/2

Clock Cycle 13322:
 Current CPU Blocking $t0
(lw, 2132, $t0, 1, 2, 1825, )(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 2/2
$t0 = 26740
Finished Instruction lw 2132 $t0 on Line 1825

Clock Cycle 13323:
 Current CPU Blocking $t0
(sw, 2860, 0, 0, 0, 1824, )(sw, 3240, 2020, 0, 0, 1829, )
Started sw 2860 0 on Line 1824
Completed 1/2
DRAM Request(Write) Issued for sw 2212 26740 on Line 1830

Clock Cycle 13324:
 Current CPU Blocking 
(sw, 2860, 0, 1, 2, 1824, )(sw, 2212, 26740, 0, 0, 1830, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 2/2
Finished Instruction sw 2860 0 on Line 1824
addi$t0,$t3,920
$t0 = 1200

Clock Cycle 13325:
 Current CPU Blocking 
(sw, 2212, 26740, 0, 0, 1830, )(sw, 3240, 2020, 0, 0, 1829, )
Started sw 2212 26740 on Line 1830
Completed 1/2
addi$t2,$t1,1136
$t2 = 2416

Clock Cycle 13326:
 Current CPU Blocking 
(sw, 2212, 26740, 1, 2, 1830, )(sw, 3240, 2020, 0, 0, 1829, )
Completed 2/2
Finished Instruction sw 2212 26740 on Line 1830
addi$t1,$t3,1452
$t1 = 1732

Clock Cycle 13327:
 Current CPU Blocking 
(sw, 3240, 2020, 0, 0, 1829, )
Started sw 3240 2020 on Line 1829
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t3,1352
$t0 = 1632

Clock Cycle 13328:
 Current CPU Blocking 
(sw, 3240, 2020, 1, 22, 1829, )
Completed 2/22
addi$t0,$t0,1584
$t0 = 3216

Clock Cycle 13329:
 Current CPU Blocking 
(sw, 3240, 2020, 2, 22, 1829, )
Completed 3/22
addi$t2,$t0,2448
$t2 = 5664

Clock Cycle 13330:
 Current CPU Blocking 
(sw, 3240, 2020, 3, 22, 1829, )
Completed 4/22
DRAM Request(Write) Issued for sw 2268 2436 on Line 1837

Clock Cycle 13331:
 Current CPU Blocking 
(sw, 3240, 2020, 4, 22, 1829, )(sw, 2268, 2436, 0, 0, 1837, )
Completed 5/22
DRAM Request(Read) Issued for lw 1708 $t2 on Line 1838

Clock Cycle 13332:
 Current CPU Blocking 
(sw, 3240, 2020, 5, 22, 1829, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )
Completed 6/22
DRAM Request(Read) Issued for lw 3196 $t0 on Line 1839

Clock Cycle 13333:
 Current CPU Blocking 
(sw, 3240, 2020, 6, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )
Completed 7/22
DRAM Request(Read) Issued for lw 1356 $t4 on Line 1840

Clock Cycle 13334:
 Current CPU Blocking 
(sw, 3240, 2020, 7, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 8/22

Clock Cycle 13335:
 Current CPU Blocking $t0
(sw, 3240, 2020, 8, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 9/22

Clock Cycle 13336:
 Current CPU Blocking $t0
(sw, 3240, 2020, 9, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 10/22
Memory at 2212 = 26740
Memory at 2524 = 776

Clock Cycle 13337:
 Current CPU Blocking $t0
(sw, 3240, 2020, 10, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 11/22

Clock Cycle 13338:
 Current CPU Blocking $t0
(sw, 3240, 2020, 11, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 12/22

Clock Cycle 13339:
 Current CPU Blocking $t0
(sw, 3240, 2020, 12, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 13/22

Clock Cycle 13340:
 Current CPU Blocking $t0
(sw, 3240, 2020, 13, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 14/22

Clock Cycle 13341:
 Current CPU Blocking $t0
(sw, 3240, 2020, 14, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 15/22

Clock Cycle 13342:
 Current CPU Blocking $t0
(sw, 3240, 2020, 15, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 16/22

Clock Cycle 13343:
 Current CPU Blocking $t0
(sw, 3240, 2020, 16, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 17/22

Clock Cycle 13344:
 Current CPU Blocking $t0
(sw, 3240, 2020, 17, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 18/22

Clock Cycle 13345:
 Current CPU Blocking $t0
(sw, 3240, 2020, 18, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 19/22

Clock Cycle 13346:
 Current CPU Blocking $t0
(sw, 3240, 2020, 19, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 20/22

Clock Cycle 13347:
 Current CPU Blocking $t0
(sw, 3240, 2020, 20, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 21/22

Clock Cycle 13348:
 Current CPU Blocking $t0
(sw, 3240, 2020, 21, 22, 1829, )(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 22/22
Finished Instruction sw 3240 2020 on Line 1829

Clock Cycle 13349:
 Current CPU Blocking $t0
(lw, 3196, $t0, 0, 0, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Started lw 3196 $t0 on Line 1839
Completed 1/2

Clock Cycle 13350:
 Current CPU Blocking $t0
(lw, 3196, $t0, 1, 2, 1839, )(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 2/2
$t0 = 0
Finished Instruction lw 3196 $t0 on Line 1839

Clock Cycle 13351:
 Current CPU Blocking $t0
(sw, 2268, 2436, 0, 0, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Started sw 2268 2436 on Line 1837
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi$t1,$t0,420
$t1 = 420

Clock Cycle 13352:
 Current CPU Blocking 
(sw, 2268, 2436, 1, 22, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )
Completed 2/22
DRAM Request(Write) Issued for sw 572 420 on Line 1842

Clock Cycle 13353:
 Current CPU Blocking 
(sw, 2268, 2436, 2, 22, 1837, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 3/22
DRAM Request(Read) Issued for lw 2284 $t3 on Line 1843

Clock Cycle 13354:
 Current CPU Blocking 
(sw, 2268, 2436, 3, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 4/22
addi$t0,$t0,1960
$t0 = 1960

Clock Cycle 13355:
 Current CPU Blocking 
(sw, 2268, 2436, 4, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 5/22

Clock Cycle 13356:
 Current CPU Blocking $t4
(sw, 2268, 2436, 5, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 6/22

Clock Cycle 13357:
 Current CPU Blocking $t4
(sw, 2268, 2436, 6, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 7/22

Clock Cycle 13358:
 Current CPU Blocking $t4
(sw, 2268, 2436, 7, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 8/22

Clock Cycle 13359:
 Current CPU Blocking $t4
(sw, 2268, 2436, 8, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 9/22

Clock Cycle 13360:
 Current CPU Blocking $t4
(sw, 2268, 2436, 9, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 10/22
Memory at 3240 = 2020

Clock Cycle 13361:
 Current CPU Blocking $t4
(sw, 2268, 2436, 10, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 11/22

Clock Cycle 13362:
 Current CPU Blocking $t4
(sw, 2268, 2436, 11, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 12/22

Clock Cycle 13363:
 Current CPU Blocking $t4
(sw, 2268, 2436, 12, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 13/22

Clock Cycle 13364:
 Current CPU Blocking $t4
(sw, 2268, 2436, 13, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 14/22

Clock Cycle 13365:
 Current CPU Blocking $t4
(sw, 2268, 2436, 14, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 15/22

Clock Cycle 13366:
 Current CPU Blocking $t4
(sw, 2268, 2436, 15, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 16/22

Clock Cycle 13367:
 Current CPU Blocking $t4
(sw, 2268, 2436, 16, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 17/22

Clock Cycle 13368:
 Current CPU Blocking $t4
(sw, 2268, 2436, 17, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 18/22

Clock Cycle 13369:
 Current CPU Blocking $t4
(sw, 2268, 2436, 18, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 19/22

Clock Cycle 13370:
 Current CPU Blocking $t4
(sw, 2268, 2436, 19, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 20/22

Clock Cycle 13371:
 Current CPU Blocking $t4
(sw, 2268, 2436, 20, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 21/22

Clock Cycle 13372:
 Current CPU Blocking $t4
(sw, 2268, 2436, 21, 22, 1837, )(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 22/22
Finished Instruction sw 2268 2436 on Line 1837

Clock Cycle 13373:
 Current CPU Blocking $t4
(lw, 2284, $t3, 0, 0, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Started lw 2284 $t3 on Line 1843
Completed 1/2

Clock Cycle 13374:
 Current CPU Blocking $t4
(lw, 2284, $t3, 1, 2, 1843, )(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2284 $t3 on Line 1843

Clock Cycle 13375:
 Current CPU Blocking $t4
(lw, 1708, $t2, 0, 0, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Started lw 1708 $t2 on Line 1838
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13376:
 Current CPU Blocking $t4
(lw, 1708, $t2, 1, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 2/22

Clock Cycle 13377:
 Current CPU Blocking $t4
(lw, 1708, $t2, 2, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 3/22

Clock Cycle 13378:
 Current CPU Blocking $t4
(lw, 1708, $t2, 3, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 4/22

Clock Cycle 13379:
 Current CPU Blocking $t4
(lw, 1708, $t2, 4, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 5/22

Clock Cycle 13380:
 Current CPU Blocking $t4
(lw, 1708, $t2, 5, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 6/22

Clock Cycle 13381:
 Current CPU Blocking $t4
(lw, 1708, $t2, 6, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 7/22

Clock Cycle 13382:
 Current CPU Blocking $t4
(lw, 1708, $t2, 7, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 8/22

Clock Cycle 13383:
 Current CPU Blocking $t4
(lw, 1708, $t2, 8, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 9/22

Clock Cycle 13384:
 Current CPU Blocking $t4
(lw, 1708, $t2, 9, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 10/22
Memory at 2268 = 2436

Clock Cycle 13385:
 Current CPU Blocking $t4
(lw, 1708, $t2, 10, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 11/22

Clock Cycle 13386:
 Current CPU Blocking $t4
(lw, 1708, $t2, 11, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 12/22

Clock Cycle 13387:
 Current CPU Blocking $t4
(lw, 1708, $t2, 12, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 13/22

Clock Cycle 13388:
 Current CPU Blocking $t4
(lw, 1708, $t2, 13, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 14/22

Clock Cycle 13389:
 Current CPU Blocking $t4
(lw, 1708, $t2, 14, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 15/22

Clock Cycle 13390:
 Current CPU Blocking $t4
(lw, 1708, $t2, 15, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 16/22

Clock Cycle 13391:
 Current CPU Blocking $t4
(lw, 1708, $t2, 16, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 17/22

Clock Cycle 13392:
 Current CPU Blocking $t4
(lw, 1708, $t2, 17, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 18/22

Clock Cycle 13393:
 Current CPU Blocking $t4
(lw, 1708, $t2, 18, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 19/22

Clock Cycle 13394:
 Current CPU Blocking $t4
(lw, 1708, $t2, 19, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 20/22

Clock Cycle 13395:
 Current CPU Blocking $t4
(lw, 1708, $t2, 20, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 21/22

Clock Cycle 13396:
 Current CPU Blocking $t4
(lw, 1708, $t2, 21, 22, 1838, )(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1708 $t2 on Line 1838

Clock Cycle 13397:
 Current CPU Blocking $t4
(lw, 1356, $t4, 0, 0, 1840, )(sw, 572, 420, 0, 0, 1842, )
Started lw 1356 $t4 on Line 1840
Completed 1/2

Clock Cycle 13398:
 Current CPU Blocking $t4
(lw, 1356, $t4, 1, 2, 1840, )(sw, 572, 420, 0, 0, 1842, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1356 $t4 on Line 1840

Clock Cycle 13399:
 Current CPU Blocking $t4
(sw, 572, 420, 0, 0, 1842, )
Started sw 572 420 on Line 1842
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2580 0 on Line 1845

Clock Cycle 13400:
 Current CPU Blocking 
(sw, 572, 420, 1, 12, 1842, )(sw, 2580, 0, 0, 0, 1845, )
Completed 2/12
DRAM Request(Write) Issued for sw 2496 1960 on Line 1846

Clock Cycle 13401:
 Current CPU Blocking 
(sw, 572, 420, 2, 12, 1842, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 3/12
addi$t0,$t0,3280
$t0 = 5240

Clock Cycle 13402:
 Current CPU Blocking 
(sw, 572, 420, 3, 12, 1842, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 4/12
DRAM Request(Read) Issued for lw 1964 $t0 on Line 1848

Clock Cycle 13403:
 Current CPU Blocking 
(sw, 572, 420, 4, 12, 1842, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(lw, 1964, $t0, 0, 0, 1848, )
Completed 5/12
addi$t1,$t4,2152
$t1 = 2152

Clock Cycle 13404:
 Current CPU Blocking 
(sw, 572, 420, 5, 12, 1842, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(lw, 1964, $t0, 0, 0, 1848, )
Completed 6/12

Clock Cycle 13405:
 Current CPU Blocking $t0
(sw, 572, 420, 6, 12, 1842, )(lw, 1964, $t0, 0, 0, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 7/12

Clock Cycle 13406:
 Current CPU Blocking $t0
(sw, 572, 420, 7, 12, 1842, )(lw, 1964, $t0, 0, 0, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 8/12

Clock Cycle 13407:
 Current CPU Blocking $t0
(sw, 572, 420, 8, 12, 1842, )(lw, 1964, $t0, 0, 0, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 9/12

Clock Cycle 13408:
 Current CPU Blocking $t0
(sw, 572, 420, 9, 12, 1842, )(lw, 1964, $t0, 0, 0, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 10/12

Clock Cycle 13409:
 Current CPU Blocking $t0
(sw, 572, 420, 10, 12, 1842, )(lw, 1964, $t0, 0, 0, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 11/12

Clock Cycle 13410:
 Current CPU Blocking $t0
(sw, 572, 420, 11, 12, 1842, )(lw, 1964, $t0, 0, 0, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 12/12
Finished Instruction sw 572 420 on Line 1842

Clock Cycle 13411:
 Current CPU Blocking $t0
(lw, 1964, $t0, 0, 0, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Started lw 1964 $t0 on Line 1848
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13412:
 Current CPU Blocking $t0
(lw, 1964, $t0, 1, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 2/22

Clock Cycle 13413:
 Current CPU Blocking $t0
(lw, 1964, $t0, 2, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 3/22

Clock Cycle 13414:
 Current CPU Blocking $t0
(lw, 1964, $t0, 3, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 4/22

Clock Cycle 13415:
 Current CPU Blocking $t0
(lw, 1964, $t0, 4, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 5/22

Clock Cycle 13416:
 Current CPU Blocking $t0
(lw, 1964, $t0, 5, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 6/22

Clock Cycle 13417:
 Current CPU Blocking $t0
(lw, 1964, $t0, 6, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 7/22

Clock Cycle 13418:
 Current CPU Blocking $t0
(lw, 1964, $t0, 7, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 8/22

Clock Cycle 13419:
 Current CPU Blocking $t0
(lw, 1964, $t0, 8, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 9/22

Clock Cycle 13420:
 Current CPU Blocking $t0
(lw, 1964, $t0, 9, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 10/22
Memory at 572 = 420

Clock Cycle 13421:
 Current CPU Blocking $t0
(lw, 1964, $t0, 10, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 11/22

Clock Cycle 13422:
 Current CPU Blocking $t0
(lw, 1964, $t0, 11, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 12/22

Clock Cycle 13423:
 Current CPU Blocking $t0
(lw, 1964, $t0, 12, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 13/22

Clock Cycle 13424:
 Current CPU Blocking $t0
(lw, 1964, $t0, 13, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 14/22

Clock Cycle 13425:
 Current CPU Blocking $t0
(lw, 1964, $t0, 14, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 15/22

Clock Cycle 13426:
 Current CPU Blocking $t0
(lw, 1964, $t0, 15, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 16/22

Clock Cycle 13427:
 Current CPU Blocking $t0
(lw, 1964, $t0, 16, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 17/22

Clock Cycle 13428:
 Current CPU Blocking $t0
(lw, 1964, $t0, 17, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 18/22

Clock Cycle 13429:
 Current CPU Blocking $t0
(lw, 1964, $t0, 18, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 19/22

Clock Cycle 13430:
 Current CPU Blocking $t0
(lw, 1964, $t0, 19, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 20/22

Clock Cycle 13431:
 Current CPU Blocking $t0
(lw, 1964, $t0, 20, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 21/22

Clock Cycle 13432:
 Current CPU Blocking $t0
(lw, 1964, $t0, 21, 22, 1848, )(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1964 $t0 on Line 1848

Clock Cycle 13433:
 Current CPU Blocking $t0
(sw, 2580, 0, 0, 0, 1845, )(sw, 2496, 1960, 0, 0, 1846, )
Started sw 2580 0 on Line 1845
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 604 0 on Line 1850

Clock Cycle 13434:
 Current CPU Blocking 
(sw, 2580, 0, 1, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )
Completed 2/12
addi$t1,$t2,2688
$t1 = 2688

Clock Cycle 13435:
 Current CPU Blocking 
(sw, 2580, 0, 2, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )
Completed 3/12
DRAM Request(Read) Issued for lw 756 $t0 on Line 1852

Clock Cycle 13436:
 Current CPU Blocking 
(sw, 2580, 0, 3, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )
Completed 4/12
addi$t3,$t4,3000
$t3 = 3000

Clock Cycle 13437:
 Current CPU Blocking 
(sw, 2580, 0, 4, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )
Completed 5/12
DRAM Request(Write) Issued for sw 624 2688 on Line 1854

Clock Cycle 13438:
 Current CPU Blocking 
(sw, 2580, 0, 5, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 6/12

Clock Cycle 13439:
 Current CPU Blocking $t0
(sw, 2580, 0, 6, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 7/12

Clock Cycle 13440:
 Current CPU Blocking $t0
(sw, 2580, 0, 7, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 8/12

Clock Cycle 13441:
 Current CPU Blocking $t0
(sw, 2580, 0, 8, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 9/12

Clock Cycle 13442:
 Current CPU Blocking $t0
(sw, 2580, 0, 9, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 10/12

Clock Cycle 13443:
 Current CPU Blocking $t0
(sw, 2580, 0, 10, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 11/12

Clock Cycle 13444:
 Current CPU Blocking $t0
(sw, 2580, 0, 11, 12, 1845, )(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 12/12
Finished Instruction sw 2580 0 on Line 1845

Clock Cycle 13445:
 Current CPU Blocking $t0
(sw, 2496, 1960, 0, 0, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Started sw 2496 1960 on Line 1846
Completed 1/2

Clock Cycle 13446:
 Current CPU Blocking $t0
(sw, 2496, 1960, 1, 2, 1846, )(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 2/2
Finished Instruction sw 2496 1960 on Line 1846

Clock Cycle 13447:
 Current CPU Blocking $t0
(sw, 604, 0, 0, 0, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Started sw 604 0 on Line 1850
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13448:
 Current CPU Blocking $t0
(sw, 604, 0, 1, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 2/22

Clock Cycle 13449:
 Current CPU Blocking $t0
(sw, 604, 0, 2, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 3/22

Clock Cycle 13450:
 Current CPU Blocking $t0
(sw, 604, 0, 3, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 4/22

Clock Cycle 13451:
 Current CPU Blocking $t0
(sw, 604, 0, 4, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 5/22

Clock Cycle 13452:
 Current CPU Blocking $t0
(sw, 604, 0, 5, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 6/22

Clock Cycle 13453:
 Current CPU Blocking $t0
(sw, 604, 0, 6, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 7/22

Clock Cycle 13454:
 Current CPU Blocking $t0
(sw, 604, 0, 7, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 8/22

Clock Cycle 13455:
 Current CPU Blocking $t0
(sw, 604, 0, 8, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 9/22

Clock Cycle 13456:
 Current CPU Blocking $t0
(sw, 604, 0, 9, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 10/22
Memory at 2496 = 1960

Clock Cycle 13457:
 Current CPU Blocking $t0
(sw, 604, 0, 10, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 11/22

Clock Cycle 13458:
 Current CPU Blocking $t0
(sw, 604, 0, 11, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 12/22

Clock Cycle 13459:
 Current CPU Blocking $t0
(sw, 604, 0, 12, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 13/22

Clock Cycle 13460:
 Current CPU Blocking $t0
(sw, 604, 0, 13, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 14/22

Clock Cycle 13461:
 Current CPU Blocking $t0
(sw, 604, 0, 14, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 15/22

Clock Cycle 13462:
 Current CPU Blocking $t0
(sw, 604, 0, 15, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 16/22

Clock Cycle 13463:
 Current CPU Blocking $t0
(sw, 604, 0, 16, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 17/22

Clock Cycle 13464:
 Current CPU Blocking $t0
(sw, 604, 0, 17, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 18/22

Clock Cycle 13465:
 Current CPU Blocking $t0
(sw, 604, 0, 18, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 19/22

Clock Cycle 13466:
 Current CPU Blocking $t0
(sw, 604, 0, 19, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 20/22

Clock Cycle 13467:
 Current CPU Blocking $t0
(sw, 604, 0, 20, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 21/22

Clock Cycle 13468:
 Current CPU Blocking $t0
(sw, 604, 0, 21, 22, 1850, )(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 22/22
Finished Instruction sw 604 0 on Line 1850

Clock Cycle 13469:
 Current CPU Blocking $t0
(lw, 756, $t0, 0, 0, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Started lw 756 $t0 on Line 1852
Completed 1/2

Clock Cycle 13470:
 Current CPU Blocking $t0
(lw, 756, $t0, 1, 2, 1852, )(sw, 624, 2688, 0, 0, 1854, )
Completed 2/2
$t0 = 6564
Finished Instruction lw 756 $t0 on Line 1852

Clock Cycle 13471:
 Current CPU Blocking $t0
(sw, 624, 2688, 0, 0, 1854, )
Started sw 624 2688 on Line 1854
Completed 1/2
DRAM Request(Read) Issued for lw 1792 $t0 on Line 1855

Clock Cycle 13472:
 Current CPU Blocking 
(sw, 624, 2688, 1, 2, 1854, )(lw, 1792, $t0, 0, 0, 1855, )
Completed 2/2
Finished Instruction sw 624 2688 on Line 1854

Clock Cycle 13473:
 Current CPU Blocking $t0
(lw, 1792, $t0, 0, 0, 1855, )
Started lw 1792 $t0 on Line 1855
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13474:
 Current CPU Blocking $t0
(lw, 1792, $t0, 1, 22, 1855, )
Completed 2/22

Clock Cycle 13475:
 Current CPU Blocking $t0
(lw, 1792, $t0, 2, 22, 1855, )
Completed 3/22

Clock Cycle 13476:
 Current CPU Blocking $t0
(lw, 1792, $t0, 3, 22, 1855, )
Completed 4/22

Clock Cycle 13477:
 Current CPU Blocking $t0
(lw, 1792, $t0, 4, 22, 1855, )
Completed 5/22

Clock Cycle 13478:
 Current CPU Blocking $t0
(lw, 1792, $t0, 5, 22, 1855, )
Completed 6/22

Clock Cycle 13479:
 Current CPU Blocking $t0
(lw, 1792, $t0, 6, 22, 1855, )
Completed 7/22

Clock Cycle 13480:
 Current CPU Blocking $t0
(lw, 1792, $t0, 7, 22, 1855, )
Completed 8/22

Clock Cycle 13481:
 Current CPU Blocking $t0
(lw, 1792, $t0, 8, 22, 1855, )
Completed 9/22

Clock Cycle 13482:
 Current CPU Blocking $t0
(lw, 1792, $t0, 9, 22, 1855, )
Completed 10/22
Memory at 604 = 0
Memory at 624 = 2688

Clock Cycle 13483:
 Current CPU Blocking $t0
(lw, 1792, $t0, 10, 22, 1855, )
Completed 11/22

Clock Cycle 13484:
 Current CPU Blocking $t0
(lw, 1792, $t0, 11, 22, 1855, )
Completed 12/22

Clock Cycle 13485:
 Current CPU Blocking $t0
(lw, 1792, $t0, 12, 22, 1855, )
Completed 13/22

Clock Cycle 13486:
 Current CPU Blocking $t0
(lw, 1792, $t0, 13, 22, 1855, )
Completed 14/22

Clock Cycle 13487:
 Current CPU Blocking $t0
(lw, 1792, $t0, 14, 22, 1855, )
Completed 15/22

Clock Cycle 13488:
 Current CPU Blocking $t0
(lw, 1792, $t0, 15, 22, 1855, )
Completed 16/22

Clock Cycle 13489:
 Current CPU Blocking $t0
(lw, 1792, $t0, 16, 22, 1855, )
Completed 17/22

Clock Cycle 13490:
 Current CPU Blocking $t0
(lw, 1792, $t0, 17, 22, 1855, )
Completed 18/22

Clock Cycle 13491:
 Current CPU Blocking $t0
(lw, 1792, $t0, 18, 22, 1855, )
Completed 19/22

Clock Cycle 13492:
 Current CPU Blocking $t0
(lw, 1792, $t0, 19, 22, 1855, )
Completed 20/22

Clock Cycle 13493:
 Current CPU Blocking $t0
(lw, 1792, $t0, 20, 22, 1855, )
Completed 21/22

Clock Cycle 13494:
 Current CPU Blocking $t0
(lw, 1792, $t0, 21, 22, 1855, )
Completed 22/22
$t0 = 0
Finished Instruction lw 1792 $t0 on Line 1855

Clock Cycle 13495:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 3740 $t0 on Line 1856

Clock Cycle 13496:
 Current CPU Blocking 
(lw, 3740, $t0, 0, 0, 1856, )
Started lw 3740 $t0 on Line 1856
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 13497:
 Current CPU Blocking $t0
(lw, 3740, $t0, 1, 12, 1856, )
Completed 2/12

Clock Cycle 13498:
 Current CPU Blocking $t0
(lw, 3740, $t0, 2, 12, 1856, )
Completed 3/12

Clock Cycle 13499:
 Current CPU Blocking $t0
(lw, 3740, $t0, 3, 12, 1856, )
Completed 4/12

Clock Cycle 13500:
 Current CPU Blocking $t0
(lw, 3740, $t0, 4, 12, 1856, )
Completed 5/12

Clock Cycle 13501:
 Current CPU Blocking $t0
(lw, 3740, $t0, 5, 12, 1856, )
Completed 6/12

Clock Cycle 13502:
 Current CPU Blocking $t0
(lw, 3740, $t0, 6, 12, 1856, )
Completed 7/12

Clock Cycle 13503:
 Current CPU Blocking $t0
(lw, 3740, $t0, 7, 12, 1856, )
Completed 8/12

Clock Cycle 13504:
 Current CPU Blocking $t0
(lw, 3740, $t0, 8, 12, 1856, )
Completed 9/12

Clock Cycle 13505:
 Current CPU Blocking $t0
(lw, 3740, $t0, 9, 12, 1856, )
Completed 10/12

Clock Cycle 13506:
 Current CPU Blocking $t0
(lw, 3740, $t0, 10, 12, 1856, )
Completed 11/12

Clock Cycle 13507:
 Current CPU Blocking $t0
(lw, 3740, $t0, 11, 12, 1856, )
Completed 12/12
$t0 = 1780
Finished Instruction lw 3740 $t0 on Line 1856

Clock Cycle 13508:
 Current CPU Blocking $t0

addi$t0,$t0,1848
$t0 = 3628

Clock Cycle 13509:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 720 3000 on Line 1858

Clock Cycle 13510:
 Current CPU Blocking 
(sw, 720, 3000, 0, 0, 1858, )
Started sw 720 3000 on Line 1858
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t0,2444
$t2 = 6072

Clock Cycle 13511:
 Current CPU Blocking 
(sw, 720, 3000, 1, 12, 1858, )
Completed 2/12
DRAM Request(Read) Issued for lw 848 $t2 on Line 1860

Clock Cycle 13512:
 Current CPU Blocking 
(sw, 720, 3000, 2, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )
Completed 3/12
DRAM Request(Write) Issued for sw 12 2688 on Line 1861

Clock Cycle 13513:
 Current CPU Blocking 
(sw, 720, 3000, 3, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 4/12

Clock Cycle 13514:
 Current CPU Blocking $t2
(sw, 720, 3000, 4, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 5/12

Clock Cycle 13515:
 Current CPU Blocking $t2
(sw, 720, 3000, 5, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 6/12

Clock Cycle 13516:
 Current CPU Blocking $t2
(sw, 720, 3000, 6, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 7/12

Clock Cycle 13517:
 Current CPU Blocking $t2
(sw, 720, 3000, 7, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 8/12

Clock Cycle 13518:
 Current CPU Blocking $t2
(sw, 720, 3000, 8, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 9/12

Clock Cycle 13519:
 Current CPU Blocking $t2
(sw, 720, 3000, 9, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 10/12

Clock Cycle 13520:
 Current CPU Blocking $t2
(sw, 720, 3000, 10, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 11/12

Clock Cycle 13521:
 Current CPU Blocking $t2
(sw, 720, 3000, 11, 12, 1858, )(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 12/12
Finished Instruction sw 720 3000 on Line 1858

Clock Cycle 13522:
 Current CPU Blocking $t2
(lw, 848, $t2, 0, 0, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Started lw 848 $t2 on Line 1860
Completed 1/2

Clock Cycle 13523:
 Current CPU Blocking $t2
(lw, 848, $t2, 1, 2, 1860, )(sw, 12, 2688, 0, 0, 1861, )
Completed 2/2
$t2 = 0
Finished Instruction lw 848 $t2 on Line 1860

Clock Cycle 13524:
 Current CPU Blocking $t2
(sw, 12, 2688, 0, 0, 1861, )
Started sw 12 2688 on Line 1861
Completed 1/2
DRAM Request(Write) Issued for sw 2512 0 on Line 1862

Clock Cycle 13525:
 Current CPU Blocking 
(sw, 12, 2688, 1, 2, 1861, )(sw, 2512, 0, 0, 0, 1862, )
Completed 2/2
Finished Instruction sw 12 2688 on Line 1861
DRAM Request(Read) Issued for lw 3384 $t0 on Line 1863

Clock Cycle 13526:
 Current CPU Blocking 
(sw, 2512, 0, 0, 0, 1862, )(lw, 3384, $t0, 0, 0, 1863, )
Started sw 2512 0 on Line 1862
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 1424 $t4 on Line 1864

Clock Cycle 13527:
 Current CPU Blocking 
(sw, 2512, 0, 1, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )
Completed 2/22
DRAM Request(Read) Issued for lw 4 $t3 on Line 1865

Clock Cycle 13528:
 Current CPU Blocking 
(sw, 2512, 0, 2, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 3/22

Clock Cycle 13529:
 Current CPU Blocking $t0
(sw, 2512, 0, 3, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 4/22

Clock Cycle 13530:
 Current CPU Blocking $t0
(sw, 2512, 0, 4, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 5/22

Clock Cycle 13531:
 Current CPU Blocking $t0
(sw, 2512, 0, 5, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 6/22

Clock Cycle 13532:
 Current CPU Blocking $t0
(sw, 2512, 0, 6, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 7/22

Clock Cycle 13533:
 Current CPU Blocking $t0
(sw, 2512, 0, 7, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 8/22

Clock Cycle 13534:
 Current CPU Blocking $t0
(sw, 2512, 0, 8, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 9/22

Clock Cycle 13535:
 Current CPU Blocking $t0
(sw, 2512, 0, 9, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 10/22
Memory at 12 = 2688
Memory at 720 = 3000

Clock Cycle 13536:
 Current CPU Blocking $t0
(sw, 2512, 0, 10, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 11/22

Clock Cycle 13537:
 Current CPU Blocking $t0
(sw, 2512, 0, 11, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 12/22

Clock Cycle 13538:
 Current CPU Blocking $t0
(sw, 2512, 0, 12, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 13/22

Clock Cycle 13539:
 Current CPU Blocking $t0
(sw, 2512, 0, 13, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 14/22

Clock Cycle 13540:
 Current CPU Blocking $t0
(sw, 2512, 0, 14, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 15/22

Clock Cycle 13541:
 Current CPU Blocking $t0
(sw, 2512, 0, 15, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 16/22

Clock Cycle 13542:
 Current CPU Blocking $t0
(sw, 2512, 0, 16, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 17/22

Clock Cycle 13543:
 Current CPU Blocking $t0
(sw, 2512, 0, 17, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 18/22

Clock Cycle 13544:
 Current CPU Blocking $t0
(sw, 2512, 0, 18, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 19/22

Clock Cycle 13545:
 Current CPU Blocking $t0
(sw, 2512, 0, 19, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 20/22

Clock Cycle 13546:
 Current CPU Blocking $t0
(sw, 2512, 0, 20, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 21/22

Clock Cycle 13547:
 Current CPU Blocking $t0
(sw, 2512, 0, 21, 22, 1862, )(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 22/22
Finished Instruction sw 2512 0 on Line 1862

Clock Cycle 13548:
 Current CPU Blocking $t0
(lw, 3384, $t0, 0, 0, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Started lw 3384 $t0 on Line 1863
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13549:
 Current CPU Blocking $t0
(lw, 3384, $t0, 1, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 2/22

Clock Cycle 13550:
 Current CPU Blocking $t0
(lw, 3384, $t0, 2, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 3/22

Clock Cycle 13551:
 Current CPU Blocking $t0
(lw, 3384, $t0, 3, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 4/22

Clock Cycle 13552:
 Current CPU Blocking $t0
(lw, 3384, $t0, 4, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 5/22

Clock Cycle 13553:
 Current CPU Blocking $t0
(lw, 3384, $t0, 5, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 6/22

Clock Cycle 13554:
 Current CPU Blocking $t0
(lw, 3384, $t0, 6, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 7/22

Clock Cycle 13555:
 Current CPU Blocking $t0
(lw, 3384, $t0, 7, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 8/22

Clock Cycle 13556:
 Current CPU Blocking $t0
(lw, 3384, $t0, 8, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 9/22

Clock Cycle 13557:
 Current CPU Blocking $t0
(lw, 3384, $t0, 9, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 10/22

Clock Cycle 13558:
 Current CPU Blocking $t0
(lw, 3384, $t0, 10, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 11/22

Clock Cycle 13559:
 Current CPU Blocking $t0
(lw, 3384, $t0, 11, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 12/22

Clock Cycle 13560:
 Current CPU Blocking $t0
(lw, 3384, $t0, 12, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 13/22

Clock Cycle 13561:
 Current CPU Blocking $t0
(lw, 3384, $t0, 13, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 14/22

Clock Cycle 13562:
 Current CPU Blocking $t0
(lw, 3384, $t0, 14, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 15/22

Clock Cycle 13563:
 Current CPU Blocking $t0
(lw, 3384, $t0, 15, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 16/22

Clock Cycle 13564:
 Current CPU Blocking $t0
(lw, 3384, $t0, 16, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 17/22

Clock Cycle 13565:
 Current CPU Blocking $t0
(lw, 3384, $t0, 17, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 18/22

Clock Cycle 13566:
 Current CPU Blocking $t0
(lw, 3384, $t0, 18, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 19/22

Clock Cycle 13567:
 Current CPU Blocking $t0
(lw, 3384, $t0, 19, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 20/22

Clock Cycle 13568:
 Current CPU Blocking $t0
(lw, 3384, $t0, 20, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 21/22

Clock Cycle 13569:
 Current CPU Blocking $t0
(lw, 3384, $t0, 21, 22, 1863, )(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Completed 22/22
$t0 = 10888
Finished Instruction lw 3384 $t0 on Line 1863

Clock Cycle 13570:
 Current CPU Blocking $t0
(lw, 1424, $t4, 0, 0, 1864, )(lw, 4, $t3, 0, 0, 1865, )
Started lw 1424 $t4 on Line 1864
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1872 10888 on Line 1866

Clock Cycle 13571:
 Current CPU Blocking 
(lw, 1424, $t4, 1, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 2/12

Clock Cycle 13572:
 Current CPU Blocking $t3
(lw, 1424, $t4, 2, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 3/12

Clock Cycle 13573:
 Current CPU Blocking $t3
(lw, 1424, $t4, 3, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 4/12

Clock Cycle 13574:
 Current CPU Blocking $t3
(lw, 1424, $t4, 4, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 5/12

Clock Cycle 13575:
 Current CPU Blocking $t3
(lw, 1424, $t4, 5, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 6/12

Clock Cycle 13576:
 Current CPU Blocking $t3
(lw, 1424, $t4, 6, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 7/12

Clock Cycle 13577:
 Current CPU Blocking $t3
(lw, 1424, $t4, 7, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 8/12

Clock Cycle 13578:
 Current CPU Blocking $t3
(lw, 1424, $t4, 8, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 9/12

Clock Cycle 13579:
 Current CPU Blocking $t3
(lw, 1424, $t4, 9, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 10/12

Clock Cycle 13580:
 Current CPU Blocking $t3
(lw, 1424, $t4, 10, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 11/12

Clock Cycle 13581:
 Current CPU Blocking $t3
(lw, 1424, $t4, 11, 12, 1864, )(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 12/12
$t4 = 2392
Finished Instruction lw 1424 $t4 on Line 1864

Clock Cycle 13582:
 Current CPU Blocking $t3
(sw, 1872, 10888, 0, 0, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Started sw 1872 10888 on Line 1866
Completed 1/2

Clock Cycle 13583:
 Current CPU Blocking $t3
(sw, 1872, 10888, 1, 2, 1866, )(lw, 4, $t3, 0, 0, 1865, )
Completed 2/2
Finished Instruction sw 1872 10888 on Line 1866

Clock Cycle 13584:
 Current CPU Blocking $t3
(lw, 4, $t3, 0, 0, 1865, )
Started lw 4 $t3 on Line 1865
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13585:
 Current CPU Blocking $t3
(lw, 4, $t3, 1, 22, 1865, )
Completed 2/22

Clock Cycle 13586:
 Current CPU Blocking $t3
(lw, 4, $t3, 2, 22, 1865, )
Completed 3/22

Clock Cycle 13587:
 Current CPU Blocking $t3
(lw, 4, $t3, 3, 22, 1865, )
Completed 4/22

Clock Cycle 13588:
 Current CPU Blocking $t3
(lw, 4, $t3, 4, 22, 1865, )
Completed 5/22

Clock Cycle 13589:
 Current CPU Blocking $t3
(lw, 4, $t3, 5, 22, 1865, )
Completed 6/22

Clock Cycle 13590:
 Current CPU Blocking $t3
(lw, 4, $t3, 6, 22, 1865, )
Completed 7/22

Clock Cycle 13591:
 Current CPU Blocking $t3
(lw, 4, $t3, 7, 22, 1865, )
Completed 8/22

Clock Cycle 13592:
 Current CPU Blocking $t3
(lw, 4, $t3, 8, 22, 1865, )
Completed 9/22

Clock Cycle 13593:
 Current CPU Blocking $t3
(lw, 4, $t3, 9, 22, 1865, )
Completed 10/22
Memory at 1872 = 10888

Clock Cycle 13594:
 Current CPU Blocking $t3
(lw, 4, $t3, 10, 22, 1865, )
Completed 11/22

Clock Cycle 13595:
 Current CPU Blocking $t3
(lw, 4, $t3, 11, 22, 1865, )
Completed 12/22

Clock Cycle 13596:
 Current CPU Blocking $t3
(lw, 4, $t3, 12, 22, 1865, )
Completed 13/22

Clock Cycle 13597:
 Current CPU Blocking $t3
(lw, 4, $t3, 13, 22, 1865, )
Completed 14/22

Clock Cycle 13598:
 Current CPU Blocking $t3
(lw, 4, $t3, 14, 22, 1865, )
Completed 15/22

Clock Cycle 13599:
 Current CPU Blocking $t3
(lw, 4, $t3, 15, 22, 1865, )
Completed 16/22

Clock Cycle 13600:
 Current CPU Blocking $t3
(lw, 4, $t3, 16, 22, 1865, )
Completed 17/22

Clock Cycle 13601:
 Current CPU Blocking $t3
(lw, 4, $t3, 17, 22, 1865, )
Completed 18/22

Clock Cycle 13602:
 Current CPU Blocking $t3
(lw, 4, $t3, 18, 22, 1865, )
Completed 19/22

Clock Cycle 13603:
 Current CPU Blocking $t3
(lw, 4, $t3, 19, 22, 1865, )
Completed 20/22

Clock Cycle 13604:
 Current CPU Blocking $t3
(lw, 4, $t3, 20, 22, 1865, )
Completed 21/22

Clock Cycle 13605:
 Current CPU Blocking $t3
(lw, 4, $t3, 21, 22, 1865, )
Completed 22/22
$t3 = 0
Finished Instruction lw 4 $t3 on Line 1865

Clock Cycle 13606:
 Current CPU Blocking $t3

DRAM Request(Read) Issued for lw 1184 $t3 on Line 1867

Clock Cycle 13607:
 Current CPU Blocking 
(lw, 1184, $t3, 0, 0, 1867, )
Started lw 1184 $t3 on Line 1867
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 13608:
 Current CPU Blocking $t3
(lw, 1184, $t3, 1, 12, 1867, )
Completed 2/12

Clock Cycle 13609:
 Current CPU Blocking $t3
(lw, 1184, $t3, 2, 12, 1867, )
Completed 3/12

Clock Cycle 13610:
 Current CPU Blocking $t3
(lw, 1184, $t3, 3, 12, 1867, )
Completed 4/12

Clock Cycle 13611:
 Current CPU Blocking $t3
(lw, 1184, $t3, 4, 12, 1867, )
Completed 5/12

Clock Cycle 13612:
 Current CPU Blocking $t3
(lw, 1184, $t3, 5, 12, 1867, )
Completed 6/12

Clock Cycle 13613:
 Current CPU Blocking $t3
(lw, 1184, $t3, 6, 12, 1867, )
Completed 7/12

Clock Cycle 13614:
 Current CPU Blocking $t3
(lw, 1184, $t3, 7, 12, 1867, )
Completed 8/12

Clock Cycle 13615:
 Current CPU Blocking $t3
(lw, 1184, $t3, 8, 12, 1867, )
Completed 9/12

Clock Cycle 13616:
 Current CPU Blocking $t3
(lw, 1184, $t3, 9, 12, 1867, )
Completed 10/12

Clock Cycle 13617:
 Current CPU Blocking $t3
(lw, 1184, $t3, 10, 12, 1867, )
Completed 11/12

Clock Cycle 13618:
 Current CPU Blocking $t3
(lw, 1184, $t3, 11, 12, 1867, )
Completed 12/12
$t3 = 0
Finished Instruction lw 1184 $t3 on Line 1867

Clock Cycle 13619:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 824 0 on Line 1868

Clock Cycle 13620:
 Current CPU Blocking 
(sw, 824, 0, 0, 0, 1868, )
Started sw 824 0 on Line 1868
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 2548 $t1 on Line 1869

Clock Cycle 13621:
 Current CPU Blocking 
(sw, 824, 0, 1, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )
Completed 2/12
DRAM Request(Read) Issued for lw 2444 $t3 on Line 1870

Clock Cycle 13622:
 Current CPU Blocking 
(sw, 824, 0, 2, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )
Completed 3/12
DRAM Request(Write) Issued for sw 2000 0 on Line 1871

Clock Cycle 13623:
 Current CPU Blocking 
(sw, 824, 0, 3, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 4/12

Clock Cycle 13624:
 Current CPU Blocking $t3
(sw, 824, 0, 4, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 5/12

Clock Cycle 13625:
 Current CPU Blocking $t3
(sw, 824, 0, 5, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 6/12

Clock Cycle 13626:
 Current CPU Blocking $t3
(sw, 824, 0, 6, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 7/12

Clock Cycle 13627:
 Current CPU Blocking $t3
(sw, 824, 0, 7, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 8/12

Clock Cycle 13628:
 Current CPU Blocking $t3
(sw, 824, 0, 8, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 9/12

Clock Cycle 13629:
 Current CPU Blocking $t3
(sw, 824, 0, 9, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 10/12

Clock Cycle 13630:
 Current CPU Blocking $t3
(sw, 824, 0, 10, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 11/12

Clock Cycle 13631:
 Current CPU Blocking $t3
(sw, 824, 0, 11, 12, 1868, )(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 12/12
Finished Instruction sw 824 0 on Line 1868

Clock Cycle 13632:
 Current CPU Blocking $t3
(lw, 2548, $t1, 0, 0, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Started lw 2548 $t1 on Line 1869
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13633:
 Current CPU Blocking $t3
(lw, 2548, $t1, 1, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 2/22

Clock Cycle 13634:
 Current CPU Blocking $t3
(lw, 2548, $t1, 2, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 3/22

Clock Cycle 13635:
 Current CPU Blocking $t3
(lw, 2548, $t1, 3, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 4/22

Clock Cycle 13636:
 Current CPU Blocking $t3
(lw, 2548, $t1, 4, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 5/22

Clock Cycle 13637:
 Current CPU Blocking $t3
(lw, 2548, $t1, 5, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 6/22

Clock Cycle 13638:
 Current CPU Blocking $t3
(lw, 2548, $t1, 6, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 7/22

Clock Cycle 13639:
 Current CPU Blocking $t3
(lw, 2548, $t1, 7, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 8/22

Clock Cycle 13640:
 Current CPU Blocking $t3
(lw, 2548, $t1, 8, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 9/22

Clock Cycle 13641:
 Current CPU Blocking $t3
(lw, 2548, $t1, 9, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 10/22

Clock Cycle 13642:
 Current CPU Blocking $t3
(lw, 2548, $t1, 10, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 11/22

Clock Cycle 13643:
 Current CPU Blocking $t3
(lw, 2548, $t1, 11, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 12/22

Clock Cycle 13644:
 Current CPU Blocking $t3
(lw, 2548, $t1, 12, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 13/22

Clock Cycle 13645:
 Current CPU Blocking $t3
(lw, 2548, $t1, 13, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 14/22

Clock Cycle 13646:
 Current CPU Blocking $t3
(lw, 2548, $t1, 14, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 15/22

Clock Cycle 13647:
 Current CPU Blocking $t3
(lw, 2548, $t1, 15, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 16/22

Clock Cycle 13648:
 Current CPU Blocking $t3
(lw, 2548, $t1, 16, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 17/22

Clock Cycle 13649:
 Current CPU Blocking $t3
(lw, 2548, $t1, 17, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 18/22

Clock Cycle 13650:
 Current CPU Blocking $t3
(lw, 2548, $t1, 18, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 19/22

Clock Cycle 13651:
 Current CPU Blocking $t3
(lw, 2548, $t1, 19, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 20/22

Clock Cycle 13652:
 Current CPU Blocking $t3
(lw, 2548, $t1, 20, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 21/22

Clock Cycle 13653:
 Current CPU Blocking $t3
(lw, 2548, $t1, 21, 22, 1869, )(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2548 $t1 on Line 1869

Clock Cycle 13654:
 Current CPU Blocking $t3
(lw, 2444, $t3, 0, 0, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Started lw 2444 $t3 on Line 1870
Completed 1/2

Clock Cycle 13655:
 Current CPU Blocking $t3
(lw, 2444, $t3, 1, 2, 1870, )(sw, 2000, 0, 0, 0, 1871, )
Completed 2/2
$t3 = 360
Finished Instruction lw 2444 $t3 on Line 1870

Clock Cycle 13656:
 Current CPU Blocking $t3
(sw, 2000, 0, 0, 0, 1871, )
Started sw 2000 0 on Line 1871
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3848 $t3 on Line 1872

Clock Cycle 13657:
 Current CPU Blocking 
(sw, 2000, 0, 1, 12, 1871, )(lw, 3848, $t3, 0, 0, 1872, )
Completed 2/12
DRAM Request(Read) Issued for lw 1728 $t2 on Line 1873

Clock Cycle 13658:
 Current CPU Blocking 
(sw, 2000, 0, 2, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )
Completed 3/12
DRAM Request(Write) Issued for sw 644 0 on Line 1874

Clock Cycle 13659:
 Current CPU Blocking 
(sw, 2000, 0, 3, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )
Completed 4/12
DRAM Request(Read) Issued for lw 3624 $t1 on Line 1875

Clock Cycle 13660:
 Current CPU Blocking 
(sw, 2000, 0, 4, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 5/12

Clock Cycle 13661:
 Current CPU Blocking $t2
(sw, 2000, 0, 5, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 6/12

Clock Cycle 13662:
 Current CPU Blocking $t2
(sw, 2000, 0, 6, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 7/12

Clock Cycle 13663:
 Current CPU Blocking $t2
(sw, 2000, 0, 7, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 8/12

Clock Cycle 13664:
 Current CPU Blocking $t2
(sw, 2000, 0, 8, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 9/12

Clock Cycle 13665:
 Current CPU Blocking $t2
(sw, 2000, 0, 9, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 10/12

Clock Cycle 13666:
 Current CPU Blocking $t2
(sw, 2000, 0, 10, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 11/12

Clock Cycle 13667:
 Current CPU Blocking $t2
(sw, 2000, 0, 11, 12, 1871, )(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 12/12
Finished Instruction sw 2000 0 on Line 1871

Clock Cycle 13668:
 Current CPU Blocking $t2
(lw, 1728, $t2, 0, 0, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Started lw 1728 $t2 on Line 1873
Completed 1/2

Clock Cycle 13669:
 Current CPU Blocking $t2
(lw, 1728, $t2, 1, 2, 1873, )(lw, 3848, $t3, 0, 0, 1872, )(sw, 644, 0, 0, 0, 1874, )(lw, 3624, $t1, 0, 0, 1875, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1728 $t2 on Line 1873

Clock Cycle 13670:
 Current CPU Blocking $t2
(lw, 3848, $t3, 0, 0, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )
Started lw 3848 $t3 on Line 1872
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1680 0 on Line 1876

Clock Cycle 13671:
 Current CPU Blocking 
(lw, 3848, $t3, 1, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )
Completed 2/22
DRAM Request(Read) Issued for lw 916 $t2 on Line 1877

Clock Cycle 13672:
 Current CPU Blocking 
(lw, 3848, $t3, 2, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )
Completed 3/22
DRAM Request(Read) Issued for lw 2588 $t0 on Line 1878

Clock Cycle 13673:
 Current CPU Blocking 
(lw, 3848, $t3, 3, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )
Completed 4/22
DRAM Request(Read) Issued for lw 2672 $t4 on Line 1879

Clock Cycle 13674:
 Current CPU Blocking 
(lw, 3848, $t3, 4, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 5/22

Clock Cycle 13675:
 Current CPU Blocking $t2
(lw, 3848, $t3, 5, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 6/22

Clock Cycle 13676:
 Current CPU Blocking $t2
(lw, 3848, $t3, 6, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 7/22

Clock Cycle 13677:
 Current CPU Blocking $t2
(lw, 3848, $t3, 7, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 8/22

Clock Cycle 13678:
 Current CPU Blocking $t2
(lw, 3848, $t3, 8, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 9/22

Clock Cycle 13679:
 Current CPU Blocking $t2
(lw, 3848, $t3, 9, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 10/22

Clock Cycle 13680:
 Current CPU Blocking $t2
(lw, 3848, $t3, 10, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 11/22

Clock Cycle 13681:
 Current CPU Blocking $t2
(lw, 3848, $t3, 11, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 12/22

Clock Cycle 13682:
 Current CPU Blocking $t2
(lw, 3848, $t3, 12, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 13/22

Clock Cycle 13683:
 Current CPU Blocking $t2
(lw, 3848, $t3, 13, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 14/22

Clock Cycle 13684:
 Current CPU Blocking $t2
(lw, 3848, $t3, 14, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 15/22

Clock Cycle 13685:
 Current CPU Blocking $t2
(lw, 3848, $t3, 15, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 16/22

Clock Cycle 13686:
 Current CPU Blocking $t2
(lw, 3848, $t3, 16, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 17/22

Clock Cycle 13687:
 Current CPU Blocking $t2
(lw, 3848, $t3, 17, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 18/22

Clock Cycle 13688:
 Current CPU Blocking $t2
(lw, 3848, $t3, 18, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 19/22

Clock Cycle 13689:
 Current CPU Blocking $t2
(lw, 3848, $t3, 19, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 20/22

Clock Cycle 13690:
 Current CPU Blocking $t2
(lw, 3848, $t3, 20, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 21/22

Clock Cycle 13691:
 Current CPU Blocking $t2
(lw, 3848, $t3, 21, 22, 1872, )(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 22/22
$t3 = 0
Finished Instruction lw 3848 $t3 on Line 1872

Clock Cycle 13692:
 Current CPU Blocking $t2
(lw, 3624, $t1, 0, 0, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Started lw 3624 $t1 on Line 1875
Completed 1/2

Clock Cycle 13693:
 Current CPU Blocking $t2
(lw, 3624, $t1, 1, 2, 1875, )(sw, 644, 0, 0, 0, 1874, )(sw, 1680, 0, 0, 0, 1876, )(lw, 916, $t2, 0, 0, 1877, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3624 $t1 on Line 1875

Clock Cycle 13694:
 Current CPU Blocking $t2
(sw, 644, 0, 0, 0, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Started sw 644 0 on Line 1874
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12

Clock Cycle 13695:
 Current CPU Blocking $t2
(sw, 644, 0, 1, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 2/12

Clock Cycle 13696:
 Current CPU Blocking $t2
(sw, 644, 0, 2, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 3/12

Clock Cycle 13697:
 Current CPU Blocking $t2
(sw, 644, 0, 3, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 4/12

Clock Cycle 13698:
 Current CPU Blocking $t2
(sw, 644, 0, 4, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 5/12

Clock Cycle 13699:
 Current CPU Blocking $t2
(sw, 644, 0, 5, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 6/12

Clock Cycle 13700:
 Current CPU Blocking $t2
(sw, 644, 0, 6, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 7/12

Clock Cycle 13701:
 Current CPU Blocking $t2
(sw, 644, 0, 7, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 8/12

Clock Cycle 13702:
 Current CPU Blocking $t2
(sw, 644, 0, 8, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 9/12

Clock Cycle 13703:
 Current CPU Blocking $t2
(sw, 644, 0, 9, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 10/12

Clock Cycle 13704:
 Current CPU Blocking $t2
(sw, 644, 0, 10, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 11/12

Clock Cycle 13705:
 Current CPU Blocking $t2
(sw, 644, 0, 11, 12, 1874, )(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 12/12
Finished Instruction sw 644 0 on Line 1874

Clock Cycle 13706:
 Current CPU Blocking $t2
(lw, 916, $t2, 0, 0, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Started lw 916 $t2 on Line 1877
Completed 1/2

Clock Cycle 13707:
 Current CPU Blocking $t2
(lw, 916, $t2, 1, 2, 1877, )(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Completed 2/2
$t2 = 31040
Finished Instruction lw 916 $t2 on Line 1877

Clock Cycle 13708:
 Current CPU Blocking $t2
(sw, 1680, 0, 0, 0, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )
Started sw 1680 0 on Line 1876
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 668 $t2 on Line 1880

Clock Cycle 13709:
 Current CPU Blocking 
(sw, 1680, 0, 1, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 2/22

Clock Cycle 13710:
 Current CPU Blocking $t4
(sw, 1680, 0, 2, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 3/22

Clock Cycle 13711:
 Current CPU Blocking $t4
(sw, 1680, 0, 3, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 4/22

Clock Cycle 13712:
 Current CPU Blocking $t4
(sw, 1680, 0, 4, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 5/22

Clock Cycle 13713:
 Current CPU Blocking $t4
(sw, 1680, 0, 5, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 6/22

Clock Cycle 13714:
 Current CPU Blocking $t4
(sw, 1680, 0, 6, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 7/22

Clock Cycle 13715:
 Current CPU Blocking $t4
(sw, 1680, 0, 7, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 8/22

Clock Cycle 13716:
 Current CPU Blocking $t4
(sw, 1680, 0, 8, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 9/22

Clock Cycle 13717:
 Current CPU Blocking $t4
(sw, 1680, 0, 9, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 10/22

Clock Cycle 13718:
 Current CPU Blocking $t4
(sw, 1680, 0, 10, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 11/22

Clock Cycle 13719:
 Current CPU Blocking $t4
(sw, 1680, 0, 11, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 12/22

Clock Cycle 13720:
 Current CPU Blocking $t4
(sw, 1680, 0, 12, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 13/22

Clock Cycle 13721:
 Current CPU Blocking $t4
(sw, 1680, 0, 13, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 14/22

Clock Cycle 13722:
 Current CPU Blocking $t4
(sw, 1680, 0, 14, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 15/22

Clock Cycle 13723:
 Current CPU Blocking $t4
(sw, 1680, 0, 15, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 16/22

Clock Cycle 13724:
 Current CPU Blocking $t4
(sw, 1680, 0, 16, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 17/22

Clock Cycle 13725:
 Current CPU Blocking $t4
(sw, 1680, 0, 17, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 18/22

Clock Cycle 13726:
 Current CPU Blocking $t4
(sw, 1680, 0, 18, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 19/22

Clock Cycle 13727:
 Current CPU Blocking $t4
(sw, 1680, 0, 19, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 20/22

Clock Cycle 13728:
 Current CPU Blocking $t4
(sw, 1680, 0, 20, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 21/22

Clock Cycle 13729:
 Current CPU Blocking $t4
(sw, 1680, 0, 21, 22, 1876, )(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 22/22
Finished Instruction sw 1680 0 on Line 1876

Clock Cycle 13730:
 Current CPU Blocking $t4
(lw, 2588, $t0, 0, 0, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Started lw 2588 $t0 on Line 1878
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13731:
 Current CPU Blocking $t4
(lw, 2588, $t0, 1, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 2/22

Clock Cycle 13732:
 Current CPU Blocking $t4
(lw, 2588, $t0, 2, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 3/22

Clock Cycle 13733:
 Current CPU Blocking $t4
(lw, 2588, $t0, 3, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 4/22

Clock Cycle 13734:
 Current CPU Blocking $t4
(lw, 2588, $t0, 4, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 5/22

Clock Cycle 13735:
 Current CPU Blocking $t4
(lw, 2588, $t0, 5, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 6/22

Clock Cycle 13736:
 Current CPU Blocking $t4
(lw, 2588, $t0, 6, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 7/22

Clock Cycle 13737:
 Current CPU Blocking $t4
(lw, 2588, $t0, 7, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 8/22

Clock Cycle 13738:
 Current CPU Blocking $t4
(lw, 2588, $t0, 8, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 9/22

Clock Cycle 13739:
 Current CPU Blocking $t4
(lw, 2588, $t0, 9, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 10/22
Memory at 1680 = 0

Clock Cycle 13740:
 Current CPU Blocking $t4
(lw, 2588, $t0, 10, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 11/22

Clock Cycle 13741:
 Current CPU Blocking $t4
(lw, 2588, $t0, 11, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 12/22

Clock Cycle 13742:
 Current CPU Blocking $t4
(lw, 2588, $t0, 12, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 13/22

Clock Cycle 13743:
 Current CPU Blocking $t4
(lw, 2588, $t0, 13, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 14/22

Clock Cycle 13744:
 Current CPU Blocking $t4
(lw, 2588, $t0, 14, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 15/22

Clock Cycle 13745:
 Current CPU Blocking $t4
(lw, 2588, $t0, 15, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 16/22

Clock Cycle 13746:
 Current CPU Blocking $t4
(lw, 2588, $t0, 16, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 17/22

Clock Cycle 13747:
 Current CPU Blocking $t4
(lw, 2588, $t0, 17, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 18/22

Clock Cycle 13748:
 Current CPU Blocking $t4
(lw, 2588, $t0, 18, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 19/22

Clock Cycle 13749:
 Current CPU Blocking $t4
(lw, 2588, $t0, 19, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 20/22

Clock Cycle 13750:
 Current CPU Blocking $t4
(lw, 2588, $t0, 20, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 21/22

Clock Cycle 13751:
 Current CPU Blocking $t4
(lw, 2588, $t0, 21, 22, 1878, )(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 22/22
$t0 = 1032
Finished Instruction lw 2588 $t0 on Line 1878

Clock Cycle 13752:
 Current CPU Blocking $t4
(lw, 2672, $t4, 0, 0, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Started lw 2672 $t4 on Line 1879
Completed 1/2

Clock Cycle 13753:
 Current CPU Blocking $t4
(lw, 2672, $t4, 1, 2, 1879, )(lw, 668, $t2, 0, 0, 1880, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2672 $t4 on Line 1879

Clock Cycle 13754:
 Current CPU Blocking $t4
(lw, 668, $t2, 0, 0, 1880, )
Started lw 668 $t2 on Line 1880
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 2556 0 on Line 1881

Clock Cycle 13755:
 Current CPU Blocking 
(lw, 668, $t2, 1, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )
Completed 2/12
DRAM Request(Read) Issued for lw 3972 $t0 on Line 1882

Clock Cycle 13756:
 Current CPU Blocking 
(lw, 668, $t2, 2, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 3/12

Clock Cycle 13757:
 Current CPU Blocking $t2
(lw, 668, $t2, 3, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 4/12

Clock Cycle 13758:
 Current CPU Blocking $t2
(lw, 668, $t2, 4, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 5/12

Clock Cycle 13759:
 Current CPU Blocking $t2
(lw, 668, $t2, 5, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 6/12

Clock Cycle 13760:
 Current CPU Blocking $t2
(lw, 668, $t2, 6, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 7/12

Clock Cycle 13761:
 Current CPU Blocking $t2
(lw, 668, $t2, 7, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 8/12

Clock Cycle 13762:
 Current CPU Blocking $t2
(lw, 668, $t2, 8, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 9/12

Clock Cycle 13763:
 Current CPU Blocking $t2
(lw, 668, $t2, 9, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 10/12

Clock Cycle 13764:
 Current CPU Blocking $t2
(lw, 668, $t2, 10, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 11/12

Clock Cycle 13765:
 Current CPU Blocking $t2
(lw, 668, $t2, 11, 12, 1880, )(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 12/12
$t2 = 0
Finished Instruction lw 668 $t2 on Line 1880

Clock Cycle 13766:
 Current CPU Blocking $t2
(sw, 2556, 0, 0, 0, 1881, )(lw, 3972, $t0, 0, 0, 1882, )
Started sw 2556 0 on Line 1881
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1984 $t2 on Line 1883

Clock Cycle 13767:
 Current CPU Blocking 
(sw, 2556, 0, 1, 12, 1881, )(lw, 3972, $t0, 0, 0, 1882, )(lw, 1984, $t2, 0, 0, 1883, )
Completed 2/12

Clock Cycle 13768:
 Current CPU Blocking $t2
(sw, 2556, 0, 2, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 3/12

Clock Cycle 13769:
 Current CPU Blocking $t2
(sw, 2556, 0, 3, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 4/12

Clock Cycle 13770:
 Current CPU Blocking $t2
(sw, 2556, 0, 4, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 5/12

Clock Cycle 13771:
 Current CPU Blocking $t2
(sw, 2556, 0, 5, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 6/12

Clock Cycle 13772:
 Current CPU Blocking $t2
(sw, 2556, 0, 6, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 7/12

Clock Cycle 13773:
 Current CPU Blocking $t2
(sw, 2556, 0, 7, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 8/12

Clock Cycle 13774:
 Current CPU Blocking $t2
(sw, 2556, 0, 8, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 9/12

Clock Cycle 13775:
 Current CPU Blocking $t2
(sw, 2556, 0, 9, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 10/12

Clock Cycle 13776:
 Current CPU Blocking $t2
(sw, 2556, 0, 10, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 11/12

Clock Cycle 13777:
 Current CPU Blocking $t2
(sw, 2556, 0, 11, 12, 1881, )(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 12/12
Finished Instruction sw 2556 0 on Line 1881

Clock Cycle 13778:
 Current CPU Blocking $t2
(lw, 1984, $t2, 0, 0, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Started lw 1984 $t2 on Line 1883
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13779:
 Current CPU Blocking $t2
(lw, 1984, $t2, 1, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 2/22

Clock Cycle 13780:
 Current CPU Blocking $t2
(lw, 1984, $t2, 2, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 3/22

Clock Cycle 13781:
 Current CPU Blocking $t2
(lw, 1984, $t2, 3, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 4/22

Clock Cycle 13782:
 Current CPU Blocking $t2
(lw, 1984, $t2, 4, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 5/22

Clock Cycle 13783:
 Current CPU Blocking $t2
(lw, 1984, $t2, 5, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 6/22

Clock Cycle 13784:
 Current CPU Blocking $t2
(lw, 1984, $t2, 6, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 7/22

Clock Cycle 13785:
 Current CPU Blocking $t2
(lw, 1984, $t2, 7, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 8/22

Clock Cycle 13786:
 Current CPU Blocking $t2
(lw, 1984, $t2, 8, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 9/22

Clock Cycle 13787:
 Current CPU Blocking $t2
(lw, 1984, $t2, 9, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 10/22
Memory at 2556 = 0

Clock Cycle 13788:
 Current CPU Blocking $t2
(lw, 1984, $t2, 10, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 11/22

Clock Cycle 13789:
 Current CPU Blocking $t2
(lw, 1984, $t2, 11, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 12/22

Clock Cycle 13790:
 Current CPU Blocking $t2
(lw, 1984, $t2, 12, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 13/22

Clock Cycle 13791:
 Current CPU Blocking $t2
(lw, 1984, $t2, 13, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 14/22

Clock Cycle 13792:
 Current CPU Blocking $t2
(lw, 1984, $t2, 14, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 15/22

Clock Cycle 13793:
 Current CPU Blocking $t2
(lw, 1984, $t2, 15, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 16/22

Clock Cycle 13794:
 Current CPU Blocking $t2
(lw, 1984, $t2, 16, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 17/22

Clock Cycle 13795:
 Current CPU Blocking $t2
(lw, 1984, $t2, 17, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 18/22

Clock Cycle 13796:
 Current CPU Blocking $t2
(lw, 1984, $t2, 18, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 19/22

Clock Cycle 13797:
 Current CPU Blocking $t2
(lw, 1984, $t2, 19, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 20/22

Clock Cycle 13798:
 Current CPU Blocking $t2
(lw, 1984, $t2, 20, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 21/22

Clock Cycle 13799:
 Current CPU Blocking $t2
(lw, 1984, $t2, 21, 22, 1883, )(lw, 3972, $t0, 0, 0, 1882, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1984 $t2 on Line 1883

Clock Cycle 13800:
 Current CPU Blocking $t2
(lw, 3972, $t0, 0, 0, 1882, )
Started lw 3972 $t0 on Line 1882
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1720 0 on Line 1884

Clock Cycle 13801:
 Current CPU Blocking 
(lw, 3972, $t0, 1, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 2/12

Clock Cycle 13802:
 Current CPU Blocking $t0
(lw, 3972, $t0, 2, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 3/12

Clock Cycle 13803:
 Current CPU Blocking $t0
(lw, 3972, $t0, 3, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 4/12

Clock Cycle 13804:
 Current CPU Blocking $t0
(lw, 3972, $t0, 4, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 5/12

Clock Cycle 13805:
 Current CPU Blocking $t0
(lw, 3972, $t0, 5, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 6/12

Clock Cycle 13806:
 Current CPU Blocking $t0
(lw, 3972, $t0, 6, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 7/12

Clock Cycle 13807:
 Current CPU Blocking $t0
(lw, 3972, $t0, 7, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 8/12

Clock Cycle 13808:
 Current CPU Blocking $t0
(lw, 3972, $t0, 8, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 9/12

Clock Cycle 13809:
 Current CPU Blocking $t0
(lw, 3972, $t0, 9, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 10/12

Clock Cycle 13810:
 Current CPU Blocking $t0
(lw, 3972, $t0, 10, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 11/12

Clock Cycle 13811:
 Current CPU Blocking $t0
(lw, 3972, $t0, 11, 12, 1882, )(sw, 1720, 0, 0, 0, 1884, )
Completed 12/12
$t0 = 0
Finished Instruction lw 3972 $t0 on Line 1882

Clock Cycle 13812:
 Current CPU Blocking $t0
(sw, 1720, 0, 0, 0, 1884, )
Started sw 1720 0 on Line 1884
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3500 $t0 on Line 1885

Clock Cycle 13813:
 Current CPU Blocking 
(sw, 1720, 0, 1, 12, 1884, )(lw, 3500, $t0, 0, 0, 1885, )
Completed 2/12
DRAM Request(Read) Issued for lw 1756 $t2 on Line 1886

Clock Cycle 13814:
 Current CPU Blocking 
(sw, 1720, 0, 2, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )
Completed 3/12
DRAM Request(Read) Issued for lw 3920 $t1 on Line 1887

Clock Cycle 13815:
 Current CPU Blocking 
(sw, 1720, 0, 3, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 4/12

Clock Cycle 13816:
 Current CPU Blocking $t1
(sw, 1720, 0, 4, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 5/12

Clock Cycle 13817:
 Current CPU Blocking $t1
(sw, 1720, 0, 5, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 6/12

Clock Cycle 13818:
 Current CPU Blocking $t1
(sw, 1720, 0, 6, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 7/12

Clock Cycle 13819:
 Current CPU Blocking $t1
(sw, 1720, 0, 7, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 8/12

Clock Cycle 13820:
 Current CPU Blocking $t1
(sw, 1720, 0, 8, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 9/12

Clock Cycle 13821:
 Current CPU Blocking $t1
(sw, 1720, 0, 9, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 10/12

Clock Cycle 13822:
 Current CPU Blocking $t1
(sw, 1720, 0, 10, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 11/12

Clock Cycle 13823:
 Current CPU Blocking $t1
(sw, 1720, 0, 11, 12, 1884, )(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 12/12
Finished Instruction sw 1720 0 on Line 1884

Clock Cycle 13824:
 Current CPU Blocking $t1
(lw, 1756, $t2, 0, 0, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Started lw 1756 $t2 on Line 1886
Completed 1/2

Clock Cycle 13825:
 Current CPU Blocking $t1
(lw, 1756, $t2, 1, 2, 1886, )(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 2/2
$t2 = 0
Finished Instruction lw 1756 $t2 on Line 1886

Clock Cycle 13826:
 Current CPU Blocking $t1
(lw, 3500, $t0, 0, 0, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Started lw 3500 $t0 on Line 1885
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13827:
 Current CPU Blocking $t1
(lw, 3500, $t0, 1, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 2/22

Clock Cycle 13828:
 Current CPU Blocking $t1
(lw, 3500, $t0, 2, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 3/22

Clock Cycle 13829:
 Current CPU Blocking $t1
(lw, 3500, $t0, 3, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 4/22

Clock Cycle 13830:
 Current CPU Blocking $t1
(lw, 3500, $t0, 4, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 5/22

Clock Cycle 13831:
 Current CPU Blocking $t1
(lw, 3500, $t0, 5, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 6/22

Clock Cycle 13832:
 Current CPU Blocking $t1
(lw, 3500, $t0, 6, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 7/22

Clock Cycle 13833:
 Current CPU Blocking $t1
(lw, 3500, $t0, 7, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 8/22

Clock Cycle 13834:
 Current CPU Blocking $t1
(lw, 3500, $t0, 8, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 9/22

Clock Cycle 13835:
 Current CPU Blocking $t1
(lw, 3500, $t0, 9, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 10/22

Clock Cycle 13836:
 Current CPU Blocking $t1
(lw, 3500, $t0, 10, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 11/22

Clock Cycle 13837:
 Current CPU Blocking $t1
(lw, 3500, $t0, 11, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 12/22

Clock Cycle 13838:
 Current CPU Blocking $t1
(lw, 3500, $t0, 12, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 13/22

Clock Cycle 13839:
 Current CPU Blocking $t1
(lw, 3500, $t0, 13, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 14/22

Clock Cycle 13840:
 Current CPU Blocking $t1
(lw, 3500, $t0, 14, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 15/22

Clock Cycle 13841:
 Current CPU Blocking $t1
(lw, 3500, $t0, 15, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 16/22

Clock Cycle 13842:
 Current CPU Blocking $t1
(lw, 3500, $t0, 16, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 17/22

Clock Cycle 13843:
 Current CPU Blocking $t1
(lw, 3500, $t0, 17, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 18/22

Clock Cycle 13844:
 Current CPU Blocking $t1
(lw, 3500, $t0, 18, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 19/22

Clock Cycle 13845:
 Current CPU Blocking $t1
(lw, 3500, $t0, 19, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 20/22

Clock Cycle 13846:
 Current CPU Blocking $t1
(lw, 3500, $t0, 20, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 21/22

Clock Cycle 13847:
 Current CPU Blocking $t1
(lw, 3500, $t0, 21, 22, 1885, )(lw, 3920, $t1, 0, 0, 1887, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3500 $t0 on Line 1885

Clock Cycle 13848:
 Current CPU Blocking $t1
(lw, 3920, $t1, 0, 0, 1887, )
Started lw 3920 $t1 on Line 1887
Completed 1/2

Clock Cycle 13849:
 Current CPU Blocking $t1
(lw, 3920, $t1, 1, 2, 1887, )
Completed 2/2
$t1 = 0
Finished Instruction lw 3920 $t1 on Line 1887

Clock Cycle 13850:
 Current CPU Blocking $t1

DRAM Request(Write) Issued for sw 1852 0 on Line 1888

Clock Cycle 13851:
 Current CPU Blocking 
(sw, 1852, 0, 0, 0, 1888, )
Started sw 1852 0 on Line 1888
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t3,$t1,624
$t3 = 624

Clock Cycle 13852:
 Current CPU Blocking 
(sw, 1852, 0, 1, 12, 1888, )
Completed 2/12
DRAM Request(Write) Issued for sw 2972 624 on Line 1890

Clock Cycle 13853:
 Current CPU Blocking 
(sw, 1852, 0, 2, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )
Completed 3/12
addi$t4,$t0,1848
$t4 = 1848

Clock Cycle 13854:
 Current CPU Blocking 
(sw, 1852, 0, 3, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )
Completed 4/12
DRAM Request(Read) Issued for lw 2340 $t1 on Line 1892

Clock Cycle 13855:
 Current CPU Blocking 
(sw, 1852, 0, 4, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )
Completed 5/12
addi$t2,$t2,476
$t2 = 476

Clock Cycle 13856:
 Current CPU Blocking 
(sw, 1852, 0, 5, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )
Completed 6/12
DRAM Request(Read) Issued for lw 2348 $t3 on Line 1894

Clock Cycle 13857:
 Current CPU Blocking 
(sw, 1852, 0, 6, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 2348, $t3, 0, 0, 1894, )
Completed 7/12
DRAM Request(Read) Issued for lw 988 $t0 on Line 1895

Clock Cycle 13858:
 Current CPU Blocking 
(sw, 1852, 0, 7, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 988, $t0, 0, 0, 1895, )
Completed 8/12

Clock Cycle 13859:
 Current CPU Blocking $t3
(sw, 1852, 0, 8, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 988, $t0, 0, 0, 1895, )
Completed 9/12

Clock Cycle 13860:
 Current CPU Blocking $t3
(sw, 1852, 0, 9, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 988, $t0, 0, 0, 1895, )
Completed 10/12

Clock Cycle 13861:
 Current CPU Blocking $t3
(sw, 1852, 0, 10, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 988, $t0, 0, 0, 1895, )
Completed 11/12

Clock Cycle 13862:
 Current CPU Blocking $t3
(sw, 1852, 0, 11, 12, 1888, )(sw, 2972, 624, 0, 0, 1890, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 988, $t0, 0, 0, 1895, )
Completed 12/12
Finished Instruction sw 1852 0 on Line 1888

Clock Cycle 13863:
 Current CPU Blocking $t3
(sw, 2972, 624, 0, 0, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Started sw 2972 624 on Line 1890
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 13864:
 Current CPU Blocking $t3
(sw, 2972, 624, 1, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 2/22

Clock Cycle 13865:
 Current CPU Blocking $t3
(sw, 2972, 624, 2, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 3/22

Clock Cycle 13866:
 Current CPU Blocking $t3
(sw, 2972, 624, 3, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 4/22

Clock Cycle 13867:
 Current CPU Blocking $t3
(sw, 2972, 624, 4, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 5/22

Clock Cycle 13868:
 Current CPU Blocking $t3
(sw, 2972, 624, 5, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 6/22

Clock Cycle 13869:
 Current CPU Blocking $t3
(sw, 2972, 624, 6, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 7/22

Clock Cycle 13870:
 Current CPU Blocking $t3
(sw, 2972, 624, 7, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 8/22

Clock Cycle 13871:
 Current CPU Blocking $t3
(sw, 2972, 624, 8, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 9/22

Clock Cycle 13872:
 Current CPU Blocking $t3
(sw, 2972, 624, 9, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 10/22

Clock Cycle 13873:
 Current CPU Blocking $t3
(sw, 2972, 624, 10, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 11/22

Clock Cycle 13874:
 Current CPU Blocking $t3
(sw, 2972, 624, 11, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 12/22

Clock Cycle 13875:
 Current CPU Blocking $t3
(sw, 2972, 624, 12, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 13/22

Clock Cycle 13876:
 Current CPU Blocking $t3
(sw, 2972, 624, 13, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 14/22

Clock Cycle 13877:
 Current CPU Blocking $t3
(sw, 2972, 624, 14, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 15/22

Clock Cycle 13878:
 Current CPU Blocking $t3
(sw, 2972, 624, 15, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 16/22

Clock Cycle 13879:
 Current CPU Blocking $t3
(sw, 2972, 624, 16, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 17/22

Clock Cycle 13880:
 Current CPU Blocking $t3
(sw, 2972, 624, 17, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 18/22

Clock Cycle 13881:
 Current CPU Blocking $t3
(sw, 2972, 624, 18, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 19/22

Clock Cycle 13882:
 Current CPU Blocking $t3
(sw, 2972, 624, 19, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 20/22

Clock Cycle 13883:
 Current CPU Blocking $t3
(sw, 2972, 624, 20, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 21/22

Clock Cycle 13884:
 Current CPU Blocking $t3
(sw, 2972, 624, 21, 22, 1890, )(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 22/22
Finished Instruction sw 2972 624 on Line 1890

Clock Cycle 13885:
 Current CPU Blocking $t3
(lw, 2348, $t3, 0, 0, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Started lw 2348 $t3 on Line 1894
Completed 1/2

Clock Cycle 13886:
 Current CPU Blocking $t3
(lw, 2348, $t3, 1, 2, 1894, )(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Completed 2/2
$t3 = 0
Finished Instruction lw 2348 $t3 on Line 1894

Clock Cycle 13887:
 Current CPU Blocking $t3
(lw, 2340, $t1, 0, 0, 1892, )(lw, 988, $t0, 0, 0, 1895, )
Started lw 2340 $t1 on Line 1892
Completed 1/2
DRAM Request(Write) Issued for sw 2192 0 on Line 1896

Clock Cycle 13888:
 Current CPU Blocking 
(lw, 2340, $t1, 1, 2, 1892, )(sw, 2192, 0, 0, 0, 1896, )(lw, 988, $t0, 0, 0, 1895, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2340 $t1 on Line 1892

Clock Cycle 13889:
 Current CPU Blocking $t0
(sw, 2192, 0, 0, 0, 1896, )(lw, 988, $t0, 0, 0, 1895, )
Started sw 2192 0 on Line 1896
Completed 1/2

Clock Cycle 13890:
 Current CPU Blocking $t0
(sw, 2192, 0, 1, 2, 1896, )(lw, 988, $t0, 0, 0, 1895, )
Completed 2/2
Finished Instruction sw 2192 0 on Line 1896

Clock Cycle 13891:
 Current CPU Blocking $t0
(lw, 988, $t0, 0, 0, 1895, )
Started lw 988 $t0 on Line 1895
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 13892:
 Current CPU Blocking $t0
(lw, 988, $t0, 1, 22, 1895, )
Completed 2/22

Clock Cycle 13893:
 Current CPU Blocking $t0
(lw, 988, $t0, 2, 22, 1895, )
Completed 3/22

Clock Cycle 13894:
 Current CPU Blocking $t0
(lw, 988, $t0, 3, 22, 1895, )
Completed 4/22

Clock Cycle 13895:
 Current CPU Blocking $t0
(lw, 988, $t0, 4, 22, 1895, )
Completed 5/22

Clock Cycle 13896:
 Current CPU Blocking $t0
(lw, 988, $t0, 5, 22, 1895, )
Completed 6/22

Clock Cycle 13897:
 Current CPU Blocking $t0
(lw, 988, $t0, 6, 22, 1895, )
Completed 7/22

Clock Cycle 13898:
 Current CPU Blocking $t0
(lw, 988, $t0, 7, 22, 1895, )
Completed 8/22

Clock Cycle 13899:
 Current CPU Blocking $t0
(lw, 988, $t0, 8, 22, 1895, )
Completed 9/22

Clock Cycle 13900:
 Current CPU Blocking $t0
(lw, 988, $t0, 9, 22, 1895, )
Completed 10/22
Memory at 2972 = 624

Clock Cycle 13901:
 Current CPU Blocking $t0
(lw, 988, $t0, 10, 22, 1895, )
Completed 11/22

Clock Cycle 13902:
 Current CPU Blocking $t0
(lw, 988, $t0, 11, 22, 1895, )
Completed 12/22

Clock Cycle 13903:
 Current CPU Blocking $t0
(lw, 988, $t0, 12, 22, 1895, )
Completed 13/22

Clock Cycle 13904:
 Current CPU Blocking $t0
(lw, 988, $t0, 13, 22, 1895, )
Completed 14/22

Clock Cycle 13905:
 Current CPU Blocking $t0
(lw, 988, $t0, 14, 22, 1895, )
Completed 15/22

Clock Cycle 13906:
 Current CPU Blocking $t0
(lw, 988, $t0, 15, 22, 1895, )
Completed 16/22

Clock Cycle 13907:
 Current CPU Blocking $t0
(lw, 988, $t0, 16, 22, 1895, )
Completed 17/22

Clock Cycle 13908:
 Current CPU Blocking $t0
(lw, 988, $t0, 17, 22, 1895, )
Completed 18/22

Clock Cycle 13909:
 Current CPU Blocking $t0
(lw, 988, $t0, 18, 22, 1895, )
Completed 19/22

Clock Cycle 13910:
 Current CPU Blocking $t0
(lw, 988, $t0, 19, 22, 1895, )
Completed 20/22

Clock Cycle 13911:
 Current CPU Blocking $t0
(lw, 988, $t0, 20, 22, 1895, )
Completed 21/22

Clock Cycle 13912:
 Current CPU Blocking $t0
(lw, 988, $t0, 21, 22, 1895, )
Completed 22/22
$t0 = 0
Finished Instruction lw 988 $t0 on Line 1895

Clock Cycle 13913:
 Current CPU Blocking $t0

DRAM Request(Write) Issued for sw 3400 0 on Line 1897

Clock Cycle 13914:
 Current CPU Blocking 
(sw, 3400, 0, 0, 0, 1897, )
Started sw 3400 0 on Line 1897
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3552 0 on Line 1898

Clock Cycle 13915:
 Current CPU Blocking 
(sw, 3400, 0, 1, 12, 1897, )(sw, 3552, 0, 0, 0, 1898, )
Completed 2/12
DRAM Request(Write) Issued for sw 3616 0 on Line 1899

Clock Cycle 13916:
 Current CPU Blocking 
(sw, 3400, 0, 2, 12, 1897, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 3/12
DRAM Request(Read) Issued for lw 3200 $t3 on Line 1900

Clock Cycle 13917:
 Current CPU Blocking 
(sw, 3400, 0, 3, 12, 1897, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )(lw, 3200, $t3, 0, 0, 1900, )
Completed 4/12
addi$t4,$t2,252
$t4 = 728

Clock Cycle 13918:
 Current CPU Blocking 
(sw, 3400, 0, 4, 12, 1897, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )(lw, 3200, $t3, 0, 0, 1900, )
Completed 5/12
addi$t2,$t1,1640
$t2 = 1640

Clock Cycle 13919:
 Current CPU Blocking 
(sw, 3400, 0, 5, 12, 1897, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )(lw, 3200, $t3, 0, 0, 1900, )
Completed 6/12

Clock Cycle 13920:
 Current CPU Blocking $t3
(sw, 3400, 0, 6, 12, 1897, )(lw, 3200, $t3, 0, 0, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 7/12

Clock Cycle 13921:
 Current CPU Blocking $t3
(sw, 3400, 0, 7, 12, 1897, )(lw, 3200, $t3, 0, 0, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 8/12

Clock Cycle 13922:
 Current CPU Blocking $t3
(sw, 3400, 0, 8, 12, 1897, )(lw, 3200, $t3, 0, 0, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 9/12

Clock Cycle 13923:
 Current CPU Blocking $t3
(sw, 3400, 0, 9, 12, 1897, )(lw, 3200, $t3, 0, 0, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 10/12

Clock Cycle 13924:
 Current CPU Blocking $t3
(sw, 3400, 0, 10, 12, 1897, )(lw, 3200, $t3, 0, 0, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 11/12

Clock Cycle 13925:
 Current CPU Blocking $t3
(sw, 3400, 0, 11, 12, 1897, )(lw, 3200, $t3, 0, 0, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 12/12
Finished Instruction sw 3400 0 on Line 1897

Clock Cycle 13926:
 Current CPU Blocking $t3
(lw, 3200, $t3, 0, 0, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Started lw 3200 $t3 on Line 1900
Completed 1/2

Clock Cycle 13927:
 Current CPU Blocking $t3
(lw, 3200, $t3, 1, 2, 1900, )(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Completed 2/2
$t3 = 7888
Finished Instruction lw 3200 $t3 on Line 1900

Clock Cycle 13928:
 Current CPU Blocking $t3
(sw, 3552, 0, 0, 0, 1898, )(sw, 3616, 0, 0, 0, 1899, )
Started sw 3552 0 on Line 1898
Completed 1/2
DRAM Request(Read) Issued for lw 1568 $t3 on Line 1903

Clock Cycle 13929:
 Current CPU Blocking 
(sw, 3552, 0, 1, 2, 1898, )(sw, 3616, 0, 0, 0, 1899, )(lw, 1568, $t3, 0, 0, 1903, )
Completed 2/2
Finished Instruction sw 3552 0 on Line 1898
addi$t2,$t2,248
$t2 = 1888

Clock Cycle 13930:
 Current CPU Blocking 
(sw, 3616, 0, 0, 0, 1899, )(lw, 1568, $t3, 0, 0, 1903, )
Started sw 3616 0 on Line 1899
Completed 1/2

Clock Cycle 13931:
 Current CPU Blocking $t3
(sw, 3616, 0, 1, 2, 1899, )(lw, 1568, $t3, 0, 0, 1903, )
Completed 2/2
Finished Instruction sw 3616 0 on Line 1899

Clock Cycle 13932:
 Current CPU Blocking $t3
(lw, 1568, $t3, 0, 0, 1903, )
Started lw 1568 $t3 on Line 1903
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 13933:
 Current CPU Blocking $t3
(lw, 1568, $t3, 1, 22, 1903, )
Completed 2/22

Clock Cycle 13934:
 Current CPU Blocking $t3
(lw, 1568, $t3, 2, 22, 1903, )
Completed 3/22

Clock Cycle 13935:
 Current CPU Blocking $t3
(lw, 1568, $t3, 3, 22, 1903, )
Completed 4/22

Clock Cycle 13936:
 Current CPU Blocking $t3
(lw, 1568, $t3, 4, 22, 1903, )
Completed 5/22

Clock Cycle 13937:
 Current CPU Blocking $t3
(lw, 1568, $t3, 5, 22, 1903, )
Completed 6/22

Clock Cycle 13938:
 Current CPU Blocking $t3
(lw, 1568, $t3, 6, 22, 1903, )
Completed 7/22

Clock Cycle 13939:
 Current CPU Blocking $t3
(lw, 1568, $t3, 7, 22, 1903, )
Completed 8/22

Clock Cycle 13940:
 Current CPU Blocking $t3
(lw, 1568, $t3, 8, 22, 1903, )
Completed 9/22

Clock Cycle 13941:
 Current CPU Blocking $t3
(lw, 1568, $t3, 9, 22, 1903, )
Completed 10/22
Memory at 3400 = 0
Memory at 3552 = 0

Clock Cycle 13942:
 Current CPU Blocking $t3
(lw, 1568, $t3, 10, 22, 1903, )
Completed 11/22

Clock Cycle 13943:
 Current CPU Blocking $t3
(lw, 1568, $t3, 11, 22, 1903, )
Completed 12/22

Clock Cycle 13944:
 Current CPU Blocking $t3
(lw, 1568, $t3, 12, 22, 1903, )
Completed 13/22

Clock Cycle 13945:
 Current CPU Blocking $t3
(lw, 1568, $t3, 13, 22, 1903, )
Completed 14/22

Clock Cycle 13946:
 Current CPU Blocking $t3
(lw, 1568, $t3, 14, 22, 1903, )
Completed 15/22

Clock Cycle 13947:
 Current CPU Blocking $t3
(lw, 1568, $t3, 15, 22, 1903, )
Completed 16/22

Clock Cycle 13948:
 Current CPU Blocking $t3
(lw, 1568, $t3, 16, 22, 1903, )
Completed 17/22

Clock Cycle 13949:
 Current CPU Blocking $t3
(lw, 1568, $t3, 17, 22, 1903, )
Completed 18/22

Clock Cycle 13950:
 Current CPU Blocking $t3
(lw, 1568, $t3, 18, 22, 1903, )
Completed 19/22

Clock Cycle 13951:
 Current CPU Blocking $t3
(lw, 1568, $t3, 19, 22, 1903, )
Completed 20/22

Clock Cycle 13952:
 Current CPU Blocking $t3
(lw, 1568, $t3, 20, 22, 1903, )
Completed 21/22

Clock Cycle 13953:
 Current CPU Blocking $t3
(lw, 1568, $t3, 21, 22, 1903, )
Completed 22/22
$t3 = 340
Finished Instruction lw 1568 $t3 on Line 1903

Clock Cycle 13954:
 Current CPU Blocking $t3

addi$t3,$t0,1444
$t3 = 1444

Clock Cycle 13955:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 764 0 on Line 1906

Clock Cycle 13956:
 Current CPU Blocking 
(sw, 764, 0, 0, 0, 1906, )
Started sw 764 0 on Line 1906
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 3480 $t3 on Line 1907

Clock Cycle 13957:
 Current CPU Blocking 
(sw, 764, 0, 1, 12, 1906, )(lw, 3480, $t3, 0, 0, 1907, )
Completed 2/12
addi$t4,$t0,1396
$t4 = 1396

Clock Cycle 13958:
 Current CPU Blocking 
(sw, 764, 0, 2, 12, 1906, )(lw, 3480, $t3, 0, 0, 1907, )
Completed 3/12
addi$t2,$t1,2708
$t2 = 2708

Clock Cycle 13959:
 Current CPU Blocking 
(sw, 764, 0, 3, 12, 1906, )(lw, 3480, $t3, 0, 0, 1907, )
Completed 4/12
addi$t2,$t4,2116
$t2 = 3512

Clock Cycle 13960:
 Current CPU Blocking 
(sw, 764, 0, 4, 12, 1906, )(lw, 3480, $t3, 0, 0, 1907, )
Completed 5/12
DRAM Request(Read) Issued for lw 2016 $t1 on Line 1911

Clock Cycle 13961:
 Current CPU Blocking 
(sw, 764, 0, 5, 12, 1906, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )
Completed 6/12
DRAM Request(Write) Issued for sw 3068 0 on Line 1912

Clock Cycle 13962:
 Current CPU Blocking 
(sw, 764, 0, 6, 12, 1906, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 7/12
DRAM Request(Read) Issued for lw 548 $t2 on Line 1913

Clock Cycle 13963:
 Current CPU Blocking 
(sw, 764, 0, 7, 12, 1906, )(lw, 548, $t2, 0, 0, 1913, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 8/12

Clock Cycle 13964:
 Current CPU Blocking $t3
(sw, 764, 0, 8, 12, 1906, )(lw, 548, $t2, 0, 0, 1913, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 9/12

Clock Cycle 13965:
 Current CPU Blocking $t3
(sw, 764, 0, 9, 12, 1906, )(lw, 548, $t2, 0, 0, 1913, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 10/12

Clock Cycle 13966:
 Current CPU Blocking $t3
(sw, 764, 0, 10, 12, 1906, )(lw, 548, $t2, 0, 0, 1913, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 11/12

Clock Cycle 13967:
 Current CPU Blocking $t3
(sw, 764, 0, 11, 12, 1906, )(lw, 548, $t2, 0, 0, 1913, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 12/12
Finished Instruction sw 764 0 on Line 1906

Clock Cycle 13968:
 Current CPU Blocking $t3
(lw, 548, $t2, 0, 0, 1913, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Started lw 548 $t2 on Line 1913
Completed 1/2

Clock Cycle 13969:
 Current CPU Blocking $t3
(lw, 548, $t2, 1, 2, 1913, )(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 2/2
$t2 = 0
Finished Instruction lw 548 $t2 on Line 1913

Clock Cycle 13970:
 Current CPU Blocking $t3
(lw, 3480, $t3, 0, 0, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Started lw 3480 $t3 on Line 1907
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 13971:
 Current CPU Blocking $t3
(lw, 3480, $t3, 1, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 2/22

Clock Cycle 13972:
 Current CPU Blocking $t3
(lw, 3480, $t3, 2, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 3/22

Clock Cycle 13973:
 Current CPU Blocking $t3
(lw, 3480, $t3, 3, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 4/22

Clock Cycle 13974:
 Current CPU Blocking $t3
(lw, 3480, $t3, 4, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 5/22

Clock Cycle 13975:
 Current CPU Blocking $t3
(lw, 3480, $t3, 5, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 6/22

Clock Cycle 13976:
 Current CPU Blocking $t3
(lw, 3480, $t3, 6, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 7/22

Clock Cycle 13977:
 Current CPU Blocking $t3
(lw, 3480, $t3, 7, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 8/22

Clock Cycle 13978:
 Current CPU Blocking $t3
(lw, 3480, $t3, 8, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 9/22

Clock Cycle 13979:
 Current CPU Blocking $t3
(lw, 3480, $t3, 9, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 10/22
Memory at 764 = 0

Clock Cycle 13980:
 Current CPU Blocking $t3
(lw, 3480, $t3, 10, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 11/22

Clock Cycle 13981:
 Current CPU Blocking $t3
(lw, 3480, $t3, 11, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 12/22

Clock Cycle 13982:
 Current CPU Blocking $t3
(lw, 3480, $t3, 12, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 13/22

Clock Cycle 13983:
 Current CPU Blocking $t3
(lw, 3480, $t3, 13, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 14/22

Clock Cycle 13984:
 Current CPU Blocking $t3
(lw, 3480, $t3, 14, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 15/22

Clock Cycle 13985:
 Current CPU Blocking $t3
(lw, 3480, $t3, 15, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 16/22

Clock Cycle 13986:
 Current CPU Blocking $t3
(lw, 3480, $t3, 16, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 17/22

Clock Cycle 13987:
 Current CPU Blocking $t3
(lw, 3480, $t3, 17, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 18/22

Clock Cycle 13988:
 Current CPU Blocking $t3
(lw, 3480, $t3, 18, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 19/22

Clock Cycle 13989:
 Current CPU Blocking $t3
(lw, 3480, $t3, 19, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 20/22

Clock Cycle 13990:
 Current CPU Blocking $t3
(lw, 3480, $t3, 20, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 21/22

Clock Cycle 13991:
 Current CPU Blocking $t3
(lw, 3480, $t3, 21, 22, 1907, )(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 22/22
$t3 = 6544
Finished Instruction lw 3480 $t3 on Line 1907

Clock Cycle 13992:
 Current CPU Blocking $t3
(lw, 2016, $t1, 0, 0, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Started lw 2016 $t1 on Line 1911
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi$t4,$t3,3304
$t4 = 9848

Clock Cycle 13993:
 Current CPU Blocking 
(lw, 2016, $t1, 1, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 2/12

Clock Cycle 13994:
 Current CPU Blocking $t1
(lw, 2016, $t1, 2, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 3/12

Clock Cycle 13995:
 Current CPU Blocking $t1
(lw, 2016, $t1, 3, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 4/12

Clock Cycle 13996:
 Current CPU Blocking $t1
(lw, 2016, $t1, 4, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 5/12

Clock Cycle 13997:
 Current CPU Blocking $t1
(lw, 2016, $t1, 5, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 6/12

Clock Cycle 13998:
 Current CPU Blocking $t1
(lw, 2016, $t1, 6, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 7/12

Clock Cycle 13999:
 Current CPU Blocking $t1
(lw, 2016, $t1, 7, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 8/12

Clock Cycle 14000:
 Current CPU Blocking $t1
(lw, 2016, $t1, 8, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 9/12

Clock Cycle 14001:
 Current CPU Blocking $t1
(lw, 2016, $t1, 9, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 10/12

Clock Cycle 14002:
 Current CPU Blocking $t1
(lw, 2016, $t1, 10, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 11/12

Clock Cycle 14003:
 Current CPU Blocking $t1
(lw, 2016, $t1, 11, 12, 1911, )(sw, 3068, 0, 0, 0, 1912, )
Completed 12/12
$t1 = 0
Finished Instruction lw 2016 $t1 on Line 1911

Clock Cycle 14004:
 Current CPU Blocking $t1
(sw, 3068, 0, 0, 0, 1912, )
Started sw 3068 0 on Line 1912
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3596 0 on Line 1915

Clock Cycle 14005:
 Current CPU Blocking 
(sw, 3068, 0, 1, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )
Completed 2/12
DRAM Request(Read) Issued for lw 3936 $t4 on Line 1916

Clock Cycle 14006:
 Current CPU Blocking 
(sw, 3068, 0, 2, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )
Completed 3/12
DRAM Request(Write) Issued for sw 1500 0 on Line 1917

Clock Cycle 14007:
 Current CPU Blocking 
(sw, 3068, 0, 3, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 4/12
addi$t1,$t2,2004
$t1 = 2004

Clock Cycle 14008:
 Current CPU Blocking 
(sw, 3068, 0, 4, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 5/12
addi$t2,$t1,900
$t2 = 2904

Clock Cycle 14009:
 Current CPU Blocking 
(sw, 3068, 0, 5, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 6/12

Clock Cycle 14010:
 Current CPU Blocking $t4
(sw, 3068, 0, 6, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 7/12

Clock Cycle 14011:
 Current CPU Blocking $t4
(sw, 3068, 0, 7, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 8/12

Clock Cycle 14012:
 Current CPU Blocking $t4
(sw, 3068, 0, 8, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 9/12

Clock Cycle 14013:
 Current CPU Blocking $t4
(sw, 3068, 0, 9, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 10/12

Clock Cycle 14014:
 Current CPU Blocking $t4
(sw, 3068, 0, 10, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 11/12

Clock Cycle 14015:
 Current CPU Blocking $t4
(sw, 3068, 0, 11, 12, 1912, )(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 12/12
Finished Instruction sw 3068 0 on Line 1912

Clock Cycle 14016:
 Current CPU Blocking $t4
(sw, 3596, 0, 0, 0, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Started sw 3596 0 on Line 1915
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14017:
 Current CPU Blocking $t4
(sw, 3596, 0, 1, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 2/22

Clock Cycle 14018:
 Current CPU Blocking $t4
(sw, 3596, 0, 2, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 3/22

Clock Cycle 14019:
 Current CPU Blocking $t4
(sw, 3596, 0, 3, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 4/22

Clock Cycle 14020:
 Current CPU Blocking $t4
(sw, 3596, 0, 4, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 5/22

Clock Cycle 14021:
 Current CPU Blocking $t4
(sw, 3596, 0, 5, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 6/22

Clock Cycle 14022:
 Current CPU Blocking $t4
(sw, 3596, 0, 6, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 7/22

Clock Cycle 14023:
 Current CPU Blocking $t4
(sw, 3596, 0, 7, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 8/22

Clock Cycle 14024:
 Current CPU Blocking $t4
(sw, 3596, 0, 8, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 9/22

Clock Cycle 14025:
 Current CPU Blocking $t4
(sw, 3596, 0, 9, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 10/22

Clock Cycle 14026:
 Current CPU Blocking $t4
(sw, 3596, 0, 10, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 11/22

Clock Cycle 14027:
 Current CPU Blocking $t4
(sw, 3596, 0, 11, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 12/22

Clock Cycle 14028:
 Current CPU Blocking $t4
(sw, 3596, 0, 12, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 13/22

Clock Cycle 14029:
 Current CPU Blocking $t4
(sw, 3596, 0, 13, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 14/22

Clock Cycle 14030:
 Current CPU Blocking $t4
(sw, 3596, 0, 14, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 15/22

Clock Cycle 14031:
 Current CPU Blocking $t4
(sw, 3596, 0, 15, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 16/22

Clock Cycle 14032:
 Current CPU Blocking $t4
(sw, 3596, 0, 16, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 17/22

Clock Cycle 14033:
 Current CPU Blocking $t4
(sw, 3596, 0, 17, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 18/22

Clock Cycle 14034:
 Current CPU Blocking $t4
(sw, 3596, 0, 18, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 19/22

Clock Cycle 14035:
 Current CPU Blocking $t4
(sw, 3596, 0, 19, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 20/22

Clock Cycle 14036:
 Current CPU Blocking $t4
(sw, 3596, 0, 20, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 21/22

Clock Cycle 14037:
 Current CPU Blocking $t4
(sw, 3596, 0, 21, 22, 1915, )(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 22/22
Finished Instruction sw 3596 0 on Line 1915

Clock Cycle 14038:
 Current CPU Blocking $t4
(lw, 3936, $t4, 0, 0, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Started lw 3936 $t4 on Line 1916
Completed 1/2

Clock Cycle 14039:
 Current CPU Blocking $t4
(lw, 3936, $t4, 1, 2, 1916, )(sw, 1500, 0, 0, 0, 1917, )
Completed 2/2
$t4 = 1176
Finished Instruction lw 3936 $t4 on Line 1916

Clock Cycle 14040:
 Current CPU Blocking $t4
(sw, 1500, 0, 0, 0, 1917, )
Started sw 1500 0 on Line 1917
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1072 1176 on Line 1920

Clock Cycle 14041:
 Current CPU Blocking 
(sw, 1500, 0, 1, 22, 1917, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 2/22
DRAM Request(Read) Issued for lw 1188 $t3 on Line 1921

Clock Cycle 14042:
 Current CPU Blocking 
(sw, 1500, 0, 2, 22, 1917, )(sw, 1072, 1176, 0, 0, 1920, )(lw, 1188, $t3, 0, 0, 1921, )
Completed 3/22

Clock Cycle 14043:
 Current CPU Blocking $t3
(sw, 1500, 0, 3, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 4/22

Clock Cycle 14044:
 Current CPU Blocking $t3
(sw, 1500, 0, 4, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 5/22

Clock Cycle 14045:
 Current CPU Blocking $t3
(sw, 1500, 0, 5, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 6/22

Clock Cycle 14046:
 Current CPU Blocking $t3
(sw, 1500, 0, 6, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 7/22

Clock Cycle 14047:
 Current CPU Blocking $t3
(sw, 1500, 0, 7, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 8/22

Clock Cycle 14048:
 Current CPU Blocking $t3
(sw, 1500, 0, 8, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 9/22

Clock Cycle 14049:
 Current CPU Blocking $t3
(sw, 1500, 0, 9, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 10/22
Memory at 3596 = 0

Clock Cycle 14050:
 Current CPU Blocking $t3
(sw, 1500, 0, 10, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 11/22

Clock Cycle 14051:
 Current CPU Blocking $t3
(sw, 1500, 0, 11, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 12/22

Clock Cycle 14052:
 Current CPU Blocking $t3
(sw, 1500, 0, 12, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 13/22

Clock Cycle 14053:
 Current CPU Blocking $t3
(sw, 1500, 0, 13, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 14/22

Clock Cycle 14054:
 Current CPU Blocking $t3
(sw, 1500, 0, 14, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 15/22

Clock Cycle 14055:
 Current CPU Blocking $t3
(sw, 1500, 0, 15, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 16/22

Clock Cycle 14056:
 Current CPU Blocking $t3
(sw, 1500, 0, 16, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 17/22

Clock Cycle 14057:
 Current CPU Blocking $t3
(sw, 1500, 0, 17, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 18/22

Clock Cycle 14058:
 Current CPU Blocking $t3
(sw, 1500, 0, 18, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 19/22

Clock Cycle 14059:
 Current CPU Blocking $t3
(sw, 1500, 0, 19, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 20/22

Clock Cycle 14060:
 Current CPU Blocking $t3
(sw, 1500, 0, 20, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 21/22

Clock Cycle 14061:
 Current CPU Blocking $t3
(sw, 1500, 0, 21, 22, 1917, )(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 22/22
Finished Instruction sw 1500 0 on Line 1917

Clock Cycle 14062:
 Current CPU Blocking $t3
(lw, 1188, $t3, 0, 0, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Started lw 1188 $t3 on Line 1921
Completed 1/2

Clock Cycle 14063:
 Current CPU Blocking $t3
(lw, 1188, $t3, 1, 2, 1921, )(sw, 1072, 1176, 0, 0, 1920, )
Completed 2/2
$t3 = 10184
Finished Instruction lw 1188 $t3 on Line 1921

Clock Cycle 14064:
 Current CPU Blocking $t3
(sw, 1072, 1176, 0, 0, 1920, )
Started sw 1072 1176 on Line 1920
Completed 1/2
addi$t3,$t2,2872
$t3 = 5776

Clock Cycle 14065:
 Current CPU Blocking 
(sw, 1072, 1176, 1, 2, 1920, )
Completed 2/2
Finished Instruction sw 1072 1176 on Line 1920
addi$t2,$t4,1632
$t2 = 2808

Clock Cycle 14066:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 2968 $t3 on Line 1924

Clock Cycle 14067:
 Current CPU Blocking 
(lw, 2968, $t3, 0, 0, 1924, )
Started lw 2968 $t3 on Line 1924
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14068:
 Current CPU Blocking $t3
(lw, 2968, $t3, 1, 22, 1924, )
Completed 2/22

Clock Cycle 14069:
 Current CPU Blocking $t3
(lw, 2968, $t3, 2, 22, 1924, )
Completed 3/22

Clock Cycle 14070:
 Current CPU Blocking $t3
(lw, 2968, $t3, 3, 22, 1924, )
Completed 4/22

Clock Cycle 14071:
 Current CPU Blocking $t3
(lw, 2968, $t3, 4, 22, 1924, )
Completed 5/22

Clock Cycle 14072:
 Current CPU Blocking $t3
(lw, 2968, $t3, 5, 22, 1924, )
Completed 6/22

Clock Cycle 14073:
 Current CPU Blocking $t3
(lw, 2968, $t3, 6, 22, 1924, )
Completed 7/22

Clock Cycle 14074:
 Current CPU Blocking $t3
(lw, 2968, $t3, 7, 22, 1924, )
Completed 8/22

Clock Cycle 14075:
 Current CPU Blocking $t3
(lw, 2968, $t3, 8, 22, 1924, )
Completed 9/22

Clock Cycle 14076:
 Current CPU Blocking $t3
(lw, 2968, $t3, 9, 22, 1924, )
Completed 10/22
Memory at 1072 = 1176
Memory at 1500 = 0

Clock Cycle 14077:
 Current CPU Blocking $t3
(lw, 2968, $t3, 10, 22, 1924, )
Completed 11/22

Clock Cycle 14078:
 Current CPU Blocking $t3
(lw, 2968, $t3, 11, 22, 1924, )
Completed 12/22

Clock Cycle 14079:
 Current CPU Blocking $t3
(lw, 2968, $t3, 12, 22, 1924, )
Completed 13/22

Clock Cycle 14080:
 Current CPU Blocking $t3
(lw, 2968, $t3, 13, 22, 1924, )
Completed 14/22

Clock Cycle 14081:
 Current CPU Blocking $t3
(lw, 2968, $t3, 14, 22, 1924, )
Completed 15/22

Clock Cycle 14082:
 Current CPU Blocking $t3
(lw, 2968, $t3, 15, 22, 1924, )
Completed 16/22

Clock Cycle 14083:
 Current CPU Blocking $t3
(lw, 2968, $t3, 16, 22, 1924, )
Completed 17/22

Clock Cycle 14084:
 Current CPU Blocking $t3
(lw, 2968, $t3, 17, 22, 1924, )
Completed 18/22

Clock Cycle 14085:
 Current CPU Blocking $t3
(lw, 2968, $t3, 18, 22, 1924, )
Completed 19/22

Clock Cycle 14086:
 Current CPU Blocking $t3
(lw, 2968, $t3, 19, 22, 1924, )
Completed 20/22

Clock Cycle 14087:
 Current CPU Blocking $t3
(lw, 2968, $t3, 20, 22, 1924, )
Completed 21/22

Clock Cycle 14088:
 Current CPU Blocking $t3
(lw, 2968, $t3, 21, 22, 1924, )
Completed 22/22
$t3 = 3564
Finished Instruction lw 2968 $t3 on Line 1924

Clock Cycle 14089:
 Current CPU Blocking $t3

DRAM Request(Write) Issued for sw 1908 3564 on Line 1925

Clock Cycle 14090:
 Current CPU Blocking 
(sw, 1908, 3564, 0, 0, 1925, )
Started sw 1908 3564 on Line 1925
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 972 3564 on Line 1926

Clock Cycle 14091:
 Current CPU Blocking 
(sw, 1908, 3564, 1, 12, 1925, )(sw, 972, 3564, 0, 0, 1926, )
Completed 2/12
DRAM Request(Write) Issued for sw 2564 0 on Line 1927

Clock Cycle 14092:
 Current CPU Blocking 
(sw, 1908, 3564, 2, 12, 1925, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )
Completed 3/12
DRAM Request(Read) Issued for lw 1176 $t4 on Line 1928

Clock Cycle 14093:
 Current CPU Blocking 
(sw, 1908, 3564, 3, 12, 1925, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )
Completed 4/12
DRAM Request(Read) Issued for lw 1544 $t1 on Line 1929

Clock Cycle 14094:
 Current CPU Blocking 
(sw, 1908, 3564, 4, 12, 1925, )(lw, 1176, $t4, 0, 0, 1928, )(lw, 1544, $t1, 0, 0, 1929, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )
Completed 5/12
DRAM Request(Write) Issued for sw 112 3564 on Line 1930

Clock Cycle 14095:
 Current CPU Blocking 
(sw, 1908, 3564, 5, 12, 1925, )(lw, 1176, $t4, 0, 0, 1928, )(lw, 1544, $t1, 0, 0, 1929, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 6/12

Clock Cycle 14096:
 Current CPU Blocking $t1
(sw, 1908, 3564, 6, 12, 1925, )(lw, 1544, $t1, 0, 0, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 7/12

Clock Cycle 14097:
 Current CPU Blocking $t1
(sw, 1908, 3564, 7, 12, 1925, )(lw, 1544, $t1, 0, 0, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 8/12

Clock Cycle 14098:
 Current CPU Blocking $t1
(sw, 1908, 3564, 8, 12, 1925, )(lw, 1544, $t1, 0, 0, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 9/12

Clock Cycle 14099:
 Current CPU Blocking $t1
(sw, 1908, 3564, 9, 12, 1925, )(lw, 1544, $t1, 0, 0, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 10/12

Clock Cycle 14100:
 Current CPU Blocking $t1
(sw, 1908, 3564, 10, 12, 1925, )(lw, 1544, $t1, 0, 0, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 11/12

Clock Cycle 14101:
 Current CPU Blocking $t1
(sw, 1908, 3564, 11, 12, 1925, )(lw, 1544, $t1, 0, 0, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 12/12
Finished Instruction sw 1908 3564 on Line 1925

Clock Cycle 14102:
 Current CPU Blocking $t1
(lw, 1544, $t1, 0, 0, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Started lw 1544 $t1 on Line 1929
Completed 1/2

Clock Cycle 14103:
 Current CPU Blocking $t1
(lw, 1544, $t1, 1, 2, 1929, )(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1544 $t1 on Line 1929

Clock Cycle 14104:
 Current CPU Blocking $t1
(lw, 1176, $t4, 0, 0, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )
Started lw 1176 $t4 on Line 1928
Completed 1/2
DRAM Request(Read) Issued for lw 744 $t1 on Line 1931

Clock Cycle 14105:
 Current CPU Blocking 
(lw, 1176, $t4, 1, 2, 1928, )(sw, 972, 3564, 0, 0, 1926, )(sw, 2564, 0, 0, 0, 1927, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1176 $t4 on Line 1928
DRAM Request(Write) Issued for sw 1012 2808 on Line 1932

Clock Cycle 14106:
 Current CPU Blocking 
(sw, 972, 3564, 0, 0, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )
Started sw 972 3564 on Line 1926
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2744 $t0 on Line 1933

Clock Cycle 14107:
 Current CPU Blocking 
(sw, 972, 3564, 1, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 2/22

Clock Cycle 14108:
 Current CPU Blocking $t0
(sw, 972, 3564, 2, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 3/22

Clock Cycle 14109:
 Current CPU Blocking $t0
(sw, 972, 3564, 3, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 4/22

Clock Cycle 14110:
 Current CPU Blocking $t0
(sw, 972, 3564, 4, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 5/22

Clock Cycle 14111:
 Current CPU Blocking $t0
(sw, 972, 3564, 5, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 6/22

Clock Cycle 14112:
 Current CPU Blocking $t0
(sw, 972, 3564, 6, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 7/22

Clock Cycle 14113:
 Current CPU Blocking $t0
(sw, 972, 3564, 7, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 8/22

Clock Cycle 14114:
 Current CPU Blocking $t0
(sw, 972, 3564, 8, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 9/22

Clock Cycle 14115:
 Current CPU Blocking $t0
(sw, 972, 3564, 9, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 10/22
Memory at 1908 = 3564

Clock Cycle 14116:
 Current CPU Blocking $t0
(sw, 972, 3564, 10, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 11/22

Clock Cycle 14117:
 Current CPU Blocking $t0
(sw, 972, 3564, 11, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 12/22

Clock Cycle 14118:
 Current CPU Blocking $t0
(sw, 972, 3564, 12, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 13/22

Clock Cycle 14119:
 Current CPU Blocking $t0
(sw, 972, 3564, 13, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 14/22

Clock Cycle 14120:
 Current CPU Blocking $t0
(sw, 972, 3564, 14, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 15/22

Clock Cycle 14121:
 Current CPU Blocking $t0
(sw, 972, 3564, 15, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 16/22

Clock Cycle 14122:
 Current CPU Blocking $t0
(sw, 972, 3564, 16, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 17/22

Clock Cycle 14123:
 Current CPU Blocking $t0
(sw, 972, 3564, 17, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 18/22

Clock Cycle 14124:
 Current CPU Blocking $t0
(sw, 972, 3564, 18, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 19/22

Clock Cycle 14125:
 Current CPU Blocking $t0
(sw, 972, 3564, 19, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 20/22

Clock Cycle 14126:
 Current CPU Blocking $t0
(sw, 972, 3564, 20, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 21/22

Clock Cycle 14127:
 Current CPU Blocking $t0
(sw, 972, 3564, 21, 22, 1926, )(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 22/22
Finished Instruction sw 972 3564 on Line 1926

Clock Cycle 14128:
 Current CPU Blocking $t0
(sw, 112, 3564, 0, 0, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Started sw 112 3564 on Line 1930
Completed 1/2

Clock Cycle 14129:
 Current CPU Blocking $t0
(sw, 112, 3564, 1, 2, 1930, )(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 2/2
Finished Instruction sw 112 3564 on Line 1930

Clock Cycle 14130:
 Current CPU Blocking $t0
(lw, 744, $t1, 0, 0, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Started lw 744 $t1 on Line 1931
Completed 1/2

Clock Cycle 14131:
 Current CPU Blocking $t0
(lw, 744, $t1, 1, 2, 1931, )(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 2/2
$t1 = 31760
Finished Instruction lw 744 $t1 on Line 1931

Clock Cycle 14132:
 Current CPU Blocking $t0
(sw, 1012, 2808, 0, 0, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Started sw 1012 2808 on Line 1932
Completed 1/2

Clock Cycle 14133:
 Current CPU Blocking $t0
(sw, 1012, 2808, 1, 2, 1932, )(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 2/2
Finished Instruction sw 1012 2808 on Line 1932

Clock Cycle 14134:
 Current CPU Blocking $t0
(sw, 2564, 0, 0, 0, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Started sw 2564 0 on Line 1927
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14135:
 Current CPU Blocking $t0
(sw, 2564, 0, 1, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 2/22

Clock Cycle 14136:
 Current CPU Blocking $t0
(sw, 2564, 0, 2, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 3/22

Clock Cycle 14137:
 Current CPU Blocking $t0
(sw, 2564, 0, 3, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 4/22

Clock Cycle 14138:
 Current CPU Blocking $t0
(sw, 2564, 0, 4, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 5/22

Clock Cycle 14139:
 Current CPU Blocking $t0
(sw, 2564, 0, 5, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 6/22

Clock Cycle 14140:
 Current CPU Blocking $t0
(sw, 2564, 0, 6, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 7/22

Clock Cycle 14141:
 Current CPU Blocking $t0
(sw, 2564, 0, 7, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 8/22

Clock Cycle 14142:
 Current CPU Blocking $t0
(sw, 2564, 0, 8, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 9/22

Clock Cycle 14143:
 Current CPU Blocking $t0
(sw, 2564, 0, 9, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 10/22
Memory at 112 = 3564
Memory at 972 = 3564
Memory at 1012 = 2808

Clock Cycle 14144:
 Current CPU Blocking $t0
(sw, 2564, 0, 10, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 11/22

Clock Cycle 14145:
 Current CPU Blocking $t0
(sw, 2564, 0, 11, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 12/22

Clock Cycle 14146:
 Current CPU Blocking $t0
(sw, 2564, 0, 12, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 13/22

Clock Cycle 14147:
 Current CPU Blocking $t0
(sw, 2564, 0, 13, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 14/22

Clock Cycle 14148:
 Current CPU Blocking $t0
(sw, 2564, 0, 14, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 15/22

Clock Cycle 14149:
 Current CPU Blocking $t0
(sw, 2564, 0, 15, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 16/22

Clock Cycle 14150:
 Current CPU Blocking $t0
(sw, 2564, 0, 16, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 17/22

Clock Cycle 14151:
 Current CPU Blocking $t0
(sw, 2564, 0, 17, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 18/22

Clock Cycle 14152:
 Current CPU Blocking $t0
(sw, 2564, 0, 18, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 19/22

Clock Cycle 14153:
 Current CPU Blocking $t0
(sw, 2564, 0, 19, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 20/22

Clock Cycle 14154:
 Current CPU Blocking $t0
(sw, 2564, 0, 20, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 21/22

Clock Cycle 14155:
 Current CPU Blocking $t0
(sw, 2564, 0, 21, 22, 1927, )(lw, 2744, $t0, 0, 0, 1933, )
Completed 22/22
Finished Instruction sw 2564 0 on Line 1927

Clock Cycle 14156:
 Current CPU Blocking $t0
(lw, 2744, $t0, 0, 0, 1933, )
Started lw 2744 $t0 on Line 1933
Completed 1/2

Clock Cycle 14157:
 Current CPU Blocking $t0
(lw, 2744, $t0, 1, 2, 1933, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2744 $t0 on Line 1933

Clock Cycle 14158:
 Current CPU Blocking $t0

DRAM Request(Read) Issued for lw 3776 $t0 on Line 1934

Clock Cycle 14159:
 Current CPU Blocking 
(lw, 3776, $t0, 0, 0, 1934, )
Started lw 3776 $t0 on Line 1934
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 848 $t2 on Line 1935

Clock Cycle 14160:
 Current CPU Blocking 
(lw, 3776, $t0, 1, 22, 1934, )(lw, 848, $t2, 0, 0, 1935, )
Completed 2/22
addi$t4,$t4,3780
$t4 = 3780

Clock Cycle 14161:
 Current CPU Blocking 
(lw, 3776, $t0, 2, 22, 1934, )(lw, 848, $t2, 0, 0, 1935, )
Completed 3/22
DRAM Request(Write) Issued for sw 4 3564 on Line 1937

Clock Cycle 14162:
 Current CPU Blocking 
(lw, 3776, $t0, 3, 22, 1934, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )
Completed 4/22
DRAM Request(Write) Issued for sw 2052 3564 on Line 1938

Clock Cycle 14163:
 Current CPU Blocking 
(lw, 3776, $t0, 4, 22, 1934, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )
Completed 5/22
addi$t1,$t1,2256
$t1 = 34016

Clock Cycle 14164:
 Current CPU Blocking 
(lw, 3776, $t0, 5, 22, 1934, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )
Completed 6/22
DRAM Request(Read) Issued for lw 3668 $t4 on Line 1940

Clock Cycle 14165:
 Current CPU Blocking 
(lw, 3776, $t0, 6, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )
Completed 7/22
DRAM Request(Write) Issued for sw 1380 3564 on Line 1941

Clock Cycle 14166:
 Current CPU Blocking 
(lw, 3776, $t0, 7, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 8/22

Clock Cycle 14167:
 Current CPU Blocking $t4
(lw, 3776, $t0, 8, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 9/22

Clock Cycle 14168:
 Current CPU Blocking $t4
(lw, 3776, $t0, 9, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 10/22

Clock Cycle 14169:
 Current CPU Blocking $t4
(lw, 3776, $t0, 10, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 11/22

Clock Cycle 14170:
 Current CPU Blocking $t4
(lw, 3776, $t0, 11, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 12/22

Clock Cycle 14171:
 Current CPU Blocking $t4
(lw, 3776, $t0, 12, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 13/22

Clock Cycle 14172:
 Current CPU Blocking $t4
(lw, 3776, $t0, 13, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 14/22

Clock Cycle 14173:
 Current CPU Blocking $t4
(lw, 3776, $t0, 14, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 15/22

Clock Cycle 14174:
 Current CPU Blocking $t4
(lw, 3776, $t0, 15, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 16/22

Clock Cycle 14175:
 Current CPU Blocking $t4
(lw, 3776, $t0, 16, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 17/22

Clock Cycle 14176:
 Current CPU Blocking $t4
(lw, 3776, $t0, 17, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 18/22

Clock Cycle 14177:
 Current CPU Blocking $t4
(lw, 3776, $t0, 18, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 19/22

Clock Cycle 14178:
 Current CPU Blocking $t4
(lw, 3776, $t0, 19, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 20/22

Clock Cycle 14179:
 Current CPU Blocking $t4
(lw, 3776, $t0, 20, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 21/22

Clock Cycle 14180:
 Current CPU Blocking $t4
(lw, 3776, $t0, 21, 22, 1934, )(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 22/22
$t0 = 0
Finished Instruction lw 3776 $t0 on Line 1934

Clock Cycle 14181:
 Current CPU Blocking $t4
(lw, 3668, $t4, 0, 0, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Started lw 3668 $t4 on Line 1940
Completed 1/2

Clock Cycle 14182:
 Current CPU Blocking $t4
(lw, 3668, $t4, 1, 2, 1940, )(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Completed 2/2
$t4 = 0
Finished Instruction lw 3668 $t4 on Line 1940

Clock Cycle 14183:
 Current CPU Blocking $t4
(lw, 848, $t2, 0, 0, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )
Started lw 848 $t2 on Line 1935
Row 3 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 1180 0 on Line 1942

Clock Cycle 14184:
 Current CPU Blocking 
(lw, 848, $t2, 1, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 2/12

Clock Cycle 14185:
 Current CPU Blocking $t2
(lw, 848, $t2, 2, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 3/12

Clock Cycle 14186:
 Current CPU Blocking $t2
(lw, 848, $t2, 3, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 4/12

Clock Cycle 14187:
 Current CPU Blocking $t2
(lw, 848, $t2, 4, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 5/12

Clock Cycle 14188:
 Current CPU Blocking $t2
(lw, 848, $t2, 5, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 6/12

Clock Cycle 14189:
 Current CPU Blocking $t2
(lw, 848, $t2, 6, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 7/12

Clock Cycle 14190:
 Current CPU Blocking $t2
(lw, 848, $t2, 7, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 8/12

Clock Cycle 14191:
 Current CPU Blocking $t2
(lw, 848, $t2, 8, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 9/12

Clock Cycle 14192:
 Current CPU Blocking $t2
(lw, 848, $t2, 9, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 10/12

Clock Cycle 14193:
 Current CPU Blocking $t2
(lw, 848, $t2, 10, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 11/12

Clock Cycle 14194:
 Current CPU Blocking $t2
(lw, 848, $t2, 11, 12, 1935, )(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 12/12
$t2 = 0
Finished Instruction lw 848 $t2 on Line 1935

Clock Cycle 14195:
 Current CPU Blocking $t2
(sw, 4, 3564, 0, 0, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Started sw 4 3564 on Line 1937
Completed 1/2
addi$t3,$t2,2728
$t3 = 2728

Clock Cycle 14196:
 Current CPU Blocking 
(sw, 4, 3564, 1, 2, 1937, )(sw, 2052, 3564, 0, 0, 1938, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Completed 2/2
Finished Instruction sw 4 3564 on Line 1937
DRAM Request(Write) Issued for sw 2952 0 on Line 1944

Clock Cycle 14197:
 Current CPU Blocking 
(sw, 2052, 3564, 0, 0, 1938, )(sw, 2952, 0, 0, 0, 1944, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )
Started sw 2052 3564 on Line 1938
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 1808 0 on Line 1945

Clock Cycle 14198:
 Current CPU Blocking 
(sw, 2052, 3564, 1, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 2/22
DRAM Request(Read) Issued for lw 1880 $t0 on Line 1946

Clock Cycle 14199:
 Current CPU Blocking 
(sw, 2052, 3564, 2, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 3/22
DRAM Request(Read) Issued for lw 2648 $t1 on Line 1947

Clock Cycle 14200:
 Current CPU Blocking 
(sw, 2052, 3564, 3, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 4/22
addi$t4,$t4,2764
$t4 = 2764

Clock Cycle 14201:
 Current CPU Blocking 
(sw, 2052, 3564, 4, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 5/22
DRAM Request(Read) Issued for lw 2180 $t4 on Line 1949

Clock Cycle 14202:
 Current CPU Blocking 
(sw, 2052, 3564, 5, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 6/22

Clock Cycle 14203:
 Current CPU Blocking $t0
(sw, 2052, 3564, 6, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 7/22

Clock Cycle 14204:
 Current CPU Blocking $t0
(sw, 2052, 3564, 7, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 8/22

Clock Cycle 14205:
 Current CPU Blocking $t0
(sw, 2052, 3564, 8, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 9/22

Clock Cycle 14206:
 Current CPU Blocking $t0
(sw, 2052, 3564, 9, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 10/22
Memory at 4 = 3564

Clock Cycle 14207:
 Current CPU Blocking $t0
(sw, 2052, 3564, 10, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 11/22

Clock Cycle 14208:
 Current CPU Blocking $t0
(sw, 2052, 3564, 11, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 12/22

Clock Cycle 14209:
 Current CPU Blocking $t0
(sw, 2052, 3564, 12, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 13/22

Clock Cycle 14210:
 Current CPU Blocking $t0
(sw, 2052, 3564, 13, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 14/22

Clock Cycle 14211:
 Current CPU Blocking $t0
(sw, 2052, 3564, 14, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 15/22

Clock Cycle 14212:
 Current CPU Blocking $t0
(sw, 2052, 3564, 15, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 16/22

Clock Cycle 14213:
 Current CPU Blocking $t0
(sw, 2052, 3564, 16, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 17/22

Clock Cycle 14214:
 Current CPU Blocking $t0
(sw, 2052, 3564, 17, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 18/22

Clock Cycle 14215:
 Current CPU Blocking $t0
(sw, 2052, 3564, 18, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 19/22

Clock Cycle 14216:
 Current CPU Blocking $t0
(sw, 2052, 3564, 19, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 20/22

Clock Cycle 14217:
 Current CPU Blocking $t0
(sw, 2052, 3564, 20, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 21/22

Clock Cycle 14218:
 Current CPU Blocking $t0
(sw, 2052, 3564, 21, 22, 1938, )(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 22/22
Finished Instruction sw 2052 3564 on Line 1938

Clock Cycle 14219:
 Current CPU Blocking $t0
(sw, 2952, 0, 0, 0, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Started sw 2952 0 on Line 1944
Completed 1/2

Clock Cycle 14220:
 Current CPU Blocking $t0
(sw, 2952, 0, 1, 2, 1944, )(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 2/2
Finished Instruction sw 2952 0 on Line 1944

Clock Cycle 14221:
 Current CPU Blocking $t0
(lw, 2648, $t1, 0, 0, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Started lw 2648 $t1 on Line 1947
Completed 1/2

Clock Cycle 14222:
 Current CPU Blocking $t0
(lw, 2648, $t1, 1, 2, 1947, )(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 2/2
$t1 = 0
Finished Instruction lw 2648 $t1 on Line 1947

Clock Cycle 14223:
 Current CPU Blocking $t0
(lw, 2180, $t4, 0, 0, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Started lw 2180 $t4 on Line 1949
Completed 1/2

Clock Cycle 14224:
 Current CPU Blocking $t0
(lw, 2180, $t4, 1, 2, 1949, )(sw, 1380, 3564, 0, 0, 1941, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 1880, $t0, 0, 0, 1946, )
Completed 2/2
$t4 = 2528
Finished Instruction lw 2180 $t4 on Line 1949

Clock Cycle 14225:
 Current CPU Blocking $t0
(sw, 1380, 3564, 0, 0, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Started sw 1380 3564 on Line 1941
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14226:
 Current CPU Blocking $t0
(sw, 1380, 3564, 1, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 2/22

Clock Cycle 14227:
 Current CPU Blocking $t0
(sw, 1380, 3564, 2, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 3/22

Clock Cycle 14228:
 Current CPU Blocking $t0
(sw, 1380, 3564, 3, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 4/22

Clock Cycle 14229:
 Current CPU Blocking $t0
(sw, 1380, 3564, 4, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 5/22

Clock Cycle 14230:
 Current CPU Blocking $t0
(sw, 1380, 3564, 5, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 6/22

Clock Cycle 14231:
 Current CPU Blocking $t0
(sw, 1380, 3564, 6, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 7/22

Clock Cycle 14232:
 Current CPU Blocking $t0
(sw, 1380, 3564, 7, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 8/22

Clock Cycle 14233:
 Current CPU Blocking $t0
(sw, 1380, 3564, 8, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 9/22

Clock Cycle 14234:
 Current CPU Blocking $t0
(sw, 1380, 3564, 9, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 10/22
Memory at 2052 = 3564

Clock Cycle 14235:
 Current CPU Blocking $t0
(sw, 1380, 3564, 10, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 11/22

Clock Cycle 14236:
 Current CPU Blocking $t0
(sw, 1380, 3564, 11, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 12/22

Clock Cycle 14237:
 Current CPU Blocking $t0
(sw, 1380, 3564, 12, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 13/22

Clock Cycle 14238:
 Current CPU Blocking $t0
(sw, 1380, 3564, 13, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 14/22

Clock Cycle 14239:
 Current CPU Blocking $t0
(sw, 1380, 3564, 14, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 15/22

Clock Cycle 14240:
 Current CPU Blocking $t0
(sw, 1380, 3564, 15, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 16/22

Clock Cycle 14241:
 Current CPU Blocking $t0
(sw, 1380, 3564, 16, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 17/22

Clock Cycle 14242:
 Current CPU Blocking $t0
(sw, 1380, 3564, 17, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 18/22

Clock Cycle 14243:
 Current CPU Blocking $t0
(sw, 1380, 3564, 18, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 19/22

Clock Cycle 14244:
 Current CPU Blocking $t0
(sw, 1380, 3564, 19, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 20/22

Clock Cycle 14245:
 Current CPU Blocking $t0
(sw, 1380, 3564, 20, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 21/22

Clock Cycle 14246:
 Current CPU Blocking $t0
(sw, 1380, 3564, 21, 22, 1941, )(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 22/22
Finished Instruction sw 1380 3564 on Line 1941

Clock Cycle 14247:
 Current CPU Blocking $t0
(lw, 1880, $t0, 0, 0, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Started lw 1880 $t0 on Line 1946
Completed 1/2

Clock Cycle 14248:
 Current CPU Blocking $t0
(lw, 1880, $t0, 1, 2, 1946, )(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Completed 2/2
$t0 = 1968
Finished Instruction lw 1880 $t0 on Line 1946

Clock Cycle 14249:
 Current CPU Blocking $t0
(sw, 1180, 0, 0, 0, 1942, )(sw, 1808, 0, 0, 0, 1945, )
Started sw 1180 0 on Line 1942
Completed 1/2
DRAM Request(Read) Issued for lw 2280 $t0 on Line 1950

Clock Cycle 14250:
 Current CPU Blocking 
(sw, 1180, 0, 1, 2, 1942, )(sw, 1808, 0, 0, 0, 1945, )(lw, 2280, $t0, 0, 0, 1950, )
Completed 2/2
Finished Instruction sw 1180 0 on Line 1942
DRAM Request(Read) Issued for lw 776 $t3 on Line 1951

Clock Cycle 14251:
 Current CPU Blocking 
(sw, 1808, 0, 0, 0, 1945, )(lw, 2280, $t0, 0, 0, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Started sw 1808 0 on Line 1945
Completed 1/2

Clock Cycle 14252:
 Current CPU Blocking $t0
(sw, 1808, 0, 1, 2, 1945, )(lw, 2280, $t0, 0, 0, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 2/2
Finished Instruction sw 1808 0 on Line 1945

Clock Cycle 14253:
 Current CPU Blocking $t0
(lw, 2280, $t0, 0, 0, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Started lw 2280 $t0 on Line 1950
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14254:
 Current CPU Blocking $t0
(lw, 2280, $t0, 1, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 2/22

Clock Cycle 14255:
 Current CPU Blocking $t0
(lw, 2280, $t0, 2, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 3/22

Clock Cycle 14256:
 Current CPU Blocking $t0
(lw, 2280, $t0, 3, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 4/22

Clock Cycle 14257:
 Current CPU Blocking $t0
(lw, 2280, $t0, 4, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 5/22

Clock Cycle 14258:
 Current CPU Blocking $t0
(lw, 2280, $t0, 5, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 6/22

Clock Cycle 14259:
 Current CPU Blocking $t0
(lw, 2280, $t0, 6, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 7/22

Clock Cycle 14260:
 Current CPU Blocking $t0
(lw, 2280, $t0, 7, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 8/22

Clock Cycle 14261:
 Current CPU Blocking $t0
(lw, 2280, $t0, 8, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 9/22

Clock Cycle 14262:
 Current CPU Blocking $t0
(lw, 2280, $t0, 9, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 10/22
Memory at 1380 = 3564

Clock Cycle 14263:
 Current CPU Blocking $t0
(lw, 2280, $t0, 10, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 11/22

Clock Cycle 14264:
 Current CPU Blocking $t0
(lw, 2280, $t0, 11, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 12/22

Clock Cycle 14265:
 Current CPU Blocking $t0
(lw, 2280, $t0, 12, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 13/22

Clock Cycle 14266:
 Current CPU Blocking $t0
(lw, 2280, $t0, 13, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 14/22

Clock Cycle 14267:
 Current CPU Blocking $t0
(lw, 2280, $t0, 14, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 15/22

Clock Cycle 14268:
 Current CPU Blocking $t0
(lw, 2280, $t0, 15, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 16/22

Clock Cycle 14269:
 Current CPU Blocking $t0
(lw, 2280, $t0, 16, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 17/22

Clock Cycle 14270:
 Current CPU Blocking $t0
(lw, 2280, $t0, 17, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 18/22

Clock Cycle 14271:
 Current CPU Blocking $t0
(lw, 2280, $t0, 18, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 19/22

Clock Cycle 14272:
 Current CPU Blocking $t0
(lw, 2280, $t0, 19, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 20/22

Clock Cycle 14273:
 Current CPU Blocking $t0
(lw, 2280, $t0, 20, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 21/22

Clock Cycle 14274:
 Current CPU Blocking $t0
(lw, 2280, $t0, 21, 22, 1950, )(lw, 776, $t3, 0, 0, 1951, )
Completed 22/22
$t0 = 0
Finished Instruction lw 2280 $t0 on Line 1950

Clock Cycle 14275:
 Current CPU Blocking $t0
(lw, 776, $t3, 0, 0, 1951, )
Started lw 776 $t3 on Line 1951
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
addi$t2,$t0,3284
$t2 = 3284

Clock Cycle 14276:
 Current CPU Blocking 
(lw, 776, $t3, 1, 12, 1951, )
Completed 2/12
DRAM Request(Write) Issued for sw 1332 0 on Line 1953

Clock Cycle 14277:
 Current CPU Blocking 
(lw, 776, $t3, 2, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )
Completed 3/12
DRAM Request(Read) Issued for lw 1864 $t1 on Line 1954

Clock Cycle 14278:
 Current CPU Blocking 
(lw, 776, $t3, 3, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )
Completed 4/12
DRAM Request(Write) Issued for sw 2040 0 on Line 1955

Clock Cycle 14279:
 Current CPU Blocking 
(lw, 776, $t3, 4, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 5/12

Clock Cycle 14280:
 Current CPU Blocking $t1
(lw, 776, $t3, 5, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 6/12

Clock Cycle 14281:
 Current CPU Blocking $t1
(lw, 776, $t3, 6, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 7/12

Clock Cycle 14282:
 Current CPU Blocking $t1
(lw, 776, $t3, 7, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 8/12

Clock Cycle 14283:
 Current CPU Blocking $t1
(lw, 776, $t3, 8, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 9/12

Clock Cycle 14284:
 Current CPU Blocking $t1
(lw, 776, $t3, 9, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 10/12

Clock Cycle 14285:
 Current CPU Blocking $t1
(lw, 776, $t3, 10, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 11/12

Clock Cycle 14286:
 Current CPU Blocking $t1
(lw, 776, $t3, 11, 12, 1951, )(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 12/12
$t3 = 0
Finished Instruction lw 776 $t3 on Line 1951

Clock Cycle 14287:
 Current CPU Blocking $t1
(sw, 1332, 0, 0, 0, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Started sw 1332 0 on Line 1953
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 14288:
 Current CPU Blocking $t1
(sw, 1332, 0, 1, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 2/12

Clock Cycle 14289:
 Current CPU Blocking $t1
(sw, 1332, 0, 2, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 3/12

Clock Cycle 14290:
 Current CPU Blocking $t1
(sw, 1332, 0, 3, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 4/12

Clock Cycle 14291:
 Current CPU Blocking $t1
(sw, 1332, 0, 4, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 5/12

Clock Cycle 14292:
 Current CPU Blocking $t1
(sw, 1332, 0, 5, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 6/12

Clock Cycle 14293:
 Current CPU Blocking $t1
(sw, 1332, 0, 6, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 7/12

Clock Cycle 14294:
 Current CPU Blocking $t1
(sw, 1332, 0, 7, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 8/12

Clock Cycle 14295:
 Current CPU Blocking $t1
(sw, 1332, 0, 8, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 9/12

Clock Cycle 14296:
 Current CPU Blocking $t1
(sw, 1332, 0, 9, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 10/12

Clock Cycle 14297:
 Current CPU Blocking $t1
(sw, 1332, 0, 10, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 11/12

Clock Cycle 14298:
 Current CPU Blocking $t1
(sw, 1332, 0, 11, 12, 1953, )(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 12/12
Finished Instruction sw 1332 0 on Line 1953

Clock Cycle 14299:
 Current CPU Blocking $t1
(lw, 1864, $t1, 0, 0, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Started lw 1864 $t1 on Line 1954
Completed 1/2

Clock Cycle 14300:
 Current CPU Blocking $t1
(lw, 1864, $t1, 1, 2, 1954, )(sw, 2040, 0, 0, 0, 1955, )
Completed 2/2
$t1 = 0
Finished Instruction lw 1864 $t1 on Line 1954

Clock Cycle 14301:
 Current CPU Blocking $t1
(sw, 2040, 0, 0, 0, 1955, )
Started sw 2040 0 on Line 1955
Completed 1/2
DRAM Request(Read) Issued for lw 2284 $t1 on Line 1956

Clock Cycle 14302:
 Current CPU Blocking 
(sw, 2040, 0, 1, 2, 1955, )(lw, 2284, $t1, 0, 0, 1956, )
Completed 2/2
Finished Instruction sw 2040 0 on Line 1955
addi$t4,$t4,796
$t4 = 3324

Clock Cycle 14303:
 Current CPU Blocking 
(lw, 2284, $t1, 0, 0, 1956, )
Started lw 2284 $t1 on Line 1956
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14304:
 Current CPU Blocking $t1
(lw, 2284, $t1, 1, 22, 1956, )
Completed 2/22

Clock Cycle 14305:
 Current CPU Blocking $t1
(lw, 2284, $t1, 2, 22, 1956, )
Completed 3/22

Clock Cycle 14306:
 Current CPU Blocking $t1
(lw, 2284, $t1, 3, 22, 1956, )
Completed 4/22

Clock Cycle 14307:
 Current CPU Blocking $t1
(lw, 2284, $t1, 4, 22, 1956, )
Completed 5/22

Clock Cycle 14308:
 Current CPU Blocking $t1
(lw, 2284, $t1, 5, 22, 1956, )
Completed 6/22

Clock Cycle 14309:
 Current CPU Blocking $t1
(lw, 2284, $t1, 6, 22, 1956, )
Completed 7/22

Clock Cycle 14310:
 Current CPU Blocking $t1
(lw, 2284, $t1, 7, 22, 1956, )
Completed 8/22

Clock Cycle 14311:
 Current CPU Blocking $t1
(lw, 2284, $t1, 8, 22, 1956, )
Completed 9/22

Clock Cycle 14312:
 Current CPU Blocking $t1
(lw, 2284, $t1, 9, 22, 1956, )
Completed 10/22
Memory at 2040 = 0

Clock Cycle 14313:
 Current CPU Blocking $t1
(lw, 2284, $t1, 10, 22, 1956, )
Completed 11/22

Clock Cycle 14314:
 Current CPU Blocking $t1
(lw, 2284, $t1, 11, 22, 1956, )
Completed 12/22

Clock Cycle 14315:
 Current CPU Blocking $t1
(lw, 2284, $t1, 12, 22, 1956, )
Completed 13/22

Clock Cycle 14316:
 Current CPU Blocking $t1
(lw, 2284, $t1, 13, 22, 1956, )
Completed 14/22

Clock Cycle 14317:
 Current CPU Blocking $t1
(lw, 2284, $t1, 14, 22, 1956, )
Completed 15/22

Clock Cycle 14318:
 Current CPU Blocking $t1
(lw, 2284, $t1, 15, 22, 1956, )
Completed 16/22

Clock Cycle 14319:
 Current CPU Blocking $t1
(lw, 2284, $t1, 16, 22, 1956, )
Completed 17/22

Clock Cycle 14320:
 Current CPU Blocking $t1
(lw, 2284, $t1, 17, 22, 1956, )
Completed 18/22

Clock Cycle 14321:
 Current CPU Blocking $t1
(lw, 2284, $t1, 18, 22, 1956, )
Completed 19/22

Clock Cycle 14322:
 Current CPU Blocking $t1
(lw, 2284, $t1, 19, 22, 1956, )
Completed 20/22

Clock Cycle 14323:
 Current CPU Blocking $t1
(lw, 2284, $t1, 20, 22, 1956, )
Completed 21/22

Clock Cycle 14324:
 Current CPU Blocking $t1
(lw, 2284, $t1, 21, 22, 1956, )
Completed 22/22
$t1 = 0
Finished Instruction lw 2284 $t1 on Line 1956

Clock Cycle 14325:
 Current CPU Blocking $t1

addi$t1,$t3,2668
$t1 = 2668

Clock Cycle 14326:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2884 3324 on Line 1959

Clock Cycle 14327:
 Current CPU Blocking 
(sw, 2884, 3324, 0, 0, 1959, )
Started sw 2884 3324 on Line 1959
Completed 1/2
addi$t1,$t1,1436
$t1 = 4104

Clock Cycle 14328:
 Current CPU Blocking 
(sw, 2884, 3324, 1, 2, 1959, )
Completed 2/2
Finished Instruction sw 2884 3324 on Line 1959
addi$t3,$t1,3484
$t3 = 7588

Clock Cycle 14329:
 Current CPU Blocking 

DRAM Request(Read) Issued for lw 1088 $t3 on Line 1962

Clock Cycle 14330:
 Current CPU Blocking 
(lw, 1088, $t3, 0, 0, 1962, )
Started lw 1088 $t3 on Line 1962
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
DRAM Request(Read) Issued for lw 2000 $t4 on Line 1963

Clock Cycle 14331:
 Current CPU Blocking 
(lw, 1088, $t3, 1, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 2/22

Clock Cycle 14332:
 Current CPU Blocking $t3
(lw, 1088, $t3, 2, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 3/22

Clock Cycle 14333:
 Current CPU Blocking $t3
(lw, 1088, $t3, 3, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 4/22

Clock Cycle 14334:
 Current CPU Blocking $t3
(lw, 1088, $t3, 4, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 5/22

Clock Cycle 14335:
 Current CPU Blocking $t3
(lw, 1088, $t3, 5, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 6/22

Clock Cycle 14336:
 Current CPU Blocking $t3
(lw, 1088, $t3, 6, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 7/22

Clock Cycle 14337:
 Current CPU Blocking $t3
(lw, 1088, $t3, 7, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 8/22

Clock Cycle 14338:
 Current CPU Blocking $t3
(lw, 1088, $t3, 8, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 9/22

Clock Cycle 14339:
 Current CPU Blocking $t3
(lw, 1088, $t3, 9, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 10/22
Memory at 2884 = 3324

Clock Cycle 14340:
 Current CPU Blocking $t3
(lw, 1088, $t3, 10, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 11/22

Clock Cycle 14341:
 Current CPU Blocking $t3
(lw, 1088, $t3, 11, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 12/22

Clock Cycle 14342:
 Current CPU Blocking $t3
(lw, 1088, $t3, 12, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 13/22

Clock Cycle 14343:
 Current CPU Blocking $t3
(lw, 1088, $t3, 13, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 14/22

Clock Cycle 14344:
 Current CPU Blocking $t3
(lw, 1088, $t3, 14, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 15/22

Clock Cycle 14345:
 Current CPU Blocking $t3
(lw, 1088, $t3, 15, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 16/22

Clock Cycle 14346:
 Current CPU Blocking $t3
(lw, 1088, $t3, 16, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 17/22

Clock Cycle 14347:
 Current CPU Blocking $t3
(lw, 1088, $t3, 17, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 18/22

Clock Cycle 14348:
 Current CPU Blocking $t3
(lw, 1088, $t3, 18, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 19/22

Clock Cycle 14349:
 Current CPU Blocking $t3
(lw, 1088, $t3, 19, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 20/22

Clock Cycle 14350:
 Current CPU Blocking $t3
(lw, 1088, $t3, 20, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 21/22

Clock Cycle 14351:
 Current CPU Blocking $t3
(lw, 1088, $t3, 21, 22, 1962, )(lw, 2000, $t4, 0, 0, 1963, )
Completed 22/22
$t3 = 3988
Finished Instruction lw 1088 $t3 on Line 1962

Clock Cycle 14352:
 Current CPU Blocking $t3
(lw, 2000, $t4, 0, 0, 1963, )
Started lw 2000 $t4 on Line 1963
Completed 1/2
addi$t3,$t2,2916
$t3 = 6200

Clock Cycle 14353:
 Current CPU Blocking 
(lw, 2000, $t4, 1, 2, 1963, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2000 $t4 on Line 1963
addi$t2,$t3,2680
$t2 = 8880

Clock Cycle 14354:
 Current CPU Blocking 

addi$t2,$t1,2480
$t2 = 6584

Clock Cycle 14355:
 Current CPU Blocking 

addi$t1,$t4,3488
$t1 = 3488

Clock Cycle 14356:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 3524 0 on Line 1968

Clock Cycle 14357:
 Current CPU Blocking 
(sw, 3524, 0, 0, 0, 1968, )
Started sw 3524 0 on Line 1968
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
DRAM Request(Read) Issued for lw 1492 $t4 on Line 1969

Clock Cycle 14358:
 Current CPU Blocking 
(sw, 3524, 0, 1, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )
Completed 2/12
DRAM Request(Read) Issued for lw 1372 $t3 on Line 1970

Clock Cycle 14359:
 Current CPU Blocking 
(sw, 3524, 0, 2, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 3/12

Clock Cycle 14360:
 Current CPU Blocking $t3
(sw, 3524, 0, 3, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 4/12

Clock Cycle 14361:
 Current CPU Blocking $t3
(sw, 3524, 0, 4, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 5/12

Clock Cycle 14362:
 Current CPU Blocking $t3
(sw, 3524, 0, 5, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 6/12

Clock Cycle 14363:
 Current CPU Blocking $t3
(sw, 3524, 0, 6, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 7/12

Clock Cycle 14364:
 Current CPU Blocking $t3
(sw, 3524, 0, 7, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 8/12

Clock Cycle 14365:
 Current CPU Blocking $t3
(sw, 3524, 0, 8, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 9/12

Clock Cycle 14366:
 Current CPU Blocking $t3
(sw, 3524, 0, 9, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 10/12

Clock Cycle 14367:
 Current CPU Blocking $t3
(sw, 3524, 0, 10, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 11/12

Clock Cycle 14368:
 Current CPU Blocking $t3
(sw, 3524, 0, 11, 12, 1968, )(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 12/12
Finished Instruction sw 3524 0 on Line 1968

Clock Cycle 14369:
 Current CPU Blocking $t3
(lw, 1492, $t4, 0, 0, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Started lw 1492 $t4 on Line 1969
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14370:
 Current CPU Blocking $t3
(lw, 1492, $t4, 1, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 2/22

Clock Cycle 14371:
 Current CPU Blocking $t3
(lw, 1492, $t4, 2, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 3/22

Clock Cycle 14372:
 Current CPU Blocking $t3
(lw, 1492, $t4, 3, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 4/22

Clock Cycle 14373:
 Current CPU Blocking $t3
(lw, 1492, $t4, 4, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 5/22

Clock Cycle 14374:
 Current CPU Blocking $t3
(lw, 1492, $t4, 5, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 6/22

Clock Cycle 14375:
 Current CPU Blocking $t3
(lw, 1492, $t4, 6, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 7/22

Clock Cycle 14376:
 Current CPU Blocking $t3
(lw, 1492, $t4, 7, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 8/22

Clock Cycle 14377:
 Current CPU Blocking $t3
(lw, 1492, $t4, 8, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 9/22

Clock Cycle 14378:
 Current CPU Blocking $t3
(lw, 1492, $t4, 9, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 10/22

Clock Cycle 14379:
 Current CPU Blocking $t3
(lw, 1492, $t4, 10, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 11/22

Clock Cycle 14380:
 Current CPU Blocking $t3
(lw, 1492, $t4, 11, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 12/22

Clock Cycle 14381:
 Current CPU Blocking $t3
(lw, 1492, $t4, 12, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 13/22

Clock Cycle 14382:
 Current CPU Blocking $t3
(lw, 1492, $t4, 13, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 14/22

Clock Cycle 14383:
 Current CPU Blocking $t3
(lw, 1492, $t4, 14, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 15/22

Clock Cycle 14384:
 Current CPU Blocking $t3
(lw, 1492, $t4, 15, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 16/22

Clock Cycle 14385:
 Current CPU Blocking $t3
(lw, 1492, $t4, 16, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 17/22

Clock Cycle 14386:
 Current CPU Blocking $t3
(lw, 1492, $t4, 17, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 18/22

Clock Cycle 14387:
 Current CPU Blocking $t3
(lw, 1492, $t4, 18, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 19/22

Clock Cycle 14388:
 Current CPU Blocking $t3
(lw, 1492, $t4, 19, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 20/22

Clock Cycle 14389:
 Current CPU Blocking $t3
(lw, 1492, $t4, 20, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 21/22

Clock Cycle 14390:
 Current CPU Blocking $t3
(lw, 1492, $t4, 21, 22, 1969, )(lw, 1372, $t3, 0, 0, 1970, )
Completed 22/22
$t4 = 1176
Finished Instruction lw 1492 $t4 on Line 1969

Clock Cycle 14391:
 Current CPU Blocking $t3
(lw, 1372, $t3, 0, 0, 1970, )
Started lw 1372 $t3 on Line 1970
Completed 1/2

Clock Cycle 14392:
 Current CPU Blocking $t3
(lw, 1372, $t3, 1, 2, 1970, )
Completed 2/2
$t3 = 0
Finished Instruction lw 1372 $t3 on Line 1970

Clock Cycle 14393:
 Current CPU Blocking $t3

addi$t3,$t2,1508
$t3 = 8092

Clock Cycle 14394:
 Current CPU Blocking 

DRAM Request(Write) Issued for sw 2396 8092 on Line 1972

Clock Cycle 14395:
 Current CPU Blocking 
(sw, 2396, 8092, 0, 0, 1972, )
Started sw 2396 8092 on Line 1972
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 3876 3488 on Line 1973

Clock Cycle 14396:
 Current CPU Blocking 
(sw, 2396, 8092, 1, 12, 1972, )(sw, 3876, 3488, 0, 0, 1973, )
Completed 2/12
addi$t3,$t3,1788
$t3 = 9880

Clock Cycle 14397:
 Current CPU Blocking 
(sw, 2396, 8092, 2, 12, 1972, )(sw, 3876, 3488, 0, 0, 1973, )
Completed 3/12
DRAM Request(Write) Issued for sw 576 1176 on Line 1975

Clock Cycle 14398:
 Current CPU Blocking 
(sw, 2396, 8092, 3, 12, 1972, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )
Completed 4/12
DRAM Request(Write) Issued for sw 3964 3488 on Line 1976

Clock Cycle 14399:
 Current CPU Blocking 
(sw, 2396, 8092, 4, 12, 1972, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )
Completed 5/12
DRAM Request(Read) Issued for lw 2464 $t0 on Line 1977

Clock Cycle 14400:
 Current CPU Blocking 
(sw, 2396, 8092, 5, 12, 1972, )(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )
Completed 6/12
DRAM Request(Write) Issued for sw 3232 3488 on Line 1978

Clock Cycle 14401:
 Current CPU Blocking 
(sw, 2396, 8092, 6, 12, 1972, )(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )
Completed 7/12
DRAM Request(Read) Issued for lw 480 $t4 on Line 1979

Clock Cycle 14402:
 Current CPU Blocking 
(sw, 2396, 8092, 7, 12, 1972, )(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 480, $t4, 0, 0, 1979, )
Completed 8/12

Clock Cycle 14403:
 Current CPU Blocking $t0
(sw, 2396, 8092, 8, 12, 1972, )(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 480, $t4, 0, 0, 1979, )
Completed 9/12

Clock Cycle 14404:
 Current CPU Blocking $t0
(sw, 2396, 8092, 9, 12, 1972, )(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 480, $t4, 0, 0, 1979, )
Completed 10/12

Clock Cycle 14405:
 Current CPU Blocking $t0
(sw, 2396, 8092, 10, 12, 1972, )(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 480, $t4, 0, 0, 1979, )
Completed 11/12

Clock Cycle 14406:
 Current CPU Blocking $t0
(sw, 2396, 8092, 11, 12, 1972, )(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 480, $t4, 0, 0, 1979, )
Completed 12/12
Finished Instruction sw 2396 8092 on Line 1972

Clock Cycle 14407:
 Current CPU Blocking $t0
(lw, 2464, $t0, 0, 0, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 480, $t4, 0, 0, 1979, )
Started lw 2464 $t0 on Line 1977
Completed 1/2

Clock Cycle 14408:
 Current CPU Blocking $t0
(lw, 2464, $t0, 1, 2, 1977, )(sw, 3876, 3488, 0, 0, 1973, )(sw, 576, 1176, 0, 0, 1975, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 480, $t4, 0, 0, 1979, )
Completed 2/2
$t0 = 0
Finished Instruction lw 2464 $t0 on Line 1977

Clock Cycle 14409:
 Current CPU Blocking $t0
(sw, 3876, 3488, 0, 0, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Started sw 3876 3488 on Line 1973
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi$t0,$t2,3344
$t0 = 9928

Clock Cycle 14410:
 Current CPU Blocking 
(sw, 3876, 3488, 1, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 2/22
addi$t1,$t1,92
$t1 = 3580

Clock Cycle 14411:
 Current CPU Blocking 
(sw, 3876, 3488, 2, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 3/22
DRAM Request(Read) Issued for lw 3512 $t3 on Line 1982

Clock Cycle 14412:
 Current CPU Blocking 
(sw, 3876, 3488, 3, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 4/22
DRAM Request(Read) Issued for lw 1200 $t2 on Line 1983

Clock Cycle 14413:
 Current CPU Blocking 
(sw, 3876, 3488, 4, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )(lw, 1200, $t2, 0, 0, 1983, )
Completed 5/22
addi$t0,$t1,1788
$t0 = 5368

Clock Cycle 14414:
 Current CPU Blocking 
(sw, 3876, 3488, 5, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )(lw, 1200, $t2, 0, 0, 1983, )
Completed 6/22

Clock Cycle 14415:
 Current CPU Blocking $t2
(sw, 3876, 3488, 6, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 7/22

Clock Cycle 14416:
 Current CPU Blocking $t2
(sw, 3876, 3488, 7, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 8/22

Clock Cycle 14417:
 Current CPU Blocking $t2
(sw, 3876, 3488, 8, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 9/22

Clock Cycle 14418:
 Current CPU Blocking $t2
(sw, 3876, 3488, 9, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 10/22
Memory at 2396 = 8092

Clock Cycle 14419:
 Current CPU Blocking $t2
(sw, 3876, 3488, 10, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 11/22

Clock Cycle 14420:
 Current CPU Blocking $t2
(sw, 3876, 3488, 11, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 12/22

Clock Cycle 14421:
 Current CPU Blocking $t2
(sw, 3876, 3488, 12, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 13/22

Clock Cycle 14422:
 Current CPU Blocking $t2
(sw, 3876, 3488, 13, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 14/22

Clock Cycle 14423:
 Current CPU Blocking $t2
(sw, 3876, 3488, 14, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 15/22

Clock Cycle 14424:
 Current CPU Blocking $t2
(sw, 3876, 3488, 15, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 16/22

Clock Cycle 14425:
 Current CPU Blocking $t2
(sw, 3876, 3488, 16, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 17/22

Clock Cycle 14426:
 Current CPU Blocking $t2
(sw, 3876, 3488, 17, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 18/22

Clock Cycle 14427:
 Current CPU Blocking $t2
(sw, 3876, 3488, 18, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 19/22

Clock Cycle 14428:
 Current CPU Blocking $t2
(sw, 3876, 3488, 19, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 20/22

Clock Cycle 14429:
 Current CPU Blocking $t2
(sw, 3876, 3488, 20, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 21/22

Clock Cycle 14430:
 Current CPU Blocking $t2
(sw, 3876, 3488, 21, 22, 1973, )(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 22/22
Finished Instruction sw 3876 3488 on Line 1973

Clock Cycle 14431:
 Current CPU Blocking $t2
(sw, 3964, 3488, 0, 0, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Started sw 3964 3488 on Line 1976
Completed 1/2

Clock Cycle 14432:
 Current CPU Blocking $t2
(sw, 3964, 3488, 1, 2, 1976, )(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 2/2
Finished Instruction sw 3964 3488 on Line 1976

Clock Cycle 14433:
 Current CPU Blocking $t2
(sw, 3232, 3488, 0, 0, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Started sw 3232 3488 on Line 1978
Completed 1/2

Clock Cycle 14434:
 Current CPU Blocking $t2
(sw, 3232, 3488, 1, 2, 1978, )(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 2/2
Finished Instruction sw 3232 3488 on Line 1978

Clock Cycle 14435:
 Current CPU Blocking $t2
(lw, 3512, $t3, 0, 0, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Started lw 3512 $t3 on Line 1982
Completed 1/2

Clock Cycle 14436:
 Current CPU Blocking $t2
(lw, 3512, $t3, 1, 2, 1982, )(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 2/2
$t3 = 0
Finished Instruction lw 3512 $t3 on Line 1982

Clock Cycle 14437:
 Current CPU Blocking $t2
(lw, 1200, $t2, 0, 0, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Started lw 1200 $t2 on Line 1983
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 14438:
 Current CPU Blocking $t2
(lw, 1200, $t2, 1, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 2/22

Clock Cycle 14439:
 Current CPU Blocking $t2
(lw, 1200, $t2, 2, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 3/22

Clock Cycle 14440:
 Current CPU Blocking $t2
(lw, 1200, $t2, 3, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 4/22

Clock Cycle 14441:
 Current CPU Blocking $t2
(lw, 1200, $t2, 4, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 5/22

Clock Cycle 14442:
 Current CPU Blocking $t2
(lw, 1200, $t2, 5, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 6/22

Clock Cycle 14443:
 Current CPU Blocking $t2
(lw, 1200, $t2, 6, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 7/22

Clock Cycle 14444:
 Current CPU Blocking $t2
(lw, 1200, $t2, 7, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 8/22

Clock Cycle 14445:
 Current CPU Blocking $t2
(lw, 1200, $t2, 8, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 9/22

Clock Cycle 14446:
 Current CPU Blocking $t2
(lw, 1200, $t2, 9, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 10/22
Memory at 3232 = 3488
Memory at 3876 = 3488
Memory at 3964 = 3488

Clock Cycle 14447:
 Current CPU Blocking $t2
(lw, 1200, $t2, 10, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 11/22

Clock Cycle 14448:
 Current CPU Blocking $t2
(lw, 1200, $t2, 11, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 12/22

Clock Cycle 14449:
 Current CPU Blocking $t2
(lw, 1200, $t2, 12, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 13/22

Clock Cycle 14450:
 Current CPU Blocking $t2
(lw, 1200, $t2, 13, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 14/22

Clock Cycle 14451:
 Current CPU Blocking $t2
(lw, 1200, $t2, 14, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 15/22

Clock Cycle 14452:
 Current CPU Blocking $t2
(lw, 1200, $t2, 15, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 16/22

Clock Cycle 14453:
 Current CPU Blocking $t2
(lw, 1200, $t2, 16, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 17/22

Clock Cycle 14454:
 Current CPU Blocking $t2
(lw, 1200, $t2, 17, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 18/22

Clock Cycle 14455:
 Current CPU Blocking $t2
(lw, 1200, $t2, 18, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 19/22

Clock Cycle 14456:
 Current CPU Blocking $t2
(lw, 1200, $t2, 19, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 20/22

Clock Cycle 14457:
 Current CPU Blocking $t2
(lw, 1200, $t2, 20, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 21/22

Clock Cycle 14458:
 Current CPU Blocking $t2
(lw, 1200, $t2, 21, 22, 1983, )(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Completed 22/22
$t2 = 0
Finished Instruction lw 1200 $t2 on Line 1983

Clock Cycle 14459:
 Current CPU Blocking $t2
(sw, 576, 1176, 0, 0, 1975, )(lw, 480, $t4, 0, 0, 1979, )
Started sw 576 1176 on Line 1975
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
DRAM Request(Write) Issued for sw 816 0 on Line 1985

Clock Cycle 14460:
 Current CPU Blocking 
(sw, 576, 1176, 1, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )
Completed 2/12
DRAM Request(Write) Issued for sw 2496 5368 on Line 1986

Clock Cycle 14461:
 Current CPU Blocking 
(sw, 576, 1176, 2, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 3/12
DRAM Request(Write) Issued for sw 584 3580 on Line 1987

Clock Cycle 14462:
 Current CPU Blocking 
(sw, 576, 1176, 3, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 4/12

Clock Cycle 14463:
 Current CPU Blocking $t4
(sw, 576, 1176, 4, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 5/12

Clock Cycle 14464:
 Current CPU Blocking $t4
(sw, 576, 1176, 5, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 6/12

Clock Cycle 14465:
 Current CPU Blocking $t4
(sw, 576, 1176, 6, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 7/12

Clock Cycle 14466:
 Current CPU Blocking $t4
(sw, 576, 1176, 7, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 8/12

Clock Cycle 14467:
 Current CPU Blocking $t4
(sw, 576, 1176, 8, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 9/12

Clock Cycle 14468:
 Current CPU Blocking $t4
(sw, 576, 1176, 9, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 10/12

Clock Cycle 14469:
 Current CPU Blocking $t4
(sw, 576, 1176, 10, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 11/12

Clock Cycle 14470:
 Current CPU Blocking $t4
(sw, 576, 1176, 11, 12, 1975, )(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 12/12
Finished Instruction sw 576 1176 on Line 1975

Clock Cycle 14471:
 Current CPU Blocking $t4
(lw, 480, $t4, 0, 0, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Started lw 480 $t4 on Line 1979
Completed 1/2

Clock Cycle 14472:
 Current CPU Blocking $t4
(lw, 480, $t4, 1, 2, 1979, )(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Completed 2/2
$t4 = 0
Finished Instruction lw 480 $t4 on Line 1979

Clock Cycle 14473:
 Current CPU Blocking $t4
(sw, 816, 0, 0, 0, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )
Started sw 816 0 on Line 1985
Completed 1/2
DRAM Request(Read) Issued for lw 2448 $t4 on Line 1988

Clock Cycle 14474:
 Current CPU Blocking 
(sw, 816, 0, 1, 2, 1985, )(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )(lw, 2448, $t4, 0, 0, 1988, )
Completed 2/2
Finished Instruction sw 816 0 on Line 1985
DRAM Request(Write) Issued for sw 1176 0 on Line 1989

Clock Cycle 14475:
 Current CPU Blocking 
(sw, 584, 3580, 0, 0, 1987, )(sw, 2496, 5368, 0, 0, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(sw, 1176, 0, 0, 0, 1989, )
Started sw 584 3580 on Line 1987
Completed 1/2
DRAM Request(Read) Issued for lw 2852 $t2 on Line 1990

Clock Cycle 14476:
 Current CPU Blocking 
(sw, 584, 3580, 1, 2, 1987, )(sw, 2496, 5368, 0, 0, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(sw, 1176, 0, 0, 0, 1989, )(lw, 2852, $t2, 0, 0, 1990, )
Completed 2/2
Finished Instruction sw 584 3580 on Line 1987
addi$t0,$t3,792
$t0 = 792

Clock Cycle 14477:
 Current CPU Blocking 
(sw, 2496, 5368, 0, 0, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Started sw 2496 5368 on Line 1986
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 14478:
 Current CPU Blocking $t4
(sw, 2496, 5368, 1, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 2/22

Clock Cycle 14479:
 Current CPU Blocking $t4
(sw, 2496, 5368, 2, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 3/22

Clock Cycle 14480:
 Current CPU Blocking $t4
(sw, 2496, 5368, 3, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 4/22

Clock Cycle 14481:
 Current CPU Blocking $t4
(sw, 2496, 5368, 4, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 5/22

Clock Cycle 14482:
 Current CPU Blocking $t4
(sw, 2496, 5368, 5, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 6/22

Clock Cycle 14483:
 Current CPU Blocking $t4
(sw, 2496, 5368, 6, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 7/22

Clock Cycle 14484:
 Current CPU Blocking $t4
(sw, 2496, 5368, 7, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 8/22

Clock Cycle 14485:
 Current CPU Blocking $t4
(sw, 2496, 5368, 8, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 9/22

Clock Cycle 14486:
 Current CPU Blocking $t4
(sw, 2496, 5368, 9, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 10/22
Memory at 576 = 1176
Memory at 584 = 3580

Clock Cycle 14487:
 Current CPU Blocking $t4
(sw, 2496, 5368, 10, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 11/22

Clock Cycle 14488:
 Current CPU Blocking $t4
(sw, 2496, 5368, 11, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 12/22

Clock Cycle 14489:
 Current CPU Blocking $t4
(sw, 2496, 5368, 12, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 13/22

Clock Cycle 14490:
 Current CPU Blocking $t4
(sw, 2496, 5368, 13, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 14/22

Clock Cycle 14491:
 Current CPU Blocking $t4
(sw, 2496, 5368, 14, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 15/22

Clock Cycle 14492:
 Current CPU Blocking $t4
(sw, 2496, 5368, 15, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 16/22

Clock Cycle 14493:
 Current CPU Blocking $t4
(sw, 2496, 5368, 16, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 17/22

Clock Cycle 14494:
 Current CPU Blocking $t4
(sw, 2496, 5368, 17, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 18/22

Clock Cycle 14495:
 Current CPU Blocking $t4
(sw, 2496, 5368, 18, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 19/22

Clock Cycle 14496:
 Current CPU Blocking $t4
(sw, 2496, 5368, 19, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 20/22

Clock Cycle 14497:
 Current CPU Blocking $t4
(sw, 2496, 5368, 20, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 21/22

Clock Cycle 14498:
 Current CPU Blocking $t4
(sw, 2496, 5368, 21, 22, 1986, )(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 22/22
Finished Instruction sw 2496 5368 on Line 1986

Clock Cycle 14499:
 Current CPU Blocking $t4
(lw, 2448, $t4, 0, 0, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Started lw 2448 $t4 on Line 1988
Completed 1/2

Clock Cycle 14500:
 Current CPU Blocking $t4
(lw, 2448, $t4, 1, 2, 1988, )(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Completed 2/2
$t4 = 0
Finished Instruction lw 2448 $t4 on Line 1988

Clock Cycle 14501:
 Current CPU Blocking $t4
(lw, 2852, $t2, 0, 0, 1990, )(sw, 1176, 0, 0, 0, 1989, )
Started lw 2852 $t2 on Line 1990
Completed 1/2
DRAM Request(Write) Issued for sw 20 0 on Line 1992

Clock Cycle 14502:
 Current CPU Blocking 
(lw, 2852, $t2, 1, 2, 1990, )(sw, 1176, 0, 0, 0, 1989, )(sw, 20, 0, 0, 0, 1992, )
Completed 2/2
$t2 = 2284
Finished Instruction lw 2852 $t2 on Line 1990
DRAM Request(Read) Issued for lw 1772 $t4 on Line 1993

Clock Cycle 14503:
 Current CPU Blocking 
(sw, 1176, 0, 0, 0, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )
Started sw 1176 0 on Line 1989
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
addi$t1,$t2,3396
$t1 = 5680

Clock Cycle 14504:
 Current CPU Blocking 
(sw, 1176, 0, 1, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )
Completed 2/22
DRAM Request(Write) Issued for sw 3108 5680 on Line 1995

Clock Cycle 14505:
 Current CPU Blocking 
(sw, 1176, 0, 2, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 3/22

Clock Cycle 14506:
 Current CPU Blocking $t4
(sw, 1176, 0, 3, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 4/22

Clock Cycle 14507:
 Current CPU Blocking $t4
(sw, 1176, 0, 4, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 5/22

Clock Cycle 14508:
 Current CPU Blocking $t4
(sw, 1176, 0, 5, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 6/22

Clock Cycle 14509:
 Current CPU Blocking $t4
(sw, 1176, 0, 6, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 7/22

Clock Cycle 14510:
 Current CPU Blocking $t4
(sw, 1176, 0, 7, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 8/22

Clock Cycle 14511:
 Current CPU Blocking $t4
(sw, 1176, 0, 8, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 9/22

Clock Cycle 14512:
 Current CPU Blocking $t4
(sw, 1176, 0, 9, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 10/22
Memory at 2496 = 5368

Clock Cycle 14513:
 Current CPU Blocking $t4
(sw, 1176, 0, 10, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 11/22

Clock Cycle 14514:
 Current CPU Blocking $t4
(sw, 1176, 0, 11, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 12/22

Clock Cycle 14515:
 Current CPU Blocking $t4
(sw, 1176, 0, 12, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 13/22

Clock Cycle 14516:
 Current CPU Blocking $t4
(sw, 1176, 0, 13, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 14/22

Clock Cycle 14517:
 Current CPU Blocking $t4
(sw, 1176, 0, 14, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 15/22

Clock Cycle 14518:
 Current CPU Blocking $t4
(sw, 1176, 0, 15, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 16/22

Clock Cycle 14519:
 Current CPU Blocking $t4
(sw, 1176, 0, 16, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 17/22

Clock Cycle 14520:
 Current CPU Blocking $t4
(sw, 1176, 0, 17, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 18/22

Clock Cycle 14521:
 Current CPU Blocking $t4
(sw, 1176, 0, 18, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 19/22

Clock Cycle 14522:
 Current CPU Blocking $t4
(sw, 1176, 0, 19, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 20/22

Clock Cycle 14523:
 Current CPU Blocking $t4
(sw, 1176, 0, 20, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 21/22

Clock Cycle 14524:
 Current CPU Blocking $t4
(sw, 1176, 0, 21, 22, 1989, )(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 22/22
Finished Instruction sw 1176 0 on Line 1989

Clock Cycle 14525:
 Current CPU Blocking $t4
(lw, 1772, $t4, 0, 0, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Started lw 1772 $t4 on Line 1993
Completed 1/2

Clock Cycle 14526:
 Current CPU Blocking $t4
(lw, 1772, $t4, 1, 2, 1993, )(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 2/2
$t4 = 0
Finished Instruction lw 1772 $t4 on Line 1993

Clock Cycle 14527:
 Current CPU Blocking $t4
(sw, 20, 0, 0, 0, 1992, )(sw, 3108, 5680, 0, 0, 1995, )
Started sw 20 0 on Line 1992
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
DRAM Request(Write) Issued for sw 928 0 on Line 1996

Clock Cycle 14528:
 Current CPU Blocking 
(sw, 20, 0, 1, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 2/22
addi$t1,$t4,3432
$t1 = 3432

Clock Cycle 14529:
 Current CPU Blocking 
(sw, 20, 0, 2, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 3/22
addi$t2,$t0,700
$t2 = 1492

Clock Cycle 14530:
 Current CPU Blocking 
(sw, 20, 0, 3, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 4/22
DRAM Request(Read) Issued for lw 648 $t2 on Line 1999

Clock Cycle 14531:
 Current CPU Blocking 
(sw, 20, 0, 4, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )
Completed 5/22
DRAM Request(Write) Issued for sw 3292 792 on Line 2000

Clock Cycle 14532:
 Current CPU Blocking 
(sw, 20, 0, 5, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 6/22

Clock Cycle 14533:
 Current CPU Blocking 
(sw, 20, 0, 6, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 7/22

Clock Cycle 14534:
 Current CPU Blocking 
(sw, 20, 0, 7, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 8/22

Clock Cycle 14535:
 Current CPU Blocking 
(sw, 20, 0, 8, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 9/22

Clock Cycle 14536:
 Current CPU Blocking 
(sw, 20, 0, 9, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 10/22

Clock Cycle 14537:
 Current CPU Blocking 
(sw, 20, 0, 10, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 11/22

Clock Cycle 14538:
 Current CPU Blocking 
(sw, 20, 0, 11, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 12/22

Clock Cycle 14539:
 Current CPU Blocking 
(sw, 20, 0, 12, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 13/22

Clock Cycle 14540:
 Current CPU Blocking 
(sw, 20, 0, 13, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 14/22

Clock Cycle 14541:
 Current CPU Blocking 
(sw, 20, 0, 14, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 15/22

Clock Cycle 14542:
 Current CPU Blocking 
(sw, 20, 0, 15, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 16/22

Clock Cycle 14543:
 Current CPU Blocking 
(sw, 20, 0, 16, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 17/22

Clock Cycle 14544:
 Current CPU Blocking 
(sw, 20, 0, 17, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 18/22

Clock Cycle 14545:
 Current CPU Blocking 
(sw, 20, 0, 18, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 19/22

Clock Cycle 14546:
 Current CPU Blocking 
(sw, 20, 0, 19, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 20/22

Clock Cycle 14547:
 Current CPU Blocking 
(sw, 20, 0, 20, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 21/22

Clock Cycle 14548:
 Current CPU Blocking 
(sw, 20, 0, 21, 22, 1992, )(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 22/22
Finished Instruction sw 20 0 on Line 1992

Clock Cycle 14549:
 Current CPU Blocking 
(sw, 928, 0, 0, 0, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Started sw 928 0 on Line 1996
Completed 1/2

Clock Cycle 14550:
 Current CPU Blocking 
(sw, 928, 0, 1, 2, 1996, )(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 2/2
Finished Instruction sw 928 0 on Line 1996

Clock Cycle 14551:
 Current CPU Blocking 
(lw, 648, $t2, 0, 0, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Started lw 648 $t2 on Line 1999
Completed 1/2

Clock Cycle 14552:
 Current CPU Blocking 
(lw, 648, $t2, 1, 2, 1999, )(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 2/2
$t2 = 1152
Finished Instruction lw 648 $t2 on Line 1999

Clock Cycle 14553:
 Current CPU Blocking 
(sw, 3108, 5680, 0, 0, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Started sw 3108 5680 on Line 1995
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 14554:
 Current CPU Blocking 
(sw, 3108, 5680, 1, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 2/22

Clock Cycle 14555:
 Current CPU Blocking 
(sw, 3108, 5680, 2, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 3/22

Clock Cycle 14556:
 Current CPU Blocking 
(sw, 3108, 5680, 3, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 4/22

Clock Cycle 14557:
 Current CPU Blocking 
(sw, 3108, 5680, 4, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 5/22

Clock Cycle 14558:
 Current CPU Blocking 
(sw, 3108, 5680, 5, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 6/22

Clock Cycle 14559:
 Current CPU Blocking 
(sw, 3108, 5680, 6, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 7/22

Clock Cycle 14560:
 Current CPU Blocking 
(sw, 3108, 5680, 7, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 8/22

Clock Cycle 14561:
 Current CPU Blocking 
(sw, 3108, 5680, 8, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 9/22

Clock Cycle 14562:
 Current CPU Blocking 
(sw, 3108, 5680, 9, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 10/22

Clock Cycle 14563:
 Current CPU Blocking 
(sw, 3108, 5680, 10, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 11/22

Clock Cycle 14564:
 Current CPU Blocking 
(sw, 3108, 5680, 11, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 12/22

Clock Cycle 14565:
 Current CPU Blocking 
(sw, 3108, 5680, 12, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 13/22

Clock Cycle 14566:
 Current CPU Blocking 
(sw, 3108, 5680, 13, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 14/22

Clock Cycle 14567:
 Current CPU Blocking 
(sw, 3108, 5680, 14, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 15/22

Clock Cycle 14568:
 Current CPU Blocking 
(sw, 3108, 5680, 15, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 16/22

Clock Cycle 14569:
 Current CPU Blocking 
(sw, 3108, 5680, 16, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 17/22

Clock Cycle 14570:
 Current CPU Blocking 
(sw, 3108, 5680, 17, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 18/22

Clock Cycle 14571:
 Current CPU Blocking 
(sw, 3108, 5680, 18, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 19/22

Clock Cycle 14572:
 Current CPU Blocking 
(sw, 3108, 5680, 19, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 20/22

Clock Cycle 14573:
 Current CPU Blocking 
(sw, 3108, 5680, 20, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 21/22

Clock Cycle 14574:
 Current CPU Blocking 
(sw, 3108, 5680, 21, 22, 1995, )(sw, 3292, 792, 0, 0, 2000, )
Completed 22/22
Finished Instruction sw 3108 5680 on Line 1995

Clock Cycle 14575:
 Current CPU Blocking 
(sw, 3292, 792, 0, 0, 2000, )
Started sw 3292 792 on Line 2000
Completed 1/2

Clock Cycle 14576:
 Current CPU Blocking 
(sw, 3292, 792, 1, 2, 2000, )
Completed 2/2
Finished Instruction sw 3292 792 on Line 2000
Total Number of cycles taken = 14576
Total Number of Row Buffer Updates = 1405

DRAM memory structure :
Memory at row 0 column 0 address 0 = 3424
Memory at row 0 column 1 address 4 = 3564
Memory at row 0 column 3 address 12 = 2688
Memory at row 0 column 6 address 24 = 3424
Memory at row 0 column 8 address 32 = 1964
Memory at row 0 column 10 address 40 = 5784
Memory at row 0 column 19 address 76 = 2620
Memory at row 0 column 20 address 80 = 340
Memory at row 0 column 27 address 108 = 3680
Memory at row 0 column 28 address 112 = 3564
Memory at row 0 column 29 address 116 = 2836
Memory at row 0 column 30 address 120 = 1424
Memory at row 0 column 31 address 124 = 4876
Memory at row 0 column 42 address 168 = 4720
Memory at row 0 column 54 address 216 = 3156
Memory at row 0 column 55 address 220 = 5424
Memory at row 0 column 64 address 256 = 3988
Memory at row 0 column 65 address 260 = 508
Memory at row 0 column 67 address 268 = 2364
Memory at row 0 column 71 address 284 = 5124
Memory at row 0 column 78 address 312 = 3424
Memory at row 0 column 79 address 316 = 6040
Memory at row 0 column 80 address 320 = 2680
Memory at row 0 column 84 address 336 = 4340
Memory at row 0 column 87 address 348 = 10184
Memory at row 0 column 88 address 352 = 2164
Memory at row 0 column 89 address 356 = 30744
Memory at row 0 column 90 address 360 = 1708
Memory at row 0 column 93 address 372 = 16900
Memory at row 0 column 98 address 392 = 11220
Memory at row 0 column 99 address 396 = 11116
Memory at row 0 column 101 address 404 = 12692
Memory at row 0 column 103 address 412 = 1268
Memory at row 0 column 106 address 424 = 16900
Memory at row 0 column 107 address 428 = 3804
Memory at row 0 column 109 address 436 = 7576
Memory at row 0 column 111 address 444 = 5292
Memory at row 0 column 114 address 456 = 5584
Memory at row 0 column 117 address 468 = 10272
Memory at row 0 column 118 address 472 = 3924
Memory at row 0 column 124 address 496 = 1208
Memory at row 0 column 125 address 500 = 4412
Memory at row 0 column 127 address 508 = 7888
Memory at row 0 column 129 address 516 = 5684
Memory at row 0 column 130 address 520 = 3096
Memory at row 0 column 132 address 528 = 3308
Memory at row 0 column 138 address 552 = 12288
Memory at row 0 column 143 address 572 = 420
Memory at row 0 column 144 address 576 = 1176
Memory at row 0 column 146 address 584 = 3580
Memory at row 0 column 148 address 592 = 10924
Memory at row 0 column 154 address 616 = 4876
Memory at row 0 column 155 address 620 = 7648
Memory at row 0 column 156 address 624 = 2688
Memory at row 0 column 160 address 640 = 4412
Memory at row 0 column 162 address 648 = 1152
Memory at row 0 column 163 address 652 = 3424
Memory at row 0 column 166 address 664 = 3988
Memory at row 0 column 169 address 676 = 2856
Memory at row 0 column 171 address 684 = 3872
Memory at row 0 column 176 address 704 = 776
Memory at row 0 column 180 address 720 = 3000
Memory at row 0 column 181 address 724 = 1780
Memory at row 0 column 183 address 732 = 12288
Memory at row 0 column 186 address 744 = 31760
Memory at row 0 column 187 address 748 = 476
Memory at row 0 column 189 address 756 = 6564
Memory at row 0 column 197 address 788 = 3424
Memory at row 0 column 199 address 796 = 5888
Memory at row 0 column 203 address 812 = 4720
Memory at row 0 column 205 address 820 = 16636
Memory at row 0 column 214 address 856 = 1780
Memory at row 0 column 216 address 864 = 2968
Memory at row 0 column 220 address 880 = 7888
Memory at row 0 column 224 address 896 = 9000
Memory at row 0 column 226 address 904 = 3260
Memory at row 0 column 229 address 916 = 31040
Memory at row 0 column 233 address 932 = 992
Memory at row 0 column 241 address 964 = 8828
Memory at row 0 column 243 address 972 = 3564
Memory at row 0 column 246 address 984 = 7544
Memory at row 0 column 253 address 1012 = 2808
Memory at row 0 column 254 address 1016 = 8656
Memory at row 1 column 12 address 1072 = 1176
Memory at row 1 column 14 address 1080 = 4412
Memory at row 1 column 15 address 1084 = 2392
Memory at row 1 column 16 address 1088 = 3988
Memory at row 1 column 18 address 1096 = 10904
Memory at row 1 column 21 address 1108 = 3424
Memory at row 1 column 22 address 1112 = 668
Memory at row 1 column 26 address 1128 = 3424
Memory at row 1 column 27 address 1132 = 3100
Memory at row 1 column 28 address 1136 = 7064
Memory at row 1 column 33 address 1156 = 16900
Memory at row 1 column 36 address 1168 = 288
Memory at row 1 column 41 address 1188 = 10184
Memory at row 1 column 55 address 1244 = 1708
Memory at row 1 column 56 address 1248 = 2480
Memory at row 1 column 61 address 1268 = 3196
Memory at row 1 column 65 address 1284 = 2572
Memory at row 1 column 66 address 1288 = 3800
Memory at row 1 column 69 address 1300 = 128
Memory at row 1 column 72 address 1312 = 1300
Memory at row 1 column 78 address 1336 = 476
Memory at row 1 column 80 address 1344 = 2544
Memory at row 1 column 88 address 1376 = 10952
Memory at row 1 column 89 address 1380 = 3564
Memory at row 1 column 95 address 1404 = 4716
Memory at row 1 column 100 address 1424 = 2392
Memory at row 1 column 103 address 1436 = 2856
Memory at row 1 column 104 address 1440 = 3256
Memory at row 1 column 113 address 1476 = 492
Memory at row 1 column 115 address 1484 = 26740
Memory at row 1 column 117 address 1492 = 1176
Memory at row 1 column 120 address 1504 = 372
Memory at row 1 column 123 address 1516 = 12692
Memory at row 1 column 127 address 1532 = 10904
Memory at row 1 column 134 address 1560 = 1900
Memory at row 1 column 136 address 1568 = 340
Memory at row 1 column 137 address 1572 = 1208
Memory at row 1 column 139 address 1580 = 4412
Memory at row 1 column 143 address 1596 = 2856
Memory at row 1 column 152 address 1632 = 3196
Memory at row 1 column 153 address 1636 = 2508
Memory at row 1 column 159 address 1660 = 3256
Memory at row 1 column 169 address 1700 = 10904
Memory at row 1 column 175 address 1724 = 2480
Memory at row 1 column 178 address 1736 = 2284
Memory at row 1 column 179 address 1740 = 12288
Memory at row 1 column 180 address 1744 = 1604
Memory at row 1 column 186 address 1768 = 2460
Memory at row 1 column 189 address 1780 = 3724
Memory at row 1 column 191 address 1788 = 1876
Memory at row 1 column 193 address 1796 = 2528
Memory at row 1 column 194 address 1800 = 8568
Memory at row 1 column 199 address 1820 = 1332
Memory at row 1 column 201 address 1828 = 492
Memory at row 1 column 202 address 1832 = 5424
Memory at row 1 column 212 address 1872 = 10888
Memory at row 1 column 214 address 1880 = 1968
Memory at row 1 column 217 address 1892 = 10184
Memory at row 1 column 218 address 1896 = 1172
Memory at row 1 column 221 address 1908 = 3564
Memory at row 1 column 222 address 1912 = 4976
Memory at row 1 column 223 address 1916 = 2384
Memory at row 1 column 224 address 1920 = 5372
Memory at row 1 column 226 address 1928 = 8656
Memory at row 1 column 230 address 1944 = 2284
Memory at row 1 column 238 address 1976 = 9440
Memory at row 1 column 253 address 2036 = 340
Memory at row 2 column 0 address 2048 = 6564
Memory at row 2 column 1 address 2052 = 3564
Memory at row 2 column 2 address 2056 = 2192
Memory at row 2 column 6 address 2072 = 7664
Memory at row 2 column 9 address 2084 = 9000
Memory at row 2 column 13 address 2100 = 340
Memory at row 2 column 17 address 2116 = 476
Memory at row 2 column 19 address 2124 = 3992
Memory at row 2 column 21 address 2132 = 26740
Memory at row 2 column 22 address 2136 = 35348
Memory at row 2 column 27 address 2156 = 6668
Memory at row 2 column 32 address 2176 = 3560
Memory at row 2 column 33 address 2180 = 2528
Memory at row 2 column 35 address 2188 = 340
Memory at row 2 column 39 address 2204 = 2480
Memory at row 2 column 41 address 2212 = 26740
Memory at row 2 column 50 address 2248 = 25892
Memory at row 2 column 52 address 2256 = 7184
Memory at row 2 column 53 address 2260 = 2836
Memory at row 2 column 55 address 2268 = 2436
Memory at row 2 column 61 address 2292 = 6668
Memory at row 2 column 65 address 2308 = 3908
Memory at row 2 column 80 address 2368 = 340
Memory at row 2 column 87 address 2396 = 8092
Memory at row 2 column 91 address 2412 = 992
Memory at row 2 column 95 address 2428 = 1708
Memory at row 2 column 98 address 2440 = 1332
Memory at row 2 column 99 address 2444 = 360
Memory at row 2 column 103 address 2460 = 672
Memory at row 2 column 109 address 2484 = 2752
Memory at row 2 column 111 address 2492 = 2932
Memory at row 2 column 112 address 2496 = 5368
Memory at row 2 column 115 address 2508 = 6544
Memory at row 2 column 119 address 2524 = 776
Memory at row 2 column 124 address 2544 = 3884
Memory at row 2 column 131 address 2572 = 6588
Memory at row 2 column 134 address 2584 = 3800
Memory at row 2 column 135 address 2588 = 1032
Memory at row 2 column 140 address 2608 = 2848
Memory at row 2 column 141 address 2612 = 1564
Memory at row 2 column 154 address 2664 = 4412
Memory at row 2 column 157 address 2676 = 3796
Memory at row 2 column 162 address 2696 = 836
Memory at row 2 column 167 address 2716 = 5924
Memory at row 2 column 169 address 2724 = 1964
Memory at row 2 column 173 address 2740 = 340
Memory at row 2 column 178 address 2760 = 3532
Memory at row 2 column 180 address 2768 = 3424
Memory at row 2 column 187 address 2796 = 5512
Memory at row 2 column 189 address 2804 = 2828
Memory at row 2 column 190 address 2808 = 476
Memory at row 2 column 194 address 2824 = 9568
Memory at row 2 column 195 address 2828 = 3100
Memory at row 2 column 200 address 2848 = 4412
Memory at row 2 column 201 address 2852 = 2284
Memory at row 2 column 202 address 2856 = 12288
Memory at row 2 column 207 address 2876 = 5844
Memory at row 2 column 208 address 2880 = 9048
Memory at row 2 column 209 address 2884 = 3324
Memory at row 2 column 210 address 2888 = 3144
Memory at row 2 column 211 address 2892 = 5888
Memory at row 2 column 215 address 2908 = 3008
Memory at row 2 column 217 address 2916 = 3284
Memory at row 2 column 223 address 2940 = 5260
Memory at row 2 column 228 address 2960 = 1636
Memory at row 2 column 230 address 2968 = 3564
Memory at row 2 column 231 address 2972 = 624
Memory at row 2 column 234 address 2984 = 5164
Memory at row 2 column 243 address 3020 = 932
Memory at row 2 column 254 address 3064 = 10272
Memory at row 3 column 4 address 3088 = 17504
Memory at row 3 column 11 address 3116 = 668
Memory at row 3 column 14 address 3128 = 10184
Memory at row 3 column 16 address 3136 = 5584
Memory at row 3 column 32 address 3200 = 7888
Memory at row 3 column 40 address 3232 = 3488
Memory at row 3 column 42 address 3240 = 2020
Memory at row 3 column 51 address 3276 = 968
Memory at row 3 column 53 address 3284 = 9940
Memory at row 3 column 57 address 3300 = 3908
Memory at row 3 column 65 address 3332 = 4448
Memory at row 3 column 70 address 3352 = 5124
Memory at row 3 column 78 address 3384 = 10888
Memory at row 3 column 80 address 3392 = 340
Memory at row 3 column 83 address 3404 = 5888
Memory at row 3 column 93 address 3444 = 4968
Memory at row 3 column 99 address 3468 = 1708
Memory at row 3 column 102 address 3480 = 6544
Memory at row 3 column 103 address 3484 = 5516
Memory at row 3 column 105 address 3492 = 508
Memory at row 3 column 117 address 3540 = 2164
Memory at row 3 column 126 address 3576 = 3712
Memory at row 3 column 135 address 3612 = 476
Memory at row 3 column 142 address 3640 = 5424
Memory at row 3 column 145 address 3652 = 128
Memory at row 3 column 147 address 3660 = 4876
Memory at row 3 column 151 address 3676 = 2076
Memory at row 3 column 152 address 3680 = 17504
Memory at row 3 column 154 address 3688 = 3804
Memory at row 3 column 156 address 3696 = 1908
Memory at row 3 column 157 address 3700 = 972
Memory at row 3 column 161 address 3716 = 2976
Memory at row 3 column 162 address 3720 = 3132
Memory at row 3 column 165 address 3732 = 5292
Memory at row 3 column 167 address 3740 = 1780
Memory at row 3 column 169 address 3748 = 992
Memory at row 3 column 172 address 3760 = 8820
Memory at row 3 column 177 address 3780 = 1780
Memory at row 3 column 181 address 3796 = 5684
Memory at row 3 column 183 address 3804 = 3100
Memory at row 3 column 185 address 3812 = 2932
Memory at row 3 column 201 address 3876 = 3488
Memory at row 3 column 205 address 3892 = 6544
Memory at row 3 column 210 address 3912 = 340
Memory at row 3 column 215 address 3932 = 3424
Memory at row 3 column 216 address 3936 = 1176
Memory at row 3 column 217 address 3940 = 2828
Memory at row 3 column 223 address 3964 = 3488
Memory at row 3 column 228 address 3984 = 1476
Memory at row 3 column 229 address 3988 = 3424
Memory at row 3 column 230 address 3992 = 1596

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 792
t1 = 3432
t2 = 1152
t3 = 0
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
