module Half_Adder_TB;
reg a,b;
wire s,c;
Half_Adder uut(a,b,s,c);
initial begin
a = 0; b = 0;
#10
b = 0; b = 1;
#10
a = 1; b = 0;
#10
b = 1; b = 1;
#10
$finish();
end
endmodule
