$date
2023-12-13T14:46+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module PC $end
 $var wire 32 ! io_out $end
 $var wire 1 " clock $end
 $var wire 32 # reg $end
 $var wire 32 $ io_in $end
 $var wire 1 % reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0%
0"
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 !
$end
#0
1%
#1
1"
#6
0%
0"
b00000000000000000000000000001010 $
#11
b00000000000000000000000000001010 !
1"
b00000000000000000000000000001010 #
#16
0"
b00000000000000000000000000011101 $
#21
b00000000000000000000000000011101 !
1"
b00000000000000000000000000011101 #
#26
0"
b00000000000000000000000001110101 $
#31
b00000000000000000000000001110101 !
1"
b00000000000000000000000001110101 #
#36
0"
b00000000000000000000000000000000 $
#41
b00000000000000000000000000000000 !
1"
b00000000000000000000000000000000 #
#46
0"
