<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1522543497">
  <File Type="OPT-HWDEF" Name="interface.hwdef"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="interface_incremental_reuse_pre_placed.rpt"/>
  <File Type="OPT-DRC" Name="interface_drc_opted.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="interface_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="interface_route_status.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="interface_postroute_physopt.dcp"/>
  <File Type="PWROPT-DCP" Name="interface_pwropt.dcp"/>
  <File Type="REPORTS-TCL" Name="interface_reports.tcl"/>
  <File Type="BITSTR-LTX" Name="interface.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="interface.sysdef"/>
  <File Type="BG-BGN" Name="interface.bgn"/>
  <File Type="PLACE-UTIL" Name="interface_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="interface_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="interface_control_sets_placed.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="interface_routed_error.dcp"/>
  <File Type="BG-DRC" Name="interface.drc"/>
  <File Type="ROUTE-DCP" Name="interface_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="interface_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="interface_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="interface_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="interface_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="interface_power_summary_routed.pb"/>
  <File Type="PHYSOPT-DCP" Name="interface_physopt.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="interface_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-PB" Name="interface_drc_routed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="interface_postplace_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="interface_power_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="interface_drc_routed.rpx"/>
  <File Type="PLACE-DCP" Name="interface_placed.dcp"/>
  <File Type="PA-TCL" Name="interface.tcl"/>
  <File Type="BITSTR-MSK" Name="interface.msk"/>
  <File Type="ROUTE-TIMING-PB" Name="interface_timing_summary_routed.pb"/>
  <File Type="PLACE-IO" Name="interface_io_placed.rpt"/>
  <File Type="BG-BIT" Name="interface.bit"/>
  <File Type="ROUTE-STATUS-PB" Name="interface_route_status.pb"/>
  <File Type="RDI-RDI" Name="interface.vdi"/>
  <File Type="BG-BIN" Name="interface.bin"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="interface_timing_summary_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="interface.rbt"/>
  <File Type="ROUTE-TIMING-RPX" Name="interface_timing_summary_routed.rpx"/>
  <File Type="BITSTR-NKY" Name="interface.nky"/>
  <File Type="BITSTR-BMM" Name="interface_bd.bmm"/>
  <File Type="ROUTE-CLK" Name="interface_clock_utilization_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="interface.mmi"/>
  <File Type="OPT-DCP" Name="interface_opt.dcp"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="interface_postroute_physopt_bb.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/PLL_phase/PLL_phase.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/10bitBuffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/10bitBuffer.vhd"/>
        <Attr Name="ImportTime" Val="1520189617"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/DDRblock.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/DDRblock.vhd"/>
        <Attr Name="ImportTime" Val="1520189617"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/DDRlatch.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/DDRshift.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/DDRshift.vhd"/>
        <Attr Name="ImportTime" Val="1520189617"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/DFF.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/DFF.vhd"/>
        <Attr Name="ImportTime" Val="1520189525"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/PLL_phase/hdl/PLL_phase_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/interface.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/byteBuffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/byteBuffer.vhd"/>
        <Attr Name="ImportTime" Val="1520102131"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/bit40shift.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../vhdl/bit40shift.vhd"/>
        <Attr Name="ImportTime" Val="1520102131"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/add.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/gap_counter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/match.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="interface"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/vivado-essentials/xillydemo.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../xillinux/xillinux-eval-zedboard-2.0c/vivado-essentials/xillydemo.xdc"/>
        <Attr Name="ImportTime" Val="1512834202"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="PLL_phase_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="PLL_phase_xlconcat_0_0"/>
</GenRun>
