
Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "C:/Documents and Settings/dfdfjf/Desktop/projetos_vhdl/r8_io_fpga/R8_uC.xst" -ofn "C:/Documents and Settings/dfdfjf/Desktop/projetos_vhdl/r8_io_fpga/R8_uC.syr"
Reading design: R8_uC.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\Util_package.vhd" into library work
Parsing package <Util_package>.
Parsing package body <Util_package>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\RegisterNbits.vhd" into library work
Parsing entity <RegisterNbits>.
Parsing architecture <behavioral> of entity <registernbits>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\Flipflop.vhd" into library work
Parsing entity <Flipflop>.
Parsing architecture <behavioral> of entity <flipflop>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\R8.vhd" into library work
Parsing entity <R8>.
Parsing architecture <behavioral> of entity <r8>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\Memory.vhd" into library work
Parsing entity <Memory>.
Parsing architecture <BlockRAM> of entity <memory>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\ClockManager.vhd" into library work
Parsing entity <ClockManager>.
Parsing architecture <xilinx> of entity <clockmanager>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\BidirectionalPort.vhd" into library work
Parsing entity <BidirectionalPort>.
Parsing architecture <Behavioral> of entity <bidirectionalport>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\AddressDecoder.vhd" into library work
Parsing entity <AddressDecoder>.
Parsing architecture <arch1> of entity <addressdecoder>.
Parsing VHDL file "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\R8_uC.vhd" into library work
Parsing entity <R8_uC>.
Parsing architecture <arch1> of entity <r8_uc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <R8_uC> (architecture <arch1>) with generics from library <work>.

Elaborating entity <ClockManager> (architecture <xilinx>) from library <work>.

Elaborating entity <R8> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <AddressDecoder> (architecture <arch1>) with generics from library <work>.

Elaborating entity <Memory> (architecture <BlockRAM>) with generics from library <work>.

Elaborating entity <BidirectionalPort> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Flipflop> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <RegisterNbits> (architecture <behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <R8_uC>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\R8_uC.vhd".
        DATA_WIDTH = 16
        ADDR_WIDTH = 16
        IMAGE = "teste_io_fpga_BRAM.txt"
INFO:Xst:3210 - "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\R8_uC.vhd" line 53: Output port <clk_out> of the instance <DCM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\R8_uC.vhd" line 53: Output port <clk_out_n> of the instance <DCM> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <R8_uC> synthesized.

Synthesizing Unit <ClockManager>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\ClockManager.vhd".
    Summary:
	no macro.
Unit <ClockManager> synthesized.

Synthesizing Unit <R8>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\R8.vhd".
        DATA_WIDTH = 16
        ADDR_WIDTH = 16
    Found 16-bit register for signal <pc>.
    Found 16-bit register for signal <ir>.
    Found 16-bit register for signal <rA>.
    Found 16-bit register for signal <rB>.
    Found 16-bit register for signal <rALU>.
    Found 16-bit register for signal <registerFile<0>>.
    Found 16-bit register for signal <registerFile<1>>.
    Found 16-bit register for signal <registerFile<2>>.
    Found 16-bit register for signal <registerFile<3>>.
    Found 16-bit register for signal <registerFile<4>>.
    Found 16-bit register for signal <registerFile<5>>.
    Found 16-bit register for signal <registerFile<6>>.
    Found 16-bit register for signal <registerFile<7>>.
    Found 16-bit register for signal <registerFile<8>>.
    Found 16-bit register for signal <registerFile<9>>.
    Found 16-bit register for signal <registerFile<10>>.
    Found 16-bit register for signal <registerFile<11>>.
    Found 16-bit register for signal <registerFile<12>>.
    Found 16-bit register for signal <registerFile<13>>.
    Found 16-bit register for signal <registerFile<14>>.
    Found 16-bit register for signal <registerFile<15>>.
    Found 4-bit register for signal <currentState>.
    Found 16-bit register for signal <sp>.
    Found 1-bit register for signal <carryFlag>.
    Found 1-bit register for signal <negativeFlag>.
    Found 1-bit register for signal <zeroFlag>.
    Found 1-bit register for signal <overflowFlag>.
    Found finite state machine <FSM_0> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 35                                             |
    | Inputs             | 11                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | sidle                                          |
    | Power Up State     | sidle                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <pc[15]_GND_14_o_add_1_OUT> created at line 110.
    Found 17-bit adder for signal <GND_14_o_GND_14_o_add_51_OUT> created at line 166.
    Found 17-bit adder for signal <GND_14_o_GND_14_o_add_54_OUT> created at line 205.
    Found 17-bit adder for signal <n0754> created at line 234.
    Found 17-bit adder for signal <GND_14_o_GND_14_o_add_59_OUT> created at line 234.
    Found 17-bit adder for signal <n0759> created at line 264.
    Found 17-bit adder for signal <GND_14_o_GND_14_o_add_64_OUT> created at line 264.
    Found 16-bit adder for signal <sp[15]_GND_14_o_add_95_OUT> created at line 465.
    Found 16-bit adder for signal <GND_14_o_opB[15]_add_101_OUT> created at line 490.
    Found 16-bit adder for signal <PWR_9_o_opB[15]_add_102_OUT> created at line 492.
    Found 16-bit adder for signal <opA[15]_opB[15]_add_105_OUT> created at line 499.
    Found 16-bit adder for signal <GND_14_o_opB[15]_add_107_OUT> created at line 506.
    Found 16-bit adder for signal <PWR_9_o_opB[15]_add_108_OUT> created at line 508.
    Found 16-bit subtractor for signal <GND_14_o_GND_14_o_sub_217_OUT<15:0>> created at line 558.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registerFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registerFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registerFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <ir[7]_registerFile[15][15]_wide_mux_32_OUT> created at line 146.
    Found 16-bit 16-to-1 multiplexer for signal <ir[3]_registerFile[15][15]_wide_mux_33_OUT> created at line 147.
    Found 16-bit 16-to-1 multiplexer for signal <ir[11]_registerFile[15][15]_wide_mux_437_OUT> created at line 726.
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 356 D-type flip-flop(s).
	inferred 130 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <R8> synthesized.

Synthesizing Unit <AddressDecoder>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\AddressDecoder.vhd".
        DATA_WIDTH = 16
WARNING:Xst:647 - Input <address<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <AddressDecoder> synthesized.

Synthesizing Unit <Memory>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\Memory.vhd".
        DATA_WIDTH = 16
        ADDR_WIDTH = 15
        IMAGE = "teste_io_fpga_BRAM.txt"
    Found 32768x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Memory> synthesized.

Synthesizing Unit <BidirectionalPort>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\BidirectionalPort.vhd".
        DATA_WIDTH = 16
        PORT_DATA_ADDR = "10"
        PORT_CONFIG_ADDR = "01"
        PORT_ENABLE_ADDR = "00"
    Found 1-bit tristate buffer for signal <data_o<15>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<14>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<13>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<12>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<11>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<10>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<9>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<8>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<7>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<6>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<5>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<4>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<3>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<2>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<1>> created at line 111
    Found 1-bit tristate buffer for signal <data_o<0>> created at line 111
    Found 1-bit tristate buffer for signal <triState_in<0>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<0>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<1>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<1>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<2>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<2>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<3>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<3>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<4>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<4>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<5>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<5>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<6>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<6>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<7>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<7>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<8>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<8>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<9>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<9>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<10>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<10>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<11>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<11>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<12>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<12>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<13>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<13>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<14>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<14>> created at line 44
    Found 1-bit tristate buffer for signal <triState_in<15>> created at line 43
    Found 1-bit tristate buffer for signal <triState_out<15>> created at line 44
    Summary:
	inferred  64 Multiplexer(s).
	inferred  48 Tristate(s).
Unit <BidirectionalPort> synthesized.

Synthesizing Unit <Flipflop>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\Flipflop.vhd".
        INIT_VALUE = '0'
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Flipflop> synthesized.

Synthesizing Unit <RegisterNbits>.
    Related source file is "C:\Documents and Settings\dfdfjf\Desktop\projetos_vhdl\r8_io_fpga\RegisterNbits.vhd".
        WIDTH = 16
        INIT_VALUE = 0
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <RegisterNbits> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x16-bit single-port RAM                          : 1
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 7
 16-bit subtractor                                     : 1
 17-bit adder                                          : 6
# Registers                                            : 46
 1-bit register                                        : 20
 16-bit register                                       : 26
# Multiplexers                                         : 196
 1-bit 2-to-1 multiplexer                              : 104
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 73
 5-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 48
 1-bit tristate buffer                                 : 48
# FSMs                                                 : 1
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Memory>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <en>            | high     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Memory> synthesized (advanced).

Synthesizing (advanced) Unit <R8>.
The following registers are absorbed into counter <sp>: 1 register on signal <sp>.
Unit <R8> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x16-bit single-port block RAM                    : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 7
 17-bit adder                                          : 2
 17-bit adder carry in                                 : 2
# Counters                                             : 1
 16-bit down counter                                   : 1
# Registers                                            : 404
 Flip-Flops                                            : 404
# Multiplexers                                         : 178
 1-bit 2-to-1 multiplexer                              : 88
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 71
 5-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <PROCESSOR/FSM_0> on signal <currentState[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 sidle  | 0000
 sfetch | 0001
 sreg   | 0010
 shalt  | 0011
 salu   | 0100
 srts   | 0101
 spop   | 0110
 sldsp  | 0111
 sld    | 1000
 sst    | 1001
 swbk   | 1010
 sjmp   | 1011
 ssbrt  | 1100
 spush  | 1101
--------------------
WARNING:Xst:2042 - Unit R8_uC: 32 internal tristates are replaced by logic (pull-up yes): PORT1/triState_in<0>, PORT1/triState_in<10>, PORT1/triState_in<11>, PORT1/triState_in<12>, PORT1/triState_in<13>, PORT1/triState_in<14>, PORT1/triState_in<15>, PORT1/triState_in<1>, PORT1/triState_in<2>, PORT1/triState_in<3>, PORT1/triState_in<4>, PORT1/triState_in<5>, PORT1/triState_in<6>, PORT1/triState_in<7>, PORT1/triState_in<8>, PORT1/triState_in<9>, dataP1_out<0>, dataP1_out<10>, dataP1_out<11>, dataP1
_out<12>, dataP1_out<13>, dataP1_out<14>, dataP1_out<15>, dataP1_out<1>, dataP1_out<2>, dataP1_out<3>, dataP1_out<4>, dataP1_out<5>, dataP1_out<6>, dataP1_out<7>, dataP1_out<8>, dataP1_out<9>.

Optimizing unit <RegisterNbits> ...

Optimizing unit <R8_uC> ...

Optimizing unit <R8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block R8_uC, actual ratio is 15.
FlipFlop PROCESSOR/ir_0 has been replicated 2 time(s)
FlipFlop PROCESSOR/ir_1 has been replicated 3 time(s)
FlipFlop PROCESSOR/ir_12 has been replicated 4 time(s)
FlipFlop PROCESSOR/ir_13 has been replicated 3 time(s)
FlipFlop PROCESSOR/ir_14 has been replicated 2 time(s)
FlipFlop PROCESSOR/ir_15 has been replicated 2 time(s)
FlipFlop PROCESSOR/ir_2 has been replicated 3 time(s)
FlipFlop PROCESSOR/ir_3 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 447
 Flip-Flops                                            : 447

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKDV           | 479   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.188ns (Maximum Frequency: 108.834MHz)
   Minimum input arrival time before clock: 8.008ns
   Maximum output required time after clock: 4.619ns
   Maximum combinational path delay: No path found

=========================================================================

Process "Synthesize - XST" completed successfully

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc constraints.ucf -p xc6slx16-csg324-3 "R8_uC.ngc" R8_uC.ngd

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -dd _ngo -nt timestamp -uc constraints.ucf -p xc6slx16-csg324-3 R8_uC.ngc
R8_uC.ngd

Reading NGO file "C:/Documents and
Settings/dfdfjf/Desktop/projetos_vhdl/r8_io_fpga/R8_uC.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "constraints.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "R8_uC.ngd" ...
Total REAL time to NGDBUILD completion:  4 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "R8_uC.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o R8_uC_map.ncd R8_uC.ngd R8_uC.pcf
Using target part "6slx16csg324-3".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:96870afd) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:96870afd) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:96870afd) REAL time: 6 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:628f9dc8) REAL time: 8 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:628f9dc8) REAL time: 8 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:628f9dc8) REAL time: 8 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:628f9dc8) REAL time: 8 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:628f9dc8) REAL time: 8 secs 

Phase 9.8  Global Placement
...............................................
....................................................................................................................
........................................
..............................
Phase 9.8  Global Placement (Checksum:9c96f8c5) REAL time: 14 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:9c96f8c5) REAL time: 14 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:2e3d1445) REAL time: 22 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:2e3d1445) REAL time: 22 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:bcd2309d) REAL time: 22 secs 

Total REAL time to Placer completion: 22 secs 
Total CPU  time to Placer completion: 22 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   451 out of  18,224    2%
    Number used as Flip Flops:                 447
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                        940 out of   9,112   10%
    Number used as logic:                      938 out of   9,112   10%
      Number using O6 output only:             845
      Number using O5 output only:              29
      Number using O5 and O6:                   64
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   359 out of   2,278   15%
  Number of MUXCYs used:                       192 out of   4,556    4%
  Number of LUT Flip Flop pairs used:        1,217
    Number with an unused Flip Flop:           767 out of   1,217   63%
    Number with an unused LUT:                 277 out of   1,217   22%
    Number of fully used LUT-FF pairs:         173 out of   1,217   14%
    Number of unique control sets:              43
    Number of slice register sites lost
      to control set restrictions:             137 out of  18,224    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        18 out of     232    7%
    Number of LOCed IOBs:                       18 out of      18  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                5.55

Peak Memory Usage:  240 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   23 secs 

Mapping completed.
See MAP report file "R8_uC_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off R8_uC_map.ncd R8_uC.ncd R8_uC.pcf



Constraints file: R8_uC.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "R8_uC" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                   451 out of  18,224    2%
    Number used as Flip Flops:                 447
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                        940 out of   9,112   10%
..............    Number used as logic:                      938 out of   9,112   10%
      Number using O6 output only:             845
      Number using O5 output only:              29
      Number using O5 and O6:                   64
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   359 out of   2,278   15%
  Number of MUXCYs used:                       192 out of   4,556    4%
  Number of LUT Flip Flop pairs used:        1,217
    Number with an unused Flip Flop:           767 out of   1,217   63%
    Number with an unused LUT:                 277 out of   1,217   22%
    Number of fully used LUT-FF pairs:         173 out of   1,217   14%
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        18 out of     232    7%
    Number of LOCed IOBs:                       18 out of      18  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of      32  100%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 4 secs 
Finished initial Timing Analysis.  REAL time: 4 secs 

Starting Router


Phase  1  : 6720 unrouted;      REAL time: 4 secs 

Phase  2  : 6360 unrouted;      REAL time: 4 secs 

Phase  3  : 2687 unrouted;      REAL time: 10 secs 

Phase  4  : 3426 unrouted; (Par is working to improve performance)     REAL time: 34 secs 

Updating file: R8_uC.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 42 secs 
Total REAL time to Router completion: 42 secs 
Total CPU time to Router completion: 42 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.
INFO:Par:459 - The Clock Report is not displayed in the non timing-driven mode.
Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net clk | SETUP       |         N/A|    19.184ns|     N/A|           0
  _div2                                     | HOLD        |     0.433ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 43 secs 

Peak Memory Usage:  255 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 2

Writing design to file R8_uC.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml R8_uC.twx R8_uC.ncd -o R8_uC.twr R8_uC.pcf -ucf constraints.ucf
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "R8_uC" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3

Analysis completed Thu Apr 27 00:53:27 2017
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 4 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully
