-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA_rom is 
    generic(
             DWIDTH     : integer := 17; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111111000000100", 1 => "00000000100001100", 
    2 => "00000111110110110", 3 => "00000010011011010", 
    4 => "11111001100001101", 5 => "11111110101010111", 
    6 => "00000101010101010", 7 => "00000000011111110", 
    8 => "11111111111100010", 9 => "10111010100011001", 
    10 => "00000000011010101", 11 => "00000100001111010", 
    12 => "00001011011000011", 13 => "11110010101110010", 
    14 => "11111111110110011", 15 => "11111110000000011", 
    16 => "00000011010010101", 17 => "00000001001010000", 
    18 => "11111110000001111", 19 => "11111111101001011", 
    20 => "11111001100010000", 21 => "11111111010100101", 
    22 => "11111110101000111", 23 => "11111110110100001", 
    24 => "00000111100101000", 25 => "00001001011000000", 
    26 => "11111100110011101", 27 => "01111110000000001", 
    28 => "11111111000100000", 29 => "00000001000100011", 
    30 => "00000010011001011", 31 => "00001000000100110", 
    32 => "11111010101011011", 33 => "11101111000010110", 
    34 => "11111110011110011", 35 => "00000000111001111", 
    36 => "00000010101111100", 37 => "00000001010101000", 
    38 => "00001001000101010", 39 => "11111111111110110", 
    40 => "00000011011110011", 41 => "11110101111100100", 
    42 => "11111000000110000", 43 => "11111111110111000", 
    44 => "00000110011110010", 45 => "00000000100100100", 
    46 => "11111101101001110", 47 => "00000110101010010", 
    48 => "11111111001100101", 49 => "00000001101101010", 
    50 => "00001101101010010", 51 => "00111101001001000", 
    52 => "11111111111110000", 53 => "00000110000100101", 
    54 => "11111110111111101", 55 => "00000000000010001", 
    56 => "00001010110101011", 57 => "00001011100001110", 
    58 => "11111100110111111", 59 => "11111111100010000", 
    60 => "11111100100011101", 61 => "11111111001010001", 
    62 => "11110111110001011", 63 => "00000000100010100", 
    64 => "00000011111100011", 65 => "11110010110011101", 
    66 => "00000000011111110", 67 => "11111100100100100", 
    68 => "11111110101001000", 69 => "11110111011110001", 
    70 => "11111111111000001", 71 => "00000000000010100", 
    72 => "00000001101101101", 73 => "00000100101111011", 
    74 => "00000000000110010", 75 => "11111101011010001", 
    76 => "11111110000110110", 77 => "11111111001000101", 
    78 => "00000000000001110", 79 => "11011111101011001", 
    80 => "00000000111101000", 81 => "00000000010000111", 
    82 => "11111111010001110", 83 => "11111101100010001", 
    84 => "11111111110100001", 85 => "11110001111010000", 
    86 => "11110001100111110", 87 => "00000011111100001", 
    88 => "00000100011100000", 89 => "11111110101001011", 
    90 => "11111110000101101", 91 => "00000001001101010", 
    92 => "11111101111111111", 93 => "11111110100001000", 
    94 => "00000111000011000", 95 => "11111110101001111", 
    96 => "11111111100001100", 97 => "11111101100000100", 
    98 => "11111111101111101", 99 => "11101111100100100", 
    100 => "11111000100010011", 101 => "11111110110110101", 
    102 => "11111111000111100", 103 => "00000110111110010", 
    104 => "00000010000001111", 105 => "11110111100001111", 
    106 => "11111110100101000", 107 => "11000010001001011", 
    108 => "00000011001100100", 109 => "11111000001010110", 
    110 => "11111111000101010", 111 => "00000000111010010", 
    112 => "00000000011011010", 113 => "11101110010111111", 
    114 => "11111111110110010", 115 => "00000000011000111", 
    116 => "11111111101100011", 117 => "11111111101000100", 
    118 => "11110001111101110", 119 => "00000000001111101", 
    120 => "11111100011100011", 121 => "11111111111011100", 
    122 => "00001100100000000", 123 => "00001000101110100", 
    124 => "11111111111101111", 125 => "11111111101010011", 
    126 => "11111111010111001", 127 => "11111110100110110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA is
    generic (
        DataWidth : INTEGER := 17;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA is
    component StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_ActpcA_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


