module right_shift_reg(
  input clk,
  input ld,
  output reg [2:0] q //q[0] is assigned pin no 3 ,q[1] = pin no 7, q[2] pin no 9
);

//(parameter N=3)
reg [2:0] din = 3'b101;

always@(posedge clk) begin
  if (ld==1) begin
    q <= din;
  end else begin
    q <= din >> 1;
  end
end

endmodule
