//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	baryKernel

.visible .entry baryKernel(
	.param .u64 baryKernel_param_0,
	.param .u64 baryKernel_param_1,
	.param .u64 baryKernel_param_2,
	.param .u64 baryKernel_param_3,
	.param .u64 baryKernel_param_4,
	.param .u64 baryKernel_param_5,
	.param .u64 baryKernel_param_6,
	.param .u64 baryKernel_param_7,
	.param .u64 baryKernel_param_8,
	.param .u64 baryKernel_param_9,
	.param .u64 baryKernel_param_10
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<64>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<45>;


	ld.param.u64 	%rd11, [baryKernel_param_0];
	ld.param.u64 	%rd12, [baryKernel_param_1];
	ld.param.u64 	%rd13, [baryKernel_param_2];
	ld.param.u64 	%rd14, [baryKernel_param_3];
	ld.param.u64 	%rd15, [baryKernel_param_4];
	ld.param.u64 	%rd16, [baryKernel_param_5];
	ld.param.u64 	%rd17, [baryKernel_param_6];
	ld.param.u64 	%rd18, [baryKernel_param_7];
	ld.param.u64 	%rd19, [baryKernel_param_8];
	ld.param.u64 	%rd20, [baryKernel_param_9];
	ld.param.u64 	%rd21, [baryKernel_param_10];
	cvta.to.global.u64 	%rd1, %rd21;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	mov.u32 	%r15, %ntid.y;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r2, %r15, %r16, %r17;
	cvta.to.global.u64 	%rd22, %rd20;
	ld.global.u32 	%r30, [%rd22];
	setp.ge.u32	%p1, %r1, %r30;
	@%p1 bra 	BB0_7;

	ld.global.u32 	%r29, [%rd1];
	setp.ge.u32	%p2, %r2, %r29;
	@%p2 bra 	BB0_7;

	cvt.rn.f32.s32	%f3, %r30;
	mov.f32 	%f4, 0f40000000;
	div.rn.f32 	%f5, %f4, %f3;
	cvt.rn.f32.s32	%f6, %r29;
	div.rn.f32 	%f7, %f4, %f6;
	cvt.rn.f32.s32	%f8, %r1;
	mul.f32 	%f9, %f7, 0f3F000000;
	fma.rn.f32 	%f10, %f8, %f5, %f9;
	add.f32 	%f11, %f10, 0fBF800000;
	cvt.rn.f32.s32	%f12, %r2;
	fma.rn.f32 	%f13, %f12, %f7, %f9;
	add.f32 	%f14, %f13, 0fBF800000;
	cvta.to.global.u64 	%rd23, %rd13;
	ld.global.v2.f32 	{%f15, %f16}, [%rd23];
	cvta.to.global.u64 	%rd24, %rd11;
	ld.global.v2.f32 	{%f19, %f20}, [%rd24];
	cvta.to.global.u64 	%rd25, %rd12;
	ld.global.v2.f32 	{%f23, %f24}, [%rd25];
	sub.f32 	%f27, %f19, %f15;
	sub.f32 	%f28, %f20, %f16;
	sub.f32 	%f29, %f23, %f15;
	sub.f32 	%f30, %f24, %f16;
	sub.f32 	%f31, %f11, %f15;
	sub.f32 	%f32, %f14, %f16;
	mul.f32 	%f33, %f28, %f28;
	fma.rn.f32 	%f34, %f27, %f27, %f33;
	mul.f32 	%f35, %f28, %f30;
	fma.rn.f32 	%f36, %f27, %f29, %f35;
	mul.f32 	%f37, %f30, %f30;
	fma.rn.f32 	%f38, %f29, %f29, %f37;
	mul.f32 	%f39, %f28, %f32;
	fma.rn.f32 	%f40, %f27, %f31, %f39;
	mul.f32 	%f41, %f32, %f30;
	fma.rn.f32 	%f42, %f29, %f31, %f41;
	mul.f32 	%f43, %f34, %f38;
	mul.f32 	%f44, %f36, %f36;
	sub.f32 	%f45, %f43, %f44;
	mul.f32 	%f46, %f38, %f40;
	mul.f32 	%f47, %f36, %f42;
	sub.f32 	%f48, %f46, %f47;
	div.rn.f32 	%f1, %f48, %f45;
	mul.f32 	%f49, %f34, %f42;
	mul.f32 	%f50, %f36, %f40;
	sub.f32 	%f51, %f49, %f50;
	div.rn.f32 	%f2, %f51, %f45;
	mov.f32 	%f52, 0f3F800000;
	sub.f32 	%f53, %f52, %f1;
	sub.f32 	%f54, %f53, %f2;
	setp.gt.f32	%p3, %f1, 0f00000000;
	setp.gt.f32	%p4, %f2, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	setp.gt.f32	%p6, %f54, 0f00000000;
	and.pred  	%p7, %p5, %p6;
	@%p7 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_4:
	cvta.to.global.u64 	%rd33, %rd14;
	ld.global.u32 	%r23, [%rd33];
	mov.u32 	%r31, 0;
	cvta.to.global.u64 	%rd42, %rd15;
	cvta.to.global.u64 	%rd43, %rd16;
	cvta.to.global.u64 	%rd44, %rd17;
	setp.lt.s32	%p8, %r23, 1;
	@%p8 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_8:
	ld.global.u32 	%r29, [%rd1];
	add.s64 	%rd44, %rd44, 4;
	add.s64 	%rd43, %rd43, 4;
	add.s64 	%rd42, %rd42, 4;

BB0_5:
	ld.global.f32 	%f55, [%rd42];
	ld.global.f32 	%f56, [%rd43];
	mul.f32 	%f57, %f2, %f56;
	fma.rn.f32 	%f58, %f1, %f55, %f57;
	ld.global.f32 	%f62, [%rd44];
	fma.rn.f32 	%f63, %f54, %f62, %f58;
	mad.lo.s32 	%r24, %r29, %r31, %r2;
	mad.lo.s32 	%r25, %r24, %r30, %r1;
	cvta.to.global.u64 	%rd34, %rd18;
	mul.wide.u32 	%rd35, %r25, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.global.f32 	[%rd36], %f63;
	ld.global.u32 	%r26, [%rd33];
	add.s32 	%r31, %r31, 1;
	setp.lt.s32	%p9, %r31, %r26;
	ld.global.u32 	%r30, [%rd22];
	@%p9 bra 	BB0_8;

BB0_6:
	mad.lo.s32 	%r27, %r30, %r2, %r1;
	cvta.to.global.u64 	%rd39, %rd19;
	mul.wide.u32 	%rd40, %r27, 4;
	add.s64 	%rd41, %rd39, %rd40;
	mov.u32 	%r28, 1;
	st.global.u32 	[%rd41], %r28;
	bra.uni 	BB0_7;

BB0_3:
	mad.lo.s32 	%r18, %r30, %r2, %r1;
	cvta.to.global.u64 	%rd26, %rd18;
	mul.wide.u32 	%rd27, %r18, 4;
	add.s64 	%rd28, %rd26, %rd27;
	mov.u32 	%r19, 0;
	st.global.u32 	[%rd28], %r19;
	ld.global.u32 	%r20, [%rd22];
	mad.lo.s32 	%r21, %r20, %r2, %r1;
	cvta.to.global.u64 	%rd30, %rd19;
	mul.wide.u32 	%rd31, %r21, 4;
	add.s64 	%rd32, %rd30, %rd31;
	st.global.u32 	[%rd32], %r19;

BB0_7:
	ret;
}


