<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module echoProgram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module uart_RX
INFO: [VRFC 10-311] analyzing module uart_TX
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yoons/vivado_project/20240517_UART/20240517_UART.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
>>>>>>> 31010376d39b32aadad9f9e19a18ab00f82e6334
INFO: [VRFC 10-311] analyzing module baudrate_generator
INFO: [VRFC 10-311] analyzing module baudrate_generator_startSignal
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-311] analyzing module Receiver
<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240517_UART/20240517_UART.srcs/sim_1/imports/new/tb_UART.v" into library xil_defaultlib
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yoons/vivado_project/20240517_UART/20240517_UART.srcs/sim_1/imports/new/tb_UART.v" into library xil_defaultlib
>>>>>>> 31010376d39b32aadad9f9e19a18ab00f82e6334
INFO: [VRFC 10-311] analyzing module tb_UART
