
---------- Begin Simulation Statistics ----------
final_tick                                37422854000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59043                       # Simulator instruction rate (inst/s)
host_mem_usage                                8811708                       # Number of bytes of host memory used
host_op_rate                                    93544                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   186.31                       # Real time elapsed on the host
host_tick_rate                              195320468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000006                       # Number of instructions simulated
sim_ops                                      17427916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036390                       # Number of seconds simulated
sim_ticks                                 36389521000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        720397                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          19633153                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         19923391                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000005                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15621649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.277901                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.277901                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            428422                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           472799                       # number of floating regfile writes
system.switch_cpus.idleCycles                   38164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       379323                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3875461                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.570150                       # Inst execution rate
system.switch_cpus.iew.exec_refs              8501028                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3748200                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3808354                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5261539                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           31                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        77166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4421682                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     47586955                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4752828                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       754241                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      41494972                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1538                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         31263                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         432282                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         32019                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1559                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       206513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       172810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          48966272                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              39039031                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.637219                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          31202247                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.536405                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               41311977                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         60153327                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        33271929                       # number of integer regfile writes
system.switch_cpus.ipc                       0.137402                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.137402                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       205272      0.49%      0.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      32897318     77.86%     78.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       266019      0.63%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     78.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        95481      0.23%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu         1401      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           16      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        33372      0.08%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4449826     10.53%     89.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3471512      8.22%     98.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       432832      1.02%     99.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       396160      0.94%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       42249216                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1094480                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      2066549                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       850665                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      2246866                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              514490                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012178                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          304741     59.23%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     59.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21808      4.24%     63.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         53840     10.46%     73.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        98474     19.14%     93.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        35626      6.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       41463954                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    155726663                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     38188366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     77306780                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           47573913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          42249216                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        13042                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     31965216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        39415                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        12917                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     26561823                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     72740878                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.580818                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.613626                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     62343682     85.71%     85.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1185417      1.63%     87.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1261892      1.73%     89.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2563084      3.52%     92.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1105092      1.52%     94.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       995693      1.37%     95.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2152208      2.96%     98.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       531798      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       602012      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     72740878                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.580513                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       473723                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       209692                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5261539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4421682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        16696042                       # number of misc regfile reads
system.switch_cpus.numCycles                 72779042                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       367245                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       734652                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            166                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      5049595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5049595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      5133470                       # number of overall hits
system.cpu.dcache.overall_hits::total         5133470                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       371087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         371087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       373476                       # number of overall misses
system.cpu.dcache.overall_misses::total        373476                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29458297497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29458297497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29458297497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29458297497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5420682                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5420682                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5506946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5506946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.068458                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.068458                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.067819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067819                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79383.803520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79383.803520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78876.012105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78876.012105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          604                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          445                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       364350                       # number of writebacks
system.cpu.dcache.writebacks::total            364350                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4960                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4960                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4960                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       366127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366127                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       366815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       366815                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29011876997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29011876997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29054135497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29054135497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.067543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067543                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.066610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.066610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79239.927667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79239.927667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79206.508722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79206.508722                       # average overall mshr miss latency
system.cpu.dcache.replacements                 366814                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4407837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4407837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    150027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    150027000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4417091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4417091                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16212.124487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16212.124487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4300                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     65786500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     65786500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15299.186047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15299.186047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       641758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         641758                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       361833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       361833                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29308270497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29308270497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.360538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.360538                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80999.440341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80999.440341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       361827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       361827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  28946090497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28946090497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.360532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.360532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79999.807911                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79999.807911                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        83875                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         83875                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2389                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2389                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        86264                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        86264                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.027694                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.027694                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          688                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          688                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     42258500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     42258500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.007976                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007976                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 61422.238372                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61422.238372                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.141163                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5677991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            367838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.436119                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   832.328620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   190.812543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.812821                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.186340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11380707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11380707                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3077291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3077291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3077291                       # number of overall hits
system.cpu.icache.overall_hits::total         3077291                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          746                       # number of overall misses
system.cpu.icache.overall_misses::total           746                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     52570500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52570500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     52570500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52570500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3078037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3078037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3078037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3078037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70469.839142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70469.839142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70469.839142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70469.839142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          431                       # number of writebacks
system.cpu.icache.writebacks::total               431                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          154                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          154                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          592                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          592                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          592                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          592                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41511500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41511500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41511500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70120.777027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70120.777027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70120.777027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70120.777027                       # average overall mshr miss latency
system.cpu.icache.replacements                    431                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3077291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3077291                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           746                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     52570500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52570500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3078037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3078037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70469.839142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70469.839142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          154                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          592                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41511500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41511500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70120.777027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70120.777027                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           808.835348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4329150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1375                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3148.472727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   732.739692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    76.095656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.715566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.074312                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.789878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          944                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6156666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6156666                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  36389521000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           92                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         5053                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5145                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           92                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         5053                       # number of overall hits
system.l2.overall_hits::total                    5145                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          500                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       361762                       # number of demand (read+write) misses
system.l2.demand_misses::total                 362262                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          500                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       361762                       # number of overall misses
system.l2.overall_misses::total                362262                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28316526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28356158000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39632000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28316526000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28356158000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       366815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               367407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       366815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              367407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.844595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985996                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.844595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985996                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        79264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78273.909366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78275.275905                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        79264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78273.909366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78275.275905                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              357513                       # number of writebacks
system.l2.writebacks::total                    357513                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       361762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            362262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       361762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           362262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  24698906000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24733538000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  24698906000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24733538000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.844595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985996                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.844595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985996                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68273.909366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68275.275905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68273.909366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68275.275905                       # average overall mshr miss latency
system.l2.replacements                         358301                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       364350                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           364350                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       364350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       364350                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              430                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          430                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   765                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       361062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              361062                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  28261425500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28261425500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       361827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            361827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78273.054212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78273.054212                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       361062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         361062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  24650805500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24650805500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68273.054212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68273.054212                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              500                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.844595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.844595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        79264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        79264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          500                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34632000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34632000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.844595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.844595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69264                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     55100500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     55100500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.140337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        78715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        78715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     48100500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     48100500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.140337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        68715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        68715                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4356.351605                       # Cycle average of tags in use
system.l2.tags.total_refs                      741558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.405157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       935.858280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2479.934404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    76.512136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   861.641628                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.114241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.302726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.105181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.531781                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7948                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          821                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2502                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6239449                       # Number of tag accesses
system.l2.tags.data_accesses                  6239449                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    357513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    361762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002048186500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1068197                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             336299                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      362262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357513                       # Number of write requests accepted
system.mem_ctrls.readBursts                    362262                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357513                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                362262                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  362012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        22340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.211638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.051409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.198853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22307     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      0.00%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             5      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.065862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22317     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23184768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22880832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    637.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    628.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   36381267500                       # Total gap between requests
system.mem_ctrls.avgGap                      50545.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        32000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     23152768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22879168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 879374.037377408706                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 636248221.019452214241                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 628729572.999875426292                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          500                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       361762                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       357513                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     14077250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   9767271250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 894828896000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     28154.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     26999.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2502926.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        32000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     23152768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23184768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        32000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32000                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22880832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22880832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          500                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       361762                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         362262                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       357513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        357513                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       879374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    636248221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        637127595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       879374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       879374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    628775300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       628775300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    628775300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       879374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    636248221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1265902896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               362262                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              357487                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22667                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        22335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        22366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        22335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        22338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        22349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        22328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        22346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        22398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        22328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        22358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        22341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        22331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        22340                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2988936000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1811310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9781348500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8250.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27000.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              313554                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             308826                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        97369                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   473.086259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   439.038247                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   116.155268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5144      5.28%      5.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1727      1.77%      7.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2430      2.50%      9.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5472      5.62%     15.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        82390     84.62%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           18      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           22      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           24      0.02%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          142      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        97369                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23184768                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22879168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              637.127595                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              628.729573                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       349024620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       185510985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1290833460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     932892300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2872212720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14137624500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2068202400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21836300985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   600.071130                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5262042000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1214980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29912499000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       346190040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       184004370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1295717220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     933189840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2872212720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14254877490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1969458720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21855650400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   600.602860                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5003354750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1214980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  30171186250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              622                       # Transaction distribution
system.membus.trans_dist::ReadExReq            361062                       # Transaction distribution
system.membus.trans_dist::ReadExResp           361062                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1200                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1082659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1082659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1082659                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46065600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     46065600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46065600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              362262                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2330616000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1911619500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5336203                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4684144                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       325722                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      4592697                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         4365194                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     95.046418                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           46591                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        30316                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        13434                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        16882                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1005                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     31523634                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          125                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       324896                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     68571641                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.227815                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.053713                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     63580099     92.72%     92.72% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1717720      2.51%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      1093369      1.59%     96.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       749393      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       332296      0.48%     98.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       127951      0.19%     98.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       103924      0.15%     98.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        58583      0.09%     98.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       808306      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     68571641                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000005                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15621649                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             2595426                       # Number of memory references committed
system.switch_cpus.commit.loads               1593724                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  24                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1415906                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              83836                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15601966                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          9655                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        19201      0.12%      0.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     12750917     81.62%     81.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       255685      1.64%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            7      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          164      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           38      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           16      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc          195      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1552130      9.94%     93.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       959936      6.14%     99.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        41594      0.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        41766      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15621649                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       808306                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2732432                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      60871892                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           7905296                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        798971                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         432282                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      3924219                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           959                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       51919530                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2556                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4756265                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             3750161                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  1057                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses               2052626                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      3319314                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               35134683                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5336203                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      4425219                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              68987334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          866446                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          128                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          836                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3078037                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        106364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     72740878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.792835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.221447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         61785558     84.94%     84.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2833751      3.90%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           352260      0.48%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           670732      0.92%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           491765      0.68%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           614472      0.84%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           262391      0.36%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           332313      0.46%     92.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          5397636      7.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     72740878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.073321                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.482758                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             3078182                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   185                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              251849                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3667809                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         5334                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1559                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        3419977                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  37422854000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         432282                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3196547                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        59737062                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           8226352                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1148630                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       50151164                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        270534                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         378677                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            927                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         482837                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     66129119                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           121336686                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         77109578                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            789712                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21895928                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         44233034                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1837319                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                113528811                       # The number of ROB reads
system.switch_cpus.rob.writes                98470815                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000005                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15621649                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              5580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           361827                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          361827                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           592                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4988                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1615                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1100444                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1102059                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46794560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46860032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          358301                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22880832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           725708                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000237                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015393                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 725536     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    172      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             725708                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  37422854000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          732107000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            888499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         550222500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
