$date
	Wed Sep 12 19:33:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladdertest $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module myadder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1"
1$
1#
#10
1%
0$
#15
1!
1$
#20
