

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_52_4'
================================================================
* Date:           Mon May  5 13:02:24 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.127 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_4  |       34|       34|         4|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bank = alloca i32 1"   --->   Operation 7 'alloca' 'bank' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cur_id_V_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %cur_id_V_5"   --->   Operation 8 'read' 'cur_id_V_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %bank"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body31"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bank_1 = load i6 %bank" [spiking_binam_hls.cpp:56]   --->   Operation 11 'load' 'bank_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_eq  i6 %bank_1, i6 32" [spiking_binam_hls.cpp:52]   --->   Operation 12 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%add_ln52 = add i6 %bank_1, i6 1" [spiking_binam_hls.cpp:52]   --->   Operation 14 'add' 'add_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body31.split, void %if.end52.loopexit.exitStub" [spiking_binam_hls.cpp:52]   --->   Operation 15 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i6 %bank_1" [spiking_binam_hls.cpp:56]   --->   Operation 16 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln56 = shl i6 %bank_1, i6 1" [spiking_binam_hls.cpp:56]   --->   Operation 17 'shl' 'shl_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i5.i1, i8 %cur_id_V_5_read, i5 %trunc_ln56, i1 0" [spiking_binam_hls.cpp:56]   --->   Operation 18 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i14 %tmp_4" [spiking_binam_hls.cpp:56]   --->   Operation 19 'zext' 'zext_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_0_addr = getelementptr i1 %p_ZL14storage_matrix_0, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 20 'getelementptr' 'p_ZL14storage_matrix_0_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_1_addr = getelementptr i1 %p_ZL14storage_matrix_1, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 21 'getelementptr' 'p_ZL14storage_matrix_1_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_2_addr = getelementptr i1 %p_ZL14storage_matrix_2, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 22 'getelementptr' 'p_ZL14storage_matrix_2_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_3_addr = getelementptr i1 %p_ZL14storage_matrix_3, i64 0, i64 %zext_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 23 'getelementptr' 'p_ZL14storage_matrix_3_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load = load i14 %p_ZL14storage_matrix_0_addr" [spiking_binam_hls.cpp:56]   --->   Operation 24 'load' 'p_ZL14storage_matrix_0_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load = load i14 %p_ZL14storage_matrix_1_addr" [spiking_binam_hls.cpp:56]   --->   Operation 25 'load' 'p_ZL14storage_matrix_1_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load = load i14 %p_ZL14storage_matrix_2_addr" [spiking_binam_hls.cpp:56]   --->   Operation 26 'load' 'p_ZL14storage_matrix_2_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load = load i14 %p_ZL14storage_matrix_3_addr" [spiking_binam_hls.cpp:56]   --->   Operation 27 'load' 'p_ZL14storage_matrix_3_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln56 = or i6 %shl_ln56, i6 1" [spiking_binam_hls.cpp:56]   --->   Operation 28 'or' 'or_ln56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %cur_id_V_5_read, i6 %or_ln56" [spiking_binam_hls.cpp:56]   --->   Operation 29 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i14 %tmp_6" [spiking_binam_hls.cpp:56]   --->   Operation 30 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_0_addr_1 = getelementptr i1 %p_ZL14storage_matrix_0, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 31 'getelementptr' 'p_ZL14storage_matrix_0_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_1_addr_1 = getelementptr i1 %p_ZL14storage_matrix_1, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 32 'getelementptr' 'p_ZL14storage_matrix_1_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_2_addr_1 = getelementptr i1 %p_ZL14storage_matrix_2, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 33 'getelementptr' 'p_ZL14storage_matrix_2_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL14storage_matrix_3_addr_1 = getelementptr i1 %p_ZL14storage_matrix_3, i64 0, i64 %zext_ln56_1" [spiking_binam_hls.cpp:56]   --->   Operation 34 'getelementptr' 'p_ZL14storage_matrix_3_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load_1 = load i14 %p_ZL14storage_matrix_0_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 35 'load' 'p_ZL14storage_matrix_0_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load_1 = load i14 %p_ZL14storage_matrix_1_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 36 'load' 'p_ZL14storage_matrix_1_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load_1 = load i14 %p_ZL14storage_matrix_2_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 37 'load' 'p_ZL14storage_matrix_2_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load_1 = load i14 %p_ZL14storage_matrix_3_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 38 'load' 'p_ZL14storage_matrix_3_load_1' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln52 = store i6 %add_ln52, i6 %bank" [spiking_binam_hls.cpp:52]   --->   Operation 39 'store' 'store_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body31" [spiking_binam_hls.cpp:52]   --->   Operation 40 'br' 'br_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i6 %bank_1" [spiking_binam_hls.cpp:52]   --->   Operation 41 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [spiking_binam_hls.cpp:53]   --->   Operation 42 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [spiking_binam_hls.cpp:52]   --->   Operation 43 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load = load i14 %p_ZL14storage_matrix_0_addr" [spiking_binam_hls.cpp:56]   --->   Operation 44 'load' 'p_ZL14storage_matrix_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_0_load, void %for.inc46, void %land.lhs.true" [spiking_binam_hls.cpp:56]   --->   Operation 45 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i64 0, i64 %zext_ln52"   --->   Operation 46 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"   --->   Operation 47 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load = load i14 %p_ZL14storage_matrix_1_addr" [spiking_binam_hls.cpp:56]   --->   Operation 48 'load' 'p_ZL14storage_matrix_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_1_load, void %for.inc46.1, void %land.lhs.true.1" [spiking_binam_hls.cpp:56]   --->   Operation 49 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i64 0, i64 %zext_ln52"   --->   Operation 50 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"   --->   Operation 51 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load = load i14 %p_ZL14storage_matrix_2_addr" [spiking_binam_hls.cpp:56]   --->   Operation 52 'load' 'p_ZL14storage_matrix_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_2_load, void %for.inc46.2, void %land.lhs.true.2" [spiking_binam_hls.cpp:56]   --->   Operation 53 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i64 0, i64 %zext_ln52"   --->   Operation 54 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"   --->   Operation 55 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load = load i14 %p_ZL14storage_matrix_3_addr" [spiking_binam_hls.cpp:56]   --->   Operation 56 'load' 'p_ZL14storage_matrix_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_3_load, void %for.inc46.3, void %land.lhs.true.3" [spiking_binam_hls.cpp:56]   --->   Operation 57 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i64 0, i64 %zext_ln52"   --->   Operation 58 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"   --->   Operation 59 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_0_load_1 = load i14 %p_ZL14storage_matrix_0_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 60 'load' 'p_ZL14storage_matrix_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_0_load_1, void %for.inc46.4, void %land.lhs.true.4" [spiking_binam_hls.cpp:56]   --->   Operation 61 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i64 0, i64 %zext_ln52"   --->   Operation 62 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"   --->   Operation 63 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_1_load_1 = load i14 %p_ZL14storage_matrix_1_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 64 'load' 'p_ZL14storage_matrix_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_1_load_1, void %for.inc46.5, void %land.lhs.true.5" [spiking_binam_hls.cpp:56]   --->   Operation 65 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i64 0, i64 %zext_ln52"   --->   Operation 66 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"   --->   Operation 67 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_2_load_1 = load i14 %p_ZL14storage_matrix_2_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 68 'load' 'p_ZL14storage_matrix_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_2_load_1, void %for.inc46.6, void %land.lhs.true.6" [spiking_binam_hls.cpp:56]   --->   Operation 69 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i64 0, i64 %zext_ln52"   --->   Operation 70 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"   --->   Operation 71 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%p_ZL14storage_matrix_3_load_1 = load i14 %p_ZL14storage_matrix_3_addr_1" [spiking_binam_hls.cpp:56]   --->   Operation 72 'load' 'p_ZL14storage_matrix_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 16384> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %p_ZL14storage_matrix_3_load_1, void %for.inc46.7, void %land.lhs.true.7" [spiking_binam_hls.cpp:56]   --->   Operation 73 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i64 0, i64 %zext_ln52"   --->   Operation 74 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"   --->   Operation 75 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 1.26>
ST_3 : Operation 76 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr"   --->   Operation 76 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 77 [1/1] (0.58ns)   --->   "%icmp_ln1019 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load, i3 0"   --->   Operation 77 'icmp' 'icmp_ln1019' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019, void %for.inc46, void %if.then41" [spiking_binam_hls.cpp:56]   --->   Operation 78 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_0_load)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i64 0, i64 %zext_ln52"   --->   Operation 79 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 80 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 81 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr"   --->   Operation 81 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 82 [1/1] (0.58ns)   --->   "%icmp_ln1019_1 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load, i3 0"   --->   Operation 82 'icmp' 'icmp_ln1019_1' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_1, void %for.inc46.1, void %if.then41.1" [spiking_binam_hls.cpp:56]   --->   Operation 83 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_1_load)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i64 0, i64 %zext_ln52"   --->   Operation 84 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 85 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 86 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr"   --->   Operation 86 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln1019_2 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load, i3 0"   --->   Operation 87 'icmp' 'icmp_ln1019_2' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_2, void %for.inc46.2, void %if.then41.2" [spiking_binam_hls.cpp:56]   --->   Operation 88 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_2_load)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i64 0, i64 %zext_ln52"   --->   Operation 89 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 90 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 91 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr"   --->   Operation 91 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 92 [1/1] (0.58ns)   --->   "%icmp_ln1019_3 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load, i3 0"   --->   Operation 92 'icmp' 'icmp_ln1019_3' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_3, void %for.inc46.3, void %if.then41.3" [spiking_binam_hls.cpp:56]   --->   Operation 93 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_3_load)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i64 0, i64 %zext_ln52"   --->   Operation 94 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 95 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr"   --->   Operation 96 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 97 [1/1] (0.58ns)   --->   "%icmp_ln1019_4 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load, i3 0"   --->   Operation 97 'icmp' 'icmp_ln1019_4' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_4, void %for.inc46.4, void %if.then41.4" [spiking_binam_hls.cpp:56]   --->   Operation 98 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_0_load_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i64 0, i64 %zext_ln52"   --->   Operation 99 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 100 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 101 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr"   --->   Operation 101 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.58ns)   --->   "%icmp_ln1019_5 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load, i3 0"   --->   Operation 102 'icmp' 'icmp_ln1019_5' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_5, void %for.inc46.5, void %if.then41.5" [spiking_binam_hls.cpp:56]   --->   Operation 103 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_1_load_1)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i64 0, i64 %zext_ln52"   --->   Operation 104 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 105 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 106 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr"   --->   Operation 106 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 107 [1/1] (0.58ns)   --->   "%icmp_ln1019_6 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load, i3 0"   --->   Operation 107 'icmp' 'icmp_ln1019_6' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_6, void %for.inc46.6, void %if.then41.6" [spiking_binam_hls.cpp:56]   --->   Operation 108 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_2_load_1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i64 0, i64 %zext_ln52"   --->   Operation 109 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 110 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 111 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr"   --->   Operation 111 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_3 : Operation 112 [1/1] (0.58ns)   --->   "%icmp_ln1019_7 = icmp_eq  i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load, i3 0"   --->   Operation 112 'icmp' 'icmp_ln1019_7' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln1019_7, void %for.inc46.7, void %if.then41.7" [spiking_binam_hls.cpp:56]   --->   Operation 113 'br' 'br_ln56' <Predicate = (p_ZL14storage_matrix_3_load_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i64 0, i64 %zext_ln52"   --->   Operation 114 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 115 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 148 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 116 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 116 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 117 [1/1] (0.77ns)   --->   "%add_ln840 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load, i7 13"   --->   Operation 117 'add' 'add_ln840' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr"   --->   Operation 118 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46" [spiking_binam_hls.cpp:58]   --->   Operation 119 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_0_load & icmp_ln1019)> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 120 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 121 [1/1] (0.77ns)   --->   "%add_ln840_1 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load, i7 13"   --->   Operation 121 'add' 'add_ln840_1' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_1, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr"   --->   Operation 122 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.1" [spiking_binam_hls.cpp:58]   --->   Operation 123 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_1_load & icmp_ln1019_1)> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 124 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 125 [1/1] (0.77ns)   --->   "%add_ln840_2 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load, i7 13"   --->   Operation 125 'add' 'add_ln840_2' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_2, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr"   --->   Operation 126 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.2" [spiking_binam_hls.cpp:58]   --->   Operation 127 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_2_load & icmp_ln1019_2)> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 128 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 129 [1/1] (0.77ns)   --->   "%add_ln840_3 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load, i7 13"   --->   Operation 129 'add' 'add_ln840_3' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_3, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr"   --->   Operation 130 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.3" [spiking_binam_hls.cpp:58]   --->   Operation 131 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_3_load & icmp_ln1019_3)> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 132 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 133 [1/1] (0.77ns)   --->   "%add_ln840_4 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load, i7 13"   --->   Operation 133 'add' 'add_ln840_4' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_4, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr"   --->   Operation 134 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.4" [spiking_binam_hls.cpp:58]   --->   Operation 135 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_0_load_1 & icmp_ln1019_4)> <Delay = 0.00>
ST_4 : Operation 136 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 136 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 137 [1/1] (0.77ns)   --->   "%add_ln840_5 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load, i7 13"   --->   Operation 137 'add' 'add_ln840_5' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_5, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr"   --->   Operation 138 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.5" [spiking_binam_hls.cpp:58]   --->   Operation 139 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_1_load_1 & icmp_ln1019_5)> <Delay = 0.00>
ST_4 : Operation 140 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 140 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 141 [1/1] (0.77ns)   --->   "%add_ln840_6 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load, i7 13"   --->   Operation 141 'add' 'add_ln840_6' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_6, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr"   --->   Operation 142 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.6" [spiking_binam_hls.cpp:58]   --->   Operation 143 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_2_load_1 & icmp_ln1019_6)> <Delay = 0.00>
ST_4 : Operation 144 [1/2] (0.67ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load = load i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 144 'load' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 145 [1/1] (0.77ns)   --->   "%add_ln840_7 = add i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load, i7 13"   --->   Operation 145 'add' 'add_ln840_7' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.67ns)   --->   "%store_ln840 = store i7 %add_ln840_7, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr"   --->   Operation 146 'store' 'store_ln840' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc46.7" [spiking_binam_hls.cpp:58]   --->   Operation 147 'br' 'br_ln58' <Predicate = (p_ZL14storage_matrix_3_load_1 & icmp_ln1019_7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cur_id_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZL14storage_matrix_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZL14storage_matrix_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZL14storage_matrix_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_ZL14storage_matrix_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bank                                                              (alloca           ) [ 01000]
cur_id_V_5_read                                                   (read             ) [ 00000]
store_ln0                                                         (store            ) [ 00000]
br_ln0                                                            (br               ) [ 00000]
bank_1                                                            (load             ) [ 01100]
icmp_ln52                                                         (icmp             ) [ 01110]
empty                                                             (speclooptripcount) [ 00000]
add_ln52                                                          (add              ) [ 00000]
br_ln52                                                           (br               ) [ 00000]
trunc_ln56                                                        (trunc            ) [ 00000]
shl_ln56                                                          (shl              ) [ 00000]
tmp_4                                                             (bitconcatenate   ) [ 00000]
zext_ln56                                                         (zext             ) [ 00000]
p_ZL14storage_matrix_0_addr                                       (getelementptr    ) [ 01100]
p_ZL14storage_matrix_1_addr                                       (getelementptr    ) [ 01100]
p_ZL14storage_matrix_2_addr                                       (getelementptr    ) [ 01100]
p_ZL14storage_matrix_3_addr                                       (getelementptr    ) [ 01100]
or_ln56                                                           (or               ) [ 00000]
tmp_6                                                             (bitconcatenate   ) [ 00000]
zext_ln56_1                                                       (zext             ) [ 00000]
p_ZL14storage_matrix_0_addr_1                                     (getelementptr    ) [ 01100]
p_ZL14storage_matrix_1_addr_1                                     (getelementptr    ) [ 01100]
p_ZL14storage_matrix_2_addr_1                                     (getelementptr    ) [ 01100]
p_ZL14storage_matrix_3_addr_1                                     (getelementptr    ) [ 01100]
store_ln52                                                        (store            ) [ 00000]
br_ln52                                                           (br               ) [ 00000]
zext_ln52                                                         (zext             ) [ 01010]
specpipeline_ln53                                                 (specpipeline     ) [ 00000]
specloopname_ln52                                                 (specloopname     ) [ 00000]
p_ZL14storage_matrix_0_load                                       (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr    (getelementptr    ) [ 01010]
p_ZL14storage_matrix_1_load                                       (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr  (getelementptr    ) [ 01010]
p_ZL14storage_matrix_2_load                                       (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr  (getelementptr    ) [ 01010]
p_ZL14storage_matrix_3_load                                       (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr (getelementptr    ) [ 01010]
p_ZL14storage_matrix_0_load_1                                     (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr (getelementptr    ) [ 01010]
p_ZL14storage_matrix_1_load_1                                     (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr (getelementptr    ) [ 01010]
p_ZL14storage_matrix_2_load_1                                     (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr (getelementptr    ) [ 01010]
p_ZL14storage_matrix_3_load_1                                     (load             ) [ 01111]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr (getelementptr    ) [ 01010]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load    (load             ) [ 00000]
icmp_ln1019                                                       (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr            (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load  (load             ) [ 00000]
icmp_ln1019_1                                                     (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr          (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load  (load             ) [ 00000]
icmp_ln1019_2                                                     (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr          (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load (load             ) [ 00000]
icmp_ln1019_3                                                     (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr          (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load (load             ) [ 00000]
icmp_ln1019_4                                                     (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr          (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load (load             ) [ 00000]
icmp_ln1019_5                                                     (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr          (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load (load             ) [ 00000]
icmp_ln1019_6                                                     (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr          (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load (load             ) [ 00000]
icmp_ln1019_7                                                     (icmp             ) [ 01011]
br_ln56                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr          (getelementptr    ) [ 01001]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load            (load             ) [ 00000]
add_ln840                                                         (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load          (load             ) [ 00000]
add_ln840_1                                                       (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load          (load             ) [ 00000]
add_ln840_2                                                       (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load          (load             ) [ 00000]
add_ln840_3                                                       (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load          (load             ) [ 00000]
add_ln840_4                                                       (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load          (load             ) [ 00000]
add_ln840_5                                                       (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load          (load             ) [ 00000]
add_ln840_6                                                       (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load          (load             ) [ 00000]
add_ln840_7                                                       (add              ) [ 00000]
store_ln840                                                       (store            ) [ 00000]
br_ln58                                                           (br               ) [ 00000]
ret_ln0                                                           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cur_id_V_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cur_id_V_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZL14storage_matrix_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZL14storage_matrix_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZL14storage_matrix_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZL14storage_matrix_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL14storage_matrix_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="bank_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bank/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="cur_id_V_5_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cur_id_V_5_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_ZL14storage_matrix_0_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="14" slack="0"/>
<pin id="92" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_0_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_ZL14storage_matrix_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="14" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_ZL14storage_matrix_2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="14" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_2_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_ZL14storage_matrix_3_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="14" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_3_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="121" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="122" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="123" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="1" slack="1"/>
<pin id="124" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL14storage_matrix_0_load/1 p_ZL14storage_matrix_0_load_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="1" slack="1"/>
<pin id="134" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL14storage_matrix_1_load/1 p_ZL14storage_matrix_1_load_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="142" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="1" slack="1"/>
<pin id="144" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL14storage_matrix_2_load/1 p_ZL14storage_matrix_2_load_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="1" slack="1"/>
<pin id="154" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL14storage_matrix_3_load/1 p_ZL14storage_matrix_3_load_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_ZL14storage_matrix_0_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="14" slack="0"/>
<pin id="160" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_0_addr_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_ZL14storage_matrix_1_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="14" slack="0"/>
<pin id="167" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_1_addr_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_ZL14storage_matrix_2_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="14" slack="0"/>
<pin id="174" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_2_addr_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_ZL14storage_matrix_3_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="14" slack="0"/>
<pin id="181" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL14storage_matrix_3_addr_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="6" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="6" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="1"/>
<pin id="296" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="1"/>
<pin id="301" dir="0" index="1" bw="7" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="0"/>
<pin id="304" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="305" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="307" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="1"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="0" index="1" bw="7" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="322" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="324" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="1"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="1"/>
<pin id="335" dir="0" index="1" bw="7" slack="0"/>
<pin id="336" dir="0" index="2" bw="0" slack="0"/>
<pin id="338" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="339" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="341" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="1"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="1"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="0" index="2" bw="0" slack="0"/>
<pin id="355" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="356" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="357" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="358" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="1"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="1"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="0"/>
<pin id="372" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="373" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="374" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="375" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="1"/>
<pin id="381" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="1"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="0"/>
<pin id="389" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="390" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="392" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="1"/>
<pin id="398" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="0"/>
<pin id="406" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="407" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="408" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="409" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="1"/>
<pin id="415" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="1"/>
<pin id="420" dir="0" index="1" bw="7" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="0"/>
<pin id="423" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="424" dir="0" index="5" bw="7" slack="2147483647"/>
<pin id="425" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="7" slack="2147483647"/>
<pin id="426" dir="1" index="7" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load/3 store_ln840/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln0_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="bank_1_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bank_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln52_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln52_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln56_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln56_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="0" index="3" bw="1" slack="0"/>
<pin id="463" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln56_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln56_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_6_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln56_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="14" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln52_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="6" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln52_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln1019_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln1019_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_1/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln1019_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_2/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln1019_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_3/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln1019_4_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_4/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln1019_5_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_5/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln1019_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_6/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln1019_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_7/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln840_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="0"/>
<pin id="565" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln840_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln840_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_2/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln840_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_3/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln840_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="7" slack="0"/>
<pin id="592" dir="0" index="1" bw="5" slack="0"/>
<pin id="593" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_4/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln840_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="7" slack="0"/>
<pin id="599" dir="0" index="1" bw="5" slack="0"/>
<pin id="600" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_5/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln840_6_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="0" index="1" bw="5" slack="0"/>
<pin id="607" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_6/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln840_7_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840_7/4 "/>
</bind>
</comp>

<comp id="618" class="1005" name="bank_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bank "/>
</bind>
</comp>

<comp id="625" class="1005" name="bank_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="1"/>
<pin id="627" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bank_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="icmp_ln52_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="2"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="634" class="1005" name="p_ZL14storage_matrix_0_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="1"/>
<pin id="636" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_0_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="p_ZL14storage_matrix_1_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="14" slack="1"/>
<pin id="641" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_1_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="p_ZL14storage_matrix_2_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="14" slack="1"/>
<pin id="646" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_2_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="p_ZL14storage_matrix_3_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="14" slack="1"/>
<pin id="651" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_3_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_ZL14storage_matrix_0_addr_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="1"/>
<pin id="656" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_0_addr_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="p_ZL14storage_matrix_1_addr_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="14" slack="1"/>
<pin id="661" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_1_addr_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="p_ZL14storage_matrix_2_addr_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="14" slack="1"/>
<pin id="666" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_2_addr_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="p_ZL14storage_matrix_3_addr_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="14" slack="1"/>
<pin id="671" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_3_addr_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln52_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="1"/>
<pin id="676" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln52 "/>
</bind>
</comp>

<comp id="686" class="1005" name="p_ZL14storage_matrix_0_load_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_0_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="1"/>
<pin id="692" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr "/>
</bind>
</comp>

<comp id="695" class="1005" name="p_ZL14storage_matrix_1_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_1_load "/>
</bind>
</comp>

<comp id="699" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="1"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="p_ZL14storage_matrix_2_load_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="1"/>
<pin id="706" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_2_load "/>
</bind>
</comp>

<comp id="708" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="1"/>
<pin id="710" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr "/>
</bind>
</comp>

<comp id="713" class="1005" name="p_ZL14storage_matrix_3_load_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_3_load "/>
</bind>
</comp>

<comp id="717" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="5" slack="1"/>
<pin id="719" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="p_ZL14storage_matrix_0_load_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_0_load_1 "/>
</bind>
</comp>

<comp id="726" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="1"/>
<pin id="728" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="p_ZL14storage_matrix_1_load_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_1_load_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="1"/>
<pin id="737" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="p_ZL14storage_matrix_2_load_1_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_2_load_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="1"/>
<pin id="746" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr "/>
</bind>
</comp>

<comp id="749" class="1005" name="p_ZL14storage_matrix_3_load_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_ZL14storage_matrix_3_load_1 "/>
</bind>
</comp>

<comp id="753" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="1"/>
<pin id="755" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="icmp_ln1019_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="762" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="1"/>
<pin id="764" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr "/>
</bind>
</comp>

<comp id="768" class="1005" name="icmp_ln1019_1_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="1"/>
<pin id="774" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="icmp_ln1019_2_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln1019_3_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_3 "/>
</bind>
</comp>

<comp id="792" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="1"/>
<pin id="794" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr "/>
</bind>
</comp>

<comp id="798" class="1005" name="icmp_ln1019_4_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="1"/>
<pin id="800" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_4 "/>
</bind>
</comp>

<comp id="802" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr "/>
</bind>
</comp>

<comp id="808" class="1005" name="icmp_ln1019_5_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_5 "/>
</bind>
</comp>

<comp id="812" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="1"/>
<pin id="814" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="icmp_ln1019_6_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_6 "/>
</bind>
</comp>

<comp id="822" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="1"/>
<pin id="824" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr "/>
</bind>
</comp>

<comp id="828" class="1005" name="icmp_ln1019_7_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_7 "/>
</bind>
</comp>

<comp id="832" class="1005" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="1"/>
<pin id="834" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="60" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="60" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="125"><net_src comp="88" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="135"><net_src comp="95" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="145"><net_src comp="102" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="109" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="156" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="185"><net_src comp="163" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="186"><net_src comp="170" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="187"><net_src comp="177" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="60" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="12" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="308"><net_src comp="292" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="325"><net_src comp="309" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="342"><net_src comp="326" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="359"><net_src comp="343" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="365"><net_src comp="28" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="376"><net_src comp="360" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="60" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="393"><net_src comp="377" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="410"><net_src comp="394" pin="3"/><net_sink comp="401" pin=2"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="427"><net_src comp="411" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="433" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="433" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="433" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="82" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="448" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="458" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="475"><net_src comp="468" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="480"><net_src comp="452" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="62" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="82" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="476" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="502"><net_src comp="442" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="503" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="518"><net_src comp="195" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="74" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="208" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="221" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="234" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="74" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="247" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="74" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="260" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="273" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="74" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="286" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="74" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="299" pin="7"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="562" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="573"><net_src comp="316" pin="7"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="569" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="580"><net_src comp="333" pin="7"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="76" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="576" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="587"><net_src comp="350" pin="7"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="76" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="583" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="594"><net_src comp="367" pin="7"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="76" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="590" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="601"><net_src comp="384" pin="7"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="76" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="597" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="608"><net_src comp="401" pin="7"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="76" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="604" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="615"><net_src comp="418" pin="7"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="76" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="611" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="621"><net_src comp="78" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="628"><net_src comp="433" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="633"><net_src comp="436" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="88" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="642"><net_src comp="95" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="647"><net_src comp="102" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="652"><net_src comp="109" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="657"><net_src comp="156" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="662"><net_src comp="163" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="667"><net_src comp="170" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="672"><net_src comp="177" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="677"><net_src comp="503" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="683"><net_src comp="674" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="684"><net_src comp="674" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="685"><net_src comp="674" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="689"><net_src comp="116" pin="7"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="188" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="698"><net_src comp="126" pin="7"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="201" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="707"><net_src comp="136" pin="7"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="214" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="716"><net_src comp="146" pin="7"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="227" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="725"><net_src comp="116" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="240" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="734"><net_src comp="126" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="253" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="743"><net_src comp="136" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="266" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="752"><net_src comp="146" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="279" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="761"><net_src comp="514" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="292" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="771"><net_src comp="520" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="309" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="781"><net_src comp="526" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="326" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="791"><net_src comp="532" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="343" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="801"><net_src comp="538" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="360" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="811"><net_src comp="544" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="377" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="821"><net_src comp="550" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="394" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="831"><net_src comp="556" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="411" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="418" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {4 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {4 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {4 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {4 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {4 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {4 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {4 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {4 }
 - Input state : 
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : cur_id_V_5 | {1 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : p_ZL14storage_matrix_3 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : p_ZL14storage_matrix_2 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : p_ZL14storage_matrix_1 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : p_ZL14storage_matrix_0 | {1 2 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {3 4 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8 | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {3 4 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9 | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {3 4 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {3 4 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {3 4 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {3 4 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {3 4 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | {2 3 }
	Port: spiking_binam_Pipeline_VITIS_LOOP_52_4 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		bank_1 : 1
		icmp_ln52 : 2
		add_ln52 : 2
		br_ln52 : 3
		trunc_ln56 : 2
		shl_ln56 : 2
		tmp_4 : 3
		zext_ln56 : 4
		p_ZL14storage_matrix_0_addr : 5
		p_ZL14storage_matrix_1_addr : 5
		p_ZL14storage_matrix_2_addr : 5
		p_ZL14storage_matrix_3_addr : 5
		p_ZL14storage_matrix_0_load : 6
		p_ZL14storage_matrix_1_load : 6
		p_ZL14storage_matrix_2_load : 6
		p_ZL14storage_matrix_3_load : 6
		or_ln56 : 2
		tmp_6 : 2
		zext_ln56_1 : 3
		p_ZL14storage_matrix_0_addr_1 : 4
		p_ZL14storage_matrix_1_addr_1 : 4
		p_ZL14storage_matrix_2_addr_1 : 4
		p_ZL14storage_matrix_3_addr_1 : 4
		p_ZL14storage_matrix_0_load_1 : 5
		p_ZL14storage_matrix_1_load_1 : 5
		p_ZL14storage_matrix_2_load_1 : 5
		p_ZL14storage_matrix_3_load_1 : 5
		store_ln52 : 3
	State 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_load : 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_load : 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_load : 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_load : 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_load : 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_load : 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_load : 2
		br_ln56 : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr : 1
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_load : 2
	State 3
		icmp_ln1019 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_load : 1
		icmp_ln1019_1 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_load : 1
		icmp_ln1019_2 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_load : 1
		icmp_ln1019_3 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_load : 1
		icmp_ln1019_4 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_load : 1
		icmp_ln1019_5 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_load : 1
		icmp_ln1019_6 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_load : 1
		icmp_ln1019_7 : 1
		br_ln56 : 2
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_load : 1
	State 4
		add_ln840 : 1
		store_ln840 : 2
		add_ln840_1 : 1
		store_ln840 : 2
		add_ln840_2 : 1
		store_ln840 : 2
		add_ln840_3 : 1
		store_ln840 : 2
		add_ln840_4 : 1
		store_ln840 : 2
		add_ln840_5 : 1
		store_ln840 : 2
		add_ln840_6 : 1
		store_ln840 : 2
		add_ln840_7 : 1
		store_ln840 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       add_ln52_fu_442      |    0    |    13   |
|          |      add_ln840_fu_562      |    0    |    14   |
|          |     add_ln840_1_fu_569     |    0    |    14   |
|          |     add_ln840_2_fu_576     |    0    |    14   |
|    add   |     add_ln840_3_fu_583     |    0    |    14   |
|          |     add_ln840_4_fu_590     |    0    |    14   |
|          |     add_ln840_5_fu_597     |    0    |    14   |
|          |     add_ln840_6_fu_604     |    0    |    14   |
|          |     add_ln840_7_fu_611     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln52_fu_436      |    0    |    10   |
|          |     icmp_ln1019_fu_514     |    0    |    8    |
|          |    icmp_ln1019_1_fu_520    |    0    |    8    |
|          |    icmp_ln1019_2_fu_526    |    0    |    8    |
|   icmp   |    icmp_ln1019_3_fu_532    |    0    |    8    |
|          |    icmp_ln1019_4_fu_538    |    0    |    8    |
|          |    icmp_ln1019_5_fu_544    |    0    |    8    |
|          |    icmp_ln1019_6_fu_550    |    0    |    8    |
|          |    icmp_ln1019_7_fu_556    |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | cur_id_V_5_read_read_fu_82 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln56_fu_448     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |       shl_ln56_fu_452      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_4_fu_458        |    0    |    0    |
|          |        tmp_6_fu_482        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln56_fu_468      |    0    |    0    |
|   zext   |     zext_ln56_1_fu_490     |    0    |    0    |
|          |      zext_ln52_fu_503      |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln56_fu_476       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   199   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------+--------+
|                                                                         |   FF   |
+-------------------------------------------------------------------------+--------+
|                              bank_1_reg_625                             |    6   |
|                               bank_reg_618                              |    6   |
|                          icmp_ln1019_1_reg_768                          |    1   |
|                          icmp_ln1019_2_reg_778                          |    1   |
|                          icmp_ln1019_3_reg_788                          |    1   |
|                          icmp_ln1019_4_reg_798                          |    1   |
|                          icmp_ln1019_5_reg_808                          |    1   |
|                          icmp_ln1019_6_reg_818                          |    1   |
|                          icmp_ln1019_7_reg_828                          |    1   |
|                           icmp_ln1019_reg_758                           |    1   |
|                            icmp_ln52_reg_630                            |    1   |
|                  p_ZL14storage_matrix_0_addr_1_reg_654                  |   14   |
|                   p_ZL14storage_matrix_0_addr_reg_634                   |   14   |
|                  p_ZL14storage_matrix_0_load_1_reg_722                  |    1   |
|                   p_ZL14storage_matrix_0_load_reg_686                   |    1   |
|                  p_ZL14storage_matrix_1_addr_1_reg_659                  |   14   |
|                   p_ZL14storage_matrix_1_addr_reg_639                   |   14   |
|                  p_ZL14storage_matrix_1_load_1_reg_731                  |    1   |
|                   p_ZL14storage_matrix_1_load_reg_695                   |    1   |
|                  p_ZL14storage_matrix_2_addr_1_reg_664                  |   14   |
|                   p_ZL14storage_matrix_2_addr_reg_644                   |   14   |
|                  p_ZL14storage_matrix_2_load_1_reg_740                  |    1   |
|                   p_ZL14storage_matrix_2_load_reg_704                   |    1   |
|                  p_ZL14storage_matrix_3_addr_1_reg_669                  |   14   |
|                   p_ZL14storage_matrix_3_addr_reg_649                   |   14   |
|                  p_ZL14storage_matrix_3_load_1_reg_749                  |    1   |
|                   p_ZL14storage_matrix_3_load_reg_713                   |    1   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr_reg_717|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr_reg_726|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr_reg_735|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr_reg_744|    5   |
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr_reg_753|    5   |
| spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr_reg_699|    5   |
| spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr_reg_708|    5   |
|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr_reg_690 |    5   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_reg_772    |    5   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_reg_782    |    5   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_reg_792    |    5   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_reg_802    |    5   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_reg_812    |    5   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_reg_822    |    5   |
|     spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_reg_832    |    5   |
|      spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_reg_762     |    5   |
|                            zext_ln52_reg_674                            |   64   |
+-------------------------------------------------------------------------+--------+
|                                  Total                                  |   285  |
+-------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_126 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_136 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_146 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_146 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_273 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_299 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_316 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_333 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_350 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_367 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_384 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_401 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_418 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  10.248 ||   216   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   216  |
|  Register |    -   |   285  |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   285  |   415  |
+-----------+--------+--------+--------+
