/*
 * Hexagon DSP Subsystem emulation.  This represents a generic DSP
 * subsystem with few peripherals, like the Compute DSP.
 *
 * Copyright (c) 2020-2024 Qualcomm Innovation Center, Inc. All Rights Reserved.
 * SPDX-License-Identifier: GPL-2.0-or-later
 */


#include "qemu/osdep.h"
#include "qemu/units.h"
#include "system/address-spaces.h"
#include "hw/core/boards.h"
#include "hw/core/qdev-properties.h"
#include "hw/hexagon/hexagon.h"
#include "hw/hexagon/hexagon_globalreg.h"
#include "hw/hexagon/hexagon_tlb.h"
#include "hw/timer/qct-qtimer.h"
#include "hw/intc/l2vic.h"
#include "hw/char/pl011.h"
#include "hw/core/loader.h"
#include "qapi/error.h"
#include "qemu/error-report.h"
#include "qemu/log.h"
#include "elf.h"
#include "cpu.h"
#include "migration/cpu.h"
#include "system/system.h"
#include "target/hexagon/internal.h"
#include "system/reset.h"
#include "semihosting/semihost.h"

#include "machine_cfg_v66g_1024.h.inc"
#include "machine_cfg_v68n_1024.h.inc"
#include "machine_cfg_sa8775_cdsp0.h.inc"
#include "machine_cfg_v81dgb_1.h.inc"
#include "machine_cfg_v81qa_1.h.inc"

static hwaddr isdb_secure_flag;
static hwaddr isdb_trusted_flag;
static void hex_symbol_callback(const char *st_name, int st_info,
                                uint64_t st_value, uint64_t st_size)
{
    if (!g_strcmp0("isdb_secure_flag", st_name)) {
        isdb_secure_flag = st_value;
    }
    if (!g_strcmp0("isdb_trusted_flag", st_name)) {
        isdb_trusted_flag = st_value;
    }
}

/* Board init.  */
static struct hexagon_board_boot_info hexagon_binfo;

static void hexagon_load_kernel(HexagonCPU *cpu)
{
    uint64_t pentry;
    long kernel_size;

    kernel_size = load_elf_ram_sym(hexagon_binfo.kernel_filename, NULL, NULL,
                      NULL, &pentry, NULL, NULL,
                      &hexagon_binfo.kernel_elf_flags, 0, EM_HEXAGON, 0, 0,
                      &address_space_memory, false, hex_symbol_callback);

    if (kernel_size <= 0) {
        error_report("no kernel file '%s'",
            hexagon_binfo.kernel_filename);
        exit(1);
    }

    qdev_prop_set_uint32(DEVICE(cpu), "exec-start-addr", pentry);
}

static void hexagon_init_bootstrap(MachineState *machine, HexagonCPU *cpu)
{
    if (machine->kernel_filename) {
        hexagon_load_kernel(cpu);
        uint32_t mem = 1;
        if (isdb_secure_flag) {
            cpu_physical_memory_write(isdb_secure_flag, &mem, sizeof(mem));
        }
        if (isdb_trusted_flag) {
            cpu_physical_memory_write(isdb_trusted_flag, &mem, sizeof(mem));
        }
    }
}

static void do_cpu_reset(void *opaque)
{
    HexagonCPU *cpu = opaque;
    CPUState *cs = CPU(cpu);
    cpu_reset(cs);
}

static void hexagon_common_init(MachineState *machine, Rev_t rev,
                                hexagon_machine_config *m_cfg)
{
    memset(&hexagon_binfo, 0, sizeof(hexagon_binfo));
    if (machine->kernel_filename) {
        hexagon_binfo.ram_size = machine->ram_size;
        hexagon_binfo.kernel_filename = machine->kernel_filename;
    }

    machine->enable_graphics = 0;

    MemoryRegion *address_space = get_system_memory();

    MemoryRegion *config_table_rom = g_new(MemoryRegion, 1);
    memory_region_init_rom(config_table_rom, NULL, "config_table.rom",
                           sizeof(m_cfg->cfgtable), &error_fatal);
    memory_region_add_subregion(address_space, m_cfg->cfgbase,
                                config_table_rom);

    MemoryRegion *sram = g_new(MemoryRegion, 1);
    memory_region_init_ram(sram, NULL, "ddr.ram",
        machine->ram_size, &error_fatal);
    memory_region_add_subregion(address_space, 0x0, sram);

    uint32_t vtcm_size_bytes = m_cfg->cfgtable.vtcm_size_kb * 1024;
    if (vtcm_size_bytes > 0) {
        MemoryRegion *vtcm = g_new(MemoryRegion, 1);
        memory_region_init_ram(vtcm, NULL, "vtcm.ram",
                               vtcm_size_bytes, &error_fatal);
        memory_region_add_subregion(address_space,
                                    m_cfg->cfgtable.vtcm_base << 16,
                                    vtcm);
    }

    DeviceState *glob_regs_dev = qdev_new(TYPE_HEXAGON_GLOBALREG);
    object_property_add_child(OBJECT(machine), "global-regs",
                              OBJECT(glob_regs_dev));
    qdev_prop_set_uint64(glob_regs_dev, "config-table-addr", m_cfg->cfgbase);

    /* Create TLB object */
    DeviceState *tlb_dev = qdev_new(TYPE_HEXAGON_TLB);
    object_property_add_child(OBJECT(machine), "hexagon-tlb", OBJECT(tlb_dev));
    qdev_prop_set_uint32(tlb_dev, "num-entries",
                         m_cfg->cfgtable.jtlb_size_entries);
    qdev_prop_set_uint32(tlb_dev, "dma-entries",
                         m_cfg->cfgtable.dma_jtlb_entries);
    sysbus_realize_and_unref(SYS_BUS_DEVICE(tlb_dev), &error_fatal);

    HexagonCPU **cpus = g_new(HexagonCPU *, machine->smp.cpus);
    HexagonCPU *cpu0;
    for (int i = 0; i < machine->smp.cpus; i++) {
        HexagonCPU *cpu = HEXAGON_CPU(object_new(machine->cpu_type));
        cpus[i] = cpu;
        qemu_register_reset(do_cpu_reset, cpu);

        /*
         * CPU #0 is the only CPU running at boot, others must be
         * explicitly enabled via start instruction.
         */
        qdev_prop_set_bit(DEVICE(cpu), "start-powered-off", (i != 0));
        qdev_prop_set_uint32(DEVICE(cpu), "dsp-rev", rev);
        qdev_prop_set_uint32(DEVICE(cpu), "hvx-contexts",
                             m_cfg->cfgtable.ext_contexts);
        qdev_prop_set_uint32(DEVICE(cpu), "jtlb-entries",
                             m_cfg->cfgtable.jtlb_size_entries);
        qdev_prop_set_bit(DEVICE(cpu), "sched-limit", true);
        object_property_set_link(OBJECT(cpu), "global-regs",
                                 OBJECT(glob_regs_dev), &error_fatal);
        object_property_set_link(OBJECT(cpu), "tlb",
                                 OBJECT(tlb_dev), &error_fatal);


        if (i == 0) {
            cpu0 = cpu;
            hexagon_init_bootstrap(machine, cpu);
        } else {
            if (cpu0->usefs) {
                qdev_prop_set_string(DEVICE(cpu), "usefs", cpu0->usefs);
            }
        }
    }

    QCTQtimerState *qtimer = QCT_QTIMER(qdev_new(TYPE_QCT_QTIMER));
    object_property_set_uint(OBJECT(qtimer), "nr_frames",
                             3, &error_fatal);
    object_property_set_uint(OBJECT(qtimer), "nr_views",
                             1, &error_fatal);
    object_property_set_uint(OBJECT(qtimer), "cnttid",
                             0x111, &error_fatal);
    object_property_set_bool(OBJECT(qtimer), "start-ticking",
                             false, &error_fatal);
    sysbus_realize_and_unref(SYS_BUS_DEVICE(qtimer), &error_fatal);

    /* Link qtimer to globalreg for TIMERLO/TIMERHI reads */
    object_property_set_link(OBJECT(glob_regs_dev), "qtimer",
                             OBJECT(qtimer), &error_fatal);

    DeviceState *l2vic_dev = qdev_new(TYPE_L2VIC);
    sysbus_realize_and_unref(SYS_BUS_DEVICE(l2vic_dev), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(l2vic_dev), 0, m_cfg->l2vic_base);

    /* Link the L2VIC interface to globalreg */
    object_property_set_link(OBJECT(glob_regs_dev), "l2vic",
                             OBJECT(l2vic_dev), &error_fatal);

    qdev_prop_set_uint32(glob_regs_dev, "dsp-rev", rev);
    sysbus_realize_and_unref(SYS_BUS_DEVICE(glob_regs_dev), &error_fatal);

    /* Link the L2VIC interface to each CPU */
    for (int i = 0; i < machine->smp.cpus; i++) {
        object_property_set_link(OBJECT(cpus[i]), "l2vic",
                                 OBJECT(l2vic_dev), &error_fatal);
    }

    /*
     * Finally, realize the CPUs
     */
    for (int i = 0; i < machine->smp.cpus; i++) {
        qdev_realize_and_unref(DEVICE(cpus[i]), NULL, &error_fatal);
    }

    /* Connect L2VIC IRQ outputs to CPU inputs after CPU realization */
    HexagonCPU *cpu = cpus[0];
    for (int i = 0; i < 8; i++) {
        sysbus_connect_irq(SYS_BUS_DEVICE(l2vic_dev), i,
                           qdev_get_gpio_in(DEVICE(cpu), i));
    }

    sysbus_mmio_map(SYS_BUS_DEVICE(l2vic_dev), 1,
                     m_cfg->cfgtable.fastl2vic_base << 16);

    pl011_create(0x10000000, qdev_get_gpio_in(l2vic_dev, 15),
                 serial_hd(0));

    sysbus_mmio_map(SYS_BUS_DEVICE(qtimer), 1, m_cfg->qtmr_region);
    sysbus_connect_irq(SYS_BUS_DEVICE(qtimer), 0,
                       qdev_get_gpio_in(l2vic_dev, 3));
    sysbus_connect_irq(SYS_BUS_DEVICE(qtimer), 1,
                       qdev_get_gpio_in(l2vic_dev, 4));

    /* Convert to LE for guest memory */
    hexagon_config_table *guest_config_table = g_new(hexagon_config_table, 1);
    memcpy(guest_config_table, &m_cfg->cfgtable, sizeof(*guest_config_table));
    guest_config_table->subsystem_base =
        HEXAGON_CFG_ADDR_BASE(m_cfg->csr_base);

    for (int i = 0; i < ARRAY_SIZE(guest_config_table->raw); i++) {
        guest_config_table->raw[i] = cpu_to_le32(guest_config_table->raw[i]);
    }

    rom_add_blob_fixed_as("config_table.rom", guest_config_table,
                          sizeof(*guest_config_table), m_cfg->cfgbase,
                          &address_space_memory);
    g_free(guest_config_table);

    g_free(cpus);
}

static void init_mc(MachineClass *mc)
{
    mc->block_default_type = IF_SD;
    mc->default_ram_size = 4 * GiB;
    mc->no_parallel = 1;
    mc->no_floppy = 1;
    mc->no_cdrom = 1;
    mc->no_serial = 1;
    mc->is_default = false;
    mc->max_cpus = 8;
    qemu_semihosting_enable();
}

/* ----------------------------------------------------------------- */
/* Core-specific configuration settings are defined below this line. */
/* Config table values defined in machine_configs.h.inc              */
/* ----------------------------------------------------------------- */

static void v66g_1024_config_init(MachineState *machine)
{
    hexagon_common_init(machine, v66_rev, &v66g_1024);
}

static void v66g_1024_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc->desc = "Hexagon V66G_1024";
    mc->init = v66g_1024_config_init;
    init_mc(mc);
    mc->is_default = true;
    mc->default_cpu_type = TYPE_HEXAGON_CPU_V66;
    mc->default_cpus = 4;
}

static void SA8775P_cdsp0_config_init(MachineState *machine)
{
    hexagon_common_init(machine, v73_rev, &SA8775P_cdsp0);
}

static void SA8775P_cdsp0_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc->desc = "SA8775P CDSP0";
    mc->init = SA8775P_cdsp0_config_init;
    init_mc(mc);
    mc->default_cpu_type = TYPE_HEXAGON_CPU_V73;
    mc->default_cpus = 6;
    mc->max_cpus = 6;
}

static void sim_config_init(MachineState *machine)
{
    hexagon_common_init(machine, v68_rev, &v68n_1024);
}

static void sim_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc->desc = "Hexagon Sim-like (v68)";
    mc->init = sim_config_init;
    init_mc(mc);
    mc->default_cpu_type = TYPE_HEXAGON_CPU_V68;
    mc->default_cpus = 6;
}

static void v81dgb_1_config_init(MachineState *machine)
{
    hexagon_common_init(machine, v81dgb_1_rev, &v81dgb_1);
}

static void v81dgb_1_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc->desc = "Hexagon V81DGB_1";
    mc->init = v81dgb_1_config_init;
    mc->is_default = false;
    mc->default_cpu_type = TYPE_HEXAGON_CPU_ANY;
    mc->default_cpus = 12;
    mc->max_cpus = THREADS_MAX;
    mc->default_ram_size = 4 * GiB;
    qemu_semihosting_enable();
}

static void v81qa_1_config_init(MachineState *machine)
{
    hexagon_common_init(machine, v81_rev, &v81qa_1);
}

static void v81qa_1_init(ObjectClass *oc, const void *data)
{
    MachineClass *mc = MACHINE_CLASS(oc);

    mc->desc = "Hexagon V81QA_1";
    mc->init = v81qa_1_config_init;
    mc->is_default = false;
    mc->default_cpu_type = TYPE_HEXAGON_CPU_ANY;
    mc->default_cpus = 12;
    mc->max_cpus = THREADS_MAX;
    mc->default_ram_size = 4 * GiB;
    qemu_semihosting_enable();
}

static const TypeInfo hexagon_machine_types[] = {
    {
        .name = MACHINE_TYPE_NAME("V66G_1024"),
        .parent = TYPE_MACHINE,
        .class_init = v66g_1024_init,
    },
    {
        .name = MACHINE_TYPE_NAME("SA8775P_CDSP0"),
        .parent = TYPE_MACHINE,
        .class_init = SA8775P_cdsp0_init,
    },
    {
        .name = MACHINE_TYPE_NAME("sim"),
        .parent = TYPE_MACHINE,
        .class_init = sim_init,
    },
    {
        .name = MACHINE_TYPE_NAME("V81DGB_1"),
        .parent = TYPE_MACHINE,
        .class_init = v81dgb_1_init,
    },
    {
        .name = MACHINE_TYPE_NAME("V81QA_1"),
        .parent = TYPE_MACHINE,
        .class_init = v81qa_1_init,
    },
};

DEFINE_TYPES(hexagon_machine_types)
