/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[23] | in_data[13]) & in_data[61]);
  assign celloutsig_0_28z = ~((celloutsig_0_27z | celloutsig_0_3z) & celloutsig_0_6z);
  assign celloutsig_1_0z = ~((in_data[174] | in_data[186]) & in_data[126]);
  assign celloutsig_0_3z = ~((in_data[2] | in_data[39]) & celloutsig_0_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_3z);
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_7z) & celloutsig_1_4z);
  assign celloutsig_1_10z = ~((celloutsig_1_1z[2] | in_data[96]) & celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_3z) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_4z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_14z = ~((celloutsig_1_8z | celloutsig_1_11z) & celloutsig_1_6z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[87]) & in_data[29]);
  assign celloutsig_1_17z = ~((in_data[172] | celloutsig_1_4z) & in_data[157]);
  assign celloutsig_1_18z = ~((celloutsig_1_6z | celloutsig_1_7z) & celloutsig_1_10z);
  assign celloutsig_0_8z = ~((in_data[89] | celloutsig_0_5z[1]) & celloutsig_0_5z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_8z | celloutsig_0_0z) & celloutsig_0_8z);
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_6z) & celloutsig_0_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_7z | celloutsig_0_7z) & celloutsig_0_1z[6]);
  assign celloutsig_0_13z = ~((celloutsig_0_2z | celloutsig_0_7z) & celloutsig_0_12z);
  assign celloutsig_0_14z = ~((celloutsig_0_7z | celloutsig_0_1z[7]) & celloutsig_0_10z);
  assign celloutsig_0_27z = ~((celloutsig_0_19z | celloutsig_0_11z) & celloutsig_0_7z);
  assign celloutsig_0_29z = { celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_5z } >= { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z } >= { in_data[132:131], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >= { in_data[159:155], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_1z >= { celloutsig_1_1z[3:2], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[138:135], celloutsig_1_0z } >= { in_data[186], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_7z = { in_data[113:111], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z } >= in_data[161:156];
  assign celloutsig_1_19z = { celloutsig_1_15z[7:3], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_9z } >= { celloutsig_1_15z[8:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z[4:0], celloutsig_0_2z, celloutsig_0_5z } >= { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_5z[2:0], celloutsig_0_2z } >= in_data[43:40];
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z } >= { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z } >= { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z } >= { celloutsig_0_1z[5:0], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z } >= { in_data[20:15], celloutsig_0_6z };
  assign celloutsig_0_18z = { celloutsig_0_5z[3:2], celloutsig_0_9z } >= { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_19z = { in_data[95:84], celloutsig_0_11z, celloutsig_0_5z } >= { in_data[21:6], celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_17z } >= { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_21z = { in_data[27:1], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_8z } >= { in_data[63:43], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[19:12] >= in_data[44:37];
  assign celloutsig_0_26z = { celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_19z } >= { in_data[6], celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_1z = in_data[186:183];
  always_latch
    if (clkin_data[64]) celloutsig_1_15z = 9'h000;
    else if (clkin_data[0]) celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_5z = { celloutsig_0_1z[6:5], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[22:14];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
