{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589654694175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589654694183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 16 13:44:53 2020 " "Processing started: Sat May 16 13:44:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589654694183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654694183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A10 -c A10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off A10 -c A10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654694183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589654695313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589654695313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a10.v 1 1 " "Found 1 design units, including 1 entities, in source file a10.v" { { "Info" "ISGN_ENTITY_NAME" "1 A10 " "Found entity 1: A10" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer1 " "Found entity 1: buffer1" {  } { { "buffer1.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco.v 1 1 " "Found 1 design units, including 1 entities, in source file banco.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco " "Found entity 1: banco" {  } { { "banco.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/banco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memin.v 1 1 " "Found 1 design units, including 1 entities, in source file memin.v" { { "Info" "ISGN_ENTITY_NAME" "1 memIn " "Found entity 1: memIn" {  } { { "memIn.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/memIn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file uc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc_alu " "Found entity 1: uc_alu" {  } { { "uc_alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer2.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer2 " "Found entity 1: buffer2" {  } { { "buffer2.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer3.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer3.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer3 " "Found entity 1: buffer3" {  } { { "buffer3.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer4.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer4.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer4 " "Found entity 1: buffer4" {  } { { "buffer4.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/buffer4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign.v 1 1 " "Found 1 design units, including 1 entities, in source file sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign " "Found entity 1: sign" {  } { { "sign.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "pc.v(11) " "Verilog HDL warning at pc.v(11): extended using \"x\" or \"z\"" {  } { { "pc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589654711625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.v 1 1 " "Found 1 design units, including 1 entities, in source file add1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/add1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch.v 1 1 " "Found 1 design units, including 1 entities, in source file branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "branch.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift1.v 1 1 " "Found 1 design units, including 1 entities, in source file shift1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift1 " "Found entity 1: shift1" {  } { { "shift1.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/shift1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.v 1 1 " "Found 1 design units, including 1 entities, in source file add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "add2.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/add2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654711688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A10 " "Elaborating entity \"A10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589654711839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:m1 " "Elaborating entity \"mux1\" for hierarchy \"mux1:m1\"" {  } { { "A10.v" "m1" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc0 " "Elaborating entity \"pc\" for hierarchy \"pc:pc0\"" {  } { { "A10.v" "pc0" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711878 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "pc.v(11) " "Verilog HDL Case Statement warning at pc.v(11): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "pc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v" 11 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1589654711879 "|A10|pc:pc0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pc.v(10) " "Verilog HDL Case Statement warning at pc.v(10): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/pc.v" 10 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1589654711879 "|A10|pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 add1:fetch " "Elaborating entity \"add1\" for hierarchy \"add1:fetch\"" {  } { { "A10.v" "fetch" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memIn memIn:Ins " "Elaborating entity \"memIn\" for hierarchy \"memIn:Ins\"" {  } { { "A10.v" "Ins" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711888 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem memIn.v(9) " "Verilog HDL warning at memIn.v(9): initial value for variable mem should be constant" {  } { { "memIn.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/memIn.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1589654711896 "|A10|memIn:Ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 memIn.v(6) " "Net \"mem\" at memIn.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "memIn.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/memIn.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589654711896 "|A10|memIn:Ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer1 buffer1:b1 " "Elaborating entity \"buffer1\" for hierarchy \"buffer1:b1\"" {  } { { "A10.v" "b1" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco banco:bank " "Elaborating entity \"banco\" for hierarchy \"banco:bank\"" {  } { { "A10.v" "bank" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711905 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "banco.v(15) " "Verilog HDL Case Statement warning at banco.v(15): incomplete case statement has no default case item" {  } { { "banco.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/banco.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589654711906 "|A10|banco:bank"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc uc:control " "Elaborating entity \"uc\" for hierarchy \"uc:control\"" {  } { { "A10.v" "control" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711909 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uc.v(10) " "Verilog HDL Case Statement warning at uc.v(10): incomplete case statement has no default case item" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589654711910 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711910 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdst uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrc uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"alusrc\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "er uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"er\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ew uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"ew\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc uc.v(10) " "Verilog HDL Always Construct warning at uc.v(10): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc uc.v(10) " "Inferred latch for \"PCSrc\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ew uc.v(10) " "Inferred latch for \"ew\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er uc.v(10) " "Inferred latch for \"er\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrc uc.v(10) " "Inferred latch for \"alusrc\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg uc.v(10) " "Inferred latch for \"memtoreg\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite uc.v(10) " "Inferred latch for \"regwrite\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdst uc.v(10) " "Inferred latch for \"regdst\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] uc.v(10) " "Inferred latch for \"aluop\[0\]\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] uc.v(10) " "Inferred latch for \"aluop\[1\]\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] uc.v(10) " "Inferred latch for \"aluop\[2\]\" at uc.v(10)" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711911 "|A10|uc:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign sign:extend " "Elaborating entity \"sign\" for hierarchy \"sign:extend\"" {  } { { "A10.v" "extend" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2 buffer2:b2 " "Elaborating entity \"buffer2\" for hierarchy \"buffer2:b2\"" {  } { { "A10.v" "b2" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:m2 " "Elaborating entity \"mux2\" for hierarchy \"mux2:m2\"" {  } { { "A10.v" "m2" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1 shift1:left1 " "Elaborating entity \"shift1\" for hierarchy \"shift1:left1\"" {  } { { "A10.v" "left1" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 add2:sumador " "Elaborating entity \"add2\" for hierarchy \"add2:sumador\"" {  } { { "A10.v" "sumador" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc_alu uc_alu:uc " "Elaborating entity \"uc_alu\" for hierarchy \"uc_alu:uc\"" {  } { { "A10.v" "uc" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711942 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uc_alu.v(12) " "Verilog HDL Case Statement warning at uc_alu.v(12): incomplete case statement has no default case item" {  } { { "uc_alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589654711943 "|A10|uc_alu:uc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel uc_alu.v(10) " "Verilog HDL Always Construct warning at uc_alu.v(10): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "uc_alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711943 "|A10|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] uc_alu.v(10) " "Inferred latch for \"sel\[0\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711943 "|A10|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] uc_alu.v(10) " "Inferred latch for \"sel\[1\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711943 "|A10|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[2\] uc_alu.v(10) " "Inferred latch for \"sel\[2\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711943 "|A10|uc_alu:uc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[3\] uc_alu.v(10) " "Inferred latch for \"sel\[3\]\" at uc_alu.v(10)" {  } { { "uc_alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc_alu.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711944 "|A10|uc_alu:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:m3 " "Elaborating entity \"mux3\" for hierarchy \"mux3:m3\"" {  } { { "A10.v" "m3" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "A10.v" "alu1" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711951 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Alu.v(11) " "Verilog HDL Case Statement warning at Alu.v(11): incomplete case statement has no default case item" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res Alu.v(11) " "Verilog HDL Always Construct warning at Alu.v(11): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] Alu.v(11) " "Inferred latch for \"res\[0\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] Alu.v(11) " "Inferred latch for \"res\[1\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] Alu.v(11) " "Inferred latch for \"res\[2\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] Alu.v(11) " "Inferred latch for \"res\[3\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] Alu.v(11) " "Inferred latch for \"res\[4\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] Alu.v(11) " "Inferred latch for \"res\[5\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] Alu.v(11) " "Inferred latch for \"res\[6\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] Alu.v(11) " "Inferred latch for \"res\[7\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] Alu.v(11) " "Inferred latch for \"res\[8\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] Alu.v(11) " "Inferred latch for \"res\[9\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] Alu.v(11) " "Inferred latch for \"res\[10\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] Alu.v(11) " "Inferred latch for \"res\[11\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] Alu.v(11) " "Inferred latch for \"res\[12\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] Alu.v(11) " "Inferred latch for \"res\[13\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711954 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] Alu.v(11) " "Inferred latch for \"res\[14\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] Alu.v(11) " "Inferred latch for \"res\[15\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] Alu.v(11) " "Inferred latch for \"res\[16\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] Alu.v(11) " "Inferred latch for \"res\[17\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] Alu.v(11) " "Inferred latch for \"res\[18\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] Alu.v(11) " "Inferred latch for \"res\[19\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] Alu.v(11) " "Inferred latch for \"res\[20\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] Alu.v(11) " "Inferred latch for \"res\[21\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] Alu.v(11) " "Inferred latch for \"res\[22\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] Alu.v(11) " "Inferred latch for \"res\[23\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] Alu.v(11) " "Inferred latch for \"res\[24\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] Alu.v(11) " "Inferred latch for \"res\[25\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] Alu.v(11) " "Inferred latch for \"res\[26\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] Alu.v(11) " "Inferred latch for \"res\[27\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] Alu.v(11) " "Inferred latch for \"res\[28\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] Alu.v(11) " "Inferred latch for \"res\[29\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] Alu.v(11) " "Inferred latch for \"res\[30\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] Alu.v(11) " "Inferred latch for \"res\[31\]\" at Alu.v(11)" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711955 "|A10|Alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3 buffer3:b3 " "Elaborating entity \"buffer3\" for hierarchy \"buffer3:b3\"" {  } { { "A10.v" "b3" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:and1 " "Elaborating entity \"branch\" for hierarchy \"branch:and1\"" {  } { { "A10.v" "and1" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:datos " "Elaborating entity \"mem\" for hierarchy \"mem:datos\"" {  } { { "A10.v" "datos" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711970 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "salida mem.v(12) " "Verilog HDL Always Construct warning at mem.v(12): inferring latch(es) for variable \"salida\", which holds its previous value in one or more paths through the always construct" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589654711972 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mem.v(16) " "Inferred latch for \"salida\[0\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711972 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mem.v(16) " "Inferred latch for \"salida\[1\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711972 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mem.v(16) " "Inferred latch for \"salida\[2\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711972 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] mem.v(16) " "Inferred latch for \"salida\[3\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711972 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] mem.v(16) " "Inferred latch for \"salida\[4\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711972 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] mem.v(16) " "Inferred latch for \"salida\[5\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] mem.v(16) " "Inferred latch for \"salida\[6\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] mem.v(16) " "Inferred latch for \"salida\[7\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[8\] mem.v(16) " "Inferred latch for \"salida\[8\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[9\] mem.v(16) " "Inferred latch for \"salida\[9\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[10\] mem.v(16) " "Inferred latch for \"salida\[10\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[11\] mem.v(16) " "Inferred latch for \"salida\[11\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[12\] mem.v(16) " "Inferred latch for \"salida\[12\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[13\] mem.v(16) " "Inferred latch for \"salida\[13\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[14\] mem.v(16) " "Inferred latch for \"salida\[14\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[15\] mem.v(16) " "Inferred latch for \"salida\[15\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[16\] mem.v(16) " "Inferred latch for \"salida\[16\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[17\] mem.v(16) " "Inferred latch for \"salida\[17\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[18\] mem.v(16) " "Inferred latch for \"salida\[18\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[19\] mem.v(16) " "Inferred latch for \"salida\[19\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[20\] mem.v(16) " "Inferred latch for \"salida\[20\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[21\] mem.v(16) " "Inferred latch for \"salida\[21\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[22\] mem.v(16) " "Inferred latch for \"salida\[22\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[23\] mem.v(16) " "Inferred latch for \"salida\[23\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[24\] mem.v(16) " "Inferred latch for \"salida\[24\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711973 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[25\] mem.v(16) " "Inferred latch for \"salida\[25\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711974 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[26\] mem.v(16) " "Inferred latch for \"salida\[26\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711974 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[27\] mem.v(16) " "Inferred latch for \"salida\[27\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711974 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[28\] mem.v(16) " "Inferred latch for \"salida\[28\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711974 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[29\] mem.v(16) " "Inferred latch for \"salida\[29\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711974 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[30\] mem.v(16) " "Inferred latch for \"salida\[30\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711974 "|A10|mem:datos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[31\] mem.v(16) " "Inferred latch for \"salida\[31\]\" at mem.v(16)" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654711974 "|A10|mem:datos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer4 buffer4:b4 " "Elaborating entity \"buffer4\" for hierarchy \"buffer4:b4\"" {  } { { "A10.v" "b4" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:m4 " "Elaborating entity \"mux4\" for hierarchy \"mux4:m4\"" {  } { { "A10.v" "m4" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654711983 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712123 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712123 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712124 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712124 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712124 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712124 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712124 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712124 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712125 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712125 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712125 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712127 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712127 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712128 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712128 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712128 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712129 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712129 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712129 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712129 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712129 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712130 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712130 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712130 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712131 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712131 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712132 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712132 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712132 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712132 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712132 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[5\] " "Net \"uc_alu\[5\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[5\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712133 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "uc_alu\[4\] " "Net \"uc_alu\[4\]\" is missing source, defaulting to GND" {  } { { "A10.v" "uc_alu\[4\]" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589654712133 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589654712133 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem:datos\|datos_rtl_0 " "Inferred RAM node \"mem:datos\|datos_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1589654712962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uc:control\|alusrc " "LATCH primitive \"uc:control\|alusrc\" is permanently enabled" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713049 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "uc:control\|memtoreg " "LATCH primitive \"uc:control\|memtoreg\" is permanently enabled" {  } { { "uc.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/uc.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713050 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[8\] " "LATCH primitive \"Alu:alu1\|res\[8\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713052 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[9\] " "LATCH primitive \"Alu:alu1\|res\[9\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[10\] " "LATCH primitive \"Alu:alu1\|res\[10\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[11\] " "LATCH primitive \"Alu:alu1\|res\[11\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[12\] " "LATCH primitive \"Alu:alu1\|res\[12\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[13\] " "LATCH primitive \"Alu:alu1\|res\[13\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[14\] " "LATCH primitive \"Alu:alu1\|res\[14\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[15\] " "LATCH primitive \"Alu:alu1\|res\[15\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[16\] " "LATCH primitive \"Alu:alu1\|res\[16\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[17\] " "LATCH primitive \"Alu:alu1\|res\[17\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[18\] " "LATCH primitive \"Alu:alu1\|res\[18\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[19\] " "LATCH primitive \"Alu:alu1\|res\[19\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[20\] " "LATCH primitive \"Alu:alu1\|res\[20\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[21\] " "LATCH primitive \"Alu:alu1\|res\[21\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[22\] " "LATCH primitive \"Alu:alu1\|res\[22\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[23\] " "LATCH primitive \"Alu:alu1\|res\[23\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[24\] " "LATCH primitive \"Alu:alu1\|res\[24\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[25\] " "LATCH primitive \"Alu:alu1\|res\[25\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[26\] " "LATCH primitive \"Alu:alu1\|res\[26\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[27\] " "LATCH primitive \"Alu:alu1\|res\[27\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[28\] " "LATCH primitive \"Alu:alu1\|res\[28\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[29\] " "LATCH primitive \"Alu:alu1\|res\[29\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[30\] " "LATCH primitive \"Alu:alu1\|res\[30\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[31\] " "LATCH primitive \"Alu:alu1\|res\[31\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713054 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Alu:alu1\|res\[0\] " "LATCH primitive \"Alu:alu1\|res\[0\]\" is permanently enabled" {  } { { "Alu.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/Alu.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713055 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[0\] " "LATCH primitive \"mem:datos\|salida\[0\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[1\] " "LATCH primitive \"mem:datos\|salida\[1\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[2\] " "LATCH primitive \"mem:datos\|salida\[2\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[3\] " "LATCH primitive \"mem:datos\|salida\[3\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[4\] " "LATCH primitive \"mem:datos\|salida\[4\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[5\] " "LATCH primitive \"mem:datos\|salida\[5\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[6\] " "LATCH primitive \"mem:datos\|salida\[6\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[7\] " "LATCH primitive \"mem:datos\|salida\[7\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[8\] " "LATCH primitive \"mem:datos\|salida\[8\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[9\] " "LATCH primitive \"mem:datos\|salida\[9\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[10\] " "LATCH primitive \"mem:datos\|salida\[10\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[11\] " "LATCH primitive \"mem:datos\|salida\[11\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[12\] " "LATCH primitive \"mem:datos\|salida\[12\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[13\] " "LATCH primitive \"mem:datos\|salida\[13\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[14\] " "LATCH primitive \"mem:datos\|salida\[14\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[15\] " "LATCH primitive \"mem:datos\|salida\[15\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[16\] " "LATCH primitive \"mem:datos\|salida\[16\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[17\] " "LATCH primitive \"mem:datos\|salida\[17\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[18\] " "LATCH primitive \"mem:datos\|salida\[18\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[19\] " "LATCH primitive \"mem:datos\|salida\[19\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[20\] " "LATCH primitive \"mem:datos\|salida\[20\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[21\] " "LATCH primitive \"mem:datos\|salida\[21\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[22\] " "LATCH primitive \"mem:datos\|salida\[22\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[23\] " "LATCH primitive \"mem:datos\|salida\[23\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[24\] " "LATCH primitive \"mem:datos\|salida\[24\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[25\] " "LATCH primitive \"mem:datos\|salida\[25\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[26\] " "LATCH primitive \"mem:datos\|salida\[26\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[27\] " "LATCH primitive \"mem:datos\|salida\[27\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[28\] " "LATCH primitive \"mem:datos\|salida\[28\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[29\] " "LATCH primitive \"mem:datos\|salida\[29\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[30\] " "LATCH primitive \"mem:datos\|salida\[30\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem:datos\|salida\[31\] " "LATCH primitive \"mem:datos\|salida\[31\]\" is permanently disabled" {  } { { "mem.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/mem.v" 16 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713060 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco:bank\|m~0 " "LATCH primitive \"banco:bank\|m~0\" is permanently enabled" {  } { { "banco.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/banco.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589654713101 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:datos\|datos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:datos\|datos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 129 " "Parameter NUMWORDS_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589654713109 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589654713109 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589654713109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:datos\|altsyncram:datos_rtl_0 " "Elaborated megafunction instantiation \"mem:datos\|altsyncram:datos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654713259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:datos\|altsyncram:datos_rtl_0 " "Instantiated megafunction \"mem:datos\|altsyncram:datos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 129 " "Parameter \"NUMWORDS_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589654713260 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589654713260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em91 " "Found entity 1: altsyncram_em91" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589654713349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654713349 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a0 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a1 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a2 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a3 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a4 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a5 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a6 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a7 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a8 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a9 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a10 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a11 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a12 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a13 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a14 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a15 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a16 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a17 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a18 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a19 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a20 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a21 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a22 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a23 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a24 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a25 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a26 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a27 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a28 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a29 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a30 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a31 " "Synthesized away node \"mem:datos\|altsyncram:datos_rtl_0\|altsyncram_em91:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_em91.tdf" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/db/altsyncram_em91.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 220 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654713444 "|A10|mem:datos|altsyncram:datos_rtl_0|altsyncram_em91:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1589654713444 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1589654713444 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589654713535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[0\] GND " "Pin \"salida\[0\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[1\] GND " "Pin \"salida\[1\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[2\] GND " "Pin \"salida\[2\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[3\] GND " "Pin \"salida\[3\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[4\] GND " "Pin \"salida\[4\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[5\] GND " "Pin \"salida\[5\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[6\] GND " "Pin \"salida\[6\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[7\] GND " "Pin \"salida\[7\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[8\] GND " "Pin \"salida\[8\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[9\] GND " "Pin \"salida\[9\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[10\] GND " "Pin \"salida\[10\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[11\] GND " "Pin \"salida\[11\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[12\] GND " "Pin \"salida\[12\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[13\] GND " "Pin \"salida\[13\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[14\] GND " "Pin \"salida\[14\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[15\] GND " "Pin \"salida\[15\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[16\] GND " "Pin \"salida\[16\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[17\] GND " "Pin \"salida\[17\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[18\] GND " "Pin \"salida\[18\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[19\] GND " "Pin \"salida\[19\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[20\] GND " "Pin \"salida\[20\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[21\] GND " "Pin \"salida\[21\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[22\] GND " "Pin \"salida\[22\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[23\] GND " "Pin \"salida\[23\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[24\] GND " "Pin \"salida\[24\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[25\] GND " "Pin \"salida\[25\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[26\] GND " "Pin \"salida\[26\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[27\] GND " "Pin \"salida\[27\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[28\] GND " "Pin \"salida\[28\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[29\] GND " "Pin \"salida\[29\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[30\] GND " "Pin \"salida\[30\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salida\[31\] GND " "Pin \"salida\[31\]\" is stuck at GND" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589654713557 "|A10|salida[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589654713557 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "200 " "200 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589654713608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/output_files/A10.map.smsg " "Generated suppressed messages file C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/output_files/A10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654713702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589654713929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589654713929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "A10.v" "" { Text "C:/Users/Default.DESKTOP-8GME6EK/Documents/Seminario de arquitectura/A10/A10.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589654714166 "|A10|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589654714166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589654714167 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589654714167 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589654714167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589654714264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 16 13:45:14 2020 " "Processing ended: Sat May 16 13:45:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589654714264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589654714264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589654714264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589654714264 ""}
