/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  reg [2:0] _04_;
  wire [5:0] _05_;
  reg [21:0] _06_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire [15:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [17:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [43:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[1] & celloutsig_0_2z);
  assign celloutsig_1_17z = !(in_data[99] ? celloutsig_1_16z : celloutsig_1_6z);
  assign celloutsig_0_14z = !(celloutsig_0_3z ? _00_ : celloutsig_0_13z);
  assign celloutsig_0_21z = !(celloutsig_0_9z ? in_data[80] : celloutsig_0_3z);
  assign celloutsig_0_27z = !(celloutsig_0_8z ? celloutsig_0_18z[2] : celloutsig_0_12z);
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_0_23z = ~_01_;
  assign celloutsig_0_35z = celloutsig_0_30z | ~(celloutsig_0_12z);
  assign celloutsig_1_14z = in_data[156] | ~(celloutsig_1_6z);
  assign celloutsig_1_16z = celloutsig_1_12z[0] | ~(celloutsig_1_1z[5]);
  assign celloutsig_0_9z = celloutsig_0_0z | ~(celloutsig_0_2z);
  assign celloutsig_1_11z = celloutsig_1_8z[1] | celloutsig_1_7z;
  assign celloutsig_0_11z = _00_ | in_data[11];
  assign celloutsig_0_30z = celloutsig_0_10z[6] | celloutsig_0_6z[3];
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 6'h00;
    else _03_ <= celloutsig_0_10z[6:1];
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_1z[2:0];
  reg [5:0] _23_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_, _05_[4:3], _02_, _00_, _05_[0] } = _23_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 22'h000000;
    else _06_ <= { in_data[67:57], celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_2z };
  assign celloutsig_0_36z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_35z } & { _06_[11], _03_, celloutsig_0_27z };
  assign celloutsig_0_10z = in_data[51:43] & in_data[52:44];
  assign celloutsig_0_18z = { celloutsig_0_16z[2:1], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z } & { in_data[39:38], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[16:14] && in_data[11:9];
  assign celloutsig_1_6z = { in_data[149:133], celloutsig_1_0z, celloutsig_1_0z } && { celloutsig_1_1z[27:10], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[20:7], celloutsig_0_2z, celloutsig_0_2z } && { celloutsig_0_1z, _01_, _05_[4:3], _02_, _00_, _05_[0], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_19z[2], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z } && { _05_[4:3], celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[45:39], celloutsig_0_1z } && { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_37z = celloutsig_0_26z ? { celloutsig_0_16z[3:1], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_17z } : { celloutsig_0_19z[7:0], celloutsig_0_22z };
  assign celloutsig_0_45z = celloutsig_0_36z[3] ? { celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_30z } : celloutsig_0_37z[5:3];
  assign celloutsig_1_8z = celloutsig_1_7z ? { celloutsig_1_0z, celloutsig_1_0z, 2'h3, celloutsig_1_2z, celloutsig_1_5z } : { celloutsig_1_6z, 1'h0, celloutsig_1_2z, 1'h0, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_6z ? { celloutsig_1_12z[2:1], celloutsig_1_14z, celloutsig_1_17z } : { celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_16z = celloutsig_0_3z ? in_data[60:57] : { celloutsig_0_11z, 1'h0, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_44z = { celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_14z } != celloutsig_0_39z[2:0];
  assign celloutsig_1_10z = celloutsig_1_1z[6:2] != celloutsig_1_8z[4:0];
  assign celloutsig_0_39z = - { _05_[3], _02_, _00_, _05_[0], celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_1_1z = - { in_data[152:111], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = - { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_12z = - { celloutsig_1_8z[3:1], celloutsig_1_5z };
  assign celloutsig_1_15z = - { in_data[111:106], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_6z = - { _04_[1], _04_ };
  assign celloutsig_0_17z = - { _04_, celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[126:124] !== { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_10z[5:2], celloutsig_0_10z } !== { celloutsig_0_1z[2:1], _01_, _05_[4:3], _02_, _00_, _05_[0], celloutsig_0_0z, celloutsig_0_9z, _04_ };
  assign celloutsig_0_20z = { _05_[4:3], _02_, _00_ } !== { _02_, _00_, _05_[0], celloutsig_0_2z };
  assign celloutsig_0_25z = { _00_, celloutsig_0_18z } !== { celloutsig_0_10z[6:0], celloutsig_0_22z, celloutsig_0_13z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_8z, celloutsig_0_8z, _01_, _05_[4:3], _02_, _00_, _05_[0] };
  assign celloutsig_0_26z = ~^ { _04_, celloutsig_0_3z };
  assign celloutsig_1_0z = ^ in_data[172:167];
  assign celloutsig_1_3z = ^ in_data[127:123];
  assign celloutsig_1_5z = ^ { in_data[171], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_15z = ^ { in_data[36:22], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_2z = ^ { in_data[70:47], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_0_19z = { in_data[71:65], celloutsig_0_13z, celloutsig_0_9z } << in_data[49:41];
  assign celloutsig_1_18z = { celloutsig_1_15z[9:1], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z } ~^ { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[62:58] ~^ { in_data[92:91], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _05_[5], _05_[2:1] } = { _01_, _02_, _00_ };
  assign { out_data[139:128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
