
*** Running vivado
    with args -log Game.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Game.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Game.tcl -notrace
Command: synth_design -top Game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 426.105 ; gain = 146.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Game' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/Game.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/uart_transmitter.v:23]
	Parameter CLK_RATE bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (1#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/uart_transmitter.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/uart_receiver.v:23]
	Parameter CLK_RATE bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (2#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/uart_receiver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/Game.v:50]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/Display.v:2]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/vga_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_state_machine' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_state_machine.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_state_machine.v:37]
INFO: [Synth 8-6155] done synthesizing module 'game_state_machine' (4#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_state_machine.v:3]
INFO: [Synth 8-6157] synthesizing module 'home' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/home.v:3]
INFO: [Synth 8-6157] synthesizing module 'game_title' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_title.v:3]
	Parameter top_left_x bound to: 223 - type: integer 
	Parameter top_left_y bound to: 25 - type: integer 
	Parameter bot_right_x bound to: 415 - type: integer 
	Parameter bot_right_y bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'game_title_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_title_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_title_rom.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_title_rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'game_title_rom' (5#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_title_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'game_title' (6#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_title.v:3]
INFO: [Synth 8-6157] synthesizing module 'name' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:3]
	Parameter top_left_x_name bound to: 85 - type: integer 
	Parameter top_left_y_name bound to: 100 - type: integer 
	Parameter bot_right_x_name bound to: 385 - type: integer 
	Parameter bot_right_y_name bound to: 129 - type: integer 
	Parameter top_left_x_id bound to: 411 - type: integer 
	Parameter top_left_y_id bound to: 100 - type: integer 
	Parameter bot_right_x_id bound to: 555 - type: integer 
	Parameter bot_right_y_id bound to: 129 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'panupong_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_rom.v:12]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'panupong_rom' (7#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'panupong_id_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_id_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_id_rom.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_id_rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'panupong_id_rom' (8#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_id_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'phum_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_rom.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'phum_rom' (9#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'phum_id_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_id_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_id_rom.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_id_rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'phum_id_rom' (10#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_id_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'tolap_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_rom.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_rom.v:40]
INFO: [Synth 8-6155] done synthesizing module 'tolap_rom' (11#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'tolap_id_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_id_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_id_rom.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_id_rom.v:40]
INFO: [Synth 8-6155] done synthesizing module 'tolap_id_rom' (12#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_id_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'jaturit_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_rom.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_rom.v:40]
INFO: [Synth 8-6155] done synthesizing module 'jaturit_rom' (13#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'jaturit_id_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_id_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_id_rom.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_id_rom.v:40]
INFO: [Synth 8-6155] done synthesizing module 'jaturit_id_rom' (14#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_id_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'natthanon_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_rom.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_rom.v:40]
INFO: [Synth 8-6155] done synthesizing module 'natthanon_rom' (15#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'natthanon_id_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_id_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_id_rom.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_id_rom.v:40]
INFO: [Synth 8-6155] done synthesizing module 'natthanon_id_rom' (16#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_id_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'name' (17#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:3]
INFO: [Synth 8-6157] synthesizing module 'enter' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/enter.v:23]
	Parameter top_left_x bound to: 128 - type: integer 
	Parameter top_left_y bound to: 350 - type: integer 
	Parameter bot_right_x bound to: 512 - type: integer 
	Parameter bot_right_y bound to: 370 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'enter_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/enter_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/enter_rom.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/enter_rom.v:40]
INFO: [Synth 8-6155] done synthesizing module 'enter_rom' (18#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/enter_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'enter' (19#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/enter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'home' (20#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/home.v:3]
INFO: [Synth 8-6157] synthesizing module 'dodge' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/dodge.v:3]
INFO: [Synth 8-6157] synthesizing module 'frame' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/frame.v:3]
INFO: [Synth 8-6157] synthesizing module 'white_block_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/white_block_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/white_block_rom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'white_block_rom' (21#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/white_block_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frame' (22#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/frame.v:3]
INFO: [Synth 8-6157] synthesizing module 'flame_monster' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster.v:3]
	Parameter top_left_x bound to: 300 - type: integer 
	Parameter top_left_y bound to: 160 - type: integer 
	Parameter bot_right_x bound to: 340 - type: integer 
	Parameter bot_right_y bound to: 223 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flame_monster_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster_rom.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster_rom.v:20]
INFO: [Synth 8-6155] done synthesizing module 'flame_monster_rom' (23#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'flame_monster' (24#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster.v:3]
INFO: [Synth 8-6157] synthesizing module 'heart' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart.v:3]
INFO: [Synth 8-6157] synthesizing module 'heart_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart_rom.v:3]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart_rom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'heart_rom' (25#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart_rom.v:3]
WARNING: [Synth 8-689] width (6) of port connection 'row' does not match port width (5) of module 'heart_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'col' does not match port width (5) of module 'heart_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart.v:80]
INFO: [Synth 8-6155] done synthesizing module 'heart' (26#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/heart.v:3]
INFO: [Synth 8-6157] synthesizing module 'bullet' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:23]
	Parameter t_l_x bound to: 110 - type: integer 
	Parameter t_l_y bound to: 260 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bullet_rom' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet_rom.v:23]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet_rom.v:31]
INFO: [Synth 8-6155] done synthesizing module 'bullet_rom' (27#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bullet' (28#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:23]
INFO: [Synth 8-6157] synthesizing module 'bullet__parameterized0' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:23]
	Parameter t_l_x bound to: 400 - type: integer 
	Parameter t_l_y bound to: 300 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bullet__parameterized0' (28#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:23]
INFO: [Synth 8-6157] synthesizing module 'hp_bar' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/hp_bar.v:23]
	Parameter max_hp bound to: 20 - type: integer 
	Parameter top_left_x bound to: 90 - type: integer 
	Parameter top_left_y bound to: 460 - type: integer 
	Parameter bot_right_x bound to: 210 - type: integer 
	Parameter bot_right_y bound to: 470 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hp_bar' (29#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/hp_bar.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dodge' (30#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/dodge.v:3]
WARNING: [Synth 8-350] instance 'dodge_screen' of module 'dodge' requires 8 connections, but only 7 given [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/Display.v:67]
INFO: [Synth 8-6155] done synthesizing module 'Display' (31#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/Display.v:2]
WARNING: [Synth 8-350] instance 'display' of module 'Display' requires 8 connections, but only 7 given [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/Game.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Game' (32#1) [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/Game.v:5]
WARNING: [Synth 8-3331] design hp_bar has unconnected port clk
WARNING: [Synth 8-3331] design white_block_rom has unconnected port clk
WARNING: [Synth 8-3331] design white_block_rom has unconnected port row[3]
WARNING: [Synth 8-3331] design white_block_rom has unconnected port row[2]
WARNING: [Synth 8-3331] design white_block_rom has unconnected port row[1]
WARNING: [Synth 8-3331] design white_block_rom has unconnected port row[0]
WARNING: [Synth 8-3331] design white_block_rom has unconnected port col[2]
WARNING: [Synth 8-3331] design white_block_rom has unconnected port col[1]
WARNING: [Synth 8-3331] design white_block_rom has unconnected port col[0]
WARNING: [Synth 8-3331] design dodge has unconnected port this_state
WARNING: [Synth 8-3331] design game_state_machine has unconnected port home_on
WARNING: [Synth 8-3331] design game_state_machine has unconnected port dodge_on
WARNING: [Synth 8-3331] design Display has unconnected port sw[11]
WARNING: [Synth 8-3331] design Display has unconnected port sw[10]
WARNING: [Synth 8-3331] design Display has unconnected port sw[9]
WARNING: [Synth 8-3331] design Display has unconnected port sw[8]
WARNING: [Synth 8-3331] design Display has unconnected port sw[7]
WARNING: [Synth 8-3331] design Display has unconnected port sw[6]
WARNING: [Synth 8-3331] design Display has unconnected port sw[5]
WARNING: [Synth 8-3331] design Display has unconnected port sw[4]
WARNING: [Synth 8-3331] design Display has unconnected port sw[3]
WARNING: [Synth 8-3331] design Display has unconnected port sw[2]
WARNING: [Synth 8-3331] design Display has unconnected port sw[1]
WARNING: [Synth 8-3331] design Display has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 855.074 ; gain = 575.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 855.074 ; gain = 575.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 855.074 ; gain = 575.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/non_s/kkGames/kkGames.srcs/constrs_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/non_s/kkGames/kkGames.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/non_s/kkGames/kkGames.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.539 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1034.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1034.539 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1034.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1034.539 ; gain = 755.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1034.539 ; gain = 755.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1034.539 ; gain = 755.324
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receive" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "receive" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "video_home_on" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "form" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:92]
INFO: [Synth 8-5546] ROM "tx_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'video_home_on_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_state_machine.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'video_dodge_on_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_state_machine.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/game_title_rom.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_rom.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/panupong_id_rom.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_rom.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/phum_id_rom.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_rom.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/tolap_id_rom.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_rom.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/jaturit_id_rom.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_rom.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/natthanon_id_rom.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'name_row_2_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'name_col_2_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'id_row_2_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'id_col_2_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'name_row_3_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'name_col_3_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'id_row_3_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'id_col_3_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'name_row_4_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'name_col_4_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'id_row_4_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'id_col_4_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'name_row_5_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'name_col_5_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'id_row_5_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'id_col_5_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/name.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/enter_rom.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'color_data_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster_rom.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'form_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'change_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/flame_monster.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'is_collision_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'is_collision_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/bullet.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'dodge_on_reg' [C:/Users/non_s/kkGames/kkGames.srcs/sources_1/new/dodge.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:43 ; elapsed = 00:04:49 . Memory (MB): peak = 1122.113 ; gain = 842.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 25    
	   2 Input     11 Bit       Adders := 8     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               14 Bit    Registers := 13    
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---ROMs : 
	                              ROMs := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 42    
	7681 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	  16 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	7561 Input      4 Bit        Muxes := 1     
	7297 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Game 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module game_state_machine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module game_title_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	7297 Input      3 Bit        Muxes := 1     
Module game_title 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
Module panupong_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module panupong_id_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module phum_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module phum_id_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module tolap_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module tolap_id_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module jaturit_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module jaturit_id_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module natthanon_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module natthanon_id_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
Module name 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
Module enter_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	7681 Input     12 Bit        Muxes := 1     
Module enter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module home 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module frame 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module flame_monster_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  16 Input     12 Bit        Muxes := 1     
	7561 Input      4 Bit        Muxes := 1     
Module flame_monster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module heart_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module heart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
Module bullet_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module bullet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module bullet__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hp_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Multipliers : 
	                 3x32  Multipliers := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
Module dodge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "form" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "uart_receiver/receive" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart_receiver/receive" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tx_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design hp_bar has unconnected port clk
WARNING: [Synth 8-3331] design frame has unconnected port clk
WARNING: [Synth 8-3331] design dodge has unconnected port this_state
WARNING: [Synth 8-3331] design game_state_machine has unconnected port home_on
WARNING: [Synth 8-3331] design game_state_machine has unconnected port dodge_on
WARNING: [Synth 8-3331] design Display has unconnected port sw[11]
WARNING: [Synth 8-3331] design Display has unconnected port sw[10]
WARNING: [Synth 8-3331] design Display has unconnected port sw[9]
WARNING: [Synth 8-3331] design Display has unconnected port sw[8]
WARNING: [Synth 8-3331] design Display has unconnected port sw[7]
WARNING: [Synth 8-3331] design Display has unconnected port sw[6]
WARNING: [Synth 8-3331] design Display has unconnected port sw[5]
WARNING: [Synth 8-3331] design Display has unconnected port sw[4]
WARNING: [Synth 8-3331] design Display has unconnected port sw[3]
WARNING: [Synth 8-3331] design Display has unconnected port sw[2]
WARNING: [Synth 8-3331] design Display has unconnected port sw[1]
WARNING: [Synth 8-3331] design Display has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[26]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[27]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[28]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[29]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[30]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[31]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[31]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[7]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[8]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[9]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[10]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[11]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[12]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[13]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[14]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[15]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[16]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[17]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[18]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[19]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[20]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[21]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[22]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[23]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/change_reg[24]' (LD) to 'display/dodge_screen/flame_monster_unit/change_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[19]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[20]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[20]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[21]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[21]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[22]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[22]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[23]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[23]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[24]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[24]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[25]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[26]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[26]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[27]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[27]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[28]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[28]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[29]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[29]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[30]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[31]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[31]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[8]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[8]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[9]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[9]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[10]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[10]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[11]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[11]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[12]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[12]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[13]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[13]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[14]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[14]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[15]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[15]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[16]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[16]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[17]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[17]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[18]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[18]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[5]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[5]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[6]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[6]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[7]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[7]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[3]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[3]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[4]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/flame_monster_unit/form_reg[4]' (LD) to 'display/dodge_screen/flame_monster_unit/form_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[22]' (FD) to 'display/FSM/state_divider_reg[23]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[23]' (FD) to 'display/FSM/state_divider_reg[24]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[24]' (FD) to 'display/FSM/state_divider_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[25]' (FD) to 'display/FSM/state_divider_reg[26]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[26]' (FD) to 'display/FSM/state_divider_reg[27]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[27]' (FD) to 'display/FSM/state_divider_reg[28]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[28]' (FD) to 'display/FSM/state_divider_reg[29]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[29]' (FD) to 'display/FSM/state_divider_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_divider_reg[30]' (FD) to 'display/FSM/state_divider_reg[31]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[24]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[25]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[26]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[26]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[27]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[27]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[28]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[28]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[29]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[29]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[30]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[31]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_2/move_reg[31]' (FD) to 'display/dodge_screen/bullet_unit_2/move_reg[23]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[24]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[25]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[26]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[26]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[27]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[27]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[28]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[28]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[29]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[29]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[30]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[31]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/bullet_unit_1/move_reg[31]' (FD) to 'display/dodge_screen/bullet_unit_1/move_reg[23]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[24]' (FD) to 'display/dodge_screen/heart_unit/move_reg[25]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[25]' (FD) to 'display/dodge_screen/heart_unit/move_reg[26]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[26]' (FD) to 'display/dodge_screen/heart_unit/move_reg[27]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[27]' (FD) to 'display/dodge_screen/heart_unit/move_reg[28]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[28]' (FD) to 'display/dodge_screen/heart_unit/move_reg[29]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[29]' (FD) to 'display/dodge_screen/heart_unit/move_reg[30]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[30]' (FD) to 'display/dodge_screen/heart_unit/move_reg[31]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[31]' (FD) to 'display/dodge_screen/heart_unit/move_reg[22]'
INFO: [Synth 8-3886] merging instance 'display/dodge_screen/heart_unit/move_reg[22]' (FD) to 'display/dodge_screen/heart_unit/move_reg[23]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[31]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[30]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[29]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[28]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[27]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[26]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[25]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[24]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[23]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[22]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[21]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[20]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'display/FSM/state_reg[19]' (FDE) to 'display/FSM/state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tx_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/home_screen/game_title_unit/game_title/color_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\display/home_screen/enter_unit/game_title/color_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (display/home_screen/game_title_unit/game_title/color_data_reg[11]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (display/home_screen/enter_unit/game_title/color_data_reg[7]) is unused and will be removed from module Game.
WARNING: [Synth 8-3332] Sequential element (dodge_on_reg) is unused and will be removed from module dodge.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:12:36 ; elapsed = 00:12:45 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 106, Available = 100. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|home          | sel        | 16384x1       | Block RAM      | 
|home          | sel_rep    | 16384x12      | Block RAM      | 
|home          | sel        | 16384x1       | Block RAM      | 
|home          | sel_rep    | 8192x12       | Block RAM      | 
|home          | sel        | 8192x1        | Block RAM      | 
|home          | sel_rep    | 16384x12      | Block RAM      | 
|home          | sel        | 16384x1       | Block RAM      | 
|home          | sel_rep    | 8192x12       | Block RAM      | 
|home          | sel        | 8192x1        | Block RAM      | 
|home          | sel_rep    | 16384x12      | Block RAM      | 
|home          | sel        | 16384x1       | Block RAM      | 
|home          | sel_rep    | 8192x12       | Block RAM      | 
|home          | sel        | 8192x1        | Block RAM      | 
|home          | sel_rep    | 16384x12      | Block RAM      | 
|home          | sel        | 16384x1       | Block RAM      | 
|home          | sel_rep    | 8192x12       | Block RAM      | 
|home          | sel        | 8192x1        | Block RAM      | 
|home          | sel_rep    | 16384x12      | Block RAM      | 
|home          | sel        | 16384x1       | Block RAM      | 
|home          | sel_rep    | 8192x12       | Block RAM      | 
|home          | sel        | 8192x1        | Block RAM      | 
|home          | sel        | 16384x1       | Block RAM      | 
|flame_monster | sel        | 16384x1       | Block RAM      | 
|heart         | sel        | 1024x11       | Block RAM      | 
|dodge         | sel        | 1024x12       | Block RAM      | 
|dodge         | sel        | 1024x12       | Block RAM      | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/display/home_screen/sel_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/display/home_screen/sel_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/display/home_screen/sel_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_2/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_3/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/display/home_screen/sel_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/display/home_screen/sel_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/display/home_screen/sel_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/display/home_screen/sel_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/display/home_screen/sel_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/display/home_screen/sel_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_10/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_12/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/display/home_screen/sel_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/display/home_screen/sel_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_13/display/home_screen/sel_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_14/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_15/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_15/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_15/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_16/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/display/home_screen/sel_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/display/home_screen/sel_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_17/display/home_screen/sel_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_18/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_19/display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_19/display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_19/display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_20/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_21/display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/dodge_screen/flame_monster_unit/i_0/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/dodge_screen/heart_unit/rgb_out10/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/dodge_screen/i_0/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/dodge_screen/i_1/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:45 ; elapsed = 00:12:54 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:13:03 ; elapsed = 00:13:12 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_0__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_1__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_2__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_0__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_1__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_2__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_1__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_1__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_2__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_3__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_4__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_5__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_0__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_1__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_2__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel__3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_0__4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance display/home_screen/sel_rep_2__5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:13:07 ; elapsed = 00:13:16 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:08 ; elapsed = 00:13:17 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:08 ; elapsed = 00:13:17 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:09 ; elapsed = 00:13:18 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:09 ; elapsed = 00:13:18 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:09 ; elapsed = 00:13:18 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:09 ; elapsed = 00:13:18 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   533|
|3     |LUT1        |   411|
|4     |LUT2        |   393|
|5     |LUT3        |   607|
|6     |LUT4        |   600|
|7     |LUT5        |   617|
|8     |LUT6        |  1843|
|9     |MUXF7       |   226|
|10    |MUXF8       |    56|
|11    |RAMB18E1    |     1|
|12    |RAMB18E1_1  |     3|
|13    |RAMB18E1_2  |     3|
|14    |RAMB18E1_3  |     1|
|15    |RAMB18E1_4  |     1|
|16    |RAMB18E1_5  |     1|
|17    |RAMB18E1_6  |     1|
|18    |RAMB36E1    |     2|
|19    |RAMB36E1_1  |     1|
|20    |RAMB36E1_10 |     2|
|21    |RAMB36E1_11 |     1|
|22    |RAMB36E1_12 |     1|
|23    |RAMB36E1_13 |     1|
|24    |RAMB36E1_14 |     1|
|25    |RAMB36E1_15 |     3|
|26    |RAMB36E1_16 |     1|
|27    |RAMB36E1_17 |     1|
|28    |RAMB36E1_18 |     1|
|29    |RAMB36E1_19 |     1|
|30    |RAMB36E1_2  |     2|
|31    |RAMB36E1_20 |     1|
|32    |RAMB36E1_21 |     1|
|33    |RAMB36E1_22 |     1|
|34    |RAMB36E1_23 |     1|
|35    |RAMB36E1_24 |     1|
|36    |RAMB36E1_25 |     1|
|37    |RAMB36E1_26 |     1|
|38    |RAMB36E1_27 |     1|
|39    |RAMB36E1_28 |     1|
|40    |RAMB36E1_29 |     1|
|41    |RAMB36E1_3  |     1|
|42    |RAMB36E1_30 |     2|
|43    |RAMB36E1_31 |     2|
|44    |RAMB36E1_32 |     1|
|45    |RAMB36E1_33 |     1|
|46    |RAMB36E1_34 |     1|
|47    |RAMB36E1_4  |     1|
|48    |RAMB36E1_5  |     1|
|49    |RAMB36E1_6  |     1|
|50    |RAMB36E1_7  |     1|
|51    |RAMB36E1_8  |     2|
|52    |RAMB36E1_9  |     1|
|53    |FDRE        |   368|
|54    |LD          |   266|
|55    |IBUF        |     2|
|56    |OBUF        |    23|
+------+------------+------+

Report Instance Areas: 
+------+-------------------------+-----------------------+------+
|      |Instance                 |Module                 |Cells |
+------+-------------------------+-----------------------+------+
|1     |top                      |                       |  6001|
|2     |  display                |Display                |  5569|
|3     |    FSM                  |game_state_machine     |   523|
|4     |    dodge_screen         |dodge                  |  3992|
|5     |      bullet_unit_1      |bullet                 |   627|
|6     |      bullet_unit_2      |bullet__parameterized0 |   636|
|7     |      flame_monster_unit |flame_monster          |  1904|
|8     |        flame_monster    |flame_monster_rom      |  1170|
|9     |      heart_unit         |heart                  |   638|
|10    |      hp_bar_unit        |hp_bar                 |   180|
|11    |    home_screen          |home                   |   555|
|12    |      enter_unit         |enter                  |    32|
|13    |        game_title       |enter_rom              |    32|
|14    |      game_title_unit    |game_title             |   168|
|15    |        game_title       |game_title_rom         |   168|
|16    |      name_unit          |name                   |   304|
|17    |        id_1             |panupong_id_rom        |    19|
|18    |        id_2             |phum_id_rom            |    19|
|19    |        id_3             |tolap_id_rom           |    15|
|20    |        id_4             |jaturit_id_rom         |    23|
|21    |        id_5             |natthanon_id_rom       |    23|
|22    |        name_1           |panupong_rom           |    21|
|23    |        name_2           |phum_rom               |    30|
|24    |        name_3           |tolap_rom              |    14|
|25    |        name_4           |jaturit_rom            |    15|
|26    |        name_5           |natthanon_rom          |    17|
|27    |    vsync_unit           |vga_sync               |   426|
|28    |  uart_receiver          |uart_receiver          |    75|
|29    |  uart_transmitter       |uart_transmitter       |    40|
+------+-------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:09 ; elapsed = 00:13:18 . Memory (MB): peak = 1226.957 ; gain = 947.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:38 ; elapsed = 00:13:09 . Memory (MB): peak = 1226.957 ; gain = 768.277
Synthesis Optimization Complete : Time (s): cpu = 00:13:10 ; elapsed = 00:13:19 . Memory (MB): peak = 1226.957 ; gain = 947.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1226.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  LD => LDCE: 266 instances

INFO: [Common 17-83] Releasing license: Synthesis
328 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:14 ; elapsed = 00:13:23 . Memory (MB): peak = 1226.957 ; gain = 960.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1226.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/non_s/kkGames/kkGames.runs/synth_1/Game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Game_utilization_synth.rpt -pb Game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  7 01:01:19 2020...
