// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// (C) 2001-2022 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Parameters for embedded adaptation streamer

package hssi_ss_hotplug_rcp_load_rom_params_25g;

  localparam rom_data_width = 32; // ROM data width 
  localparam rom_depth = 22; // Depth of adaptation rom
  localparam max_depth = 21; // Max Depth of single profile rom
  localparam ical_depth_list = "21"; //Depth list for individual profile 
  // Adaptation rom containing all profiles in order
  // 000-063 25G VSR ical recipe
  // 064-127 25G VSR pcal recipe
  // 128-191 25G LR ical recipe
  // 192-255 25G LR pcal recipe
  localparam reg [31:0] config_rom [0:255] = '{
    32'h0000002B, //VSR iCAL	
    32'h002C0901,
    32'h006C0008,
    32'h00EC0015,	
    32'h002C0900,
    32'h006C0000,
    32'h00EC0015,	
    32'h002C0D02,
    32'h006C0000,
    32'h00EC0012,	
    32'h002C0D01,
    32'h006C0000,
    32'h00EC0012,	
    32'h002C0D00,
    32'h006C0000,
    32'h00EC0012,	
    32'h002C090A,
    32'h006C000F,
    32'h00EC0015,	
    32'h002C0904,
    32'h006C0000,
    32'h00EC0015,	
    32'h002C0905,
    32'h006C0000,
    32'h00EC0015,	
	  32'h002C0108,
    32'h006C0000,		
    32'h002C0D08,
    32'h006C000F,
    32'h00EC0012,
    32'h002C0D04,
    32'h006C0000,
    32'h00EC0012,
    32'h002C0D03,
    32'h006C0000,
    32'h00EC0012,	
    32'h002C200B,
    32'h006C0014,
    32'h002C2001,
    32'h006C0000,
    32'h002C2002,
    32'h006C0000,	
	  32'h002C0109,
    32'h006C0000,		
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
	  32'h00000000,
    32'h00000000, //VSR pCAL	
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
	  32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
	  32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h0000002B, //LR iCAL	
    32'h002C0901,
    32'h006C0008,
    32'h00EC0015,	
    32'h002C0900,
    32'h006C0000,
    32'h00EC0015,	
    32'h002C0D02,
    32'h006C0000,
    32'h00EC0012,	
    32'h002C0D01,
    32'h006C0000,
    32'h00EC0012,	
    32'h002C0D00,
    32'h006C0000,
    32'h00EC0012,	
    32'h002C090A,
    32'h006C0003,
    32'h00EC0015,	
    32'h002C0904,
    32'h006C0002,
    32'h00EC0015,	
    32'h002C0905,
    32'h006C0002,
    32'h00EC0015,	
	  32'h002C0108,
    32'h006C0000,		
    32'h002C0D08,
    32'h006C0006,
    32'h00EC0012,
    32'h002C0D04,
    32'h006C0001,
    32'h00EC0012,
    32'h002C0D03,
    32'h006C0001,
    32'h00EC0012,	
    32'h002C200B,
    32'h006C000A,
    32'h002C2001,
    32'h006C0082,
    32'h002C2002,
    32'h006C0082,	
	  32'h002C0109,
    32'h006C0019,		
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
	  32'h00000000,
    32'h00000005, //LR pCAL	
    32'h002C0D04,
    32'h006C0008,
    32'h00EC0012,
	  32'h002C0108,
    32'h006C0002,		
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000,
    32'h00000000
  };
endpackage
`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "SsA75YSYGF80sMxcVcIJz7qC/bu5/GFmyOQtDL/x79k9awhwrs1/rpWwdMSdZM2X+KK5OPl7NlHx7SPY5wRckyl2RR/pULB4Gr4ljG7XN4DaAxjnUEsFPGaSXMbeLmHIwmOgVpfePQEWBImt9G4xgjV0kVX3ONW9Qk4+e/sQSunDVn3fkI+oox1qImh/vDaEBsdPebXpztP0C0MXDID9QjOct1HHbd4YOYjU6rRW6yslg/IAru64rZgs91jNfjjWZFpUQl1iPdJarCBOyjvbVAvKoe5fuF1SymOT1IVvp1L+IUWu+k6SZn+YF1oO9ZNlL44lwK8f76zyZGGTUGG+CS2fVcAd0jJRS4veOubsrFrEA2Hzu77B5KP6GotKtuevnwaRSh3n0F0dOtYbtkCLJWTx/tMQ4Uz9UWwbXYyp1QhiJm9kmBNfvU2Lkc8bQM/kWEbpfC9tljjHc+8BlYh7xvSGOFBeb7LqlQwi1BJbfwHDNlt1FYgq03ubrGAmrkENOCjsaBW4S2sWevjT2X+B4OQ4atTuZSZ4R0e3qhxN2qPTG/3DBNn2jQoq5xcaW6lz4v+QaJia4PpqwsF5yQgbpUkB8fDkVlJH7ctrPJHYwoU50R5yO5tylQxMPGIXrKkxafBhGdQhxhkI1KVvCZoeWwZqcZ6ZX70+zD8YEfb0OPSHqg05ViI4z2pSDnJTwA2N2AS6e0kUrxyZGi6Aqc1epeWotNE4VsMxGC681Bl9b1simj5SYRPoa38c0wwd/uRCV6jxA822H2B9xNMhe1WWSJbwvvxp7YEeCqzKF8V56Azw3N7c6GaEZ3LrD2SZgxRbWsVWBv36Q6W86mBzmxop94eRZcEtwBJ3Dp3inQATOP8tDL3YxbX9TLNsWhLoVfn4l8cHNFuG6nLzMSXusBVvwWCZPZNG5lPI42zAJBx3INAHtKtWyOoeqrz8cdaoqab2qXSqY7Rxihfujp+fVgzA40SSAfp8JtfQKnBEOaMJRlibIoaCuocchtEsD/Jo+KpC"
`endif