"use strict";(self.webpackChunkmy_website=self.webpackChunkmy_website||[]).push([[3081],{33757:(r,e,n)=>{n.r(e),n.d(e,{assets:()=>l,contentTitle:()=>s,default:()=>u,frontMatter:()=>o,metadata:()=>_,toc:()=>a});var t=n(74848),i=n(28453);const o={},s=void 0,_={id:"FPGA-IC/QuestaSim-\u4eff\u771fVIVADO-IP",title:"QuestaSim-\u4eff\u771fVIVADO-IP",description:"\u9996\u5148\u5728VIVADO\u4e2d\u9009\u62e9QuestaSim\u4eff\u771f\u5de5\u5177\uff0c\u7f16\u8bd1VIVADO IP\u5230\u6307\u5b9a\u6587\u4ef6\u5939\u4e2d\u3002",source:"@site/docs/FPGA-IC/QuestaSim-\u4eff\u771fVIVADO-IP.md",sourceDirName:"FPGA-IC",slug:"/FPGA-IC/QuestaSim-\u4eff\u771fVIVADO-IP",permalink:"/docs/FPGA-IC/QuestaSim-\u4eff\u771fVIVADO-IP",draft:!1,unlisted:!1,editUrl:"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/FPGA-IC/QuestaSim-\u4eff\u771fVIVADO-IP.md",tags:[],version:"current",frontMatter:{},sidebar:"tutorialSidebar",previous:{title:"PTPX",permalink:"/docs/FPGA-IC/PTPX"},next:{title:"RAM-\u4e09\u79cd\u6a21\u5f0f",permalink:"/docs/FPGA-IC/RAM-\u4e09\u79cd\u6a21\u5f0f"}},l={},a=[];function c(r){const e={code:"code",em:"em",p:"p",pre:"pre",...(0,i.R)(),...r.components};return(0,t.jsxs)(t.Fragment,{children:[(0,t.jsxs)(e.p,{children:["\u9996\u5148\u5728VIVADO\u4e2d\u9009\u62e9QuestaSim\u4eff\u771f\u5de5\u5177\uff0c\u7f16\u8bd1VIVADO IP\u5230\u6307\u5b9a\u6587\u4ef6\u5939\u4e2d\u3002\r\n\u6253\u5f00\u7f16\u8bd1\u540e\u7684\u6587\u4ef6\u5939\uff0c\u627e\u5230modelsim.ini\u6587\u4ef6\uff0c\u590d\u5236\u5176\u4e2d\u7684\u5e93\u6587\u4ef6\u8def\u5f84\u81f3QuestaSim\u5b89\u88c5\u8def\u5f84\u4e0b\u7684modelsim.ini\u6587\u4ef6\u7684\u5bf9\u5e94\u4f4d\u7f6e\uff0c\u5b8c\u6210\u5e93\u6587\u4ef6\u7684\u6dfb\u52a0\u3002\r\n\u4e4b\u540e\u5728do\u6587\u4ef6\u4e2d \u4f7f\u7528vlog vcom\u5bf9\u6587\u4ef6\u8fdb\u884c\u7f16\u8bd1\uff0c\u5bf9\u4e8eVIVADO IP\u9700\u8981\u4f7f\u7528glbl.v\u5bf9IP\u8fdb\u884c\u5168\u5c40\u521d\u59cb\u5316\uff0c\u6587\u4ef6\u8def\u5f84\u4e3aVIVADO\u5b89\u88c5\u76ee\u5f55\u4e0b\u7684",(0,t.jsx)(e.code,{children:"/data/verilog/src/glbl.v"}),"\uff0c\u5bf9\u4e8e\u8be5\u6587\u4ef6\u8def\u5f84\u4e0b\u8fd8\u5305\u542b\u8bb8\u591aBUFG\u7b49\u539f\u8bed\u4eff\u771f\u6240\u9700\u8981\u7684\u6587\u4ef6\uff0c\u53ef\u6839\u636e\u4eff\u771f\u5185\u5bb9\u914c\u60c5\u6dfb\u52a0\u81f3filelist\u4e2d\u3002\r\n\u7f16\u8bd1\u5b8c\u6210\u540e\u4f7f\u7528 vopt \u5bf9\u4eff\u771f\u8fdb\u884c\u4f18\u5316\u540c\u65f6\u94fe\u63a5\u5bf9\u5e94\u7684\u5e93\u6587\u4ef6\uff0c\u5982\u679c\u4e0d\u6307\u5b9a\u5e93\u6587\u4ef6\uff0c\u4f1a\u5bfc\u81f4\u4eff\u771f\u65f6\u627e\u4e0d\u5230\u5bf9\u5e94\u6a21\u5757\u3002\r\n\u4e4b\u540e\u8fd0\u884cvsim\u5bf9\u5de5\u7a0b\u8fdb\u884c\u4eff\u771f\u3002"]}),"\n",(0,t.jsx)(e.p,{children:(0,t.jsx)(e.em,{children:"VIVADO\u8f6f\u4ef6\u63d0\u4f9b\u4e86\u4f7f\u7528\u5404\u79cd\u4eff\u771f\u5de5\u5177\uff08\u5305\u62ecVCS\u3001QuestaSim\u7b49\uff09\u5bf9 VIVADO IP \u8fdb\u884c\u4eff\u771f\u7684\u811a\u672c\u5b9e\u4f8b\uff0c\u53ef\u5728IP\u5bf9\u5e94\u7684\u53c2\u8003\u8bbe\u8ba1\u5de5\u7a0b\u8def\u5f84\u4e0b\u7684ip_user_files\u4e2d\u627e\u5230\u3002\u53ef\u5728IP Source\u4e2d\u627e\u5230\u5bf9\u5e94IP\u53f3\u952e\u9009\u62e9Open IP Example Design\u6253\u5f00\u5b98\u65b9\u4f8b\u7a0b\uff0c\u5185\u90e8\u5305\u542b\u5404\u79cd\u4eff\u771fmodel\u4ee5\u53ca\u4eff\u771f\u811a\u672c\u3002"})}),"\n",(0,t.jsx)(e.pre,{children:(0,t.jsx)(e.code,{children:'# To run this example, bring up the simulator and type the following at the prompt:\r\n#     do run.do\r\n# or, to run from a shell, type the following at the shell prompt:\r\n#     vsim -c -do run.do\r\n# (omit the "-c" to see the GUI while running from the shell)\r\n# Remove the "quit -f" command from this file to view the results in the GUI.\r\n\r\nset top tb\r\n\r\n\r\n# Create the library.\r\nif [file exists work] {\r\n    vdel -all\r\n}\r\nvlib work\r\n\r\nvmap work work\r\n\r\n# Get the simulator installation directory.\r\nquietly set INSTALL_HOME [file dirname [file nativename $::env(MODEL_TECH)]]\r\n\r\n\r\n# Set the compiler and linker paths.\r\n#if {$tcl_platform(platform) eq "windows"} {\r\n#\tsource $INSTALL_HOME/examples/c_windows/setup/setup_compiler_and_linker_paths_mingwgcc.tcl\r\n#} else {\r\n#\tsource $INSTALL_HOME/examples/c_posix/setup/setup_compiler_and_linker_paths_gcc.tcl\r\n#}\r\n\r\n\r\n# Compile the HDL source(s).\r\n# Please use / rather than \\ in file path\r\nvcom -work work -f ../filelist/vhdl.f -l vcom.log\r\nvlog -work work -sv \\\r\n     -f ../filelist/vlog.f \\\r\n     -l xvlog.log \\\r\n     +initmem+0 \\\r\n     +initreg+0\r\n#     +incdir+../src/\r\n#     -y C:/Xilinx/Vivado/2017.2/data/verilog/src/\r\n\r\n\r\n# Elaborate the design.\r\nvopt -64 +acc -l elaborate.log -L work \\\r\n-L lib_cdc_v1_0_2 \\\r\n-L proc_sys_reset_v5_0_11 \\\r\n-L generic_baseblocks_v2_1_0 \\\r\n-L axi_infrastructure_v1_1_0 \\\r\n-L axi_register_slice_v2_1_13 \\\r\n-L fifo_generator_v13_1_4 \\\r\n-L axi_data_fifo_v2_1_12 \\\r\n-L axi_crossbar_v2_1_14 \\\r\n-L axi_protocol_converter_v2_1_13 \\\r\n-L axi_clock_converter_v2_1_12 \\\r\n-L blk_mem_gen_v8_3_6 \\\r\n-L axi_dwidth_converter_v2_1_13 \\\r\n-L xbip_utils_v3_0_7 \\\r\n-L xbip_pipe_v3_0_3 \\\r\n-L xbip_bram18k_v3_0_3 \\\r\n-L mult_gen_v12_0_12 \\\r\n-L axi_utils_v2_0_3 \\\r\n-L xbip_dsp48_wrapper_v3_0_4 \\\r\n-L xbip_dsp48_addsub_v3_0_3 \\\r\n-L floating_point_v7_0_13 \\\r\n-L xbip_dsp48_mult_v3_0_3 \\\r\n-L xbip_dsp48_multadd_v3_0_3 \\\r\n-L div_gen_v5_1_11 \\\r\n-L unisims_ver \\\r\n-L unimacro_ver \\\r\n-L secureip \\\r\n-L xpm \\\r\n-work work work.$top work.glbl \\\r\n-o tb_opt\r\n\r\n\r\n# Open the debugging windows.\r\nquietly view *\r\n\r\n\r\n# Simulate the design.\r\n# onbreak {quit -f}\r\n# onerror {quit -f}\r\n\r\nvsim -c -novopt -l simulation.log -lib work tb_opt\r\n\r\ndo {wave.do}\r\n\r\nview wave\r\nview structure\r\nview signals\r\n\r\n# log -r /*\r\n\r\nrun -all\r\n\r\n# quit -force\n'})})]})}function u(r={}){const{wrapper:e}={...(0,i.R)(),...r.components};return e?(0,t.jsx)(e,{...r,children:(0,t.jsx)(c,{...r})}):c(r)}},28453:(r,e,n)=>{n.d(e,{R:()=>s,x:()=>_});var t=n(96540);const i={},o=t.createContext(i);function s(r){const e=t.useContext(o);return t.useMemo((function(){return"function"==typeof r?r(e):{...e,...r}}),[e,r])}function _(r){let e;return e=r.disableParentContext?"function"==typeof r.components?r.components(i):r.components||i:s(r.components),t.createElement(o.Provider,{value:e},r.children)}}}]);