{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:43 2016 " "Info: Processing started: Tue Dec 13 21:22:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/affs/Downloads/projeto2/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheduler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scheduler " "Info: Found entity 1: scheduler" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registery.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registery.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerY " "Info: Found entity 1: registerY" {  } { { "registerY.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerY.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerz.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerZ " "Info: Found entity 1: registerZ" {  } { { "registerZ.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerZ.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registerx.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerX " "Info: Found entity 1: registerX" {  } { { "registerX.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "value cpu.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(9): created implicit net for \"value\"" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Info: Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "cpu.v" "counter" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Info: Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "cpu.v" "memory" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(23) " "Warning (10230): Verilog HDL assignment warning at memory.v(23): truncated value with size 32 to match size of target (5)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(28) " "Warning (10230): Verilog HDL assignment warning at memory.v(28): truncated value with size 32 to match size of target (5)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(19) " "Warning (10270): Verilog HDL Case Statement warning at memory.v(19): incomplete case statement has no default case item" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op memory.v(18) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(18): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data memory.v(18) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(18): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] memory.v(18) " "Info (10041): Inferred latch for \"data\[0\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] memory.v(18) " "Info (10041): Inferred latch for \"data\[1\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] memory.v(18) " "Info (10041): Inferred latch for \"data\[2\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] memory.v(18) " "Info (10041): Inferred latch for \"data\[3\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] memory.v(18) " "Info (10041): Inferred latch for \"data\[4\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] memory.v(18) " "Info (10041): Inferred latch for \"op\[0\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] memory.v(18) " "Info (10041): Inferred latch for \"op\[1\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] memory.v(18) " "Info (10041): Inferred latch for \"op\[2\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] memory.v(18) " "Info (10041): Inferred latch for \"op\[3\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] memory.v(18) " "Info (10041): Inferred latch for \"op\[4\]\" at memory.v(18)" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler scheduler:control " "Info: Elaborating entity \"scheduler\" for hierarchy \"scheduler:control\"" {  } { { "cpu.v" "control" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "scheduler.v(29) " "Warning (10270): Verilog HDL Case Statement warning at scheduler.v(29): incomplete case statement has no default case item" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tx scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Tx\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ty scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Ty\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tz scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Tz\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Tula scheduler.v(29) " "Warning (10240): Verilog HDL Always Construct warning at scheduler.v(29): inferring latch(es) for variable \"Tula\", which holds its previous value in one or more paths through the always construct" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tula\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tula\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tz\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tz\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ty\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Ty\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[0\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[0\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[1\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[1\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[2\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[2\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tx\[3\] scheduler.v(29) " "Info (10041): Inferred latch for \"Tx\[3\]\" at scheduler.v(29)" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerX registerX:X " "Info: Elaborating entity \"registerX\" for hierarchy \"registerX:X\"" {  } { { "cpu.v" "X" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "registerX.v(15) " "Info (10264): Verilog HDL Case Statement information at registerX.v(15): all case item expressions in this case statement are onehot" {  } { { "registerX.v" "" { Text "C:/Users/affs/Downloads/projeto2/registerX.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerY registerY:Y " "Info: Elaborating entity \"registerY\" for hierarchy \"registerY:Y\"" {  } { { "cpu.v" "Y" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerZ registerZ:Z " "Info: Elaborating entity \"registerZ\" for hierarchy \"registerZ:Z\"" {  } { { "cpu.v" "Z" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|data\[1\] " "Warning: LATCH primitive \"memory:memory\|data\[1\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|data\[2\] " "Warning: LATCH primitive \"memory:memory\|data\[2\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|op\[0\] " "Warning: LATCH primitive \"memory:memory\|op\[0\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memory:memory\|op\[2\] " "Warning: LATCH primitive \"memory:memory\|op\[2\]\" is permanently enabled" {  } { { "memory.v" "" { Text "C:/Users/affs/Downloads/projeto2/memory.v" 18 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Tx\[0\] " "Warning: LATCH primitive \"scheduler:control\|Tx\[0\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Tz\[2\] " "Warning: LATCH primitive \"scheduler:control\|Tz\[2\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Ty\[0\] " "Warning: LATCH primitive \"scheduler:control\|Ty\[0\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Ty\[2\] " "Warning: LATCH primitive \"scheduler:control\|Ty\[2\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Tx\[0\] " "Warning: LATCH primitive \"scheduler:control\|Tx\[0\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Tz\[0\] " "Warning: LATCH primitive \"scheduler:control\|Tz\[0\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Tz\[2\] " "Warning: LATCH primitive \"scheduler:control\|Tz\[2\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Ty\[0\] " "Warning: LATCH primitive \"scheduler:control\|Ty\[0\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Ty\[1\] " "Warning: LATCH primitive \"scheduler:control\|Ty\[1\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "scheduler:control\|Ty\[2\] " "Warning: LATCH primitive \"scheduler:control\|Ty\[2\]\" is permanently enabled" {  } { { "scheduler.v" "" { Text "C:/Users/affs/Downloads/projeto2/scheduler.v" 29 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outUla\[0\] GND " "Warning (13410): Pin \"outUla\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tx\[0\] VCC " "Warning (13410): Pin \"Tx\[0\]\" is stuck at VCC" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tx\[1\] GND " "Warning (13410): Pin \"Tx\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tx\[2\] GND " "Warning (13410): Pin \"Tx\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tx\[3\] GND " "Warning (13410): Pin \"Tx\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ty\[1\] GND " "Warning (13410): Pin \"Ty\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Ty\[3\] GND " "Warning (13410): Pin \"Ty\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tz\[0\] GND " "Warning (13410): Pin \"Tz\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tz\[1\] GND " "Warning (13410): Pin \"Tz\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tz\[3\] GND " "Warning (13410): Pin \"Tz\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tula\[0\] GND " "Warning (13410): Pin \"Tula\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tula\[1\] GND " "Warning (13410): Pin \"Tula\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tula\[2\] GND " "Warning (13410): Pin \"Tula\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Tula\[3\] GND " "Warning (13410): Pin \"Tula\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[1\] GND " "Warning (13410): Pin \"op\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[2\] GND " "Warning (13410): Pin \"op\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "op\[3\] GND " "Warning (13410): Pin \"op\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data\[0\] GND " "Warning (13410): Pin \"data\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "data\[3\] GND " "Warning (13410): Pin \"data\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[0\] GND " "Warning (13410): Pin \"outX\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outX\[3\] GND " "Warning (13410): Pin \"outX\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outY\[0\] GND " "Warning (13410): Pin \"outY\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[0\] GND " "Warning (13410): Pin \"outZ\[0\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[1\] GND " "Warning (13410): Pin \"outZ\[1\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[2\] GND " "Warning (13410): Pin \"outZ\[2\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outZ\[3\] GND " "Warning (13410): Pin \"outZ\[3\]\" is stuck at GND" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Info: Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:44 2016 " "Info: Processing ended: Tue Dec 13 21:22:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:46 2016 " "Info: Processing started: Tue Dec 13 21:22:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "projeto2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design projeto2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "41 41 " "Critical Warning: No exact pin location assignment(s) for 41 pins of 41 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outUla\[0\] " "Info: Pin outUla\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outUla[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 5 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outUla[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outUla\[1\] " "Info: Pin outUla\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outUla[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 5 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outUla[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outUla\[2\] " "Info: Pin outUla\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outUla[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 5 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outUla[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outUla\[3\] " "Info: Pin outUla\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outUla[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 5 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outUla[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx\[0\] " "Info: Pin Tx\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tx[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx\[1\] " "Info: Pin Tx\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tx[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx\[2\] " "Info: Pin Tx\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tx[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tx\[3\] " "Info: Pin Tx\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tx[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ty\[0\] " "Info: Pin Ty\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Ty[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ty[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ty\[1\] " "Info: Pin Ty\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Ty[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ty[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ty\[2\] " "Info: Pin Ty\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Ty[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ty[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ty\[3\] " "Info: Pin Ty\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Ty[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ty[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tz\[0\] " "Info: Pin Tz\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tz[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tz[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tz\[1\] " "Info: Pin Tz\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tz[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tz[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tz\[2\] " "Info: Pin Tz\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tz[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tz[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tz\[3\] " "Info: Pin Tz\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tz[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 6 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tz[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tula\[0\] " "Info: Pin Tula\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tula[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tula[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tula\[1\] " "Info: Pin Tula\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tula[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tula[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tula\[2\] " "Info: Pin Tula\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tula[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tula[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Tula\[3\] " "Info: Pin Tula\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { Tula[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tula[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[0\] " "Info: Pin op\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { op[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[1\] " "Info: Pin op\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { op[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[2\] " "Info: Pin op\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { op[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op\[3\] " "Info: Pin op\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { op[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { op[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { data[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { data[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { data[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { data[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[0\] " "Info: Pin outX\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outX[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[1\] " "Info: Pin outX\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outX[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[2\] " "Info: Pin outX\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outX[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outX\[3\] " "Info: Pin outX\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outX[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[0\] " "Info: Pin outY\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outY[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[1\] " "Info: Pin outY\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outY[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[2\] " "Info: Pin outY\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outY[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outY\[3\] " "Info: Pin outY\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outY[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 73 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[0\] " "Info: Pin outZ\[0\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outZ[0] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[1\] " "Info: Pin outZ\[1\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outZ[1] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[2\] " "Info: Pin outZ\[2\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outZ[2] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outZ\[3\] " "Info: Pin outZ\[3\] not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { outZ[3] } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { outZ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/affs/desktop/quartuuus/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/affs/Downloads/projeto2/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 0 40 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 0 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.350 ns register register " "Info: Estimated most critical path is register to register delay of 1.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:counter\|value\[1\] 1 REG LAB_X35_Y19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y19; Fanout = 4; REG Node = 'counter:counter\|value\[1\]'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:counter|value[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.053 ns) 0.403 ns counter:counter\|value\[0\]~0 2 COMB LAB_X35_Y19 5 " "Info: 2: + IC(0.350 ns) + CELL(0.053 ns) = 0.403 ns; Loc. = LAB_X35_Y19; Fanout = 5; COMB Node = 'counter:counter\|value\[0\]~0'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { counter:counter|value[1] counter:counter|value[0]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 1.350 ns counter:counter\|value\[1\] 3 REG LAB_X35_Y19 4 " "Info: 3: + IC(0.201 ns) + CELL(0.746 ns) = 1.350 ns; Loc. = LAB_X35_Y19; Fanout = 4; REG Node = 'counter:counter\|value\[1\]'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { counter:counter|value[0]~0 counter:counter|value[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 59.19 % ) " "Info: Total cell delay = 0.799 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.551 ns ( 40.81 % ) " "Info: Total interconnect delay = 0.551 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { counter:counter|value[1] counter:counter|value[0]~0 counter:counter|value[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Warning: Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outUla\[0\] 0 " "Info: Pin \"outUla\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outUla\[1\] 0 " "Info: Pin \"outUla\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outUla\[2\] 0 " "Info: Pin \"outUla\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outUla\[3\] 0 " "Info: Pin \"outUla\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx\[0\] 0 " "Info: Pin \"Tx\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx\[1\] 0 " "Info: Pin \"Tx\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx\[2\] 0 " "Info: Pin \"Tx\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tx\[3\] 0 " "Info: Pin \"Tx\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ty\[0\] 0 " "Info: Pin \"Ty\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ty\[1\] 0 " "Info: Pin \"Ty\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ty\[2\] 0 " "Info: Pin \"Ty\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ty\[3\] 0 " "Info: Pin \"Ty\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tz\[0\] 0 " "Info: Pin \"Tz\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tz\[1\] 0 " "Info: Pin \"Tz\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tz\[2\] 0 " "Info: Pin \"Tz\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tz\[3\] 0 " "Info: Pin \"Tz\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tula\[0\] 0 " "Info: Pin \"Tula\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tula\[1\] 0 " "Info: Pin \"Tula\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tula\[2\] 0 " "Info: Pin \"Tula\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Tula\[3\] 0 " "Info: Pin \"Tula\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[0\] 0 " "Info: Pin \"op\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[1\] 0 " "Info: Pin \"op\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[2\] 0 " "Info: Pin \"op\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op\[3\] 0 " "Info: Pin \"op\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[0\] 0 " "Info: Pin \"outX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[1\] 0 " "Info: Pin \"outX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[2\] 0 " "Info: Pin \"outX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outX\[3\] 0 " "Info: Pin \"outX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[0\] 0 " "Info: Pin \"outY\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[1\] 0 " "Info: Pin \"outY\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[2\] 0 " "Info: Pin \"outY\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outY\[3\] 0 " "Info: Pin \"outY\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[0\] 0 " "Info: Pin \"outZ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[1\] 0 " "Info: Pin \"outZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[2\] 0 " "Info: Pin \"outZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outZ\[3\] 0 " "Info: Pin \"outZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/affs/Downloads/projeto2/projeto2.fit.smsg " "Info: Generated suppressed messages file C:/Users/affs/Downloads/projeto2/projeto2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Info: Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:51 2016 " "Info: Processing ended: Tue Dec 13 21:22:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:53 2016 " "Info: Processing started: Tue Dec 13 21:22:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto2 -c projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:55 2016 " "Info: Processing ended: Tue Dec 13 21:22:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:22:57 2016 " "Info: Processing started: Tue Dec 13 21:22:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projeto2 -c projeto2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/affs/desktop/quartuuus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter:counter\|counter counter:counter\|value\[1\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"counter:counter\|counter\" and destination register \"counter:counter\|value\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.740 ns + Longest register register " "Info: + Longest register to register delay is 1.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:counter\|counter 1 REG LCFF_X35_Y19_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 3; REG Node = 'counter:counter\|counter'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:counter|counter } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.357 ns) 0.776 ns counter:counter\|value\[0\]~0 2 COMB LCCOMB_X35_Y19_N12 5 " "Info: 2: + IC(0.419 ns) + CELL(0.357 ns) = 0.776 ns; Loc. = LCCOMB_X35_Y19_N12; Fanout = 5; COMB Node = 'counter:counter\|value\[0\]~0'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { counter:counter|counter counter:counter|value[0]~0 } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.746 ns) 1.740 ns counter:counter\|value\[1\] 3 REG LCFF_X35_Y19_N17 5 " "Info: 3: + IC(0.218 ns) + CELL(0.746 ns) = 1.740 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 5; REG Node = 'counter:counter\|value\[1\]'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { counter:counter|value[0]~0 counter:counter|value[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.103 ns ( 63.39 % ) " "Info: Total cell delay = 1.103 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.637 ns ( 36.61 % ) " "Info: Total interconnect delay = 0.637 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { counter:counter|counter counter:counter|value[0]~0 counter:counter|value[1] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "1.740 ns" { counter:counter|counter {} counter:counter|value[0]~0 {} counter:counter|value[1] {} } { 0.000ns 0.419ns 0.218ns } { 0.000ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns counter:counter\|value\[1\] 3 REG LCFF_X35_Y19_N17 5 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 5; REG Node = 'counter:counter\|value\[1\]'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl counter:counter|value[1] } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|value[1] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|value[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns counter:counter\|counter 3 REG LCFF_X35_Y19_N3 3 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X35_Y19_N3; Fanout = 3; REG Node = 'counter:counter\|counter'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl counter:counter|counter } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|counter } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|counter {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|value[1] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|value[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|counter } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|counter {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { counter:counter|counter counter:counter|value[0]~0 counter:counter|value[1] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "1.740 ns" { counter:counter|counter {} counter:counter|value[0]~0 {} counter:counter|value[1] {} } { 0.000ns 0.419ns 0.218ns } { 0.000ns 0.357ns 0.746ns } "" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|value[1] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|value[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|counter } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|counter {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:counter|value[1] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { counter:counter|value[1] {} } {  } {  } "" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk op\[0\] counter:counter\|value\[0\]~DUPLICATE 7.930 ns register " "Info: tco from clock \"clk\" to destination pin \"op\[0\]\" through register \"counter:counter\|value\[0\]~DUPLICATE\" is 7.930 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns counter:counter\|value\[0\]~DUPLICATE 3 REG LCFF_X35_Y19_N27 13 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X35_Y19_N27; Fanout = 13; REG Node = 'counter:counter\|value\[0\]~DUPLICATE'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl counter:counter|value[0]~DUPLICATE } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|value[0]~DUPLICATE } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|value[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.353 ns + Longest register pin " "Info: + Longest register to pin delay is 5.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:counter\|value\[0\]~DUPLICATE 1 REG LCFF_X35_Y19_N27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y19_N27; Fanout = 13; REG Node = 'counter:counter\|value\[0\]~DUPLICATE'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:counter|value[0]~DUPLICATE } "NODE_NAME" } } { "counter.v" "" { Text "C:/Users/affs/Downloads/projeto2/counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.219 ns) + CELL(2.134 ns) 5.353 ns op\[0\] 2 PIN PIN_H20 0 " "Info: 2: + IC(3.219 ns) + CELL(2.134 ns) = 5.353 ns; Loc. = PIN_H20; Fanout = 0; PIN Node = 'op\[0\]'" {  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { counter:counter|value[0]~DUPLICATE op[0] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/affs/Downloads/projeto2/cpu.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 39.87 % ) " "Info: Total cell delay = 2.134 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.219 ns ( 60.13 % ) " "Info: Total interconnect delay = 3.219 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { counter:counter|value[0]~DUPLICATE op[0] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { counter:counter|value[0]~DUPLICATE {} op[0] {} } { 0.000ns 3.219ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter:counter|value[0]~DUPLICATE } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter:counter|value[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/affs/desktop/quartuuus/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { counter:counter|value[0]~DUPLICATE op[0] } "NODE_NAME" } } { "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/affs/desktop/quartuuus/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { counter:counter|value[0]~DUPLICATE {} op[0] {} } { 0.000ns 3.219ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:22:57 2016 " "Info: Processing ended: Tue Dec 13 21:22:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Info: Quartus II Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
