Command: /home/stone/System_Verilog_Study/1_SystemVerilog_Fundametals/1_Fundamentals/9_queue/./simv -l simv.log +ntb_random_seed=1
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Sep 19 23:17 2023
arr:'{1, 2, 3} 
arr:'{7, 1, 2, 3} 
arr:'{7, 1, 2, 3, 9} 
arr:'{7, 1, 10, 2, 3, 9} 
arr:'{1, 10, 2, 3, 9} 
Value of j : 7
arr:'{1, 10, 2, 3} 
Value of j : 9
arr:'{1, 2, 3} 
VCD+ Writer O-2018.09-SP2_Full64 Copyright (c) 1991-2018 by Synopsys Inc.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0
CPU Time:      0.160 seconds;       Data structure size:   0.0Mb
Tue Sep 19 23:17:19 2023
