{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@337:352@HdlStmAssign", "wire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\nwire up_dma_req_last;\n\nassign dbg_ids0 = {\n  {DBG_ID_PADDING{1'b0}}, dest_data_id,\n  {DBG_ID_PADDING{1'b0}}, dest_response_id,\n  {DBG_ID_PADDING{1'b0}}, dest_address_id,\n  {DBG_ID_PADDING{1'b0}}, dest_request_id\n};\n\nassign dbg_ids1 = {\n  {DBG_ID_PADDING{1'b0}}, src_data_id,\n  {DBG_ID_PADDING{1'b0}}, src_response_id,\n  {DBG_ID_PADDING{1'b0}}, src_address_id,\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@335:345", "wire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\nwire up_dma_req_last;\n\nassign dbg_ids0 = {\n  {DBG_ID_PADDING{1'b0}}, dest_data_id,\n  {DBG_ID_PADDING{1'b0}}, dest_response_id,\n  {DBG_ID_PADDING{1'b0}}, dest_address_id,\n"]], "Diff Content": {"Delete": [[343, "  {DBG_ID_PADDING{1'b0}}, dest_data_id,\n"]], "Add": [[344, "  {DBG_ID_PADDING{1'b0}}, dest_data_id,\n"]]}}