0.7
2020.2
May 22 2025
00:13:55
D:/Digital-Logic/Lab/lab1_sw_led_8.v,1758076120,verilog,,D:/Digital-Logic/Lab/lab1_sw_led_8_sim.v,,lab1_sw_led_8,,,E:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Digital-Logic/Lab/lab1_sw_led_8_sim.v,1758076121,verilog,,,,lab1_sw_led_8_sim,,,E:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Digital-Logic/Project/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/Digital-Logic/Project/Lab1/Lab1.srcs/sim_1/new/lab2_hw_tb.v,1758081391,verilog,,,,lab2_hw_tb,,,E:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Digital-Logic/Project/Lab1/Lab1.srcs/sources_1/new/lab2_hw.v,1758082300,verilog,,D:/Digital-Logic/Project/Lab1/Lab1.srcs/sim_1/new/lab2_hw_tb.v,,lab2_hw,,,E:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
