$date
	Sun May  8 13:07:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Fifo $end
$var wire 1 ! delays_0_reqIn $end
$var wire 1 " delays_1_reqIn $end
$var wire 1 # delays_2_reqIn $end
$var wire 1 $ delays_3_reqIn $end
$var wire 1 % io_in_ack $end
$var wire 8 & io_in_data [7:0] $end
$var wire 1 ' io_in_req $end
$var wire 1 ( io_out_ack $end
$var wire 8 ) io_out_data [7:0] $end
$var wire 1 * io_out_req $end
$var wire 1 + io_reset $end
$var wire 8 , stages_0_io_in_data [7:0] $end
$var wire 1 - stages_0_io_in_req $end
$var wire 1 . stages_0_io_out_ack $end
$var wire 1 / stages_0_io_reset $end
$var wire 8 0 stages_1_io_in_data [7:0] $end
$var wire 1 1 stages_1_io_in_req $end
$var wire 1 2 stages_1_io_out_ack $end
$var wire 1 3 stages_1_io_reset $end
$var wire 8 4 stages_2_io_in_data [7:0] $end
$var wire 1 5 stages_2_io_in_req $end
$var wire 1 6 stages_2_io_out_ack $end
$var wire 1 7 stages_2_io_reset $end
$var wire 8 8 stages_3_io_in_data [7:0] $end
$var wire 1 9 stages_3_io_in_req $end
$var wire 1 : stages_3_io_out_ack $end
$var wire 1 ; stages_3_io_reset $end
$var wire 8 < stages_4_io_in_data [7:0] $end
$var wire 1 = stages_4_io_in_req $end
$var wire 1 > stages_4_io_out_ack $end
$var wire 1 ? stages_4_io_reset $end
$var wire 1 @ stages_4_io_out_req $end
$var wire 8 A stages_4_io_out_data [7:0] $end
$var wire 1 B stages_4_io_in_ack $end
$var wire 1 C stages_3_io_out_req $end
$var wire 8 D stages_3_io_out_data [7:0] $end
$var wire 1 E stages_3_io_in_ack $end
$var wire 1 F stages_2_io_out_req $end
$var wire 8 G stages_2_io_out_data [7:0] $end
$var wire 1 H stages_2_io_in_ack $end
$var wire 1 I stages_1_io_out_req $end
$var wire 8 J stages_1_io_out_data [7:0] $end
$var wire 1 K stages_1_io_in_ack $end
$var wire 1 L stages_0_io_out_req $end
$var wire 8 M stages_0_io_out_data [7:0] $end
$var wire 1 N stages_0_io_in_ack $end
$var wire 1 O delays_3_reqOut $end
$var wire 1 P delays_2_reqOut $end
$var wire 1 Q delays_1_reqOut $end
$var wire 1 R delays_0_reqOut $end
$scope module delays_0 $end
$var wire 1 ! reqIn $end
$var reg 1 R reqOut $end
$upscope $end
$scope module delays_1 $end
$var wire 1 " reqIn $end
$var reg 1 Q reqOut $end
$upscope $end
$scope module delays_2 $end
$var wire 1 # reqIn $end
$var reg 1 P reqOut $end
$upscope $end
$scope module delays_3 $end
$var wire 1 $ reqIn $end
$var reg 1 O reqOut $end
$upscope $end
$scope module stages_0 $end
$var wire 1 S click_io_ackOut $end
$var wire 1 T click_io_reqIn $end
$var wire 1 U click_io_reset $end
$var wire 1 N io_in_ack $end
$var wire 8 V io_in_data [7:0] $end
$var wire 1 - io_in_req $end
$var wire 1 . io_out_ack $end
$var wire 8 W io_out_data [7:0] $end
$var wire 1 L io_out_req $end
$var wire 1 X io_out_req_d_reqIn $end
$var wire 1 / io_reset $end
$var wire 1 Y reg__io_clock $end
$var wire 8 Z reg__io_in [7:0] $end
$var wire 1 [ reg__io_reset $end
$var wire 8 \ reg__io_out [7:0] $end
$var wire 1 ] io_out_req_d_reqOut $end
$var wire 1 ^ click_io_reqOut $end
$var wire 1 _ click_io_click $end
$var wire 1 ` click_io_ackIn $end
$scope module click $end
$var wire 1 a Pi_io_clock $end
$var wire 1 b Pi_io_in $end
$var wire 1 c Pi_io_reset $end
$var wire 1 d Po_io_clock $end
$var wire 1 e Po_io_in $end
$var wire 1 f Po_io_reset $end
$var wire 1 ` io_ackIn $end
$var wire 1 S io_ackOut $end
$var wire 1 _ io_click $end
$var wire 1 T io_reqIn $end
$var wire 1 ^ io_reqOut $end
$var wire 1 U io_reset $end
$var wire 1 g Po_io_out $end
$var wire 1 h Pi_io_out $end
$scope module Pi $end
$var wire 1 a io_clock $end
$var wire 1 b io_in $end
$var wire 1 c io_reset $end
$var wire 1 h io_out $end
$var reg 1 h io_out_REG $end
$upscope $end
$scope module Po $end
$var wire 1 d io_clock $end
$var wire 1 e io_in $end
$var wire 1 f io_reset $end
$var wire 1 g io_out $end
$var reg 1 g io_out_REG $end
$upscope $end
$upscope $end
$scope module io_out_req_d $end
$var wire 1 X reqIn $end
$var reg 1 ] reqOut $end
$upscope $end
$scope module reg_ $end
$var wire 1 Y io_clock $end
$var wire 8 i io_in [7:0] $end
$var wire 1 [ io_reset $end
$var wire 8 j io_out [7:0] $end
$var reg 8 k io_out_REG [7:0] $end
$upscope $end
$upscope $end
$scope module stages_1 $end
$var wire 1 l click_io_ackOut $end
$var wire 1 m click_io_reqIn $end
$var wire 1 n click_io_reset $end
$var wire 1 K io_in_ack $end
$var wire 8 o io_in_data [7:0] $end
$var wire 1 1 io_in_req $end
$var wire 1 2 io_out_ack $end
$var wire 8 p io_out_data [7:0] $end
$var wire 1 I io_out_req $end
$var wire 1 q io_out_req_d_reqIn $end
$var wire 1 3 io_reset $end
$var wire 1 r reg__io_clock $end
$var wire 8 s reg__io_in [7:0] $end
$var wire 1 t reg__io_reset $end
$var wire 8 u reg__io_out [7:0] $end
$var wire 1 v io_out_req_d_reqOut $end
$var wire 1 w click_io_reqOut $end
$var wire 1 x click_io_click $end
$var wire 1 y click_io_ackIn $end
$scope module click $end
$var wire 1 z Pi_io_clock $end
$var wire 1 { Pi_io_in $end
$var wire 1 | Pi_io_reset $end
$var wire 1 } Po_io_clock $end
$var wire 1 ~ Po_io_in $end
$var wire 1 !" Po_io_reset $end
$var wire 1 y io_ackIn $end
$var wire 1 l io_ackOut $end
$var wire 1 x io_click $end
$var wire 1 m io_reqIn $end
$var wire 1 w io_reqOut $end
$var wire 1 n io_reset $end
$var wire 1 "" Po_io_out $end
$var wire 1 #" Pi_io_out $end
$scope module Pi $end
$var wire 1 z io_clock $end
$var wire 1 { io_in $end
$var wire 1 | io_reset $end
$var wire 1 #" io_out $end
$var reg 1 #" io_out_REG $end
$upscope $end
$scope module Po $end
$var wire 1 } io_clock $end
$var wire 1 ~ io_in $end
$var wire 1 !" io_reset $end
$var wire 1 "" io_out $end
$var reg 1 "" io_out_REG $end
$upscope $end
$upscope $end
$scope module io_out_req_d $end
$var wire 1 q reqIn $end
$var reg 1 v reqOut $end
$upscope $end
$scope module reg_ $end
$var wire 1 r io_clock $end
$var wire 8 $" io_in [7:0] $end
$var wire 1 t io_reset $end
$var wire 8 %" io_out [7:0] $end
$var reg 8 &" io_out_REG [7:0] $end
$upscope $end
$upscope $end
$scope module stages_2 $end
$var wire 1 '" click_io_ackOut $end
$var wire 1 (" click_io_reqIn $end
$var wire 1 )" click_io_reset $end
$var wire 1 H io_in_ack $end
$var wire 8 *" io_in_data [7:0] $end
$var wire 1 5 io_in_req $end
$var wire 1 6 io_out_ack $end
$var wire 8 +" io_out_data [7:0] $end
$var wire 1 F io_out_req $end
$var wire 1 ," io_out_req_d_reqIn $end
$var wire 1 7 io_reset $end
$var wire 1 -" reg__io_clock $end
$var wire 8 ." reg__io_in [7:0] $end
$var wire 1 /" reg__io_reset $end
$var wire 8 0" reg__io_out [7:0] $end
$var wire 1 1" io_out_req_d_reqOut $end
$var wire 1 2" click_io_reqOut $end
$var wire 1 3" click_io_click $end
$var wire 1 4" click_io_ackIn $end
$scope module click $end
$var wire 1 5" Pi_io_clock $end
$var wire 1 6" Pi_io_in $end
$var wire 1 7" Pi_io_reset $end
$var wire 1 8" Po_io_clock $end
$var wire 1 9" Po_io_in $end
$var wire 1 :" Po_io_reset $end
$var wire 1 4" io_ackIn $end
$var wire 1 '" io_ackOut $end
$var wire 1 3" io_click $end
$var wire 1 (" io_reqIn $end
$var wire 1 2" io_reqOut $end
$var wire 1 )" io_reset $end
$var wire 1 ;" Po_io_out $end
$var wire 1 <" Pi_io_out $end
$scope module Pi $end
$var wire 1 5" io_clock $end
$var wire 1 6" io_in $end
$var wire 1 7" io_reset $end
$var wire 1 <" io_out $end
$var reg 1 <" io_out_REG $end
$upscope $end
$scope module Po $end
$var wire 1 8" io_clock $end
$var wire 1 9" io_in $end
$var wire 1 :" io_reset $end
$var wire 1 ;" io_out $end
$var reg 1 ;" io_out_REG $end
$upscope $end
$upscope $end
$scope module io_out_req_d $end
$var wire 1 ," reqIn $end
$var reg 1 1" reqOut $end
$upscope $end
$scope module reg_ $end
$var wire 1 -" io_clock $end
$var wire 8 =" io_in [7:0] $end
$var wire 1 /" io_reset $end
$var wire 8 >" io_out [7:0] $end
$var reg 8 ?" io_out_REG [7:0] $end
$upscope $end
$upscope $end
$scope module stages_3 $end
$var wire 1 @" click_io_ackOut $end
$var wire 1 A" click_io_reqIn $end
$var wire 1 B" click_io_reset $end
$var wire 1 E io_in_ack $end
$var wire 8 C" io_in_data [7:0] $end
$var wire 1 9 io_in_req $end
$var wire 1 : io_out_ack $end
$var wire 8 D" io_out_data [7:0] $end
$var wire 1 C io_out_req $end
$var wire 1 E" io_out_req_d_reqIn $end
$var wire 1 ; io_reset $end
$var wire 1 F" reg__io_clock $end
$var wire 8 G" reg__io_in [7:0] $end
$var wire 1 H" reg__io_reset $end
$var wire 8 I" reg__io_out [7:0] $end
$var wire 1 J" io_out_req_d_reqOut $end
$var wire 1 K" click_io_reqOut $end
$var wire 1 L" click_io_click $end
$var wire 1 M" click_io_ackIn $end
$scope module click $end
$var wire 1 N" Pi_io_clock $end
$var wire 1 O" Pi_io_in $end
$var wire 1 P" Pi_io_reset $end
$var wire 1 Q" Po_io_clock $end
$var wire 1 R" Po_io_in $end
$var wire 1 S" Po_io_reset $end
$var wire 1 M" io_ackIn $end
$var wire 1 @" io_ackOut $end
$var wire 1 L" io_click $end
$var wire 1 A" io_reqIn $end
$var wire 1 K" io_reqOut $end
$var wire 1 B" io_reset $end
$var wire 1 T" Po_io_out $end
$var wire 1 U" Pi_io_out $end
$scope module Pi $end
$var wire 1 N" io_clock $end
$var wire 1 O" io_in $end
$var wire 1 P" io_reset $end
$var wire 1 U" io_out $end
$var reg 1 U" io_out_REG $end
$upscope $end
$scope module Po $end
$var wire 1 Q" io_clock $end
$var wire 1 R" io_in $end
$var wire 1 S" io_reset $end
$var wire 1 T" io_out $end
$var reg 1 T" io_out_REG $end
$upscope $end
$upscope $end
$scope module io_out_req_d $end
$var wire 1 E" reqIn $end
$var reg 1 J" reqOut $end
$upscope $end
$scope module reg_ $end
$var wire 1 F" io_clock $end
$var wire 8 V" io_in [7:0] $end
$var wire 1 H" io_reset $end
$var wire 8 W" io_out [7:0] $end
$var reg 8 X" io_out_REG [7:0] $end
$upscope $end
$upscope $end
$scope module stages_4 $end
$var wire 1 Y" click_io_ackOut $end
$var wire 1 Z" click_io_reqIn $end
$var wire 1 [" click_io_reset $end
$var wire 1 B io_in_ack $end
$var wire 8 \" io_in_data [7:0] $end
$var wire 1 = io_in_req $end
$var wire 1 > io_out_ack $end
$var wire 8 ]" io_out_data [7:0] $end
$var wire 1 @ io_out_req $end
$var wire 1 ^" io_out_req_d_reqIn $end
$var wire 1 ? io_reset $end
$var wire 1 _" reg__io_clock $end
$var wire 8 `" reg__io_in [7:0] $end
$var wire 1 a" reg__io_reset $end
$var wire 8 b" reg__io_out [7:0] $end
$var wire 1 c" io_out_req_d_reqOut $end
$var wire 1 d" click_io_reqOut $end
$var wire 1 e" click_io_click $end
$var wire 1 f" click_io_ackIn $end
$scope module click $end
$var wire 1 g" Pi_io_clock $end
$var wire 1 h" Pi_io_in $end
$var wire 1 i" Pi_io_reset $end
$var wire 1 j" Po_io_clock $end
$var wire 1 k" Po_io_in $end
$var wire 1 l" Po_io_reset $end
$var wire 1 f" io_ackIn $end
$var wire 1 Y" io_ackOut $end
$var wire 1 e" io_click $end
$var wire 1 Z" io_reqIn $end
$var wire 1 d" io_reqOut $end
$var wire 1 [" io_reset $end
$var wire 1 m" Po_io_out $end
$var wire 1 n" Pi_io_out $end
$scope module Pi $end
$var wire 1 g" io_clock $end
$var wire 1 h" io_in $end
$var wire 1 i" io_reset $end
$var wire 1 n" io_out $end
$var reg 1 n" io_out_REG $end
$upscope $end
$scope module Po $end
$var wire 1 j" io_clock $end
$var wire 1 k" io_in $end
$var wire 1 l" io_reset $end
$var wire 1 m" io_out $end
$var reg 1 m" io_out_REG $end
$upscope $end
$upscope $end
$scope module io_out_req_d $end
$var wire 1 ^" reqIn $end
$var reg 1 c" reqOut $end
$upscope $end
$scope module reg_ $end
$var wire 1 _" io_clock $end
$var wire 8 o" io_in [7:0] $end
$var wire 1 a" io_reset $end
$var wire 8 p" io_out [7:0] $end
$var reg 8 q" io_out_REG [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 q"
b0 p"
b0 o"
0n"
0m"
1l"
1k"
0j"
1i"
1h"
0g"
0f"
0e"
0d"
0c"
b0 b"
1a"
b0 `"
0_"
0^"
b0 ]"
b0 \"
1["
0Z"
0Y"
b0 X"
b0 W"
b0 V"
0U"
0T"
1S"
1R"
0Q"
1P"
1O"
0N"
0M"
0L"
0K"
0J"
b0 I"
1H"
b0 G"
0F"
0E"
b0 D"
b0 C"
1B"
0A"
0@"
b0 ?"
b0 >"
b0 ="
0<"
0;"
1:"
19"
08"
17"
16"
05"
04"
03"
02"
01"
b0 0"
1/"
b0 ."
0-"
0,"
b0 +"
b0 *"
1)"
0("
0'"
b0 &"
b0 %"
b0 $"
0#"
0""
1!"
1~
0}
1|
1{
0z
0y
0x
0w
0v
b0 u
1t
b0 s
0r
0q
b0 p
b0 o
1n
0m
0l
b0 k
b0 j
b1000 i
0h
0g
1f
1e
0d
1c
1b
0a
0`
0_
0^
0]
b0 \
1[
b1000 Z
0Y
0X
b0 W
b1000 V
1U
0T
0S
0R
0Q
0P
0O
0N
b0 M
0L
0K
b0 J
0I
0H
b0 G
0F
0E
b0 D
0C
0B
b0 A
0@
1?
0>
0=
b0 <
1;
0:
09
b0 8
17
06
05
b0 4
13
02
01
b0 0
1/
0.
0-
b1000 ,
1+
0*
b0 )
0(
0'
b1000 &
0%
0$
0#
0"
0!
$end
#1000
0c
0f
0U
0[
0/
0|
0!"
0n
0t
03
07"
0:"
0)"
0/"
07
0P"
0S"
0B"
0H"
0;
0i"
0l"
0["
0a"
0?
0+
#2000
0b
0e
b1000 s
b1000 $"
b1000 0
b1000 o
b1000 M
b1000 W
b1000 \
b1000 j
b1000 k
1%
1N
1`
1h
1X
1^
1g
0Y
0_
0a
0d
1T
1-
1'
#7000
1!
1L
1]
#8000
0{
0~
b1000 ."
b1000 ="
b1000 4
b1000 *"
b1000 J
b1000 p
b1000 u
b1000 %"
b1000 &"
1S
1.
1K
1y
1#"
1q
1w
1""
0r
0x
0z
0}
1m
11
1R
#13000
1"
1I
1v
#15000
06"
09"
b1000 G"
b1000 V"
b1000 8
b1000 C"
b1000 G
b1000 +"
b1000 0"
b1000 >"
b1000 ?"
1l
12
1H
14"
1<"
1,"
12"
1;"
0-"
03"
05"
08"
1("
15
1Q
#20000
1#
1F
11"
#23000
0O"
0R"
b1000 `"
b1000 o"
b1000 <
b1000 \"
b1000 D
b1000 D"
b1000 I"
b1000 W"
b1000 X"
1'"
16
1E
1M"
1U"
1E"
1K"
1T"
0F"
0L"
0N"
0Q"
1A"
19
1P
#28000
1$
1C
1J"
#32000
0h"
0k"
b1000 )
b1000 A
b1000 ]"
b1000 b"
b1000 p"
b1000 q"
1@"
1:
1B
1f"
1n"
1^"
1d"
1m"
0_"
0e"
0g"
0j"
1Z"
1=
1O
#37000
1*
1@
1c"
#39000
1b
1e
0%
0N
0`
0h
0X
0^
0g
0Y
0_
0a
0d
1Y"
1>
1(
0T
0-
0'
#44000
0!
0L
0]
#45000
1{
1~
0S
0.
0K
0y
0#"
0q
0w
0""
0r
0x
0z
0}
0m
01
0R
#50000
0"
0I
0v
#52000
16"
19"
0l
02
0H
04"
0<"
0,"
02"
0;"
0-"
03"
05"
08"
0("
05
0Q
#57000
0#
0F
01"
#60000
1O"
1R"
0'"
06
0E
0M"
0U"
0E"
0K"
0T"
0F"
0L"
0N"
0Q"
0A"
09
0P
#65000
0$
0C
0J"
#69000
1h"
1k"
0@"
0:
0B
0f"
0n"
0^"
0d"
0m"
0_"
0e"
0g"
0j"
0Z"
0=
0O
#74000
0*
0@
0c"
#74001
b0 s
b0 $"
b0 0
b0 o
b0 M
b0 W
b0 \
b0 j
b0 k
b0 ."
b0 ="
b0 4
b0 *"
b0 J
b0 p
b0 u
b0 %"
b0 &"
b0 G"
b0 V"
b0 8
b0 C"
b0 G
b0 +"
b0 0"
b0 >"
b0 ?"
b0 `"
b0 o"
b0 <
b0 \"
b0 D
b0 D"
b0 I"
b0 W"
b0 X"
b0 )
b0 A
b0 ]"
b0 b"
b0 p"
b0 q"
1c
1f
1U
1[
1/
1|
1!"
1n
1t
13
17"
1:"
1)"
1/"
17
1P"
1S"
1B"
1H"
1;
1i"
1l"
1["
1a"
1?
1+
0Y"
0>
0(
#75001
0c
0f
0U
0[
0/
0|
0!"
0n
0t
03
07"
0:"
0)"
0/"
07
0P"
0S"
0B"
0H"
0;
0i"
0l"
0["
0a"
0?
0+
#76001
0b
0e
b1000 s
b1000 $"
b1000 0
b1000 o
b1000 M
b1000 W
b1000 \
b1000 j
b1000 k
1%
1N
1`
1h
1X
1^
1g
0Y
0_
0a
0d
1T
1-
1'
#81001
1!
1L
1]
#82001
0{
0~
b1000 ."
b1000 ="
b1000 4
b1000 *"
b1000 J
b1000 p
b1000 u
b1000 %"
b1000 &"
1S
1.
1K
1y
1#"
1q
1w
1""
0r
0x
0z
0}
1m
11
1R
#87001
1"
1I
1v
#89001
06"
09"
b1000 G"
b1000 V"
b1000 8
b1000 C"
b1000 G
b1000 +"
b1000 0"
b1000 >"
b1000 ?"
1l
12
1H
14"
1<"
1,"
12"
1;"
0-"
03"
05"
08"
1("
15
1Q
#94001
1#
1F
11"
#97001
0O"
0R"
b1000 `"
b1000 o"
b1000 <
b1000 \"
b1000 D
b1000 D"
b1000 I"
b1000 W"
b1000 X"
1'"
16
1E
1M"
1U"
1E"
1K"
1T"
0F"
0L"
0N"
0Q"
1A"
19
1P
#102001
1$
1C
1J"
#106001
0h"
0k"
b1000 )
b1000 A
b1000 ]"
b1000 b"
b1000 p"
b1000 q"
1@"
1:
1B
1f"
1n"
1^"
1d"
1m"
0_"
0e"
0g"
0j"
1Z"
1=
1O
#111001
1b
1e
0%
0N
0`
0h
0X
0^
0g
0Y
0_
0a
0d
0T
0-
0'
1*
1@
1c"
#116001
0!
0L
0]
#117001
1{
1~
0S
0.
0K
0y
0#"
0q
0w
0""
0r
0x
0z
0}
0m
01
0R
#122001
0"
0I
0v
#124001
16"
19"
0l
02
0H
04"
0<"
0,"
02"
0;"
0-"
03"
05"
08"
0("
05
0Q
#126002
