{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 01:08:42 2020 " "Info: Processing started: Tue Feb 04 01:08:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part1 -c part1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r4\[2\]~reg0 byte\[7\] clk 16.236 ns register " "Info: tsu for register \"r4\[2\]~reg0\" (data pin = \"byte\[7\]\", clock pin = \"clk\") is 16.236 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.939 ns + Longest pin register " "Info: + Longest pin to register delay is 18.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns byte\[7\] 1 PIN PIN_V2 17 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 17; PIN Node = 'byte\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { byte[7] } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.561 ns) + CELL(0.275 ns) 6.688 ns Add11~0 2 COMB LCCOMB_X9_Y11_N0 6 " "Info: 2: + IC(5.561 ns) + CELL(0.275 ns) = 6.688 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 6; COMB Node = 'Add11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.836 ns" { byte[7] Add11~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.438 ns) 7.832 ns count~12 3 COMB LCCOMB_X10_Y12_N0 9 " "Info: 3: + IC(0.706 ns) + CELL(0.438 ns) = 7.832 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 9; COMB Node = 'count~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { Add11~0 count~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.420 ns) 8.765 ns Add13~0 4 COMB LCCOMB_X9_Y12_N18 2 " "Info: 4: + IC(0.513 ns) + CELL(0.420 ns) = 8.765 ns; Loc. = LCCOMB_X9_Y12_N18; Fanout = 2; COMB Node = 'Add13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { count~12 Add13~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.419 ns) 9.867 ns Add19~2 5 COMB LCCOMB_X10_Y12_N28 2 " "Info: 5: + IC(0.683 ns) + CELL(0.419 ns) = 9.867 ns; Loc. = LCCOMB_X10_Y12_N28; Fanout = 2; COMB Node = 'Add19~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { Add13~0 Add19~2 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.150 ns) 10.472 ns count~16 6 COMB LCCOMB_X11_Y12_N8 3 " "Info: 6: + IC(0.455 ns) + CELL(0.150 ns) = 10.472 ns; Loc. = LCCOMB_X11_Y12_N8; Fanout = 3; COMB Node = 'count~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { Add19~2 count~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.438 ns) 11.371 ns Add23~4 7 COMB LCCOMB_X11_Y12_N2 2 " "Info: 7: + IC(0.461 ns) + CELL(0.438 ns) = 11.371 ns; Loc. = LCCOMB_X11_Y12_N2; Fanout = 2; COMB Node = 'Add23~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { count~16 Add23~4 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 11.768 ns Add25~7 8 COMB LCCOMB_X11_Y12_N12 2 " "Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 11.768 ns; Loc. = LCCOMB_X11_Y12_N12; Fanout = 2; COMB Node = 'Add25~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Add23~4 Add25~7 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.438 ns) 12.947 ns count~20 9 COMB LCCOMB_X11_Y11_N14 2 " "Info: 9: + IC(0.741 ns) + CELL(0.438 ns) = 12.947 ns; Loc. = LCCOMB_X11_Y11_N14; Fanout = 2; COMB Node = 'count~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { Add25~7 count~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.415 ns) 13.622 ns Equal3~1 10 COMB LCCOMB_X11_Y11_N28 3 " "Info: 10: + IC(0.260 ns) + CELL(0.415 ns) = 13.622 ns; Loc. = LCCOMB_X11_Y11_N28; Fanout = 3; COMB Node = 'Equal3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { count~20 Equal3~1 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(0.275 ns) 15.111 ns nbr~12 11 COMB LCCOMB_X9_Y12_N6 2 " "Info: 11: + IC(1.214 ns) + CELL(0.275 ns) = 15.111 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 2; COMB Node = 'nbr~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { Equal3~1 nbr~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.438 ns) 16.012 ns nbr~13 12 COMB LCCOMB_X8_Y12_N28 2 " "Info: 12: + IC(0.463 ns) + CELL(0.438 ns) = 16.012 ns; Loc. = LCCOMB_X8_Y12_N28; Fanout = 2; COMB Node = 'nbr~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { nbr~12 nbr~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.438 ns) 16.906 ns nbr~14 13 COMB LCCOMB_X8_Y12_N6 2 " "Info: 13: + IC(0.456 ns) + CELL(0.438 ns) = 16.906 ns; Loc. = LCCOMB_X8_Y12_N6; Fanout = 2; COMB Node = 'nbr~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { nbr~13 nbr~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 17.617 ns nbr~15 14 COMB LCCOMB_X8_Y12_N24 2 " "Info: 14: + IC(0.273 ns) + CELL(0.438 ns) = 17.617 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 2; COMB Node = 'nbr~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { nbr~14 nbr~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 18.148 ns Add47~0 15 COMB LCCOMB_X8_Y12_N12 1 " "Info: 15: + IC(0.256 ns) + CELL(0.275 ns) = 18.148 ns; Loc. = LCCOMB_X8_Y12_N12; Fanout = 1; COMB Node = 'Add47~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { nbr~15 Add47~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 18.855 ns nbr~22 16 COMB LCCOMB_X8_Y12_N20 1 " "Info: 16: + IC(0.269 ns) + CELL(0.438 ns) = 18.855 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 1; COMB Node = 'nbr~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { Add47~0 nbr~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 18.939 ns r4\[2\]~reg0 17 REG LCFF_X8_Y12_N21 1 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 18.939 ns; Loc. = LCFF_X8_Y12_N21; Fanout = 1; REG Node = 'r4\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { nbr~22 r4[2]~reg0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.381 ns ( 33.69 % ) " "Info: Total cell delay = 6.381 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.558 ns ( 66.31 % ) " "Info: Total interconnect delay = 12.558 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.939 ns" { byte[7] Add11~0 count~12 Add13~0 Add19~2 count~16 Add23~4 Add25~7 count~20 Equal3~1 nbr~12 nbr~13 nbr~14 nbr~15 Add47~0 nbr~22 r4[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.939 ns" { byte[7] {} byte[7]~combout {} Add11~0 {} count~12 {} Add13~0 {} Add19~2 {} count~16 {} Add23~4 {} Add25~7 {} count~20 {} Equal3~1 {} nbr~12 {} nbr~13 {} nbr~14 {} nbr~15 {} Add47~0 {} nbr~22 {} r4[2]~reg0 {} } { 0.000ns 0.000ns 5.561ns 0.706ns 0.513ns 0.683ns 0.455ns 0.461ns 0.247ns 0.741ns 0.260ns 1.214ns 0.463ns 0.456ns 0.273ns 0.256ns 0.269ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.438ns 0.420ns 0.419ns 0.150ns 0.438ns 0.150ns 0.438ns 0.415ns 0.275ns 0.438ns 0.438ns 0.438ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns r4\[2\]~reg0 3 REG LCFF_X8_Y12_N21 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X8_Y12_N21; Fanout = 1; REG Node = 'r4\[2\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl r4[2]~reg0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl r4[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} r4[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.939 ns" { byte[7] Add11~0 count~12 Add13~0 Add19~2 count~16 Add23~4 Add25~7 count~20 Equal3~1 nbr~12 nbr~13 nbr~14 nbr~15 Add47~0 nbr~22 r4[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.939 ns" { byte[7] {} byte[7]~combout {} Add11~0 {} count~12 {} Add13~0 {} Add19~2 {} count~16 {} Add23~4 {} Add25~7 {} count~20 {} Equal3~1 {} nbr~12 {} nbr~13 {} nbr~14 {} nbr~15 {} Add47~0 {} nbr~22 {} r4[2]~reg0 {} } { 0.000ns 0.000ns 5.561ns 0.706ns 0.513ns 0.683ns 0.455ns 0.461ns 0.247ns 0.741ns 0.260ns 1.214ns 0.463ns 0.456ns 0.273ns 0.256ns 0.269ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.438ns 0.420ns 0.419ns 0.150ns 0.438ns 0.150ns 0.438ns 0.415ns 0.275ns 0.438ns 0.438ns 0.438ns 0.275ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl r4[2]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} r4[2]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk r4\[1\] r4\[1\]~reg0 7.924 ns register " "Info: tco from clock \"clk\" to destination pin \"r4\[1\]\" through register \"r4\[1\]~reg0\" is 7.924 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns r4\[1\]~reg0 3 REG LCFF_X8_Y12_N11 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X8_Y12_N11; Fanout = 1; REG Node = 'r4\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl r4[1]~reg0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl r4[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} r4[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.007 ns + Longest register pin " "Info: + Longest register to pin delay is 5.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r4\[1\]~reg0 1 REG LCFF_X8_Y12_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y12_N11; Fanout = 1; REG Node = 'r4\[1\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { r4[1]~reg0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(2.768 ns) 5.007 ns r4\[1\] 2 PIN PIN_H10 0 " "Info: 2: + IC(2.239 ns) + CELL(2.768 ns) = 5.007 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'r4\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { r4[1]~reg0 r4[1] } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 55.28 % ) " "Info: Total cell delay = 2.768 ns ( 55.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.239 ns ( 44.72 % ) " "Info: Total interconnect delay = 2.239 ns ( 44.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { r4[1]~reg0 r4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.007 ns" { r4[1]~reg0 {} r4[1] {} } { 0.000ns 2.239ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl r4[1]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} r4[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.007 ns" { r4[1]~reg0 r4[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.007 ns" { r4[1]~reg0 {} r4[1] {} } { 0.000ns 2.239ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r2\[0\]~reg0 vector\[6\] clk -2.896 ns register " "Info: th for register \"r2\[0\]~reg0\" (data pin = \"vector\[6\]\", clock pin = \"clk\") is -2.896 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns r2\[0\]~reg0 3 REG LCFF_X1_Y3_N25 1 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 1; REG Node = 'r2\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl r2[0]~reg0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl r2[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} r2[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.846 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns vector\[6\] 1 PIN PIN_AB4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_AB4; Fanout = 2; PIN Node = 'vector\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vector[6] } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.481 ns) + CELL(0.419 ns) 5.762 ns Add5~0 2 COMB LCCOMB_X1_Y3_N24 2 " "Info: 2: + IC(4.481 ns) + CELL(0.419 ns) = 5.762 ns; Loc. = LCCOMB_X1_Y3_N24; Fanout = 2; COMB Node = 'Add5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { vector[6] Add5~0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.846 ns r2\[0\]~reg0 3 REG LCFF_X1_Y3_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.846 ns; Loc. = LCFF_X1_Y3_N25; Fanout = 1; REG Node = 'r2\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Add5~0 r2[0]~reg0 } "NODE_NAME" } } { "part1.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab5/Part1/part1.vhd" 65 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 23.35 % ) " "Info: Total cell delay = 1.365 ns ( 23.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.481 ns ( 76.65 % ) " "Info: Total interconnect delay = 4.481 ns ( 76.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { vector[6] Add5~0 r2[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { vector[6] {} vector[6]~combout {} Add5~0 {} r2[0]~reg0 {} } { 0.000ns 0.000ns 4.481ns 0.000ns } { 0.000ns 0.862ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl r2[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} r2[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.846 ns" { vector[6] Add5~0 r2[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.846 ns" { vector[6] {} vector[6]~combout {} Add5~0 {} r2[0]~reg0 {} } { 0.000ns 0.000ns 4.481ns 0.000ns } { 0.000ns 0.862ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 01:08:43 2020 " "Info: Processing ended: Tue Feb 04 01:08:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
