// Seed: 2518976007
module module_0 (
    output supply1 id_0,
    input tri0 id_1
);
  id_3(
      .id_0(1 - id_0)
  );
endmodule
macromodule module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    input uwire id_5,
    input wand id_6,
    output wire id_7,
    output uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    input tri id_11,
    output tri id_12,
    output supply1 id_13,
    input wire id_14,
    output logic id_15,
    input wire id_16,
    output wor id_17,
    output supply0 id_18,
    input supply1 id_19,
    output wand id_20,
    input supply1 id_21
);
  reg id_23;
  module_0(
      id_20, id_11
  );
  always id_15 <= id_23;
  id_24(
      id_23, 1, 1
  );
  assign id_18 = ~1;
  assign id_12 = id_19;
  wire id_25;
endmodule
