	component arqt is
		port (
			clk_clk                      : in  std_logic := 'X'; -- clk
			reset_reset_n                : in  std_logic := 'X'; -- reset_n
			resetfpga_beginbursttransfer : in  std_logic := 'X'; -- beginbursttransfer
			rs232_RXD                    : in  std_logic := 'X'; -- RXD
			rs232_TXD                    : out std_logic;        -- TXD
			rs232_1_RXD                  : in  std_logic := 'X'; -- RXD
			rs232_1_TXD                  : out std_logic;        -- TXD
			rs232_2_RXD                  : in  std_logic := 'X'; -- RXD
			rs232_2_TXD                  : out std_logic;        -- TXD
			vga_b_writeresponsevalid_n   : out std_logic;        -- writeresponsevalid_n
			vga_g_writeresponsevalid_n   : out std_logic;        -- writeresponsevalid_n
			vga_hs_writeresponsevalid_n  : out std_logic;        -- writeresponsevalid_n
			vga_r_writeresponsevalid_n   : out std_logic;        -- writeresponsevalid_n
			vga_vs_writeresponsevalid_n  : out std_logic         -- writeresponsevalid_n
		);
	end component arqt;

