filename

VPR FPGA Placement and Routing.
Version: Version 7.0.7
Revision: 802dada-dirty
Compiled: Fri, 15 Jan 2016 11:01:17 -0500.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr troll_arch64.xml EvenOdd.blif --route_chan_width 12 --fix_pins fpga.pads

Architecture file: troll_arch64.xml
Circuit name: EvenOdd.blif

Building complex block graph.
Warning 1: io[0].clock[0] unconnected pin in architecture.
Swept away 0 nets with no fanout.
Removed 0 LUT buffers.
BLIF circuit stats:
	0 LUTs of size 0
	1 LUTs of size 1
	0 LUTs of size 2
	1 LUTs of size 3
	0 LUTs of size 4
	0 LUTs of size 5
	0 LUTs of size 6
	3 of type input
	1 of type output
	1 of type latch
	2 of type names
Timing analysis: ON
Slack definition: R
Circuit netlist file: EvenOdd.net
Circuit placement file: EvenOdd.place
Circuit routing file: EvenOdd.route
Circuit SDC file: EvenOdd.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: false
PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: true
PackerOpts.timing_driven: true

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'fpga.pads'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 12
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 64
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'EvenOdd.blif'.

After removing unused inputs...
	total blocks: 7, total nets: 6, total inputs: 3, total outputs: 1
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

SDC file 'EvenOdd.sdc' blank or not found.

Defaulting to: constrain all 3 inputs and 1 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Complex block 0: cb.n9, type: clb
	Passed route at end.
Complex block 1: cb.out:top^gpio1, type: io
	Passed route at end.
Complex block 2: cb.top^gpio1, type: clb
	Passed route at end.
Complex block 3: cb.top^gpio0, type: io
	Passed route at end.
Complex block 4: cb.top^resetn, type: io
	Passed route at end.
Complex block 5: cb.top^gclk, type: io
	Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 4, average # input + clock pins used: 0.25, average # output pins used: 0.75
	clb: # blocks: 2, average # input + clock pins used: 2.5, average # output pins used: 1
Absorbed logical nets 1 out of 6 nets, 5 nets not absorbed.

Netlist conversion complete.

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'EvenOdd.net'.

Netlist num_nets: 5
Netlist num_blocks: 6
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 2.
Netlist inputs pins: 3
Netlist output pins: 1

The circuit will be mapped into a 8 x 8 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      4	blocks of type: io
	Architecture 32	blocks of type: io
	Netlist      2	blocks of type: clb
	Architecture 64	blocks of type: clb

Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)

Starting placement delay look-up...
Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...
Placement delay look-up took 0.007323 seconds

Reading locations of IO pads from 'fpga.pads'.
Warning 2: [Line 35] Block top^hip7 invalid, no such IO pad.
Warning 3: [Line 36] Block top^hip6 invalid, no such IO pad.
Warning 4: [Line 37] Block top^hip5 invalid, no such IO pad.
Warning 5: [Line 38] Block top^hip4 invalid, no such IO pad.
Warning 6: [Line 39] Block top^hip3 invalid, no such IO pad.
Warning 7: [Line 41] Block top^hip2 invalid, no such IO pad.
Warning 8: [Line 42] Block top^hip1 invalid, no such IO pad.
Warning 9: [Line 43] Block top^hip0 invalid, no such IO pad.
Warning 10: [Line 45] Block top^gpio15 invalid, no such IO pad.
Warning 11: [Line 46] Block top^gpio14 invalid, no such IO pad.
Warning 12: [Line 47] Block top^gpio13 invalid, no such IO pad.
Warning 13: [Line 48] Block top^gpio12 invalid, no such IO pad.
Warning 14: [Line 49] Block top^gpio11 invalid, no such IO pad.
Warning 15: [Line 50] Block top^gpio10 invalid, no such IO pad.
Warning 16: [Line 51] Block top^gpio9 invalid, no such IO pad.
Warning 17: [Line 52] Block top^gpio8 invalid, no such IO pad.
Warning 18: [Line 54] Block top^gpio7 invalid, no such IO pad.
Warning 19: [Line 55] Block top^gpio6 invalid, no such IO pad.
Warning 20: [Line 56] Block top^gpio5 invalid, no such IO pad.
Warning 21: [Line 57] Block top^gpio4 invalid, no such IO pad.
Warning 22: [Line 58] Block top^gpio3 invalid, no such IO pad.
Warning 23: [Line 59] Block top^gpio2 invalid, no such IO pad.
Successfully read fpga.pads.


There are 5 point to point connections in this circuit.

Initial placement cost: 1.34838 bb_cost: 0.34 td_cost: 2.45994e-09 delay_cost: 2.92493e-09

------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
      T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
3.78149 0.96017     0.3350 2.11e-09   2.789e-09  5.8499e-10  1.9158  1.0000  0.1249  9.0000  1.000        10  0.500
1.89075 0.94447     0.2850 2.0701e-09 2.4036e-09 5.0988e-10  1.4649  1.0000  0.1714  9.0000  1.000        20  0.500
0.94537 0.98915     0.3160 1.7049e-09 2.6524e-09 4.9429e-10  1.9893  1.0000  0.1648  9.0000  1.000        30  0.500
0.47269 1.00580     0.3940 2.984e-09  3.2178e-09 6.4539e-10  1.5402  1.0000  0.1173  9.0000  1.000        40  0.500
0.23634 0.79966     0.2850 2.1125e-09 2.3978e-09 5.9969e-10  1.6129  0.8000  0.1580  9.0000  1.000        50  0.900
0.21271 0.95834     0.3313 1.8298e-09 2.7835e-09 5.3981e-10  2.0664  0.8000  0.1203  9.0000  1.000        60  0.900
0.19144 0.72619     0.2063 1.6398e-09 1.8686e-09 5.1023e-10  1.3914  0.8000  0.1844  9.0000  1.000        70  0.900
0.17229 0.90133     0.2420 1.7419e-09 2.0815e-09 4.6382e-10  1.3852  0.5000  0.2091  9.0000  1.000        80  0.950
0.16368 1.02496     0.1933 1.3815e-09 1.7209e-09 3.2936e-10  1.1647  0.3000  0.0657  9.0000  1.000        90  0.950
0.15550 0.87244     0.1600 8.9495e-10 1.4201e-09 3.1413e-10  1.2391  0.1000  0.0000  7.7400  2.102       100  0.950
0.14772 1.00000     0.1600 7.8248e-10 1.4201e-09 2.8401e-10  1.0885  0.0000  0.0000  5.1084  4.405       110  0.950
0.14033 0.92675     0.1420 6.8801e-10 1.3577e-09 2.8401e-10  1.0885  0.5000  0.0601  2.8607  6.372       120  0.950
0.13332 1.04396     0.1533 6.0148e-10 1.4192e-09 2.5355e-10  1.0867  0.3000  0.0675  3.0323  6.222       130  0.950
0.12665 1.03833     0.1500 6.7406e-10 1.3941e-09 2.686e-10   1.0114  0.3000  0.0662  2.6078  6.593       140  0.950
0.12032 0.99922     0.1300 6.8506e-10 1.2677e-09 2.5355e-10  1.0867  0.3000  0.0761  2.2427  6.913       150  0.950
0.11430 1.15072     0.1750 8.0301e-10 1.6183e-09 2.686e-10   1.1620  0.6000  0.1258  1.9287  7.187       160  0.950
0.10859 0.96042     0.2100 8.5212e-10 1.8066e-09 3.4424e-10  1.3897  0.7000  0.1149  2.2373  6.917       170  0.950
0.10316 1.00765     0.1675 6.8973e-10 1.4949e-09 2.8401e-10  1.0885  0.4000  0.0181  2.8190  6.408       180  0.950
0.09800 1.12788     0.1760 9.8467e-10 1.5407e-09 2.9907e-10  1.0132  0.5000  0.0964  2.7063  6.507       190  0.950
0.09310 0.94525     0.1800 7.3553e-10 1.6078e-09 3.1413e-10  1.2391  0.4000  0.0780  2.8687  6.365       200  0.950
0.08845 0.94772     0.1500 7.918e-10  1.3765e-09 3.1413e-10  1.0885  0.7000  0.1297  2.7539  6.465       210  0.950
0.08402 1.15198     0.2100 1.0338e-09 1.8446e-09 3.2919e-10  1.1638  0.3000  0.1102  3.4699  5.839       220  0.950
0.07982 0.74132     0.1725 7.8157e-10 1.5509e-09 3.8942e-10  1.4649  0.4000  0.0430  2.9841  6.264       230  0.950
0.07583 1.03213     0.1700 7.806e-10  1.4954e-09 2.9872e-10  1.1620  0.2000  0.0974  2.8648  6.368       240  0.950
0.07204 1.05613     0.1700 7.6133e-10 1.5136e-09 2.8401e-10  1.0885  0.8000  0.1037  2.1772  6.970       250  0.900
0.06484 1.00768     0.1375 6.8533e-10 1.3063e-09 2.539e-10   0.9379  0.4000  0.0455  2.9610  6.284       260  0.950
0.06159 1.03484     0.1500 8.7345e-10 1.3815e-09 2.8384e-10  0.9370  0.2000  0.0989  2.8426  6.388       270  0.950
0.05851 0.97919     0.1250 6.8292e-10 1.2668e-09 2.5355e-10  1.0867  0.4000  0.0650  2.1604  6.985       280  0.950
0.05559 1.00000     0.1100 6.1904e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  2.0740  7.060       290  0.950
0.05281 1.15989     0.1367 6.8947e-10 1.2689e-09 2.3831e-10  1.0106  0.3000  0.0873  1.1614  7.859       300  0.950
0.05017 0.89481     0.1300 6.7631e-10 1.2677e-09 2.6896e-10  1.1638  0.1000  0.0000  1.0000  8.000       310  0.800
0.04013 1.01226     0.1450 5.8928e-10 1.3255e-09 2.5355e-10  1.0867  0.4000  0.0733  1.0000  8.000       320  0.950
0.03813 1.02576     0.1350 6.265e-10  1.2809e-09 2.3884e-10  1.0132  0.6000  0.0190  1.0000  8.000       330  0.950
0.03622 0.88499     0.1100 6.0462e-10 1.1916e-09 2.5355e-10  1.0867  0.1000  0.0000  1.1600  7.860       340  0.950
0.03441 1.08134     0.1200 6.8291e-10 1.266e-09  2.3831e-10  1.0106  0.1000  0.0000  1.0000  8.000       350  0.800
0.02753 1.03943     0.1250 7.1179e-10 1.3032e-09 2.5319e-10  1.0850  0.2000  0.0558  1.0000  8.000       360  0.950
0.02615 0.98162     0.1200 6.3783e-10 1.2292e-09 2.5319e-10  1.0850  0.2000  0.0260  1.0000  8.000       370  0.950
0.02484 0.92113     0.1100 6.0019e-10 1.1916e-09 2.5319e-10  1.0850  0.1000  0.0000  1.0000  8.000       380  0.800
0.01988 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       390  0.800
0.01590 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       400  0.800
0.01272 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       410  0.800
0.01018 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       420  0.800
0.00814 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       430  0.800
0.00651 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       440  0.800
0.00521 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       450  0.800
0.00417 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       460  0.800
0.00333 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       470  0.800
0.00267 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       480  0.800
0.00213 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       490  0.800
0.00171 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       500  0.800
0.00137 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       510  0.800
0.00109 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10  1.0106  0.0000  0.0000  1.0000  8.000       520  0.800
0.00000 1.00000     0.1100 6.1113e-10 1.1916e-09 2.3831e-10          0.0000  0.0000  1.0000  8.000       530

BB estimate of min-dist (placement) wire length: 11
bb_cost recomputed from scratch: 0.11
timing_cost recomputed from scratch: 6.1113e-10
delay_cost recomputed from scratch: 1.19156e-09

Completed placement consistency check successfully.

Swaps called: 536

Placement estimated critical path delay: 1.01056 ns
Placement cost: 1, bb_cost: 0.11, td_cost: 6.1113e-10, delay_cost: 1.19156e-09
Placement total # of swap attempts: 536
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.046315 seconds.
Iteratively removing timing edges to break combinational cycles in timing graph.
Removed 0 combinational cycles from timing graph after 0 iteration(s)
Build rr_graph took 0.009666 seconds.
Confirming router algorithm: TIMING_DRIVEN.
Wire length after first iteration 14, total available wire length 1728, ratio 0.00810185
--------- ---------- ----------- ---------------------
Iteration       Time   Crit Path     Overused RR Nodes
--------- ---------- ----------- ---------------------
        1   0.00 sec  1.01233 ns   0.00e+00 (0.0000 %)
Critical path: 1.01233 ns
Successfully routed after 1 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -27740
Circuit successfully routed with a channel width factor of 12.

Average number of bends per net: 1.75000  Maximum # of bends: 3

Number of routed nets (nonglobal): 4
Wire length results (in units of 1 clb segments)...
	Total wirelength: 14, average net length: 3.50000
	Maximum net length: 6

Wire length results in terms of physical segments...
	Total wiring segments used: 14, average wire segments per net: 3.50000
	Maximum segments used by a net: 6
	Total local nets with reserved CLB opins: 0

X - Directed channels: j max occ ave occ capacity
                      -- ------- ------- --------
                       0       0  0.0000       12
                       1       0  0.0000       12
                       2       3  0.3750       12
                       3       2  0.2500       12
                       4       1  0.1250       12
                       5       0  0.0000       12
                       6       0  0.0000       12
                       7       0  0.0000       12
                       8       0  0.0000       12
Y - Directed channels: i max occ ave occ capacity
                      -- ------- ------- --------
                       0       2  0.6250       12
                       1       2  0.3750       12
                       2       0  0.0000       12
                       3       0  0.0000       12
                       4       0  0.0000       12
                       5       0  0.0000       12
                       6       0  0.0000       12
                       7       0  0.0000       12
                       8       0  0.0000       12

Total tracks in x-direction: 108, in y-direction: 108

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 107788

Routing area (in minimum width transistor areas)...
	Total routing area: 91265.8, per logic tile: 1426.03

Segment usage by type (index): type utilization
                               ---- -----------
                                  0      0.0081

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0081

Nets on critical path: 2 normal, 0 global.
Total logic delay: 3.2075e-10 (s), total net delay: 5.96663e-10 (s)
Critical path in print timing: 1.01233 ns
Final critical path: 1.01233 ns
Least slack in design: -1.01233 ns

