verilog work "full_adder_by_half.v"
