<!doctype html> <html> <head><style>
             table { border-collapse: collapse; }
             th, td {
               word-wrap: break-word;
               max-width: 100%;
               font-family: "Trebuchet MS", Arial, Helvetica, sans-serif;
               border-bottom: 1px solid #ddd;
               padding: 5px;
               text-align: left;
             }
            tr:hover {background: #f4f4f4;}
            tr:hover .highlighted {background: repeating-linear-gradient(
                    45deg,
                    #ffff99,
                    #ffff99 10px,
                    #f4f4f4 10px,
                    #f4f4f4 20px
                  );}
           .highlighted { background-color: #ffff99; }
          </style></head><body><h2>Itanium</h2><br> <b>Section Title</b>: Released processors <br><b>Table Section Text</b>: <i> None </i> <br> <table>
<tr> <th colspan=1 rowspan=1 > Codename </th><th colspan=1 rowspan=1 > process </th><th colspan=1 rowspan=1 > Released </th><th colspan=1 rowspan=1 > Clock </th><th colspan=1 rowspan=1 > L2 Cache/ core </th><th colspan=1 rowspan=1 > L3 Cache/ processor </th><th colspan=1 rowspan=1 > Bus </th><th colspan=1 rowspan=1 > dies/ dev. </th><th colspan=1 rowspan=1 > cores/ die </th><th colspan=1 rowspan=1 > watts/ dev. </th><th colspan=1 rowspan=1 > Comments </th></tr>
<tr> <th colspan=11 rowspan=1 > Itanium </th></tr>
<tr> <td colspan=1 rowspan=2 > Merced </td><td colspan=1 rowspan=2 > 180 nm </td><td colspan=1 rowspan=2 > 2001-06 </td><td colspan=1 rowspan=1 > 733 MHz </td><td colspan=1 rowspan=2 > 96 KB </td><td colspan=1 rowspan=2 > none </td><td colspan=1 rowspan=2 > 266 MHz </td><td colspan=1 rowspan=2 > 1 </td><td colspan=1 rowspan=2 > 1 </td><td colspan=1 rowspan=1 > 116 </td><td colspan=1 rowspan=1 > 2 MB off-die L3 cache </td></tr>
<tr> <td colspan=1 rowspan=1 > 800 MHz </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 > 4 MB off-die L3 cache </td></tr>
<tr> <th colspan=11 rowspan=1 > Itanium 2 </th></tr>
<tr> <td colspan=1 rowspan=2 > McKinley </td><td colspan=1 rowspan=2 > 180 nm </td><td colspan=1 rowspan=2 > 2002-07-08 </td><td colspan=1 rowspan=1 > 900 MHz </td><td colspan=1 rowspan=15 > 256 KB </td><td colspan=1 rowspan=1 > 1.5 MB </td><td colspan=1 rowspan=9 > 400 MHz </td><td colspan=1 rowspan=9 > 1 </td><td colspan=1 rowspan=9 > 1 </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=2 > HW branchlong </td></tr>
<tr> <td colspan=1 rowspan=1 > 1 GHz </td><td colspan=1 rowspan=1 > 3 MB </td><td colspan=1 rowspan=1 > 130 </td></tr>
<tr> <td colspan=1 rowspan=6 > Madison </td><td colspan=1 rowspan=13 > 130 nm </td><td colspan=1 rowspan=3 > 2003-06-30 </td><td colspan=1 rowspan=1 > 1.3 GHz </td><td colspan=1 rowspan=1 > 3 MB </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 1.4 GHz </td><td colspan=1 rowspan=1 > 4 MB </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 1.5 GHz </td><td colspan=1 rowspan=1 > 6 MB </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 2003-09-08 </td><td colspan=1 rowspan=1 > 1.4 GHz </td><td colspan=1 rowspan=1 > 1.5 MB </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=2 > 2004-04 </td><td colspan=1 rowspan=1 > 1.4 GHz </td><td colspan=1 rowspan=2 > 3 MB </td><td colspan=1 rowspan=2 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 1.6 GHz </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > Deerfield </td><td colspan=1 rowspan=1 > 2003-09-08 </td><td colspan=1 rowspan=1 > 1.0 GHz </td><td colspan=1 rowspan=1 > 1.5 MB </td><td colspan=1 rowspan=1 > 62 </td><td colspan=1 rowspan=1 > Low voltage </td></tr>
<tr> <td colspan=1 rowspan=1 > Hondo </td><td colspan=1 rowspan=1 > 2004-Q1 </td><td colspan=1 rowspan=1 > 1.1 GHz </td><td colspan=1 rowspan=1 > 4 MB </td><td colspan=1 rowspan=1 > 400 MHz </td><td colspan=1 rowspan=1 > 2 </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 260 </td><td colspan=1 rowspan=1 > 32 MB L4 </td></tr>
<tr> <td colspan=1 rowspan=2 > Fanwood </td><td colspan=1 rowspan=2 > 2004-11-08 </td><td colspan=1 rowspan=1 > 1.6 GHz </td><td colspan=1 rowspan=2 > 3 MB </td><td colspan=1 rowspan=1 > 533 MHz </td><td colspan=1 rowspan=5 > 1 </td><td colspan=1 rowspan=5 > 1 </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 1.3 GHz </td><td colspan=1 rowspan=1 > 400 MHz </td><td colspan=1 rowspan=1 > 62? </td><td colspan=1 rowspan=1 > Low voltage </td></tr>
<tr> <td colspan=1 rowspan=3 > Madison </td><td colspan=1 rowspan=1 > 2004-11-08 </td><td colspan=1 rowspan=1 > 1.6 GHz </td><td colspan=1 rowspan=1 > 9 MB </td><td colspan=1 rowspan=1 > 400 MHz </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 2005-07-05 </td><td colspan=1 rowspan=1 > 1.67 GHz </td><td colspan=1 rowspan=1 > 6 MB </td><td colspan=1 rowspan=1 > 667 MHz </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <td colspan=1 rowspan=1 > 2005-07-18 </td><td colspan=1 rowspan=1 > 1.67 GHz </td><td colspan=1 rowspan=1 > 9 MB </td><td colspan=1 rowspan=1 > 667 MHz </td><td colspan=1 rowspan=1 > 130 </td><td colspan=1 rowspan=1 >  </td></tr>
<tr> <th colspan=11 rowspan=1 > Itanium 2 9000 series </th></tr>
<tr> <td colspan=1 rowspan=2 > Montecito </td><td colspan=1 rowspan=2 > 90 nm </td><td colspan=1 rowspan=2 > 2006-07-18 </td><td colspan=1 rowspan=1 > 1.4 GHz </td><td colspan=1 rowspan=2 > 256 KB (D)+ 1 MB (I) </td><td colspan=1 rowspan=2 > 6–24 MB </td><td colspan=1 rowspan=1 > 400 MHz </td><td colspan=1 rowspan=2 > 1 </td><td colspan=1 rowspan=2 > 2 </td><td colspan=1 rowspan=2 > 104 </td><td colspan=1 rowspan=2 > Virtualization, Multithread, no HW IA-32 </td></tr>
<tr> <td colspan=1 rowspan=1 > 1.6 GHz </td><td colspan=1 rowspan=1 > 533 MHz </td></tr>
<tr> <th colspan=11 rowspan=1 > Itanium 2 9100 series </th></tr>
<tr> <td colspan=1 rowspan=1 > Montvale </td><td colspan=1 rowspan=1 > 90 nm </td><td colspan=1 rowspan=1 > 2007-10-31 </td><td colspan=1 rowspan=1 > 1.42– 1.66 GHz </td><td colspan=1 rowspan=1 > 256 KB (D)+ 1 MB (I) </td><td colspan=1 rowspan=1 > 8–24 MB </td><td colspan=1 rowspan=1 > 400– 667 MHz </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 1–2 </td><td colspan=1 rowspan=1 > 75–104 </td><td colspan=1 rowspan=1 > Core-level lockstep, demand-based switching </td></tr>
<tr> <th colspan=11 rowspan=1 > Itanium 9300 series </th></tr>
<tr> <td colspan=1 rowspan=1 > Tukwila </td><td colspan=1 rowspan=1 > 65 nm </td><td colspan=1 rowspan=1 > 2010-02-08 </td><td colspan=1 rowspan=1 > 1.33– 1.73 GHz </td><td class="highlighted"  colspan=1 rowspan=1 > 256 KB (D)+ 512 KB (I) </td><td colspan=1 rowspan=1 > 10–24 MB </td><td colspan=1 rowspan=1 > QPI with 4.8 GT/s </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 2–4 </td><td colspan=1 rowspan=1 > 130–185 </td><td colspan=1 rowspan=1 > A new point-to-point processor interconnect, the QPI, replacing the FSB. Turbo Boost </td></tr>
<tr> <th colspan=11 rowspan=1 > Itanium 9500 series </th></tr>
<tr> <td colspan=1 rowspan=1 > Poulson </td><td colspan=1 rowspan=1 > 32 nm </td><td colspan=1 rowspan=1 > 2012-11-08 </td><td colspan=1 rowspan=1 > 1.73– 2.53 GHz </td><td class="highlighted"  colspan=1 rowspan=1 > 256 KB (D)+ 512 KB (I) </td><td colspan=1 rowspan=1 > 20–32 MB </td><td colspan=1 rowspan=1 > QPI with 6.4 GT/s </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4–8 </td><td colspan=1 rowspan=1 > 130–170 </td><td colspan=1 rowspan=1 > Doubled issue width (from 6 to 12 instructions per cycle), Instruction Replay technology, Dual-domain hyperthreading </td></tr>
<tr> <th colspan=11 rowspan=1 > Itanium 9700 series </th></tr>
<tr> <td colspan=1 rowspan=1 > Kittson </td><td colspan=1 rowspan=1 > 32 nm </td><td colspan=1 rowspan=1 > 2017-05-11 </td><td colspan=1 rowspan=1 > 1.73– 2.66 GHz </td><td class="highlighted"  colspan=1 rowspan=1 > 256 KB (D)+ 512 KB (I) </td><td colspan=1 rowspan=1 > 20–32 MB </td><td colspan=1 rowspan=1 > QPI with 6.4 GT/s </td><td colspan=1 rowspan=1 > 1 </td><td colspan=1 rowspan=1 > 4–8 </td><td colspan=1 rowspan=1 > 130–170 </td><td colspan=1 rowspan=1 > No architectural improvements over Poulson, 5 % higher clock for the top model </td></tr>
<tr> <th colspan=1 rowspan=1 > Codename </th><th colspan=1 rowspan=1 > process </th><th colspan=1 rowspan=1 > Released </th><th colspan=1 rowspan=1 > Clock </th><th colspan=1 rowspan=1 > L2 Cache/ core </th><th colspan=1 rowspan=1 > L3 Cache/ processor </th><th colspan=1 rowspan=1 > Bus </th><th colspan=1 rowspan=1 > dies/ dev. </th><th colspan=1 rowspan=1 > cores/ die </th><th colspan=1 rowspan=1 > watts/ dev. </th><th colspan=1 rowspan=1 > Comments </th></tr>
</table> <br> <h3>Sentence(s)</h3>1. L2 cache size is 512 I KB, 256 D KB per core.<br> 2. The L2 cache size is 512 I KB and 256 D KB per core.<br> 3. The L2 cache size is 512 I KB and 256 D KB per core. <br> <br><br><b>Categories:</b><br><b>Numerical:</b> Uses math skills for writing the sentence. Uses math operations (addition, subtraction, average, etc.), counting numbers, frequency of items, etc.<br> <b>Commonsense:</b> Uses commonsene knowledge about situations humans encounter in everyday life – physical objects, word meanings, social or physical domains, peoples' intentions, etc.<br> <b>Temporal:</b> When concepts related to time and temporal aspects are required for writing the sentence. Duration, ordering, typical time of events, time differences between events.<br> <b>Table:</b> Writing the sentence requires knowledge from the table except: the highlighted cells, row and column headers, table titles, section titles, section texts.<br> <b>Out of Table:</b> Writing the sentence requires external knowledge that is not present in the table nor common sense. Knowledge about some specific domain comes under this category. </body></html>
