// Seed: 2544422562
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2
);
  parameter id_4 = -1;
  wire id_5;
  always @(-1'h0) begin : LABEL_0
    if (id_4) disable id_6;
  end
  logic id_7;
  ;
  assign id_2 = 1;
  assign id_7 = 1 >> -1 + "";
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    output supply1 id_9
);
  wire id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_6
  );
endmodule
