<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\Z585\Desktop\LD4sl\LD4\synlog\LD4_LD4_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>SCHEMAMSKPLIS|C</data>
<data>1.0 MHz</data>
<data>537.4 MHz</data>
<data>998.139</data>
</row>
<row>
<data>System</data>
<data>637.8 MHz</data>
<data>542.1 MHz</data>
<data>-0.277</data>
</row>
</report_table>
