// Seed: 2688010831
module module_0 (
    input  uwire   id_0,
    output supply1 id_1
);
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd95,
    parameter id_3 = 32'd80
) (
    output tri id_0,
    output tri id_1,
    input wor _id_2,
    input wire _id_3,
    output supply0 id_4,
    input tri0 id_5
    , id_13,
    input supply1 id_6,
    input tri id_7,
    output wand id_8,
    output supply0 id_9,
    input tri0 id_10,
    output tri0 id_11
);
  logic [-1 'b0 : ""] id_14 = id_3;
  assign id_8 = id_6;
  assign id_8 = id_7;
  parameter id_15 = 1;
  logic [7:0] id_16;
  assign id_16[id_2] = -1;
  module_0 modCall_1 (
      id_6,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire [-1 : id_3] id_17;
endmodule
