%Warning-DECLFILENAME: testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:8:11: Filename 'alwayslatch_arrayofSVI_inst_assignOutput' does not match IFACE name: 'I'
    8 | interface I;
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31:28: Non-blocking assignment '<=' in combinational logic process
                                                                             : ... This will be executed as a blocking assignment '='!
   31 |     always_latch  u_I[i].x <= a;
      |                            ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-NOLATCH: testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:31:5: No latches detected in always_latch block
   31 |     always_latch  u_I[i].x <= a;
      |     ^~~~~~~~~~~~
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:36:18: Non-blocking assignment '<=' in combinational logic process
                                                                             : ... This will be executed as a blocking assignment '='!
   36 |         u_I[i].y <= u_I[i].x;
      |                  ^~
%Warning-COMBDLY: testcases/alwayslatch_arrayofSVI_inst_assignOutput.sv:34:18: Non-blocking assignment '<=' in combinational logic process
                                                                             : ... This will be executed as a blocking assignment '='!
   34 |         u_I[i].y <= 1'b0;
      |                  ^~
%Error: Exiting due to 5 warning(s)
