

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Tue May 16 14:50:45 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        axi_interfaces_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.65|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |    5|    6|    4|    4| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    5|    5|         3|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     443|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      36|      40|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     317|
|Register         |        -|      -|     848|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     884|     800|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |axi_interfaces_AXILiteS_s_axi_U  |axi_interfaces_AXILiteS_s_axi  |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+
    |Total                            |                               |        0|      0|  36|  40|
    +---------------------------------+-------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_7_fu_236_p2         |     +    |      0|  0|   6|           4|           6|
    |tmp_3_1_fu_297_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_2_fu_328_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_3_fu_359_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_4_fu_390_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_5_fu_421_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_6_fu_452_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_7_fu_483_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_266_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_4_1_fu_309_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_2_fu_340_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_3_fu_371_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_4_fu_402_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_5_fu_433_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_6_fu_464_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_7_fu_495_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_fu_278_p2         |     +    |      0|  0|  16|          16|          16|
    |d_i_0_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_0_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_1_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_1_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_2_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_2_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_3_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_3_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_4_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_4_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_5_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_5_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_6_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_6_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_7_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_7_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_0_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_0_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_1_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_1_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_2_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_2_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_3_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_3_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_4_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_4_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_5_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_5_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_6_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_6_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_7_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_7_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_0_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_1_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_2_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_3_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_4_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_5_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_6_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_7_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_0_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_1_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_2_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_3_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_4_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_5_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_6_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_7_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |exitcond_fu_246_p2      |   icmp   |      0|  0|   3|           6|           7|
    |ap_condition_127        |    or    |      0|  0|   1|           1|           1|
    |ap_condition_67         |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 443|         460|         447|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          3|    1|          3|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   1|          2|    1|          2|
    |d_i_0_0_data_out         |  16|          2|   16|         32|
    |d_i_0_0_state            |   2|          3|    2|          6|
    |d_i_0_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_1_0_data_out         |  16|          2|   16|         32|
    |d_i_1_0_state            |   2|          3|    2|          6|
    |d_i_1_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_2_0_data_out         |  16|          2|   16|         32|
    |d_i_2_0_state            |   2|          3|    2|          6|
    |d_i_2_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_3_0_data_out         |  16|          2|   16|         32|
    |d_i_3_0_state            |   2|          3|    2|          6|
    |d_i_3_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_4_0_data_out         |  16|          2|   16|         32|
    |d_i_4_0_state            |   2|          3|    2|          6|
    |d_i_4_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_5_0_data_out         |  16|          2|   16|         32|
    |d_i_5_0_state            |   2|          3|    2|          6|
    |d_i_5_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_6_0_data_out         |  16|          2|   16|         32|
    |d_i_6_0_state            |   2|          3|    2|          6|
    |d_i_6_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_7_0_data_out         |  16|          2|   16|         32|
    |d_i_7_0_state            |   2|          3|    2|          6|
    |d_i_7_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_0_1_data_out         |  16|          2|   16|         32|
    |d_o_0_1_state            |   2|          3|    2|          6|
    |d_o_0_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_1_1_data_out         |  16|          2|   16|         32|
    |d_o_1_1_state            |   2|          3|    2|          6|
    |d_o_1_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_2_1_data_out         |  16|          2|   16|         32|
    |d_o_2_1_state            |   2|          3|    2|          6|
    |d_o_2_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_3_1_data_out         |  16|          2|   16|         32|
    |d_o_3_1_state            |   2|          3|    2|          6|
    |d_o_3_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_4_1_data_out         |  16|          2|   16|         32|
    |d_o_4_1_state            |   2|          3|    2|          6|
    |d_o_4_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_5_1_data_out         |  16|          2|   16|         32|
    |d_o_5_1_state            |   2|          3|    2|          6|
    |d_o_5_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_6_1_data_out         |  16|          2|   16|         32|
    |d_o_6_1_state            |   2|          3|    2|          6|
    |d_o_6_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_7_1_data_out         |  16|          2|   16|         32|
    |d_o_7_1_state            |   2|          3|    2|          6|
    |d_o_7_TDATA_blk_n        |   1|          2|    1|          2|
    |i1_phi_fu_222_p6         |   5|          3|    5|         15|
    |i1_reg_218               |   5|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 317|        124|  317|        672|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |acc_0                                       |  32|   0|   32|          0|
    |acc_1                                       |  32|   0|   32|          0|
    |acc_2                                       |  32|   0|   32|          0|
    |acc_3                                       |  32|   0|   32|          0|
    |acc_4                                       |  32|   0|   32|          0|
    |acc_5                                       |  32|   0|   32|          0|
    |acc_6                                       |  32|   0|   32|          0|
    |acc_7                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_reg_507  |   1|   0|    1|          0|
    |d_i_0_0_payload_A                           |  16|   0|   16|          0|
    |d_i_0_0_payload_B                           |  16|   0|   16|          0|
    |d_i_0_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_0_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_0_0_state                               |   2|   0|    2|          0|
    |d_i_1_0_payload_A                           |  16|   0|   16|          0|
    |d_i_1_0_payload_B                           |  16|   0|   16|          0|
    |d_i_1_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_1_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_1_0_state                               |   2|   0|    2|          0|
    |d_i_2_0_payload_A                           |  16|   0|   16|          0|
    |d_i_2_0_payload_B                           |  16|   0|   16|          0|
    |d_i_2_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_2_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_2_0_state                               |   2|   0|    2|          0|
    |d_i_3_0_payload_A                           |  16|   0|   16|          0|
    |d_i_3_0_payload_B                           |  16|   0|   16|          0|
    |d_i_3_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_3_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_3_0_state                               |   2|   0|    2|          0|
    |d_i_4_0_payload_A                           |  16|   0|   16|          0|
    |d_i_4_0_payload_B                           |  16|   0|   16|          0|
    |d_i_4_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_4_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_4_0_state                               |   2|   0|    2|          0|
    |d_i_5_0_payload_A                           |  16|   0|   16|          0|
    |d_i_5_0_payload_B                           |  16|   0|   16|          0|
    |d_i_5_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_5_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_5_0_state                               |   2|   0|    2|          0|
    |d_i_6_0_payload_A                           |  16|   0|   16|          0|
    |d_i_6_0_payload_B                           |  16|   0|   16|          0|
    |d_i_6_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_6_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_6_0_state                               |   2|   0|    2|          0|
    |d_i_7_0_payload_A                           |  16|   0|   16|          0|
    |d_i_7_0_payload_B                           |  16|   0|   16|          0|
    |d_i_7_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_7_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_7_0_state                               |   2|   0|    2|          0|
    |d_o_0_1_payload_A                           |  16|   0|   16|          0|
    |d_o_0_1_payload_B                           |  16|   0|   16|          0|
    |d_o_0_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_0_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_0_1_state                               |   2|   0|    2|          0|
    |d_o_1_1_payload_A                           |  16|   0|   16|          0|
    |d_o_1_1_payload_B                           |  16|   0|   16|          0|
    |d_o_1_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_1_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_1_1_state                               |   2|   0|    2|          0|
    |d_o_2_1_payload_A                           |  16|   0|   16|          0|
    |d_o_2_1_payload_B                           |  16|   0|   16|          0|
    |d_o_2_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_2_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_2_1_state                               |   2|   0|    2|          0|
    |d_o_3_1_payload_A                           |  16|   0|   16|          0|
    |d_o_3_1_payload_B                           |  16|   0|   16|          0|
    |d_o_3_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_3_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_3_1_state                               |   2|   0|    2|          0|
    |d_o_4_1_payload_A                           |  16|   0|   16|          0|
    |d_o_4_1_payload_B                           |  16|   0|   16|          0|
    |d_o_4_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_4_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_4_1_state                               |   2|   0|    2|          0|
    |d_o_5_1_payload_A                           |  16|   0|   16|          0|
    |d_o_5_1_payload_B                           |  16|   0|   16|          0|
    |d_o_5_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_5_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_5_1_state                               |   2|   0|    2|          0|
    |d_o_6_1_payload_A                           |  16|   0|   16|          0|
    |d_o_6_1_payload_B                           |  16|   0|   16|          0|
    |d_o_6_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_6_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_6_1_state                               |   2|   0|    2|          0|
    |d_o_7_1_payload_A                           |  16|   0|   16|          0|
    |d_o_7_1_payload_B                           |  16|   0|   16|          0|
    |d_o_7_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_7_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_7_1_state                               |   2|   0|    2|          0|
    |exitcond_reg_507                            |   1|   0|    1|          0|
    |i1_reg_218                                  |   5|   0|    5|          0|
    |tmp_12_reg_502                              |   5|   0|    5|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 848|   0|  848|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|interrupt               | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|d_o_0_TREADY            |  in |    1|    axis    |      d_o_0     |    pointer   |
|d_o_0_TDATA             | out |   16|    axis    |      d_o_0     |    pointer   |
|d_o_0_TVALID            | out |    1|    axis    |      d_o_0     |    pointer   |
|d_o_1_TREADY            |  in |    1|    axis    |      d_o_1     |    pointer   |
|d_o_1_TDATA             | out |   16|    axis    |      d_o_1     |    pointer   |
|d_o_1_TVALID            | out |    1|    axis    |      d_o_1     |    pointer   |
|d_o_2_TREADY            |  in |    1|    axis    |      d_o_2     |    pointer   |
|d_o_2_TDATA             | out |   16|    axis    |      d_o_2     |    pointer   |
|d_o_2_TVALID            | out |    1|    axis    |      d_o_2     |    pointer   |
|d_o_3_TREADY            |  in |    1|    axis    |      d_o_3     |    pointer   |
|d_o_3_TDATA             | out |   16|    axis    |      d_o_3     |    pointer   |
|d_o_3_TVALID            | out |    1|    axis    |      d_o_3     |    pointer   |
|d_o_4_TREADY            |  in |    1|    axis    |      d_o_4     |    pointer   |
|d_o_4_TDATA             | out |   16|    axis    |      d_o_4     |    pointer   |
|d_o_4_TVALID            | out |    1|    axis    |      d_o_4     |    pointer   |
|d_o_5_TREADY            |  in |    1|    axis    |      d_o_5     |    pointer   |
|d_o_5_TDATA             | out |   16|    axis    |      d_o_5     |    pointer   |
|d_o_5_TVALID            | out |    1|    axis    |      d_o_5     |    pointer   |
|d_o_6_TREADY            |  in |    1|    axis    |      d_o_6     |    pointer   |
|d_o_6_TDATA             | out |   16|    axis    |      d_o_6     |    pointer   |
|d_o_6_TVALID            | out |    1|    axis    |      d_o_6     |    pointer   |
|d_o_7_TREADY            |  in |    1|    axis    |      d_o_7     |    pointer   |
|d_o_7_TDATA             | out |   16|    axis    |      d_o_7     |    pointer   |
|d_o_7_TVALID            | out |    1|    axis    |      d_o_7     |    pointer   |
|d_i_0_TDATA             |  in |   16|    axis    |      d_i_0     |    pointer   |
|d_i_0_TVALID            |  in |    1|    axis    |      d_i_0     |    pointer   |
|d_i_0_TREADY            | out |    1|    axis    |      d_i_0     |    pointer   |
|d_i_1_TDATA             |  in |   16|    axis    |      d_i_1     |    pointer   |
|d_i_1_TVALID            |  in |    1|    axis    |      d_i_1     |    pointer   |
|d_i_1_TREADY            | out |    1|    axis    |      d_i_1     |    pointer   |
|d_i_2_TDATA             |  in |   16|    axis    |      d_i_2     |    pointer   |
|d_i_2_TVALID            |  in |    1|    axis    |      d_i_2     |    pointer   |
|d_i_2_TREADY            | out |    1|    axis    |      d_i_2     |    pointer   |
|d_i_3_TDATA             |  in |   16|    axis    |      d_i_3     |    pointer   |
|d_i_3_TVALID            |  in |    1|    axis    |      d_i_3     |    pointer   |
|d_i_3_TREADY            | out |    1|    axis    |      d_i_3     |    pointer   |
|d_i_4_TDATA             |  in |   16|    axis    |      d_i_4     |    pointer   |
|d_i_4_TVALID            |  in |    1|    axis    |      d_i_4     |    pointer   |
|d_i_4_TREADY            | out |    1|    axis    |      d_i_4     |    pointer   |
|d_i_5_TDATA             |  in |   16|    axis    |      d_i_5     |    pointer   |
|d_i_5_TVALID            |  in |    1|    axis    |      d_i_5     |    pointer   |
|d_i_5_TREADY            | out |    1|    axis    |      d_i_5     |    pointer   |
|d_i_6_TDATA             |  in |   16|    axis    |      d_i_6     |    pointer   |
|d_i_6_TVALID            |  in |    1|    axis    |      d_i_6     |    pointer   |
|d_i_6_TREADY            | out |    1|    axis    |      d_i_6     |    pointer   |
|d_i_7_TDATA             |  in |   16|    axis    |      d_i_7     |    pointer   |
|d_i_7_TVALID            |  in |    1|    axis    |      d_i_7     |    pointer   |
|d_i_7_TREADY            | out |    1|    axis    |      d_i_7     |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 4 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / true
3 --> 
	2  / true
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.08ns
ST_1: StgValue_5 (25)  [1/1] 0.00ns  loc: axi_interfaces.c:58
:0  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_6 (26)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_7 (27)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_8 (28)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_9 (29)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_10 (30)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_11 (31)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_12 (32)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_13 (33)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_14 (34)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_15 (35)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_16 (36)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_17 (37)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_18 (38)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_19 (39)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_20 (40)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_21 (41)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_22 (42)  [1/1] 1.08ns  loc: axi_interfaces.c:64
:17  br label %rewind_header


 <State 2>: 2.65ns
ST_2: do_init (44)  [1/1] 0.00ns
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %1 ], [ true, %2 ]

ST_2: i1 (45)  [1/1] 0.00ns  loc: axi_interfaces.c:64
rewind_header:1  %i1 = phi i5 [ 0, %0 ], [ %tmp_12, %1 ], [ 0, %2 ]

ST_2: StgValue_25 (46)  [1/1] 0.00ns
rewind_header:2  br i1 %do_init, label %rewind_init, label %1

ST_2: i1_cast (67)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:0  %i1_cast = zext i5 %i1 to i6

ST_2: d_i_0_read (73)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:6  %d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)

ST_2: d_i_1_read (82)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:15  %d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)

ST_2: d_i_2_read (90)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:23  %d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)

ST_2: d_i_3_read (98)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:31  %d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)

ST_2: d_i_4_read (106)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:39  %d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)

ST_2: d_i_5_read (114)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:47  %d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)

ST_2: d_i_6_read (122)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:55  %d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)

ST_2: d_i_7_read (130)  [2/2] 0.00ns  loc: axi_interfaces.c:66
:63  %d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)

ST_2: i_1_7 (137)  [1/1] 1.34ns  loc: axi_interfaces.c:64
:70  %i_1_7 = add i6 8, %i1_cast

ST_2: tmp_12 (138)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:71  %tmp_12 = trunc i6 %i_1_7 to i5

ST_2: exitcond (139)  [1/1] 1.31ns  loc: axi_interfaces.c:64
:72  %exitcond = icmp eq i6 %i_1_7, -32

ST_2: StgValue_38 (140)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:73  br i1 %exitcond, label %2, label %rewind_header

ST_2: StgValue_39 (143)  [1/1] 0.00ns  loc: axi_interfaces.c:69
:1  br label %rewind_header


 <State 3>: 0.00ns
ST_3: StgValue_40 (48)  [1/1] 0.00ns
rewind_init:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !7

ST_3: StgValue_41 (49)  [1/1] 0.00ns
rewind_init:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !13

ST_3: StgValue_42 (50)  [1/1] 0.00ns
rewind_init:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !19

ST_3: StgValue_43 (51)  [1/1] 0.00ns
rewind_init:3  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !25

ST_3: StgValue_44 (52)  [1/1] 0.00ns
rewind_init:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !31

ST_3: StgValue_45 (53)  [1/1] 0.00ns
rewind_init:5  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !37

ST_3: StgValue_46 (54)  [1/1] 0.00ns
rewind_init:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !43

ST_3: StgValue_47 (55)  [1/1] 0.00ns
rewind_init:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !49

ST_3: StgValue_48 (56)  [1/1] 0.00ns
rewind_init:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !55

ST_3: StgValue_49 (57)  [1/1] 0.00ns
rewind_init:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !59

ST_3: StgValue_50 (58)  [1/1] 0.00ns
rewind_init:10  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !63

ST_3: StgValue_51 (59)  [1/1] 0.00ns
rewind_init:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !67

ST_3: StgValue_52 (60)  [1/1] 0.00ns
rewind_init:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !71

ST_3: StgValue_53 (61)  [1/1] 0.00ns
rewind_init:13  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !75

ST_3: StgValue_54 (62)  [1/1] 0.00ns
rewind_init:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !79

ST_3: StgValue_55 (63)  [1/1] 0.00ns
rewind_init:15  call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !83

ST_3: StgValue_56 (64)  [1/1] 0.00ns
rewind_init:16  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind

ST_3: StgValue_57 (65)  [1/1] 0.00ns  loc: axi_interfaces.c:64
rewind_init:17  br label %1

ST_3: empty (68)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

ST_3: StgValue_59 (69)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind

ST_3: tmp (70)  [1/1] 0.00ns  loc: axi_interfaces.c:64
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5) nounwind

ST_3: StgValue_61 (71)  [1/1] 0.00ns  loc: axi_interfaces.c:65
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: StgValue_62 (79)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:12  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %tmp_4)

ST_3: empty_2 (80)  [1/1] 0.00ns  loc: axi_interfaces.c:68
:13  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp) nounwind

ST_3: StgValue_64 (88)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:21  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %tmp_4_1)

ST_3: StgValue_65 (96)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:29  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %tmp_4_2)

ST_3: StgValue_66 (104)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:37  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %tmp_4_3)

ST_3: StgValue_67 (112)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:45  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %tmp_4_4)

ST_3: StgValue_68 (120)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:53  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %tmp_4_5)

ST_3: StgValue_69 (128)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:61  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %tmp_4_6)

ST_3: StgValue_70 (136)  [1/2] 0.00ns  loc: axi_interfaces.c:67
:69  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %tmp_4_7)

ST_3: StgValue_71 (142)  [1/1] 0.00ns  loc: axi_interfaces.c:69
:0  call void (...)* @_ssdm_op_Return()


 <State 4>: 1.70ns
ST_4: acc_0_load (72)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:5  %acc_0_load = load i32* @acc_0, align 16

ST_4: d_i_0_read (73)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:6  %d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)

ST_4: tmp_2 (74)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:7  %tmp_2 = sext i16 %d_i_0_read to i32

ST_4: tmp_1 (75)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:8  %tmp_1 = trunc i32 %acc_0_load to i16

ST_4: tmp_3 (76)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:9  %tmp_3 = add nsw i32 %tmp_2, %acc_0_load

ST_4: StgValue_77 (77)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:10  store i32 %tmp_3, i32* @acc_0, align 16

ST_4: tmp_4 (78)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:11  %tmp_4 = add i16 %tmp_1, %d_i_0_read

ST_4: StgValue_79 (79)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:12  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %tmp_4)

ST_4: acc_1_load (81)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:14  %acc_1_load = load i32* @acc_1, align 4

ST_4: d_i_1_read (82)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:15  %d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)

ST_4: tmp_2_1 (83)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:16  %tmp_2_1 = sext i16 %d_i_1_read to i32

ST_4: tmp_5 (84)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:17  %tmp_5 = trunc i32 %acc_1_load to i16

ST_4: tmp_3_1 (85)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:18  %tmp_3_1 = add nsw i32 %tmp_2_1, %acc_1_load

ST_4: StgValue_85 (86)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:19  store i32 %tmp_3_1, i32* @acc_1, align 4

ST_4: tmp_4_1 (87)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:20  %tmp_4_1 = add i16 %tmp_5, %d_i_1_read

ST_4: StgValue_87 (88)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:21  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %tmp_4_1)

ST_4: acc_2_load (89)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:22  %acc_2_load = load i32* @acc_2, align 8

ST_4: d_i_2_read (90)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:23  %d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)

ST_4: tmp_2_2 (91)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:24  %tmp_2_2 = sext i16 %d_i_2_read to i32

ST_4: tmp_6 (92)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:25  %tmp_6 = trunc i32 %acc_2_load to i16

ST_4: tmp_3_2 (93)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:26  %tmp_3_2 = add nsw i32 %tmp_2_2, %acc_2_load

ST_4: StgValue_93 (94)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:27  store i32 %tmp_3_2, i32* @acc_2, align 8

ST_4: tmp_4_2 (95)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:28  %tmp_4_2 = add i16 %tmp_6, %d_i_2_read

ST_4: StgValue_95 (96)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:29  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %tmp_4_2)

ST_4: acc_3_load (97)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:30  %acc_3_load = load i32* @acc_3, align 4

ST_4: d_i_3_read (98)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:31  %d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)

ST_4: tmp_2_3 (99)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:32  %tmp_2_3 = sext i16 %d_i_3_read to i32

ST_4: tmp_7 (100)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:33  %tmp_7 = trunc i32 %acc_3_load to i16

ST_4: tmp_3_3 (101)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:34  %tmp_3_3 = add nsw i32 %tmp_2_3, %acc_3_load

ST_4: StgValue_101 (102)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:35  store i32 %tmp_3_3, i32* @acc_3, align 4

ST_4: tmp_4_3 (103)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:36  %tmp_4_3 = add i16 %tmp_7, %d_i_3_read

ST_4: StgValue_103 (104)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:37  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %tmp_4_3)

ST_4: acc_4_load (105)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:38  %acc_4_load = load i32* @acc_4, align 16

ST_4: d_i_4_read (106)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:39  %d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)

ST_4: tmp_2_4 (107)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:40  %tmp_2_4 = sext i16 %d_i_4_read to i32

ST_4: tmp_8 (108)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:41  %tmp_8 = trunc i32 %acc_4_load to i16

ST_4: tmp_3_4 (109)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:42  %tmp_3_4 = add nsw i32 %tmp_2_4, %acc_4_load

ST_4: StgValue_109 (110)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:43  store i32 %tmp_3_4, i32* @acc_4, align 16

ST_4: tmp_4_4 (111)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:44  %tmp_4_4 = add i16 %tmp_8, %d_i_4_read

ST_4: StgValue_111 (112)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:45  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %tmp_4_4)

ST_4: acc_5_load (113)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:46  %acc_5_load = load i32* @acc_5, align 4

ST_4: d_i_5_read (114)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:47  %d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)

ST_4: tmp_2_5 (115)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:48  %tmp_2_5 = sext i16 %d_i_5_read to i32

ST_4: tmp_9 (116)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:49  %tmp_9 = trunc i32 %acc_5_load to i16

ST_4: tmp_3_5 (117)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:50  %tmp_3_5 = add nsw i32 %tmp_2_5, %acc_5_load

ST_4: StgValue_117 (118)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:51  store i32 %tmp_3_5, i32* @acc_5, align 4

ST_4: tmp_4_5 (119)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:52  %tmp_4_5 = add i16 %tmp_9, %d_i_5_read

ST_4: StgValue_119 (120)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:53  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %tmp_4_5)

ST_4: acc_6_load (121)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:54  %acc_6_load = load i32* @acc_6, align 8

ST_4: d_i_6_read (122)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:55  %d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)

ST_4: tmp_2_6 (123)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:56  %tmp_2_6 = sext i16 %d_i_6_read to i32

ST_4: tmp_10 (124)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:57  %tmp_10 = trunc i32 %acc_6_load to i16

ST_4: tmp_3_6 (125)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:58  %tmp_3_6 = add nsw i32 %tmp_2_6, %acc_6_load

ST_4: StgValue_125 (126)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:59  store i32 %tmp_3_6, i32* @acc_6, align 8

ST_4: tmp_4_6 (127)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:60  %tmp_4_6 = add i16 %tmp_10, %d_i_6_read

ST_4: StgValue_127 (128)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:61  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %tmp_4_6)

ST_4: acc_7_load (129)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:62  %acc_7_load = load i32* @acc_7, align 4

ST_4: d_i_7_read (130)  [1/2] 0.00ns  loc: axi_interfaces.c:66
:63  %d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)

ST_4: tmp_2_7 (131)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:64  %tmp_2_7 = sext i16 %d_i_7_read to i32

ST_4: tmp_11 (132)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:65  %tmp_11 = trunc i32 %acc_7_load to i16

ST_4: tmp_3_7 (133)  [1/1] 1.70ns  loc: axi_interfaces.c:66
:66  %tmp_3_7 = add nsw i32 %tmp_2_7, %acc_7_load

ST_4: StgValue_133 (134)  [1/1] 0.00ns  loc: axi_interfaces.c:66
:67  store i32 %tmp_3_7, i32* @acc_7, align 4

ST_4: tmp_4_7 (135)  [1/1] 1.46ns  loc: axi_interfaces.c:67
:68  %tmp_4_7 = add i16 %tmp_11, %d_i_7_read

ST_4: StgValue_135 (136)  [2/2] 0.00ns  loc: axi_interfaces.c:67
:69  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %tmp_4_7)



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5   (specinterface    ) [ 00000]
StgValue_6   (specinterface    ) [ 00000]
StgValue_7   (specinterface    ) [ 00000]
StgValue_8   (specinterface    ) [ 00000]
StgValue_9   (specinterface    ) [ 00000]
StgValue_10  (specinterface    ) [ 00000]
StgValue_11  (specinterface    ) [ 00000]
StgValue_12  (specinterface    ) [ 00000]
StgValue_13  (specinterface    ) [ 00000]
StgValue_14  (specinterface    ) [ 00000]
StgValue_15  (specinterface    ) [ 00000]
StgValue_16  (specinterface    ) [ 00000]
StgValue_17  (specinterface    ) [ 00000]
StgValue_18  (specinterface    ) [ 00000]
StgValue_19  (specinterface    ) [ 00000]
StgValue_20  (specinterface    ) [ 00000]
StgValue_21  (specinterface    ) [ 00000]
StgValue_22  (br               ) [ 01111]
do_init      (phi              ) [ 00111]
i1           (phi              ) [ 00111]
StgValue_25  (br               ) [ 00000]
i1_cast      (zext             ) [ 00000]
i_1_7        (add              ) [ 00000]
tmp_12       (trunc            ) [ 01111]
exitcond     (icmp             ) [ 00111]
StgValue_38  (br               ) [ 01111]
StgValue_39  (br               ) [ 01111]
StgValue_40  (specbitsmap      ) [ 00000]
StgValue_41  (specbitsmap      ) [ 00000]
StgValue_42  (specbitsmap      ) [ 00000]
StgValue_43  (specbitsmap      ) [ 00000]
StgValue_44  (specbitsmap      ) [ 00000]
StgValue_45  (specbitsmap      ) [ 00000]
StgValue_46  (specbitsmap      ) [ 00000]
StgValue_47  (specbitsmap      ) [ 00000]
StgValue_48  (specbitsmap      ) [ 00000]
StgValue_49  (specbitsmap      ) [ 00000]
StgValue_50  (specbitsmap      ) [ 00000]
StgValue_51  (specbitsmap      ) [ 00000]
StgValue_52  (specbitsmap      ) [ 00000]
StgValue_53  (specbitsmap      ) [ 00000]
StgValue_54  (specbitsmap      ) [ 00000]
StgValue_55  (specbitsmap      ) [ 00000]
StgValue_56  (spectopmodule    ) [ 00000]
StgValue_57  (br               ) [ 00000]
empty        (speclooptripcount) [ 00000]
StgValue_59  (specloopname     ) [ 00000]
tmp          (specregionbegin  ) [ 00000]
StgValue_61  (specpipeline     ) [ 00000]
StgValue_62  (write            ) [ 00000]
empty_2      (specregionend    ) [ 00000]
StgValue_64  (write            ) [ 00000]
StgValue_65  (write            ) [ 00000]
StgValue_66  (write            ) [ 00000]
StgValue_67  (write            ) [ 00000]
StgValue_68  (write            ) [ 00000]
StgValue_69  (write            ) [ 00000]
StgValue_70  (write            ) [ 00000]
StgValue_71  (return           ) [ 00000]
acc_0_load   (load             ) [ 00000]
d_i_0_read   (read             ) [ 00000]
tmp_2        (sext             ) [ 00000]
tmp_1        (trunc            ) [ 00000]
tmp_3        (add              ) [ 00000]
StgValue_77  (store            ) [ 00000]
tmp_4        (add              ) [ 00110]
acc_1_load   (load             ) [ 00000]
d_i_1_read   (read             ) [ 00000]
tmp_2_1      (sext             ) [ 00000]
tmp_5        (trunc            ) [ 00000]
tmp_3_1      (add              ) [ 00000]
StgValue_85  (store            ) [ 00000]
tmp_4_1      (add              ) [ 00110]
acc_2_load   (load             ) [ 00000]
d_i_2_read   (read             ) [ 00000]
tmp_2_2      (sext             ) [ 00000]
tmp_6        (trunc            ) [ 00000]
tmp_3_2      (add              ) [ 00000]
StgValue_93  (store            ) [ 00000]
tmp_4_2      (add              ) [ 00110]
acc_3_load   (load             ) [ 00000]
d_i_3_read   (read             ) [ 00000]
tmp_2_3      (sext             ) [ 00000]
tmp_7        (trunc            ) [ 00000]
tmp_3_3      (add              ) [ 00000]
StgValue_101 (store            ) [ 00000]
tmp_4_3      (add              ) [ 00110]
acc_4_load   (load             ) [ 00000]
d_i_4_read   (read             ) [ 00000]
tmp_2_4      (sext             ) [ 00000]
tmp_8        (trunc            ) [ 00000]
tmp_3_4      (add              ) [ 00000]
StgValue_109 (store            ) [ 00000]
tmp_4_4      (add              ) [ 00110]
acc_5_load   (load             ) [ 00000]
d_i_5_read   (read             ) [ 00000]
tmp_2_5      (sext             ) [ 00000]
tmp_9        (trunc            ) [ 00000]
tmp_3_5      (add              ) [ 00000]
StgValue_117 (store            ) [ 00000]
tmp_4_5      (add              ) [ 00110]
acc_6_load   (load             ) [ 00000]
d_i_6_read   (read             ) [ 00000]
tmp_2_6      (sext             ) [ 00000]
tmp_10       (trunc            ) [ 00000]
tmp_3_6      (add              ) [ 00000]
StgValue_125 (store            ) [ 00000]
tmp_4_6      (add              ) [ 00110]
acc_7_load   (load             ) [ 00000]
d_i_7_read   (read             ) [ 00000]
tmp_2_7      (sext             ) [ 00000]
tmp_11       (trunc            ) [ 00000]
tmp_3_7      (add              ) [ 00000]
StgValue_133 (store            ) [ 00000]
tmp_4_7      (add              ) [ 00110]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_79/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="16" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_95/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_103/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="16" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_111/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="16" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_119/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="16" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_127/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_135/4 "/>
</bind>
</comp>

<comp id="202" class="1005" name="do_init_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="do_init_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i1_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i1_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="1" slack="0"/>
<pin id="228" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i1_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_1_7_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1_7/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="exitcond_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="StgValue_71_fu_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_71/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="acc_0_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="StgValue_77_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_4_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="acc_1_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_2_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_3_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_1/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="StgValue_85_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_4_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_1/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="acc_2_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_2_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_2/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_6_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_3_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_2/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="StgValue_93_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_4_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_2/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="acc_3_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_2_3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_3/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_3_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_3/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="StgValue_101_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_4_3_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_3/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="acc_4_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_2_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_4/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_8_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_3_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_4/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="StgValue_109_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_109/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_4_4_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_4/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="acc_5_load_load_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_2_5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_5/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_9_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_3_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_5/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="StgValue_117_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_4_5_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="0"/>
<pin id="436" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_5/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="acc_6_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_6_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_6/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_10_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_3_6_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_6/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="StgValue_125_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_4_6_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_6/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="acc_7_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_2_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_7/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_11_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_3_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3_7/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="StgValue_133_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_4_7_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_7/4 "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_12_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="507" class="1005" name="exitcond_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="511" class="1005" name="tmp_4_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="1"/>
<pin id="513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_4_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="1"/>
<pin id="518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_4_2_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_4_3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="1"/>
<pin id="528" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_3 "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_4_4_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="1"/>
<pin id="533" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_4 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_4_5_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_5 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_4_6_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="1"/>
<pin id="543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_6 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_4_7_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="1"/>
<pin id="548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="68" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="68" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="94" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="94" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="94" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="94" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="94" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="94" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="94" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="217"><net_src comp="206" pin="6"/><net_sink comp="202" pin=0"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="235"><net_src comp="222" pin="6"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="236" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="98" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="254" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="258" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="254" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="262" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="98" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="278" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="104" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="285" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="289" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="285" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="293" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="104" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="110" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="316" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="320" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="316" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="324" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="110" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="340" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="116" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="351" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="347" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="38" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="355" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="116" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="371" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="122" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="378" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="382" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="378" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="386" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="122" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="402" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="128" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="409" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="413" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="409" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="417" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="128" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="433" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="134" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="444" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="440" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="448" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="134" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="464" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="140" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="475" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="471" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="479" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="140" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="505"><net_src comp="242" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="510"><net_src comp="246" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="278" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="519"><net_src comp="309" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="524"><net_src comp="340" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="529"><net_src comp="371" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="534"><net_src comp="402" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="539"><net_src comp="433" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="544"><net_src comp="464" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="549"><net_src comp="495" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {3 }
	Port: d_o_1 | {3 }
	Port: d_o_2 | {3 }
	Port: d_o_3 | {3 }
	Port: d_o_4 | {3 }
	Port: d_o_5 | {3 }
	Port: d_o_6 | {3 }
	Port: d_o_7 | {3 }
	Port: acc_0 | {4 }
	Port: acc_1 | {4 }
	Port: acc_2 | {4 }
	Port: acc_3 | {4 }
	Port: acc_4 | {4 }
	Port: acc_5 | {4 }
	Port: acc_6 | {4 }
	Port: acc_7 | {4 }
 - Input state : 
	Port: axi_interfaces : d_i_0 | {2 }
	Port: axi_interfaces : d_i_1 | {2 }
	Port: axi_interfaces : d_i_2 | {2 }
	Port: axi_interfaces : d_i_3 | {2 }
	Port: axi_interfaces : d_i_4 | {2 }
	Port: axi_interfaces : d_i_5 | {2 }
	Port: axi_interfaces : d_i_6 | {2 }
	Port: axi_interfaces : d_i_7 | {2 }
	Port: axi_interfaces : acc_0 | {4 }
	Port: axi_interfaces : acc_1 | {4 }
	Port: axi_interfaces : acc_2 | {4 }
	Port: axi_interfaces : acc_3 | {4 }
	Port: axi_interfaces : acc_4 | {4 }
	Port: axi_interfaces : acc_5 | {4 }
	Port: axi_interfaces : acc_6 | {4 }
	Port: axi_interfaces : acc_7 | {4 }
  - Chain level:
	State 1
	State 2
		StgValue_25 : 1
		i1_cast : 1
		i_1_7 : 2
		tmp_12 : 3
		exitcond : 3
		StgValue_38 : 4
	State 3
		empty_2 : 1
	State 4
		tmp_1 : 1
		tmp_3 : 1
		StgValue_77 : 2
		tmp_4 : 2
		StgValue_79 : 3
		tmp_5 : 1
		tmp_3_1 : 1
		StgValue_85 : 2
		tmp_4_1 : 2
		StgValue_87 : 3
		tmp_6 : 1
		tmp_3_2 : 1
		StgValue_93 : 2
		tmp_4_2 : 2
		StgValue_95 : 3
		tmp_7 : 1
		tmp_3_3 : 1
		StgValue_101 : 2
		tmp_4_3 : 2
		StgValue_103 : 3
		tmp_8 : 1
		tmp_3_4 : 1
		StgValue_109 : 2
		tmp_4_4 : 2
		StgValue_111 : 3
		tmp_9 : 1
		tmp_3_5 : 1
		StgValue_117 : 2
		tmp_4_5 : 2
		StgValue_119 : 3
		tmp_10 : 1
		tmp_3_6 : 1
		StgValue_125 : 2
		tmp_4_6 : 2
		StgValue_127 : 3
		tmp_11 : 1
		tmp_3_7 : 1
		StgValue_133 : 2
		tmp_4_7 : 2
		StgValue_135 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |    i_1_7_fu_236    |    0    |    5    |
|          |    tmp_3_fu_266    |    0    |    32   |
|          |    tmp_4_fu_278    |    0    |    16   |
|          |   tmp_3_1_fu_297   |    0    |    32   |
|          |   tmp_4_1_fu_309   |    0    |    16   |
|          |   tmp_3_2_fu_328   |    0    |    32   |
|          |   tmp_4_2_fu_340   |    0    |    16   |
|          |   tmp_3_3_fu_359   |    0    |    32   |
|    add   |   tmp_4_3_fu_371   |    0    |    16   |
|          |   tmp_3_4_fu_390   |    0    |    32   |
|          |   tmp_4_4_fu_402   |    0    |    16   |
|          |   tmp_3_5_fu_421   |    0    |    32   |
|          |   tmp_4_5_fu_433   |    0    |    16   |
|          |   tmp_3_6_fu_452   |    0    |    32   |
|          |   tmp_4_6_fu_464   |    0    |    16   |
|          |   tmp_3_7_fu_483   |    0    |    32   |
|          |   tmp_4_7_fu_495   |    0    |    16   |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond_fu_246  |    0    |    3    |
|----------|--------------------|---------|---------|
|          |   grp_read_fu_98   |    0    |    0    |
|          |   grp_read_fu_104  |    0    |    0    |
|          |   grp_read_fu_110  |    0    |    0    |
|   read   |   grp_read_fu_116  |    0    |    0    |
|          |   grp_read_fu_122  |    0    |    0    |
|          |   grp_read_fu_128  |    0    |    0    |
|          |   grp_read_fu_134  |    0    |    0    |
|          |   grp_read_fu_140  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  grp_write_fu_146  |    0    |    0    |
|          |  grp_write_fu_153  |    0    |    0    |
|          |  grp_write_fu_160  |    0    |    0    |
|   write  |  grp_write_fu_167  |    0    |    0    |
|          |  grp_write_fu_174  |    0    |    0    |
|          |  grp_write_fu_181  |    0    |    0    |
|          |  grp_write_fu_188  |    0    |    0    |
|          |  grp_write_fu_195  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |   i1_cast_fu_232   |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_12_fu_242   |    0    |    0    |
|          |    tmp_1_fu_262    |    0    |    0    |
|          |    tmp_5_fu_293    |    0    |    0    |
|          |    tmp_6_fu_324    |    0    |    0    |
|   trunc  |    tmp_7_fu_355    |    0    |    0    |
|          |    tmp_8_fu_386    |    0    |    0    |
|          |    tmp_9_fu_417    |    0    |    0    |
|          |    tmp_10_fu_448   |    0    |    0    |
|          |    tmp_11_fu_479   |    0    |    0    |
|----------|--------------------|---------|---------|
|  return  | StgValue_71_fu_252 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_2_fu_258    |    0    |    0    |
|          |   tmp_2_1_fu_289   |    0    |    0    |
|          |   tmp_2_2_fu_320   |    0    |    0    |
|   sext   |   tmp_2_3_fu_351   |    0    |    0    |
|          |   tmp_2_4_fu_382   |    0    |    0    |
|          |   tmp_2_5_fu_413   |    0    |    0    |
|          |   tmp_2_6_fu_444   |    0    |    0    |
|          |   tmp_2_7_fu_475   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   392   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| do_init_reg_202|    1   |
|exitcond_reg_507|    1   |
|   i1_reg_218   |    5   |
| tmp_12_reg_502 |    5   |
| tmp_4_1_reg_516|   16   |
| tmp_4_2_reg_521|   16   |
| tmp_4_3_reg_526|   16   |
| tmp_4_4_reg_531|   16   |
| tmp_4_5_reg_536|   16   |
| tmp_4_6_reg_541|   16   |
| tmp_4_7_reg_546|   16   |
|  tmp_4_reg_511 |   16   |
+----------------+--------+
|      Total     |   140  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_146 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_153 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_160 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_167 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_174 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_181 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_188 |  p2  |   2  |  16  |   32   ||    16   |
| grp_write_fu_195 |  p2  |   2  |  16  |   32   ||    16   |
|  do_init_reg_202 |  p0  |   2  |   1  |    2   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  9.765  ||   129   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   392  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   129  |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   140  |   521  |
+-----------+--------+--------+--------+
