<stg><name>mod_product</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %t_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="32">
<![CDATA[
entry:2 %conv3_i5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv3_i5"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="32">
<![CDATA[
entry:3 %m_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %N_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %N_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %b_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:7 %write_ln186 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %N_c, i16 %N_read

]]></Node>
<StgValue><ssdm name="write_ln186"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="16">
<![CDATA[
entry:8 %zext_ln186_1 = zext i16 %b_read

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="16">
<![CDATA[
entry:9 %zext_ln186_2 = zext i16 %N_read

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="17" op_0_bw="16">
<![CDATA[
entry:10 %zext_ln186 = zext i16 %N_read

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:11 %store_ln36 = store i17 0, i17 %m_V

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:12 %store_ln36 = store i17 65536, i17 %conv3_i5

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:13 %store_ln36 = store i5 0, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:14 %store_ln36 = store i17 %zext_ln186_1, i17 %t_V

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln36 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body:0 %i = load i5 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body:1 %m_V_5 = load i17 %m_V

]]></Node>
<StgValue><ssdm name="m_V_5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:2 %icmp_ln36 = icmp_eq  i5 %i, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 17, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body:4 %i_2 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln36 = br i1 %icmp_ln36, void %for.body.split_ifconv, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:0 %t_V_load = load i17 %t_V

]]></Node>
<StgValue><ssdm name="t_V_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:1 %conv3_i5_load = load i17 %conv3_i5

]]></Node>
<StgValue><ssdm name="conv3_i5_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:2 %specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln1633"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="17">
<![CDATA[
for.body.split_ifconv:3 %zext_ln1495 = zext i17 %m_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="17">
<![CDATA[
for.body.split_ifconv:4 %zext_ln1495_1 = zext i17 %t_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1495_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split_ifconv:5 %ret_V = add i18 %zext_ln1495, i18 %zext_ln1495_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split_ifconv:6 %icmp_ln1031 = icmp_ult  i18 %ret_V, i18 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="icmp_ln1031"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split_ifconv:7 %m_V_6 = add i17 %m_V_5, i17 %t_V_load

]]></Node>
<StgValue><ssdm name="m_V_6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split_ifconv:8 %m_V_7 = sub i17 %m_V_6, i17 %zext_ln186

]]></Node>
<StgValue><ssdm name="m_V_7"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="17">
<![CDATA[
for.body.split_ifconv:9 %trunc_ln36 = trunc i17 %conv3_i5_load

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.split_ifconv:10 %and_ln1031 = and i1 %trunc_ln36, i1 %icmp_ln1031

]]></Node>
<StgValue><ssdm name="and_ln1031"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body.split_ifconv:11 %m_V_8 = select i1 %and_ln1031, i17 %m_V_6, i17 %m_V_7

]]></Node>
<StgValue><ssdm name="m_V_8"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body.split_ifconv:12 %m_V_9 = select i1 %trunc_ln36, i17 %m_V_8, i17 %m_V_5

]]></Node>
<StgValue><ssdm name="m_V_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
for.body.split_ifconv:13 %ret_V_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %t_V_load, i1 0

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body.split_ifconv:14 %icmp_ln1035 = icmp_ugt  i18 %ret_V_1, i18 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="icmp_ln1035"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split_ifconv:15 %t_V_1 = shl i17 %t_V_load, i17 1

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.split_ifconv:16 %t_V_2 = sub i17 %t_V_1, i17 %zext_ln186

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body.split_ifconv:17 %t_V_3 = select i1 %icmp_ln1035, i17 %t_V_2, i17 %t_V_1

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split_ifconv:18 %r_V = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %conv3_i5_load, i32 1, i32 16

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="16">
<![CDATA[
for.body.split_ifconv:19 %zext_ln1669 = zext i16 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln1669"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split_ifconv:20 %icmp_ln1019 = icmp_eq  i16 %r_V, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:21 %br_ln56 = br i1 %icmp_ln1019, void %for.inc, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln36 = store i17 %m_V_9, i17 %m_V

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln36 = store i17 %zext_ln1669, i17 %conv3_i5

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln36 = store i5 %i_2, i5 %i_1

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:3 %store_ln36 = store i17 %t_V_3, i17 %t_V

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc:4 %br_ln36 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
for.end:0 %phi_ln1495 = phi i17 %m_V_5, void %for.body, i17 %m_V_9, void %for.body.split_ifconv

]]></Node>
<StgValue><ssdm name="phi_ln1495"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="17">
<![CDATA[
for.end:1 %trunc_ln33 = trunc i17 %phi_ln1495

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16">
<![CDATA[
for.end:2 %ret_ln61 = ret i16 %trunc_ln33

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
