--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1767 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.798ns.
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd3 (SLICE_X25Y109.CX), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_0 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_0 to comm_fpga_fx2/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.447   comm_fpga_fx2/count<1>
                                                       comm_fpga_fx2/count_0
    SLICE_X25Y116.D3     net (fanout=4)        0.937   comm_fpga_fx2/count<0>
    SLICE_X25Y116.D      Tilo                  0.259   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>2
    SLICE_X25Y110.A3     net (fanout=1)        0.701   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>
    SLICE_X25Y110.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd2_2
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X25Y99.C5      net (fanout=4)        0.971   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X25Y99.C       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3_2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X25Y109.CX     net (fanout=2)        0.852   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X25Y109.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.287ns logic, 3.461ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_16 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.622ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.466 - 0.520)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_16 to comm_fpga_fx2/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.AQ     Tcko                  0.391   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_16
    SLICE_X26Y114.A1     net (fanout=3)        0.673   comm_fpga_fx2/count<16>
    SLICE_X26Y114.A      Tilo                  0.203   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
    SLICE_X25Y110.A1     net (fanout=1)        0.951   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>3
    SLICE_X25Y110.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd2_2
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X25Y99.C5      net (fanout=4)        0.971   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X25Y99.C       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3_2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X25Y109.CX     net (fanout=2)        0.852   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X25Y109.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.622ns (1.175ns logic, 3.447ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/count_17 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.466 - 0.520)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/count_17 to comm_fpga_fx2/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.CQ     Tcko                  0.391   comm_fpga_fx2/count<17>
                                                       comm_fpga_fx2/count_17
    SLICE_X26Y114.A2     net (fanout=3)        0.628   comm_fpga_fx2/count<17>
    SLICE_X26Y114.A      Tilo                  0.203   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>3
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>4
    SLICE_X25Y110.A1     net (fanout=1)        0.951   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>3
    SLICE_X25Y110.A      Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd2_2
                                                       comm_fpga_fx2/count[31]_GND_77_o_equal_19_o<31>6
    SLICE_X25Y99.C5      net (fanout=4)        0.971   comm_fpga_fx2/count[31]_GND_77_o_equal_19_o
    SLICE_X25Y99.C       Tilo                  0.259   comm_fpga_fx2/state_FSM_FFd3_2
                                                       comm_fpga_fx2/state_FSM_FFd3-In1
    SLICE_X25Y109.CX     net (fanout=2)        0.852   comm_fpga_fx2/state_FSM_FFd3-In
    SLICE_X25Y109.CLK    Tdick                 0.063   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (1.175ns logic, 3.402ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point reg3_2 (SLICE_X13Y107.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          reg3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.237 - 0.255)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to reg3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y109.DQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X25Y98.D6      net (fanout=32)       1.270   comm_fpga_fx2/state_FSM_FFd4
    SLICE_X25Y98.D       Tilo                  0.259   h2fValid
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X13Y107.CE     net (fanout=8)        2.143   h2fValid
    SLICE_X13Y107.CLK    Tceck                 0.340   reg3<3>
                                                       reg3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (0.990ns logic, 3.413ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Destination:          reg3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.188ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.237 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1_1 to reg3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y110.BQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd2_2
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X25Y98.D4      net (fanout=1)        1.055   comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X25Y98.D       Tilo                  0.259   h2fValid
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X13Y107.CE     net (fanout=8)        2.143   h2fValid
    SLICE_X13Y107.CLK    Tceck                 0.340   reg3<3>
                                                       reg3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.188ns (0.990ns logic, 3.198ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2_1 (FF)
  Destination:          reg3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.237 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2_1 to reg3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y110.CQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd2_2
                                                       comm_fpga_fx2/state_FSM_FFd2_1
    SLICE_X25Y98.D5      net (fanout=1)        1.029   comm_fpga_fx2/state_FSM_FFd2_1
    SLICE_X25Y98.D       Tilo                  0.259   h2fValid
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X13Y107.CE     net (fanout=8)        2.143   h2fValid
    SLICE_X13Y107.CLK    Tceck                 0.340   reg3<3>
                                                       reg3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.990ns logic, 3.172ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point reg2_7 (SLICE_X12Y106.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          reg2_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.398ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y109.DQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X25Y98.D6      net (fanout=32)       1.270   comm_fpga_fx2/state_FSM_FFd4
    SLICE_X25Y98.D       Tilo                  0.259   h2fValid
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X12Y106.CE     net (fanout=8)        2.163   h2fValid
    SLICE_X12Y106.CLK    Tceck                 0.315   reg2<7>
                                                       reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (0.965ns logic, 3.433ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd1_1 (FF)
  Destination:          reg2_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd1_1 to reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y110.BQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd2_2
                                                       comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X25Y98.D4      net (fanout=1)        1.055   comm_fpga_fx2/state_FSM_FFd1_1
    SLICE_X25Y98.D       Tilo                  0.259   h2fValid
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X12Y106.CE     net (fanout=8)        2.163   h2fValid
    SLICE_X12Y106.CLK    Tceck                 0.315   reg2<7>
                                                       reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (0.965ns logic, 3.218ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2_1 (FF)
  Destination:          reg2_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.235 - 0.256)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2_1 to reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y110.CQ     Tcko                  0.391   comm_fpga_fx2/state_FSM_FFd2_2
                                                       comm_fpga_fx2/state_FSM_FFd2_1
    SLICE_X25Y98.D5      net (fanout=1)        1.029   comm_fpga_fx2/state_FSM_FFd2_1
    SLICE_X25Y98.D       Tilo                  0.259   h2fValid
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X12Y106.CE     net (fanout=8)        2.163   h2fValid
    SLICE_X12Y106.CLK    Tceck                 0.315   reg2<7>
                                                       reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.965ns logic, 3.192ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reg2_6 (SLICE_X12Y104.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg2_6 (FF)
  Destination:          reg2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg2_6 to reg2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y104.DQ     Tcko                  0.200   reg2<6>
                                                       reg2_6
    SLICE_X12Y104.D6     net (fanout=2)        0.022   reg2<6>
    SLICE_X12Y104.CLK    Tah         (-Th)    -0.190   reg2<6>
                                                       reg2_6_dpot1
                                                       reg2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point reg2_7 (SLICE_X12Y106.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg2_7 (FF)
  Destination:          reg2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg2_7 to reg2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y106.DQ     Tcko                  0.200   reg2<7>
                                                       reg2_7
    SLICE_X12Y106.D6     net (fanout=2)        0.023   reg2<7>
    SLICE_X12Y106.CLK    Tah         (-Th)    -0.190   reg2<7>
                                                       reg2_7_dpot1
                                                       reg2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point reg3_0 (SLICE_X13Y107.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg3_0 (FF)
  Destination:          reg3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg3_0 to reg3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.AQ     Tcko                  0.198   reg3<3>
                                                       reg3_0
    SLICE_X13Y107.A6     net (fanout=2)        0.022   reg3<0>
    SLICE_X13Y107.CLK    Tah         (-Th)    -0.215   reg3<3>
                                                       reg3_0_dpot1
                                                       reg3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: f2h_rd<3>/CLK
  Logical resource: f2h_rd_0/CK
  Location pin: SLICE_X24Y89.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: f2h_rd<3>/CLK
  Logical resource: f2h_rd_1/CK
  Location pin: SLICE_X24Y89.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    4.798|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1767 paths, 0 nets, and 744 connections

Design statistics:
   Minimum period:   4.798ns{1}   (Maximum frequency: 208.420MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 17 16:03:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 446 MB



