<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="RAM_IP_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/RAM_IP_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_BRAM_0_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_BRAM_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="RAM_IP_synth_1"/>
	</Run>
	<Run Id="TOP_FPGA_RVCPU_wrapper_0_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_FPGA_RVCPU_wrapper_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_axi_gpio_0_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_axi_interconnect_imp_auto_cc_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_interconnect_imp_auto_cc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_axi_interconnect_imp_auto_pc_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_interconnect_imp_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_axi_interconnect_imp_auto_pc_1_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_interconnect_imp_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="TOP_axi_interconnect_imp_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="TOP_axi_interconnect_imp_m00_data_fifo_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_interconnect_imp_m00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_axi_interconnect_imp_s00_data_fifo_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_interconnect_imp_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="TOP_axi_interconnect_imp_m00_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="TOP_axi_interconnect_upgraded_ipi_imp_xbar_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_interconnect_upgraded_ipi_imp_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_axi_uartlite_0_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_clk_wiz_0_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_processing_system7_0_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="TOP_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="/home/focused_xy/cs/ysyx/fpga/fpga.runs/TOP_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.ignorePathLengthChecks" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

