// Seed: 3152765473
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input wire id_4,
    input tri0 id_5
    , id_13,
    output tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wire id_9,
    input supply0 id_10,
    output wor id_11
);
  assign id_11 = 1;
  assign id_9  = id_10;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3
);
  integer id_5;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_1, id_2, id_1, id_2
  );
  wire id_6;
  wire id_7;
endmodule
