{
  "design": {
    "design_info": {
      "boundary_crc": "0x2EBC2AEDEFA861F4",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../atca_k26_carrier_base.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "proc_sys_reset_0": "",
      "VIO": "",
      "heartbeat_gen_0": "",
      "adc_deser_clk_gen": "",
      "adc_mod_interface_ob_0": "",
      "adc_data_slicer_0": "",
      "si53xx_spi_interface_0": "",
      "io_buffer_wrapper_0": "",
      "adc_sdo_diff_buf_0": "",
      "ad4003_deserializer_0": "",
      "rtm_iobuf_ds_0": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": ""
    },
    "ports": {
      "nCS": {
        "direction": "O"
      },
      "sclk": {
        "direction": "O"
      },
      "pll_reset": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "adc_sck_p": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "adc_sck_n": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "adc_sdi_p": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "adc_sdi_n": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "acq_clk_n": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "acq_clk_p": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "LED0": {
        "direction": "O"
      },
      "sdio": {
        "direction": "IO"
      },
      "adc_sdo_cha_p": {
        "direction": "I",
        "left": "24",
        "right": "1"
      },
      "adc_sdo_cha_n": {
        "direction": "I",
        "left": "24",
        "right": "1"
      },
      "adc_sdo_chb_p": {
        "direction": "I",
        "left": "24",
        "right": "1"
      },
      "adc_sdo_chb_n": {
        "direction": "I",
        "left": "24",
        "right": "1"
      },
      "adc_cnvst_p": {
        "direction": "O"
      },
      "adc_cnvst_n": {
        "direction": "O"
      },
      "SOM_DEJIT_CLK1_p": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_level_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "99999001",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "SOM_DEJIT_CLK1_n": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_level_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "99999001",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "CLK_DEJIT_OUT3_p": {
        "direction": "I"
      },
      "CLK_DEJIT_OUT3_n": {
        "direction": "I"
      },
      "PLL_LOS_Xon": {
        "direction": "I"
      },
      "PLL_LOLAn": {
        "direction": "I"
      },
      "PLL_LOLBn": {
        "direction": "I"
      },
      "CLK_3B_LOS": {
        "direction": "I"
      },
      "CLK_1A_EN": {
        "direction": "O"
      },
      "CLK_1B_EN": {
        "direction": "O"
      },
      "CLK_2A_EN": {
        "direction": "O"
      },
      "CLK_2B_EN": {
        "direction": "O"
      },
      "CLK_3A_R": {
        "direction": "I"
      },
      "CLK_3A_EN": {
        "direction": "O"
      },
      "CLK_1A_D": {
        "direction": "O"
      },
      "CLK_1B_D": {
        "direction": "O"
      },
      "CLK_2A_D": {
        "direction": "O"
      },
      "CLK_2B_D": {
        "direction": "O"
      },
      "CLK_3A_D": {
        "direction": "O"
      },
      "CLK_1A_R": {
        "direction": "I"
      },
      "CLK_2A_R": {
        "direction": "I"
      },
      "CLK_1B_R": {
        "direction": "I"
      },
      "CLK_2B_R": {
        "direction": "I"
      },
      "LED1": {
        "direction": "O"
      },
      "LED2": {
        "direction": "O"
      },
      "LED3": {
        "direction": "O"
      },
      "PS_PCIE_RST_LS": {
        "direction": "O"
      },
      "I2C_SDA": {
        "direction": "IO"
      },
      "I2C_SCL": {
        "direction": "IO"
      },
      "ATCA_BASE_CH_SEL": {
        "direction": "O"
      },
      "ADC_CHOP": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ADC_RESET": {
        "direction": "O"
      },
      "RTM_B43_HD6p": {
        "direction": "IO"
      },
      "RTM_B43_HD6n": {
        "direction": "IO"
      },
      "RTM_HPL_p": {
        "direction": "IO",
        "left": "4",
        "right": "1"
      },
      "RTM_HPL_n": {
        "direction": "IO",
        "left": "4",
        "right": "1"
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "xci_name": "top_level_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/top_level_zynq_ultra_ps_e_0_0/top_level_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_0_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_10_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_11_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_12_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_12_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_13_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_14_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_15_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_16_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_17_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_18_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_18_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_19_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_1_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_20_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_21_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_22_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_23_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_24_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_25_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_26_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_27_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_27_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_28_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_28_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_28_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_29_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pulldown"
          },
          "PSU_MIO_29_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_2_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_32_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_33_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_34_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_35_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_36_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_37_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_39_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_3_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_40_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_41_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_42_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_43_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_44_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_46_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_47_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_48_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_49_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_4_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_50_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_51_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_54_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_56_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_57_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_5_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_64_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_65_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_66_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_67_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_68_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_69_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_6_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_76_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_77_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_7_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_7_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_8_DIRECTION": {
            "value": "inout"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_8_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "4"
          },
          "PSU_MIO_9_SLEW": {
            "value": "slow"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1###SPI 1#SPI 1#SPI 1##SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#I2C 1#I2C 1#GPIO1 MIO#GPIO1",
              "MIO#GPIO1 MIO#GPIO1 MIO#PCIE#PMU GPI 5#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#UART 1#UART 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Gem 2#Gem 2#Gem 2#Gem 2#Gem",
              "2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 2#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out###n_ss_out[0]#miso#mosi##sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#sdio0_bus_pow#scl_out#sda_out#gpio1[26]#gpio1[27]#gpio1[28]#gpio1[29]#reset_n#gpi[5]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#txd#rxd#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#sdio1_bus_pow#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.333008"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "1333.333"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "444.444336"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.242182"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.666401"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "533.333"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "Components"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400R"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET2__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__GRP_MDIO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET2__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__ENET2__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__GEM2_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM2_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_64BIT": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__BAR0_PREFETCHABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_SCALE": {
            "value": "Megabytes"
          },
          "PSU__PCIE__BAR0_SIZE": {
            "value": "1"
          },
          "PSU__PCIE__BAR0_TYPE": {
            "value": "Memory"
          },
          "PSU__PCIE__BAR0_VAL": {
            "value": "0xfff00000"
          },
          "PSU__PCIE__BAR1_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR1_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR2_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR2_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR3_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR3_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR4_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR4_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR5_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR5_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BRIDGE_BAR_INDICATOR": {
            "value": "BAR 0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x05"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x80"
          },
          "PSU__PCIE__CLASS_CODE_VALUE": {
            "value": "0x58000"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD011"
          },
          "PSU__PCIE__DEVICE_PORT_TYPE": {
            "value": "Endpoint Device"
          },
          "PSU__PCIE__EROM_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__EROM_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "1"
          },
          "PSU__PCIE__INTX_PIN": {
            "value": "INTA"
          },
          "PSU__PCIE__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__LANE0__IO": {
            "value": "GT Lane0"
          },
          "PSU__PCIE__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__LANE1__IO": {
            "value": "GT Lane1"
          },
          "PSU__PCIE__LANE2__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__LANE2__IO": {
            "value": "GT Lane2"
          },
          "PSU__PCIE__LANE3__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__LANE3__IO": {
            "value": "GT Lane3"
          },
          "PSU__PCIE__LINK_SPEED": {
            "value": "2.5 Gb/s"
          },
          "PSU__PCIE__MAXIMUM_LINK_WIDTH": {
            "value": "x4"
          },
          "PSU__PCIE__MAX_PAYLOAD_SIZE": {
            "value": "256 bytes"
          },
          "PSU__PCIE__MSIX_BAR_INDICATOR": {
            "value": "BAR 0"
          },
          "PSU__PCIE__MSIX_PBA_BAR_INDICATOR": {
            "value": "BAR 0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_IO": {
            "value": "MIO 30"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__PCIE__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI5__IO": {
            "value": "MIO 31"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;1|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;0|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;1|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x12"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__GRP_POW__IO": {
            "value": "MIO 23"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 22"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "eMMC"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_POW__IO": {
            "value": "MIO 43"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI1__GRP_SS0__IO": {
            "value": "MIO 9"
          },
          "PSU__SPI1__GRP_SS1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__GRP_SS2__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SPI1__PERIPHERAL__IO": {
            "value": "MIO 6 .. 11"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 36 .. 37"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_level_proc_sys_reset_0_0",
        "xci_path": "ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "VIO": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "top_level_vio_0_0",
        "xci_path": "ip/top_level_vio_0_0/top_level_vio_0_0.xci",
        "inst_hier_path": "VIO",
        "parameters": {
          "C_EN_PROBE_IN_ACTIVITY": {
            "value": "0"
          },
          "C_NUM_PROBE_IN": {
            "value": "6"
          },
          "C_NUM_PROBE_OUT": {
            "value": "10"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "8"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "8"
          },
          "C_PROBE_OUT4_INIT_VAL": {
            "value": "0x1"
          },
          "C_PROBE_OUT5_INIT_VAL": {
            "value": "0x1"
          }
        }
      },
      "heartbeat_gen_0": {
        "vlnv": "xilinx.com:module_ref:heartbeat_gen:1.0",
        "xci_name": "top_level_heartbeat_gen_0_0",
        "xci_path": "ip/top_level_heartbeat_gen_0_0/top_level_heartbeat_gen_0_0.xci",
        "inst_hier_path": "heartbeat_gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "heartbeat_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "99999001",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "pwm": {
            "direction": "O"
          }
        }
      },
      "adc_deser_clk_gen": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "top_level_clk_wiz_0_2",
        "xci_path": "ip/top_level_clk_wiz_0_2/top_level_clk_wiz_0_2.xci",
        "inst_hier_path": "adc_deser_clk_gen",
        "parameters": {
          "AUTO_PRIMITIVE": {
            "value": "MMCM"
          },
          "CLKOUT1_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT1_JITTER": {
            "value": "132.067"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "94.994"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "80"
          },
          "CLKOUT2_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT2_JITTER": {
            "value": "131.805"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "94.994"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "80"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "93.600"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT4_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT5_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT6_DRIVES": {
            "value": "Buffer"
          },
          "CLKOUT7_DRIVES": {
            "value": "Buffer"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.500"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "13.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "13"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "93.462"
          },
          "MMCM_COMPENSATION": {
            "value": "AUTO"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIMITIVE": {
            "value": "Auto"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "adc_mod_interface_ob_0": {
        "vlnv": "xilinx.com:module_ref:adc_mod_interface_obuff:1.0",
        "xci_name": "top_level_adc_mod_interface_ob_0_0",
        "xci_path": "ip/top_level_adc_mod_interface_ob_0_0/top_level_adc_mod_interface_ob_0_0.xci",
        "inst_hier_path": "adc_mod_interface_ob_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_mod_interface_obuff",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sdi": {
            "direction": "I"
          },
          "sck": {
            "direction": "I"
          },
          "cnvst": {
            "direction": "I"
          },
          "acq_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "79999200",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/adc_deser_clk_gen_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "sdi_p": {
            "direction": "O"
          },
          "sdi_n": {
            "direction": "O"
          },
          "sck_p": {
            "direction": "O"
          },
          "sck_n": {
            "direction": "O"
          },
          "cnvst_p": {
            "direction": "O"
          },
          "cnvst_n": {
            "direction": "O"
          },
          "acq_clk_p": {
            "type": "clk",
            "direction": "O"
          },
          "acq_clk_n": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "adc_data_slicer_0": {
        "vlnv": "xilinx.com:module_ref:adc_data_slicer:1.0",
        "xci_name": "top_level_adc_data_slicer_0_0",
        "xci_path": "ip/top_level_adc_data_slicer_0_0/top_level_adc_data_slicer_0_0.xci",
        "inst_hier_path": "adc_data_slicer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_data_slicer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data_in": {
            "direction": "I",
            "left": "863",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "215",
            "right": "0"
          },
          "data_out_2": {
            "direction": "O",
            "left": "215",
            "right": "0"
          },
          "data_out_3": {
            "direction": "O",
            "left": "215",
            "right": "0"
          },
          "data_out_4": {
            "direction": "O",
            "left": "215",
            "right": "0"
          }
        }
      },
      "si53xx_spi_interface_0": {
        "vlnv": "xilinx.com:module_ref:si53xx_spi_interface:1.0",
        "xci_name": "top_level_si53xx_spi_interface_0_0",
        "xci_path": "ip/top_level_si53xx_spi_interface_0_0/top_level_si53xx_spi_interface_0_0.xci",
        "inst_hier_path": "si53xx_spi_interface_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "si53xx_spi_interface",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "99999001",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "read": {
            "direction": "I"
          },
          "write": {
            "direction": "I"
          },
          "rw_addr": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "writedata": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "readdata": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "nCS": {
            "direction": "O"
          },
          "sdi": {
            "direction": "I"
          },
          "sdo": {
            "direction": "O"
          },
          "in_en": {
            "direction": "O"
          },
          "sclk": {
            "direction": "O"
          }
        }
      },
      "io_buffer_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:io_buffer_wrapper:1.0",
        "xci_name": "top_level_io_buffer_wrapper_0_0",
        "xci_path": "ip/top_level_io_buffer_wrapper_0_0/top_level_io_buffer_wrapper_0_0.xci",
        "inst_hier_path": "io_buffer_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "io_buffer_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "buf_out": {
            "direction": "I"
          },
          "buf_in": {
            "direction": "O"
          },
          "buf_io": {
            "direction": "IO"
          },
          "in_en": {
            "direction": "I"
          }
        }
      },
      "adc_sdo_diff_buf_0": {
        "vlnv": "xilinx.com:module_ref:adc_sdo_diff_buf:1.0",
        "xci_name": "top_level_adc_sdo_diff_buf_0_0",
        "xci_path": "ip/top_level_adc_sdo_diff_buf_0_0/top_level_adc_sdo_diff_buf_0_0.xci",
        "inst_hier_path": "adc_sdo_diff_buf_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adc_sdo_diff_buf",
          "boundary_crc": "0x0"
        },
        "ports": {
          "adc_sdo_cha_p": {
            "direction": "I",
            "left": "24",
            "right": "1"
          },
          "adc_sdo_cha_n": {
            "direction": "I",
            "left": "24",
            "right": "1"
          },
          "adc_sdo_chb_p": {
            "direction": "I",
            "left": "24",
            "right": "1"
          },
          "adc_sdo_chb_n": {
            "direction": "I",
            "left": "24",
            "right": "1"
          },
          "adc_sdo_cha": {
            "direction": "O",
            "left": "24",
            "right": "1"
          },
          "adc_sdo_chb": {
            "direction": "O",
            "left": "24",
            "right": "1"
          }
        }
      },
      "ad4003_deserializer_0": {
        "vlnv": "xilinx.com:module_ref:ad4003_deserializer:1.0",
        "xci_name": "top_level_ad4003_deserializer_0_0",
        "xci_path": "ip/top_level_ad4003_deserializer_0_0/top_level_ad4003_deserializer_0_0.xci",
        "inst_hier_path": "ad4003_deserializer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ad4003_deserializer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "adc_spi_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "79999200",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/adc_deser_clk_gen_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "adc_read_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "80768423",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "93.6",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/adc_deser_clk_gen_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "adc_sdo_cha": {
            "direction": "I",
            "left": "24",
            "right": "1"
          },
          "adc_sdo_chb": {
            "direction": "I",
            "left": "24",
            "right": "1"
          },
          "force_read": {
            "direction": "I"
          },
          "force_write": {
            "direction": "I"
          },
          "cnvst": {
            "direction": "O"
          },
          "sdi": {
            "direction": "O"
          },
          "sck": {
            "direction": "O"
          },
          "adc_data": {
            "direction": "O",
            "left": "863",
            "right": "0"
          }
        }
      },
      "rtm_iobuf_ds_0": {
        "vlnv": "xilinx.com:module_ref:rtm_iobuf_ds:1.0",
        "xci_name": "top_level_rtm_iobuf_ds_0_0",
        "xci_path": "ip/top_level_rtm_iobuf_ds_0_0/top_level_rtm_iobuf_ds_0_0.xci",
        "inst_hier_path": "rtm_iobuf_ds_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rtm_iobuf_ds",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rtm_in": {
            "direction": "O",
            "left": "4",
            "right": "1"
          },
          "rtm_out": {
            "direction": "I",
            "left": "4",
            "right": "1"
          },
          "rtm_io_p": {
            "direction": "IO",
            "left": "4",
            "right": "1"
          },
          "rtm_io_n": {
            "direction": "IO",
            "left": "4",
            "right": "1"
          },
          "rtm_input_en": {
            "direction": "I",
            "left": "4",
            "right": "1"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "top_level_util_ds_buf_0_0",
        "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "top_level_util_ds_buf_1_0",
        "xci_path": "ip/top_level_util_ds_buf_1_0/top_level_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDS"
          }
        }
      }
    },
    "nets": {
      "CLK_DEJIT_OUT3_n_1": {
        "ports": [
          "CLK_DEJIT_OUT3_n",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "CLK_DEJIT_OUT3_p_1": {
        "ports": [
          "CLK_DEJIT_OUT3_p",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "Net": {
        "ports": [
          "sdio",
          "io_buffer_wrapper_0/buf_io"
        ]
      },
      "Net1": {
        "ports": [
          "RTM_HPL_p",
          "rtm_iobuf_ds_0/rtm_io_p"
        ]
      },
      "Net2": {
        "ports": [
          "RTM_HPL_n",
          "rtm_iobuf_ds_0/rtm_io_n"
        ]
      },
      "VIO_probe_out5": {
        "ports": [
          "VIO/probe_out5",
          "si53xx_spi_interface_0/reset"
        ]
      },
      "VIO_probe_out6": {
        "ports": [
          "VIO/probe_out6",
          "pll_reset"
        ]
      },
      "VIO_probe_out7": {
        "ports": [
          "VIO/probe_out7",
          "ad4003_deserializer_0/force_read"
        ]
      },
      "VIO_probe_out8": {
        "ports": [
          "VIO/probe_out8",
          "ad4003_deserializer_0/force_write"
        ]
      },
      "VIO_probe_out9": {
        "ports": [
          "VIO/probe_out9",
          "ADC_CHOP"
        ]
      },
      "ad4003_deserializer_0_adc_data": {
        "ports": [
          "ad4003_deserializer_0/adc_data",
          "adc_data_slicer_0/data_in"
        ]
      },
      "ad4003_deserializer_0_cnvst": {
        "ports": [
          "ad4003_deserializer_0/cnvst",
          "adc_mod_interface_ob_0/cnvst"
        ]
      },
      "ad4003_deserializer_0_sck": {
        "ports": [
          "ad4003_deserializer_0/sck",
          "adc_mod_interface_ob_0/sck"
        ]
      },
      "ad4003_deserializer_0_sdi": {
        "ports": [
          "ad4003_deserializer_0/sdi",
          "adc_mod_interface_ob_0/sdi"
        ]
      },
      "adc_data_slicer_0_data_out_1": {
        "ports": [
          "adc_data_slicer_0/data_out_1",
          "VIO/probe_in2"
        ]
      },
      "adc_data_slicer_0_data_out_2": {
        "ports": [
          "adc_data_slicer_0/data_out_2",
          "VIO/probe_in3"
        ]
      },
      "adc_data_slicer_0_data_out_3": {
        "ports": [
          "adc_data_slicer_0/data_out_3",
          "VIO/probe_in4"
        ]
      },
      "adc_data_slicer_0_data_out_4": {
        "ports": [
          "adc_data_slicer_0/data_out_4",
          "VIO/probe_in5"
        ]
      },
      "adc_deser_clk_gen_clk_out1": {
        "ports": [
          "adc_deser_clk_gen/clk_out1",
          "adc_mod_interface_ob_0/acq_clk",
          "ad4003_deserializer_0/adc_spi_clk"
        ]
      },
      "adc_deser_clk_gen_clk_out2": {
        "ports": [
          "adc_deser_clk_gen/clk_out2",
          "ad4003_deserializer_0/adc_read_clk"
        ]
      },
      "adc_mod_interface_ob_0_acq_clk_n": {
        "ports": [
          "adc_mod_interface_ob_0/acq_clk_n",
          "acq_clk_n"
        ]
      },
      "adc_mod_interface_ob_0_acq_clk_p": {
        "ports": [
          "adc_mod_interface_ob_0/acq_clk_p",
          "acq_clk_p"
        ]
      },
      "adc_mod_interface_ob_0_cnvst_n": {
        "ports": [
          "adc_mod_interface_ob_0/cnvst_n",
          "adc_cnvst_n"
        ]
      },
      "adc_mod_interface_ob_0_cnvst_p": {
        "ports": [
          "adc_mod_interface_ob_0/cnvst_p",
          "adc_cnvst_p"
        ]
      },
      "adc_mod_interface_ob_0_sck_n": {
        "ports": [
          "adc_mod_interface_ob_0/sck_n",
          "adc_sck_n"
        ]
      },
      "adc_mod_interface_ob_0_sck_p": {
        "ports": [
          "adc_mod_interface_ob_0/sck_p",
          "adc_sck_p"
        ]
      },
      "adc_mod_interface_ob_0_sdi_n": {
        "ports": [
          "adc_mod_interface_ob_0/sdi_n",
          "adc_sdi_n"
        ]
      },
      "adc_mod_interface_ob_0_sdi_p": {
        "ports": [
          "adc_mod_interface_ob_0/sdi_p",
          "adc_sdi_p"
        ]
      },
      "adc_sdo_cha_n_1": {
        "ports": [
          "adc_sdo_cha_n",
          "adc_sdo_diff_buf_0/adc_sdo_cha_n"
        ]
      },
      "adc_sdo_cha_p_1": {
        "ports": [
          "adc_sdo_cha_p",
          "adc_sdo_diff_buf_0/adc_sdo_cha_p"
        ]
      },
      "adc_sdo_chb_n_1": {
        "ports": [
          "adc_sdo_chb_n",
          "adc_sdo_diff_buf_0/adc_sdo_chb_n"
        ]
      },
      "adc_sdo_chb_p_1": {
        "ports": [
          "adc_sdo_chb_p",
          "adc_sdo_diff_buf_0/adc_sdo_chb_p"
        ]
      },
      "adc_sdo_diff_buf_0_adc_sdo_cha": {
        "ports": [
          "adc_sdo_diff_buf_0/adc_sdo_cha",
          "ad4003_deserializer_0/adc_sdo_cha"
        ]
      },
      "adc_sdo_diff_buf_0_adc_sdo_chb": {
        "ports": [
          "adc_sdo_diff_buf_0/adc_sdo_chb",
          "ad4003_deserializer_0/adc_sdo_chb"
        ]
      },
      "heartbeat_gen_0_pwm": {
        "ports": [
          "heartbeat_gen_0/pwm",
          "LED0"
        ]
      },
      "io_buffer_wrapper_0_buf_in": {
        "ports": [
          "io_buffer_wrapper_0/buf_in",
          "si53xx_spi_interface_0/sdi"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "heartbeat_gen_0/rst"
        ]
      },
      "si53xx_spi_interface_0_in_en": {
        "ports": [
          "si53xx_spi_interface_0/in_en",
          "io_buffer_wrapper_0/in_en"
        ]
      },
      "si53xx_spi_interface_0_nCS": {
        "ports": [
          "si53xx_spi_interface_0/nCS",
          "nCS"
        ]
      },
      "si53xx_spi_interface_0_readdata": {
        "ports": [
          "si53xx_spi_interface_0/readdata",
          "VIO/probe_in1"
        ]
      },
      "si53xx_spi_interface_0_sclk": {
        "ports": [
          "si53xx_spi_interface_0/sclk",
          "sclk"
        ]
      },
      "si53xx_spi_interface_0_sdo": {
        "ports": [
          "si53xx_spi_interface_0/sdo",
          "io_buffer_wrapper_0/buf_out"
        ]
      },
      "util_ds_buf_0_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_0/OBUF_DS_N",
          "SOM_DEJIT_CLK1_n"
        ]
      },
      "util_ds_buf_0_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_0/OBUF_DS_P",
          "SOM_DEJIT_CLK1_p"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "VIO/probe_out0",
          "si53xx_spi_interface_0/read"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "VIO/probe_out1",
          "si53xx_spi_interface_0/write"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "VIO/probe_out2",
          "si53xx_spi_interface_0/rw_addr"
        ]
      },
      "vio_0_probe_out3": {
        "ports": [
          "VIO/probe_out3",
          "si53xx_spi_interface_0/writedata"
        ]
      },
      "vio_0_probe_out4": {
        "ports": [
          "VIO/probe_out4",
          "ad4003_deserializer_0/rst"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "proc_sys_reset_0/slowest_sync_clk",
          "VIO/clk",
          "heartbeat_gen_0/clk",
          "adc_deser_clk_gen/clk_in1",
          "si53xx_spi_interface_0/clk",
          "util_ds_buf_0/OBUF_IN"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "proc_sys_reset_0/ext_reset_in"
        ]
      }
    }
  }
}