BEGIN 1:mem_stage:fast:work
    mem_wb_result :  1:tb_riscv_pipeline:fast:work
END 
BEGIN 1:ex_stage:fast:work
    ex_mem_alu_result :  1:tb_riscv_pipeline:fast:work
END 
BEGIN 1:regfile:fast:work
    regs :  1:tb_riscv_pipeline:fast:work
END 
BEGIN 1:id_stage:fast:work
    reg2 :  1:tb_riscv_pipeline:fast:work
    opcode :  1:tb_riscv_pipeline:fast:work
    reg1 :  1:tb_riscv_pipeline:fast:work
END 
BEGIN 1:wb_stage:fast:work
    mem_wb_result_in :  1:tb_riscv_pipeline:fast:work
END 
BEGIN 1:if_stage:fast:work
    pc :  1:tb_riscv_pipeline:fast:work
    instr :  1:tb_riscv_pipeline:fast:work
END 
