Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Mon Mar  4 20:47:46 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
| Design       : top
| Device       : 7a35tcpg236-1
| Design State : Synthesized
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|           Instance          |           Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| top                         |                      (top) |         22 |         22 |       0 |    0 |  32 |      0 |      0 |            0 |
|   (top)                     |                      (top) |          1 |          1 |       0 |    0 |   0 |      0 |      0 |            0 |
|   Audio                     |                      Audio |         21 |         21 |       0 |    0 |  32 |      0 |      0 |            0 |
|     audvid_clockmanager     |         Audio_ClockManager |          2 |          2 |       0 |    0 |  12 |      0 |      0 |            0 |
|       (audvid_clockmanager) |         Audio_ClockManager |          2 |          2 |       0 |    0 |   4 |      0 |      0 |            0 |
|       cm2                   |                        CM2 |          0 |          0 |       0 |    0 |   8 |      0 |      0 |            0 |
|     i2s                     |                        I2S |          6 |          6 |       0 |    0 |   8 |      0 |      0 |            0 |
|     synthesizer1            |                Synthesizer |         13 |         13 |       0 |    0 |  12 |      0 |      0 |            0 |
|       (synthesizer1)        |                Synthesizer |          1 |          1 |       0 |    0 |   2 |      0 |      0 |            0 |
|       E4                    | Oscillator__parameterized6 |         12 |         12 |       0 |    0 |  10 |      0 |      0 |            0 |
+-----------------------------+----------------------------+------------+------------+---------+------+-----+--------+--------+--------------+


