(edif FIFO_BRAM
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 8 4 22 54 8)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure FIFO_BRAM.ngc FIFO_BRAM.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port (rename DIA_1_ "DIA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIA_0_ "DIA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIB_1_ "DIB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIB_0_ "DIB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIC_1_ "DIC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIC_0_ "DIC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DID_1_ "DID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DID_0_ "DID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_4_ "ADDRA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRA_3_ "ADDRA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_2_ "ADDRA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRA_1_ "ADDRA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRA_0_ "ADDRA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRB_4_ "ADDRB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRB_3_ "ADDRB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRB_2_ "ADDRB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRB_1_ "ADDRB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRB_0_ "ADDRB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRC_4_ "ADDRC<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRC_3_ "ADDRC<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRC_2_ "ADDRC<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRC_1_ "ADDRC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRC_0_ "ADDRC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRD_4_ "ADDRD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRD_3_ "ADDRD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRD_2_ "ADDRD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRD_1_ "ADDRD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRD_0_ "ADDRD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DOA_1_ "DOA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOA_0_ "DOA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOB_1_ "DOB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOB_0_ "DOB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOC_1_ "DOC<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOC_0_ "DOC<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOD_1_ "DOD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOD_0_ "DOD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
          )
      )
    )
    (cell RAM32X1D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port DPRA0
              (direction INPUT)
            )
            (port DPRA1
              (direction INPUT)
            )
            (port DPRA2
              (direction INPUT)
            )
            (port DPRA3
              (direction INPUT)
            )
            (port DPRA4
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port SPO
              (direction OUTPUT)
            )
            (port DPO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library FIFO_BRAM_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FIFO_BRAM
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port Clk
              (direction INPUT)
            )
            (port Reset
              (direction INPUT)
            )
            (port Read
              (direction INPUT)
            )
            (port Write
              (direction INPUT)
            )
            (port FIFO_Empty
              (direction OUTPUT)
            )
            (port FIFO_Full
              (direction OUTPUT)
            )
            (port (array (rename Write_data "Write_data<7:0>") 8)
              (direction INPUT))
            (port (array (rename Read_data "Read_data<7:0>") 8)
              (direction OUTPUT))
            (designator "xc7a100t-3-csg324")
            (property TYPE (string "FIFO_BRAM") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:Write_data<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:Read_data<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "FIFO_BRAM_FIFO_BRAM") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RAM_Read_addr_reg_4 "RAM/Read_addr_reg_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RAM_Read_addr_reg_3 "RAM/Read_addr_reg_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RAM_Read_addr_reg_2 "RAM/Read_addr_reg_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RAM_Read_addr_reg_1 "RAM/Read_addr_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RAM_Read_addr_reg_0 "RAM/Read_addr_reg_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RAM_Mram_SRAM1 "RAM/Mram_SRAM1")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename RAM_Mram_SRAM21 "RAM/Mram_SRAM21")
              (viewRef view_1 (cellRef RAM32X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename RAM_Mram_SRAM22 "RAM/Mram_SRAM22")
              (viewRef view_1 (cellRef RAM32X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename WC_Write_pointer_reg_0 "WC/Write_pointer_reg_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename WC_Write_pointer_reg_1 "WC/Write_pointer_reg_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename WC_Write_pointer_reg_2 "WC/Write_pointer_reg_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename WC_Write_pointer_reg_3 "WC/Write_pointer_reg_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename WC_Write_pointer_reg_4 "WC/Write_pointer_reg_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename WC_Write_pointer_reg_5 "WC/Write_pointer_reg_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RC_Read_pointer_reg_1 "RC/Read_pointer_reg_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RC_Read_pointer_reg_2 "RC/Read_pointer_reg_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RC_Read_pointer_reg_3 "RC/Read_pointer_reg_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RC_Read_pointer_reg_4 "RC/Read_pointer_reg_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RC_Read_pointer_reg_5 "RC/Read_pointer_reg_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename WC_Mcount_Write_pointer_reg_xor_1_11 "WC/Mcount_Write_pointer_reg_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___WC/Mcount_Write_pointer_reg_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename RC_Mcount_Read_pointer_reg_xor_1_11 "RC/Mcount_Read_pointer_reg_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___RC/Mcount_Read_pointer_reg_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename WC_Mcount_Write_pointer_reg_xor_2_11 "WC/Mcount_Write_pointer_reg_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___WC/Mcount_Write_pointer_reg_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename RC_Mcount_Read_pointer_reg_xor_2_11 "RC/Mcount_Read_pointer_reg_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___RC/Mcount_Read_pointer_reg_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename Result_5_2 "Result<5>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "78F0F0F0F0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename Result_4_2 "Result<4>2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Result<4>2") (owner "Xilinx"))
              (property INIT (string "6CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename Result_3_2 "Result<3>2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Result<4>2") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename Result_5_11 "Result<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "78F0F0F0F0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename Result_4_11 "Result<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Result<4>11") (owner "Xilinx"))
              (property INIT (string "6CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename Result_3_11 "Result<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Result<4>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename FFL_FIFO_Empty1 "FFL/FIFO_Empty1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___FFL/FIFO_Empty1") (owner "Xilinx"))
              (property INIT (string "41") (owner "Xilinx"))
            )
            (instance (rename FFL_FIFO_Full1 "FFL/FIFO_Full1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___FFL/FIFO_Empty1") (owner "Xilinx"))
              (property INIT (string "14") (owner "Xilinx"))
            )
            (instance (rename RC_Read_en11_SW0 "RC/Read_en11_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6FF6FFFFFFFF6FF6") (owner "Xilinx"))
            )
            (instance (rename RC_Read_en11_renamed_0 "RC/Read_en11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF6FF6") (owner "Xilinx"))
            )
            (instance (rename Write_data_7_IBUF_renamed_1 "Write_data_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_data_6_IBUF_renamed_2 "Write_data_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_data_5_IBUF_renamed_3 "Write_data_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_data_4_IBUF_renamed_4 "Write_data_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_data_3_IBUF_renamed_5 "Write_data_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_data_2_IBUF_renamed_6 "Write_data_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_data_1_IBUF_renamed_7 "Write_data_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_data_0_IBUF_renamed_8 "Write_data_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Reset_IBUF_renamed_9 "Reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_IBUF_renamed_10 "Read_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Write_IBUF_renamed_11 "Write_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_7_OBUF_renamed_12 "Read_data_7_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_6_OBUF_renamed_13 "Read_data_6_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_5_OBUF_renamed_14 "Read_data_5_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_4_OBUF_renamed_15 "Read_data_4_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_3_OBUF_renamed_16 "Read_data_3_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_2_OBUF_renamed_17 "Read_data_2_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_1_OBUF_renamed_18 "Read_data_1_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Read_data_0_OBUF_renamed_19 "Read_data_0_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename FIFO_Empty_OBUF_renamed_20 "FIFO_Empty_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename FIFO_Full_OBUF_renamed_21 "FIFO_Full_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RC_Read_en11_SW1 "RC/Read_en11_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9FF9") (owner "Xilinx"))
            )
            (instance (rename WC_WR_en1 "WC/WR_en1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAA28") (owner "Xilinx"))
            )
            (instance (rename RC_Read_en11_SW2 "RC/Read_en11_SW2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename RC_Read_en1 "RC/Read_en1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAA28AA") (owner "Xilinx"))
            )
            (instance (rename RC_Read_pointer_reg_0 "RC/Read_pointer_reg_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RC_Read_pointer_reg_0_rstpot_renamed_22 "RC/Read_pointer_reg_0_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6666A66A66666666") (owner "Xilinx"))
            )
            (instance (rename Clk_BUFGP_renamed_23 "Clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename WC_Mcount_Write_pointer_reg_xor_0_11_INV_0 "WC/Mcount_Write_pointer_reg_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net Write_data_7_IBUF
              (joined
                (portRef D (instanceRef RAM_Mram_SRAM22))
                (portRef O (instanceRef Write_data_7_IBUF_renamed_1))
              )
            )
            (net Write_data_6_IBUF
              (joined
                (portRef D (instanceRef RAM_Mram_SRAM21))
                (portRef O (instanceRef Write_data_6_IBUF_renamed_2))
              )
            )
            (net Write_data_5_IBUF
              (joined
                (portRef DIC_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef O (instanceRef Write_data_5_IBUF_renamed_3))
              )
            )
            (net Write_data_4_IBUF
              (joined
                (portRef DIC_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef O (instanceRef Write_data_4_IBUF_renamed_4))
              )
            )
            (net Write_data_3_IBUF
              (joined
                (portRef DIB_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef O (instanceRef Write_data_3_IBUF_renamed_5))
              )
            )
            (net Write_data_2_IBUF
              (joined
                (portRef DIB_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef O (instanceRef Write_data_2_IBUF_renamed_6))
              )
            )
            (net Write_data_1_IBUF
              (joined
                (portRef DIA_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef O (instanceRef Write_data_1_IBUF_renamed_7))
              )
            )
            (net Write_data_0_IBUF
              (joined
                (portRef DIA_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef O (instanceRef Write_data_0_IBUF_renamed_8))
              )
            )
            (net Clk_BUFGP
              (joined
                (portRef C (instanceRef RAM_Read_addr_reg_0))
                (portRef C (instanceRef RAM_Read_addr_reg_1))
                (portRef C (instanceRef RAM_Read_addr_reg_2))
                (portRef C (instanceRef RAM_Read_addr_reg_3))
                (portRef C (instanceRef RAM_Read_addr_reg_4))
                (portRef WCLK (instanceRef RAM_Mram_SRAM1))
                (portRef WCLK (instanceRef RAM_Mram_SRAM21))
                (portRef WCLK (instanceRef RAM_Mram_SRAM22))
                (portRef C (instanceRef WC_Write_pointer_reg_0))
                (portRef C (instanceRef WC_Write_pointer_reg_1))
                (portRef C (instanceRef WC_Write_pointer_reg_2))
                (portRef C (instanceRef WC_Write_pointer_reg_3))
                (portRef C (instanceRef WC_Write_pointer_reg_4))
                (portRef C (instanceRef WC_Write_pointer_reg_5))
                (portRef C (instanceRef RC_Read_pointer_reg_1))
                (portRef C (instanceRef RC_Read_pointer_reg_2))
                (portRef C (instanceRef RC_Read_pointer_reg_3))
                (portRef C (instanceRef RC_Read_pointer_reg_4))
                (portRef C (instanceRef RC_Read_pointer_reg_5))
                (portRef C (instanceRef RC_Read_pointer_reg_0))
                (portRef O (instanceRef Clk_BUFGP_renamed_23))
              )
            )
            (net Reset_IBUF
              (joined
                (portRef CLR (instanceRef WC_Write_pointer_reg_0))
                (portRef CLR (instanceRef WC_Write_pointer_reg_1))
                (portRef CLR (instanceRef WC_Write_pointer_reg_2))
                (portRef CLR (instanceRef WC_Write_pointer_reg_3))
                (portRef CLR (instanceRef WC_Write_pointer_reg_4))
                (portRef CLR (instanceRef WC_Write_pointer_reg_5))
                (portRef CLR (instanceRef RC_Read_pointer_reg_1))
                (portRef CLR (instanceRef RC_Read_pointer_reg_2))
                (portRef CLR (instanceRef RC_Read_pointer_reg_3))
                (portRef CLR (instanceRef RC_Read_pointer_reg_4))
                (portRef CLR (instanceRef RC_Read_pointer_reg_5))
                (portRef O (instanceRef Reset_IBUF_renamed_9))
                (portRef CLR (instanceRef RC_Read_pointer_reg_0))
              )
            )
            (net Read_IBUF
              (joined
                (portRef O (instanceRef Read_IBUF_renamed_10))
                (portRef I0 (instanceRef RC_Read_en1))
                (portRef I1 (instanceRef RC_Read_pointer_reg_0_rstpot_renamed_22))
              )
            )
            (net Write_IBUF
              (joined
                (portRef O (instanceRef Write_IBUF_renamed_11))
                (portRef I0 (instanceRef WC_WR_en1))
              )
            )
            (net Read_data_7_OBUF
              (joined
                (portRef DPO (instanceRef RAM_Mram_SRAM22))
                (portRef I (instanceRef Read_data_7_OBUF_renamed_12))
              )
            )
            (net Read_data_6_OBUF
              (joined
                (portRef DPO (instanceRef RAM_Mram_SRAM21))
                (portRef I (instanceRef Read_data_6_OBUF_renamed_13))
              )
            )
            (net Read_data_5_OBUF
              (joined
                (portRef DOC_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef I (instanceRef Read_data_5_OBUF_renamed_14))
              )
            )
            (net Read_data_4_OBUF
              (joined
                (portRef DOC_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef I (instanceRef Read_data_4_OBUF_renamed_15))
              )
            )
            (net Read_data_3_OBUF
              (joined
                (portRef DOB_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef I (instanceRef Read_data_3_OBUF_renamed_16))
              )
            )
            (net Read_data_2_OBUF
              (joined
                (portRef DOB_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef I (instanceRef Read_data_2_OBUF_renamed_17))
              )
            )
            (net Read_data_1_OBUF
              (joined
                (portRef DOA_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef I (instanceRef Read_data_1_OBUF_renamed_18))
              )
            )
            (net Read_data_0_OBUF
              (joined
                (portRef DOA_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef I (instanceRef Read_data_0_OBUF_renamed_19))
              )
            )
            (net WR_en
              (joined
                (portRef WE (instanceRef RAM_Mram_SRAM1))
                (portRef WE (instanceRef RAM_Mram_SRAM21))
                (portRef WE (instanceRef RAM_Mram_SRAM22))
                (portRef CE (instanceRef WC_Write_pointer_reg_0))
                (portRef CE (instanceRef WC_Write_pointer_reg_1))
                (portRef CE (instanceRef WC_Write_pointer_reg_2))
                (portRef CE (instanceRef WC_Write_pointer_reg_3))
                (portRef CE (instanceRef WC_Write_pointer_reg_4))
                (portRef CE (instanceRef WC_Write_pointer_reg_5))
                (portRef O (instanceRef WC_WR_en1))
              )
            )
            (net FIFO_Full_OBUF
              (joined
                (portRef O (instanceRef FFL_FIFO_Full1))
                (portRef I (instanceRef FIFO_Full_OBUF_renamed_21))
              )
            )
            (net FIFO_Empty_OBUF
              (joined
                (portRef O (instanceRef FFL_FIFO_Empty1))
                (portRef I (instanceRef FIFO_Empty_OBUF_renamed_20))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DID_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef DID_1_ (instanceRef RAM_Mram_SRAM1))
              )
            )
            (net (rename RAM_Read_addr_reg_0_ "RAM/Read_addr_reg<0>")
              (joined
                (portRef Q (instanceRef RAM_Read_addr_reg_0))
                (portRef ADDRA_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRB_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRC_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef DPRA0 (instanceRef RAM_Mram_SRAM21))
                (portRef DPRA0 (instanceRef RAM_Mram_SRAM22))
              )
            )
            (net (rename RAM_Read_addr_reg_1_ "RAM/Read_addr_reg<1>")
              (joined
                (portRef Q (instanceRef RAM_Read_addr_reg_1))
                (portRef ADDRA_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRB_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRC_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef DPRA1 (instanceRef RAM_Mram_SRAM21))
                (portRef DPRA1 (instanceRef RAM_Mram_SRAM22))
              )
            )
            (net (rename RAM_Read_addr_reg_2_ "RAM/Read_addr_reg<2>")
              (joined
                (portRef Q (instanceRef RAM_Read_addr_reg_2))
                (portRef ADDRA_2_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRB_2_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRC_2_ (instanceRef RAM_Mram_SRAM1))
                (portRef DPRA2 (instanceRef RAM_Mram_SRAM21))
                (portRef DPRA2 (instanceRef RAM_Mram_SRAM22))
              )
            )
            (net (rename RAM_Read_addr_reg_3_ "RAM/Read_addr_reg<3>")
              (joined
                (portRef Q (instanceRef RAM_Read_addr_reg_3))
                (portRef ADDRA_3_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRB_3_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRC_3_ (instanceRef RAM_Mram_SRAM1))
                (portRef DPRA3 (instanceRef RAM_Mram_SRAM21))
                (portRef DPRA3 (instanceRef RAM_Mram_SRAM22))
              )
            )
            (net (rename RAM_Read_addr_reg_4_ "RAM/Read_addr_reg<4>")
              (joined
                (portRef Q (instanceRef RAM_Read_addr_reg_4))
                (portRef ADDRA_4_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRB_4_ (instanceRef RAM_Mram_SRAM1))
                (portRef ADDRC_4_ (instanceRef RAM_Mram_SRAM1))
                (portRef DPRA4 (instanceRef RAM_Mram_SRAM21))
                (portRef DPRA4 (instanceRef RAM_Mram_SRAM22))
              )
            )
            (net (rename RC_Read_en "RC/Read_en")
              (joined
                (portRef CE (instanceRef RC_Read_pointer_reg_1))
                (portRef CE (instanceRef RC_Read_pointer_reg_2))
                (portRef CE (instanceRef RC_Read_pointer_reg_3))
                (portRef CE (instanceRef RC_Read_pointer_reg_4))
                (portRef CE (instanceRef RC_Read_pointer_reg_5))
                (portRef O (instanceRef RC_Read_en1))
              )
            )
            (net (rename Result_0_ "Result<0>")
              (joined
                (portRef D (instanceRef WC_Write_pointer_reg_0))
                (portRef O (instanceRef WC_Mcount_Write_pointer_reg_xor_0_11_INV_0))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef D (instanceRef WC_Write_pointer_reg_1))
                (portRef O (instanceRef WC_Mcount_Write_pointer_reg_xor_1_11))
              )
            )
            (net (rename Result_2_ "Result<2>")
              (joined
                (portRef D (instanceRef WC_Write_pointer_reg_2))
                (portRef O (instanceRef WC_Mcount_Write_pointer_reg_xor_2_11))
              )
            )
            (net (rename Result_3_ "Result<3>")
              (joined
                (portRef D (instanceRef WC_Write_pointer_reg_3))
                (portRef O (instanceRef Result_3_2))
              )
            )
            (net (rename Result_4_ "Result<4>")
              (joined
                (portRef D (instanceRef WC_Write_pointer_reg_4))
                (portRef O (instanceRef Result_4_2))
              )
            )
            (net (rename Result_5_ "Result<5>")
              (joined
                (portRef D (instanceRef WC_Write_pointer_reg_5))
                (portRef O (instanceRef Result_5_2))
              )
            )
            (net (rename Result_1_1 "Result<1>1")
              (joined
                (portRef D (instanceRef RC_Read_pointer_reg_1))
                (portRef O (instanceRef RC_Mcount_Read_pointer_reg_xor_1_11))
              )
            )
            (net (rename Result_2_1 "Result<2>1")
              (joined
                (portRef D (instanceRef RC_Read_pointer_reg_2))
                (portRef O (instanceRef RC_Mcount_Read_pointer_reg_xor_2_11))
              )
            )
            (net (rename Result_3_1 "Result<3>1")
              (joined
                (portRef D (instanceRef RC_Read_pointer_reg_3))
                (portRef O (instanceRef Result_3_11))
              )
            )
            (net (rename Result_4_1 "Result<4>1")
              (joined
                (portRef D (instanceRef RC_Read_pointer_reg_4))
                (portRef O (instanceRef Result_4_11))
              )
            )
            (net (rename Result_5_1 "Result<5>1")
              (joined
                (portRef D (instanceRef RC_Read_pointer_reg_5))
                (portRef O (instanceRef Result_5_11))
              )
            )
            (net (rename WC_Write_pointer_reg_0_ "WC/Write_pointer_reg<0>")
              (joined
                (portRef ADDRD_0_ (instanceRef RAM_Mram_SRAM1))
                (portRef A0 (instanceRef RAM_Mram_SRAM21))
                (portRef A0 (instanceRef RAM_Mram_SRAM22))
                (portRef Q (instanceRef WC_Write_pointer_reg_0))
                (portRef I1 (instanceRef WC_Mcount_Write_pointer_reg_xor_1_11))
                (portRef I1 (instanceRef WC_Mcount_Write_pointer_reg_xor_2_11))
                (portRef I3 (instanceRef Result_5_2))
                (portRef I2 (instanceRef Result_4_2))
                (portRef I1 (instanceRef Result_3_2))
                (portRef I1 (instanceRef RC_Read_en11_SW0))
                (portRef I (instanceRef WC_Mcount_Write_pointer_reg_xor_0_11_INV_0))
              )
            )
            (net (rename WC_Write_pointer_reg_1_ "WC/Write_pointer_reg<1>")
              (joined
                (portRef ADDRD_1_ (instanceRef RAM_Mram_SRAM1))
                (portRef A1 (instanceRef RAM_Mram_SRAM21))
                (portRef A1 (instanceRef RAM_Mram_SRAM22))
                (portRef Q (instanceRef WC_Write_pointer_reg_1))
                (portRef I0 (instanceRef WC_Mcount_Write_pointer_reg_xor_1_11))
                (portRef I2 (instanceRef WC_Mcount_Write_pointer_reg_xor_2_11))
                (portRef I4 (instanceRef Result_5_2))
                (portRef I3 (instanceRef Result_4_2))
                (portRef I2 (instanceRef Result_3_2))
                (portRef I3 (instanceRef RC_Read_en11_SW0))
              )
            )
            (net (rename WC_Write_pointer_reg_2_ "WC/Write_pointer_reg<2>")
              (joined
                (portRef ADDRD_2_ (instanceRef RAM_Mram_SRAM1))
                (portRef A2 (instanceRef RAM_Mram_SRAM21))
                (portRef A2 (instanceRef RAM_Mram_SRAM22))
                (portRef Q (instanceRef WC_Write_pointer_reg_2))
                (portRef I0 (instanceRef WC_Mcount_Write_pointer_reg_xor_2_11))
                (portRef I5 (instanceRef Result_5_2))
                (portRef I4 (instanceRef Result_4_2))
                (portRef I3 (instanceRef Result_3_2))
                (portRef I5 (instanceRef RC_Read_en11_SW0))
              )
            )
            (net (rename WC_Write_pointer_reg_3_ "WC/Write_pointer_reg<3>")
              (joined
                (portRef ADDRD_3_ (instanceRef RAM_Mram_SRAM1))
                (portRef A3 (instanceRef RAM_Mram_SRAM21))
                (portRef A3 (instanceRef RAM_Mram_SRAM22))
                (portRef Q (instanceRef WC_Write_pointer_reg_3))
                (portRef I0 (instanceRef Result_5_2))
                (portRef I0 (instanceRef Result_4_2))
                (portRef I0 (instanceRef Result_3_2))
                (portRef I1 (instanceRef RC_Read_en11_renamed_0))
                (portRef I2 (instanceRef RC_Read_en11_SW1))
                (portRef I0 (instanceRef RC_Read_en11_SW2))
              )
            )
            (net (rename WC_Write_pointer_reg_4_ "WC/Write_pointer_reg<4>")
              (joined
                (portRef ADDRD_4_ (instanceRef RAM_Mram_SRAM1))
                (portRef A4 (instanceRef RAM_Mram_SRAM21))
                (portRef A4 (instanceRef RAM_Mram_SRAM22))
                (portRef Q (instanceRef WC_Write_pointer_reg_4))
                (portRef I1 (instanceRef Result_5_2))
                (portRef I1 (instanceRef Result_4_2))
                (portRef I3 (instanceRef RC_Read_en11_renamed_0))
                (portRef I2 (instanceRef WC_WR_en1))
                (portRef I2 (instanceRef RC_Read_en11_SW2))
              )
            )
            (net (rename WC_Write_pointer_reg_5_ "WC/Write_pointer_reg<5>")
              (joined
                (portRef Q (instanceRef WC_Write_pointer_reg_5))
                (portRef I2 (instanceRef Result_5_2))
                (portRef I2 (instanceRef FFL_FIFO_Empty1))
                (portRef I2 (instanceRef FFL_FIFO_Full1))
                (portRef I0 (instanceRef RC_Read_en11_SW1))
                (portRef I2 (instanceRef RC_Read_pointer_reg_0_rstpot_renamed_22))
                (portRef I1 (instanceRef RC_Read_en1))
              )
            )
            (net (rename RC_Read_pointer_reg_0_ "RC/Read_pointer_reg<0>")
              (joined
                (portRef D (instanceRef RAM_Read_addr_reg_0))
                (portRef I1 (instanceRef RC_Mcount_Read_pointer_reg_xor_1_11))
                (portRef I1 (instanceRef RC_Mcount_Read_pointer_reg_xor_2_11))
                (portRef I3 (instanceRef Result_5_11))
                (portRef I2 (instanceRef Result_4_11))
                (portRef I1 (instanceRef Result_3_11))
                (portRef I0 (instanceRef RC_Read_en11_SW0))
                (portRef Q (instanceRef RC_Read_pointer_reg_0))
                (portRef I0 (instanceRef RC_Read_pointer_reg_0_rstpot_renamed_22))
              )
            )
            (net (rename RC_Read_pointer_reg_1_ "RC/Read_pointer_reg<1>")
              (joined
                (portRef D (instanceRef RAM_Read_addr_reg_1))
                (portRef Q (instanceRef RC_Read_pointer_reg_1))
                (portRef I0 (instanceRef RC_Mcount_Read_pointer_reg_xor_1_11))
                (portRef I2 (instanceRef RC_Mcount_Read_pointer_reg_xor_2_11))
                (portRef I4 (instanceRef Result_5_11))
                (portRef I3 (instanceRef Result_4_11))
                (portRef I2 (instanceRef Result_3_11))
                (portRef I2 (instanceRef RC_Read_en11_SW0))
              )
            )
            (net (rename RC_Read_pointer_reg_2_ "RC/Read_pointer_reg<2>")
              (joined
                (portRef D (instanceRef RAM_Read_addr_reg_2))
                (portRef Q (instanceRef RC_Read_pointer_reg_2))
                (portRef I0 (instanceRef RC_Mcount_Read_pointer_reg_xor_2_11))
                (portRef I5 (instanceRef Result_5_11))
                (portRef I4 (instanceRef Result_4_11))
                (portRef I3 (instanceRef Result_3_11))
                (portRef I4 (instanceRef RC_Read_en11_SW0))
              )
            )
            (net (rename RC_Read_pointer_reg_3_ "RC/Read_pointer_reg<3>")
              (joined
                (portRef D (instanceRef RAM_Read_addr_reg_3))
                (portRef Q (instanceRef RC_Read_pointer_reg_3))
                (portRef I0 (instanceRef Result_5_11))
                (portRef I0 (instanceRef Result_4_11))
                (portRef I0 (instanceRef Result_3_11))
                (portRef I0 (instanceRef RC_Read_en11_renamed_0))
                (portRef I3 (instanceRef RC_Read_en11_SW1))
                (portRef I1 (instanceRef RC_Read_en11_SW2))
              )
            )
            (net (rename RC_Read_pointer_reg_4_ "RC/Read_pointer_reg<4>")
              (joined
                (portRef D (instanceRef RAM_Read_addr_reg_4))
                (portRef Q (instanceRef RC_Read_pointer_reg_4))
                (portRef I1 (instanceRef Result_5_11))
                (portRef I1 (instanceRef Result_4_11))
                (portRef I2 (instanceRef RC_Read_en11_renamed_0))
                (portRef I3 (instanceRef RC_Read_en11_SW2))
                (portRef I1 (instanceRef WC_WR_en1))
              )
            )
            (net (rename RC_Read_pointer_reg_5_ "RC/Read_pointer_reg<5>")
              (joined
                (portRef Q (instanceRef RC_Read_pointer_reg_5))
                (portRef I2 (instanceRef Result_5_11))
                (portRef I1 (instanceRef FFL_FIFO_Empty1))
                (portRef I1 (instanceRef FFL_FIFO_Full1))
                (portRef I1 (instanceRef RC_Read_en11_SW1))
                (portRef I2 (instanceRef RC_Read_en1))
                (portRef I3 (instanceRef RC_Read_pointer_reg_0_rstpot_renamed_22))
              )
            )
            (net (rename RC_Read_en11 "RC/Read_en11")
              (joined
                (portRef I0 (instanceRef FFL_FIFO_Empty1))
                (portRef I0 (instanceRef FFL_FIFO_Full1))
                (portRef O (instanceRef RC_Read_en11_renamed_0))
              )
            )
            (net N01
              (joined
                (portRef O (instanceRef RC_Read_en11_SW0))
                (portRef I4 (instanceRef RC_Read_en11_renamed_0))
                (portRef I4 (instanceRef RC_Read_en1))
                (portRef I4 (instanceRef RC_Read_pointer_reg_0_rstpot_renamed_22))
                (portRef I4 (instanceRef WC_WR_en1))
              )
            )
            (net Clk
              (joined
                (portRef Clk)
                (portRef I (instanceRef Clk_BUFGP_renamed_23))
              )
            )
            (net (rename Write_data_7_ "Write_data<7>")
              (joined
                (portRef (member Write_data 0))
                (portRef I (instanceRef Write_data_7_IBUF_renamed_1))
              )
            )
            (net (rename Write_data_6_ "Write_data<6>")
              (joined
                (portRef (member Write_data 1))
                (portRef I (instanceRef Write_data_6_IBUF_renamed_2))
              )
            )
            (net (rename Write_data_5_ "Write_data<5>")
              (joined
                (portRef (member Write_data 2))
                (portRef I (instanceRef Write_data_5_IBUF_renamed_3))
              )
            )
            (net (rename Write_data_4_ "Write_data<4>")
              (joined
                (portRef (member Write_data 3))
                (portRef I (instanceRef Write_data_4_IBUF_renamed_4))
              )
            )
            (net (rename Write_data_3_ "Write_data<3>")
              (joined
                (portRef (member Write_data 4))
                (portRef I (instanceRef Write_data_3_IBUF_renamed_5))
              )
            )
            (net (rename Write_data_2_ "Write_data<2>")
              (joined
                (portRef (member Write_data 5))
                (portRef I (instanceRef Write_data_2_IBUF_renamed_6))
              )
            )
            (net (rename Write_data_1_ "Write_data<1>")
              (joined
                (portRef (member Write_data 6))
                (portRef I (instanceRef Write_data_1_IBUF_renamed_7))
              )
            )
            (net (rename Write_data_0_ "Write_data<0>")
              (joined
                (portRef (member Write_data 7))
                (portRef I (instanceRef Write_data_0_IBUF_renamed_8))
              )
            )
            (net Reset
              (joined
                (portRef Reset)
                (portRef I (instanceRef Reset_IBUF_renamed_9))
              )
            )
            (net Read
              (joined
                (portRef Read)
                (portRef I (instanceRef Read_IBUF_renamed_10))
              )
            )
            (net Write
              (joined
                (portRef Write)
                (portRef I (instanceRef Write_IBUF_renamed_11))
              )
            )
            (net (rename Read_data_7_ "Read_data<7>")
              (joined
                (portRef (member Read_data 0))
                (portRef O (instanceRef Read_data_7_OBUF_renamed_12))
              )
            )
            (net (rename Read_data_6_ "Read_data<6>")
              (joined
                (portRef (member Read_data 1))
                (portRef O (instanceRef Read_data_6_OBUF_renamed_13))
              )
            )
            (net (rename Read_data_5_ "Read_data<5>")
              (joined
                (portRef (member Read_data 2))
                (portRef O (instanceRef Read_data_5_OBUF_renamed_14))
              )
            )
            (net (rename Read_data_4_ "Read_data<4>")
              (joined
                (portRef (member Read_data 3))
                (portRef O (instanceRef Read_data_4_OBUF_renamed_15))
              )
            )
            (net (rename Read_data_3_ "Read_data<3>")
              (joined
                (portRef (member Read_data 4))
                (portRef O (instanceRef Read_data_3_OBUF_renamed_16))
              )
            )
            (net (rename Read_data_2_ "Read_data<2>")
              (joined
                (portRef (member Read_data 5))
                (portRef O (instanceRef Read_data_2_OBUF_renamed_17))
              )
            )
            (net (rename Read_data_1_ "Read_data<1>")
              (joined
                (portRef (member Read_data 6))
                (portRef O (instanceRef Read_data_1_OBUF_renamed_18))
              )
            )
            (net (rename Read_data_0_ "Read_data<0>")
              (joined
                (portRef (member Read_data 7))
                (portRef O (instanceRef Read_data_0_OBUF_renamed_19))
              )
            )
            (net FIFO_Empty
              (joined
                (portRef FIFO_Empty)
                (portRef O (instanceRef FIFO_Empty_OBUF_renamed_20))
              )
            )
            (net FIFO_Full
              (joined
                (portRef FIFO_Full)
                (portRef O (instanceRef FIFO_Full_OBUF_renamed_21))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef RC_Read_en11_SW1))
                (portRef I3 (instanceRef WC_WR_en1))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef RC_Read_en11_SW2))
                (portRef I5 (instanceRef RC_Read_pointer_reg_0_rstpot_renamed_22))
                (portRef I3 (instanceRef RC_Read_en1))
              )
            )
            (net (rename RC_Read_pointer_reg_0_rstpot "RC/Read_pointer_reg_0_rstpot")
              (joined
                (portRef D (instanceRef RC_Read_pointer_reg_0))
                (portRef O (instanceRef RC_Read_pointer_reg_0_rstpot_renamed_22))
              )
            )
          )
      )
    )
  )

  (design FIFO_BRAM
    (cellRef FIFO_BRAM
      (libraryRef FIFO_BRAM_lib)
    )
    (property PART (string "xc7a100t-3-csg324") (owner "Xilinx"))
  )
)

