ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB145:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  44:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc2;
  45:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  47:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  49:Core/Src/main.c **** TIM_HandleTypeDef htim17;
  50:Core/Src/main.c **** UART_HandleTypeDef huart1;
  51:Core/Src/main.c **** UART_HandleTypeDef huart2;
  52:Core/Src/main.c **** UART_HandleTypeDef huart3;
  53:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart2_rx;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** static void MX_GPIO_Init(void);
  62:Core/Src/main.c **** static void MX_DMA_Init(void);
  63:Core/Src/main.c **** static void MX_ADC2_Init(void);
  64:Core/Src/main.c **** static void MX_SPI2_Init(void);
  65:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  66:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  67:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  68:Core/Src/main.c **** static void MX_TIM3_Init(void);
  69:Core/Src/main.c **** static void MX_RTC_Init(void);
  70:Core/Src/main.c **** static void MX_TIM16_Init(void);
  71:Core/Src/main.c **** static void MX_TIM17_Init(void);
  72:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  77:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /**
  82:Core/Src/main.c ****   * @brief  The application entry point.
  83:Core/Src/main.c ****   * @retval int
  84:Core/Src/main.c ****   */
  85:Core/Src/main.c **** int main(void)
  86:Core/Src/main.c **** {
  87:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  94:Core/Src/main.c ****   HAL_Init();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Configure the system clock */
 101:Core/Src/main.c ****   SystemClock_Config();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Initialize all configured peripherals */
 108:Core/Src/main.c ****   MX_GPIO_Init();
 109:Core/Src/main.c ****   MX_DMA_Init();
 110:Core/Src/main.c ****   MX_ADC2_Init();
 111:Core/Src/main.c ****   MX_SPI2_Init();
 112:Core/Src/main.c ****   MX_USART1_UART_Init();
 113:Core/Src/main.c ****   MX_USART2_UART_Init();
 114:Core/Src/main.c ****   MX_USART3_UART_Init();
 115:Core/Src/main.c ****   MX_TIM3_Init();
 116:Core/Src/main.c ****   MX_RTC_Init();
 117:Core/Src/main.c ****   MX_TIM16_Init();
 118:Core/Src/main.c ****   MX_TIM17_Init();
 119:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 120:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim16);
 121:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim17);
 122:Core/Src/main.c ****   Os_Init_Task();
 123:Core/Src/main.c ****   HAL_Delay(2000);
 124:Core/Src/main.c ****   /* USER CODE END 2 */
 125:Core/Src/main.c ****   /* Infinite loop */
 126:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 127:Core/Src/main.c ****   while (1)
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     /* USER CODE END WHILE */
 130:Core/Src/main.c ****     Os_Handler();
 131:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c ****   /* USER CODE END 3 */
 134:Core/Src/main.c **** }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** /**
 137:Core/Src/main.c ****   * @brief System Clock Configuration
 138:Core/Src/main.c ****   * @retval None
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c **** void SystemClock_Config(void)
 141:Core/Src/main.c **** {
 142:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 143:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 144:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 4


 146:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 147:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 148:Core/Src/main.c ****   */
 149:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 156:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 165:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 171:Core/Src/main.c ****   {
 172:Core/Src/main.c ****     Error_Handler();
 173:Core/Src/main.c ****   }
 174:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 175:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_RTC
 176:Core/Src/main.c ****                               |RCC_PERIPHCLK_ADC12;
 177:Core/Src/main.c ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 178:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 179:Core/Src/main.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 180:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 181:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 182:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c **** }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /**
 189:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 190:Core/Src/main.c ****   * @param None
 191:Core/Src/main.c ****   * @retval None
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c **** static void MX_ADC2_Init(void)
 194:Core/Src/main.c **** {
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /** Common config
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c ****   hadc2.Instance = ADC2;
 209:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 210:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 211:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 212:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 213:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 214:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 215:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 216:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 217:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 218:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 219:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 220:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 221:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 222:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /** Configure Regular Channel
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_3;
 230:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 231:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 232:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 233:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 234:Core/Src/main.c ****   sConfig.Offset = 0;
 235:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief RTC Initialization Function
 247:Core/Src/main.c ****   * @param None
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** static void MX_RTC_Init(void)
 251:Core/Src/main.c **** {
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   RTC_TimeTypeDef sTime = {0};
 258:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 259:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /** Initialize RTC Only
 265:Core/Src/main.c ****   */
 266:Core/Src/main.c ****   hrtc.Instance = RTC;
 267:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 268:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 124;
 269:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1999;
 270:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 271:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 272:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 273:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 274:Core/Src/main.c ****   {
 275:Core/Src/main.c ****     Error_Handler();
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE END Check_RTC_BKUP */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /** Initialize RTC and set the Time and Date
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c ****   sTime.Hours = 0;
 285:Core/Src/main.c ****   sTime.Minutes = 0;
 286:Core/Src/main.c ****   sTime.Seconds = 0;
 287:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 288:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 289:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 290:Core/Src/main.c ****   {
 291:Core/Src/main.c ****     Error_Handler();
 292:Core/Src/main.c ****   }
 293:Core/Src/main.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 294:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 295:Core/Src/main.c ****   sDate.Date = 1;
 296:Core/Src/main.c ****   sDate.Year = 0;
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c **** }
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /**
 310:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 311:Core/Src/main.c ****   * @param None
 312:Core/Src/main.c ****   * @retval None
 313:Core/Src/main.c ****   */
 314:Core/Src/main.c **** static void MX_SPI2_Init(void)
 315:Core/Src/main.c **** {
 316:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 324:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 325:Core/Src/main.c ****   hspi2.Instance = SPI2;
 326:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 327:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 328:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 329:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 330:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 331:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 332:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 333:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 334:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 335:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 336:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 337:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 338:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 339:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 340:Core/Src/main.c ****   {
 341:Core/Src/main.c ****     Error_Handler();
 342:Core/Src/main.c ****   }
 343:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** }
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /**
 350:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 351:Core/Src/main.c ****   * @param None
 352:Core/Src/main.c ****   * @retval None
 353:Core/Src/main.c ****   */
 354:Core/Src/main.c **** static void MX_TIM3_Init(void)
 355:Core/Src/main.c **** {
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 362:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 367:Core/Src/main.c ****   htim3.Instance = TIM3;
 368:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 369:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 370:Core/Src/main.c ****   htim3.Init.Period = 300;
 371:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 372:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 373:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 8


 374:Core/Src/main.c ****   {
 375:Core/Src/main.c ****     Error_Handler();
 376:Core/Src/main.c ****   }
 377:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 378:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 379:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 380:Core/Src/main.c ****   {
 381:Core/Src/main.c ****     Error_Handler();
 382:Core/Src/main.c ****   }
 383:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 384:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 385:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 386:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 387:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 388:Core/Src/main.c ****   {
 389:Core/Src/main.c ****     Error_Handler();
 390:Core/Src/main.c ****   }
 391:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 394:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 395:Core/Src/main.c **** 
 396:Core/Src/main.c **** }
 397:Core/Src/main.c **** 
 398:Core/Src/main.c **** /**
 399:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 400:Core/Src/main.c ****   * @param None
 401:Core/Src/main.c ****   * @retval None
 402:Core/Src/main.c ****   */
 403:Core/Src/main.c **** static void MX_TIM16_Init(void)
 404:Core/Src/main.c **** {
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 409:Core/Src/main.c **** 
 410:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 413:Core/Src/main.c ****   htim16.Instance = TIM16;
 414:Core/Src/main.c ****   htim16.Init.Prescaler = 71;
 415:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 416:Core/Src/main.c ****   htim16.Init.Period = 100;
 417:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 418:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 419:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 420:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** }
 429:Core/Src/main.c **** 
 430:Core/Src/main.c **** /**
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 9


 431:Core/Src/main.c ****   * @brief TIM17 Initialization Function
 432:Core/Src/main.c ****   * @param None
 433:Core/Src/main.c ****   * @retval None
 434:Core/Src/main.c ****   */
 435:Core/Src/main.c **** static void MX_TIM17_Init(void)
 436:Core/Src/main.c **** {
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 0 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END TIM17_Init 0 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 1 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* USER CODE END TIM17_Init 1 */
 445:Core/Src/main.c ****   htim17.Instance = TIM17;
 446:Core/Src/main.c ****   htim17.Init.Prescaler = 71;
 447:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 448:Core/Src/main.c ****   htim17.Init.Period = 10000;
 449:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 450:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 451:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 452:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   /* USER CODE BEGIN TIM17_Init 2 */
 457:Core/Src/main.c **** 
 458:Core/Src/main.c ****   /* USER CODE END TIM17_Init 2 */
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** }
 461:Core/Src/main.c **** 
 462:Core/Src/main.c **** /**
 463:Core/Src/main.c ****   * @brief USART1 Initialization Function
 464:Core/Src/main.c ****   * @param None
 465:Core/Src/main.c ****   * @retval None
 466:Core/Src/main.c ****   */
 467:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 468:Core/Src/main.c **** {
 469:Core/Src/main.c **** 
 470:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 477:Core/Src/main.c ****   huart1.Instance = USART1;
 478:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 479:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 480:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 481:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 482:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 483:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 484:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 485:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 486:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 487:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 10


 488:Core/Src/main.c ****   {
 489:Core/Src/main.c ****     Error_Handler();
 490:Core/Src/main.c ****   }
 491:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c **** }
 496:Core/Src/main.c **** 
 497:Core/Src/main.c **** /**
 498:Core/Src/main.c ****   * @brief USART2 Initialization Function
 499:Core/Src/main.c ****   * @param None
 500:Core/Src/main.c ****   * @retval None
 501:Core/Src/main.c ****   */
 502:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 503:Core/Src/main.c **** {
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 510:Core/Src/main.c **** 
 511:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 512:Core/Src/main.c ****   huart2.Instance = USART2;
 513:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 514:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 515:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 516:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 517:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 518:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 519:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 520:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 521:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 522:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 523:Core/Src/main.c ****   {
 524:Core/Src/main.c ****     Error_Handler();
 525:Core/Src/main.c ****   }
 526:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** }
 531:Core/Src/main.c **** 
 532:Core/Src/main.c **** /**
 533:Core/Src/main.c ****   * @brief USART3 Initialization Function
 534:Core/Src/main.c ****   * @param None
 535:Core/Src/main.c ****   * @retval None
 536:Core/Src/main.c ****   */
 537:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 538:Core/Src/main.c **** {
 539:Core/Src/main.c **** 
 540:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 541:Core/Src/main.c **** 
 542:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 11


 545:Core/Src/main.c **** 
 546:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 547:Core/Src/main.c ****   huart3.Instance = USART3;
 548:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 549:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 550:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 551:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 552:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 553:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 554:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 555:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 556:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 557:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 558:Core/Src/main.c ****   {
 559:Core/Src/main.c ****     Error_Handler();
 560:Core/Src/main.c ****   }
 561:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 564:Core/Src/main.c **** 
 565:Core/Src/main.c **** }
 566:Core/Src/main.c **** 
 567:Core/Src/main.c **** /**
 568:Core/Src/main.c ****   * Enable DMA controller clock
 569:Core/Src/main.c ****   */
 570:Core/Src/main.c **** static void MX_DMA_Init(void)
 571:Core/Src/main.c **** {
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /* DMA controller clock enable */
 574:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 575:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****   /* DMA interrupt init */
 578:Core/Src/main.c ****   /* DMA1_Channel6_IRQn interrupt configuration */
 579:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 7, 0);
 580:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 581:Core/Src/main.c ****   /* DMA2_Channel1_IRQn interrupt configuration */
 582:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 583:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 584:Core/Src/main.c **** 
 585:Core/Src/main.c **** }
 586:Core/Src/main.c **** 
 587:Core/Src/main.c **** /**
 588:Core/Src/main.c ****   * @brief GPIO Initialization Function
 589:Core/Src/main.c ****   * @param None
 590:Core/Src/main.c ****   * @retval None
 591:Core/Src/main.c ****   */
 592:Core/Src/main.c **** static void MX_GPIO_Init(void)
 593:Core/Src/main.c **** {
  28              		.loc 1 593 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 12


  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 594:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 594 3 view .LVU1
  43              		.loc 1 594 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 597:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 597 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 597 3 view .LVU4
  53              		.loc 1 597 3 view .LVU5
  54 0010 354B     		ldr	r3, .L3
  55 0012 5A69     		ldr	r2, [r3, #20]
  56 0014 42F40022 		orr	r2, r2, #524288
  57 0018 5A61     		str	r2, [r3, #20]
  58              		.loc 1 597 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 02F40022 		and	r2, r2, #524288
  61 0020 0192     		str	r2, [sp, #4]
  62              		.loc 1 597 3 view .LVU7
  63 0022 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 597 3 view .LVU8
 598:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  66              		.loc 1 598 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 598 3 view .LVU10
  69              		.loc 1 598 3 view .LVU11
  70 0024 5A69     		ldr	r2, [r3, #20]
  71 0026 42F48002 		orr	r2, r2, #4194304
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 598 3 view .LVU12
  74 002c 5A69     		ldr	r2, [r3, #20]
  75 002e 02F48002 		and	r2, r2, #4194304
  76 0032 0292     		str	r2, [sp, #8]
  77              		.loc 1 598 3 view .LVU13
  78 0034 029A     		ldr	r2, [sp, #8]
  79              	.LBE5:
  80              		.loc 1 598 3 view .LVU14
 599:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 599 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 599 3 view .LVU16
  84              		.loc 1 599 3 view .LVU17
  85 0036 5A69     		ldr	r2, [r3, #20]
  86 0038 42F40032 		orr	r2, r2, #131072
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 13


  87 003c 5A61     		str	r2, [r3, #20]
  88              		.loc 1 599 3 view .LVU18
  89 003e 5A69     		ldr	r2, [r3, #20]
  90 0040 02F40032 		and	r2, r2, #131072
  91 0044 0392     		str	r2, [sp, #12]
  92              		.loc 1 599 3 view .LVU19
  93 0046 039A     		ldr	r2, [sp, #12]
  94              	.LBE6:
  95              		.loc 1 599 3 view .LVU20
 600:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 600 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 600 3 view .LVU22
  99              		.loc 1 600 3 view .LVU23
 100 0048 5A69     		ldr	r2, [r3, #20]
 101 004a 42F48022 		orr	r2, r2, #262144
 102 004e 5A61     		str	r2, [r3, #20]
 103              		.loc 1 600 3 view .LVU24
 104 0050 5B69     		ldr	r3, [r3, #20]
 105 0052 03F48023 		and	r3, r3, #262144
 106 0056 0493     		str	r3, [sp, #16]
 107              		.loc 1 600 3 view .LVU25
 108 0058 049B     		ldr	r3, [sp, #16]
 109              	.LBE7:
 110              		.loc 1 600 3 view .LVU26
 601:Core/Src/main.c **** 
 602:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 603:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LTE_STATUS_Pin|Lidar_ONOFF_Pin|DHT_INOUT_Pin, GPIO_PIN_RESET);
 111              		.loc 1 603 3 view .LVU27
 112 005a 2246     		mov	r2, r4
 113 005c 9221     		movs	r1, #146
 114 005e 4FF09040 		mov	r0, #1207959552
 115 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 606:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, TEMP_ONOFF_Pin|SPI2_CS_Pin, GPIO_PIN_RESET);
 117              		.loc 1 606 3 view .LVU28
 118 0066 214D     		ldr	r5, .L3+4
 119 0068 2246     		mov	r2, r4
 120 006a 41F20201 		movw	r1, #4098
 121 006e 2846     		mov	r0, r5
 122 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL1:
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 609:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, POWER_KEY_Pin|RESET_ONOFF_Pin, GPIO_PIN_SET);
 124              		.loc 1 609 3 view .LVU29
 125 0074 0122     		movs	r2, #1
 126 0076 6021     		movs	r1, #96
 127 0078 2846     		mov	r0, r5
 128 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 129              	.LVL2:
 610:Core/Src/main.c **** 
 611:Core/Src/main.c ****   /*Configure GPIO pins : LTE_STATUS_Pin Lidar_ONOFF_Pin DHT_INOUT_Pin */
 612:Core/Src/main.c ****   GPIO_InitStruct.Pin = LTE_STATUS_Pin|Lidar_ONOFF_Pin|DHT_INOUT_Pin;
 130              		.loc 1 612 3 view .LVU30
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 14


 131              		.loc 1 612 23 is_stmt 0 view .LVU31
 132 007e 9223     		movs	r3, #146
 133 0080 0593     		str	r3, [sp, #20]
 613:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 134              		.loc 1 613 3 is_stmt 1 view .LVU32
 135              		.loc 1 613 24 is_stmt 0 view .LVU33
 136 0082 0126     		movs	r6, #1
 137 0084 0696     		str	r6, [sp, #24]
 614:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 614 3 is_stmt 1 view .LVU34
 139              		.loc 1 614 24 is_stmt 0 view .LVU35
 140 0086 0794     		str	r4, [sp, #28]
 615:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141              		.loc 1 615 3 is_stmt 1 view .LVU36
 142              		.loc 1 615 25 is_stmt 0 view .LVU37
 143 0088 0894     		str	r4, [sp, #32]
 616:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 144              		.loc 1 616 3 is_stmt 1 view .LVU38
 145 008a 05A9     		add	r1, sp, #20
 146 008c 4FF09040 		mov	r0, #1207959552
 147 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 148              	.LVL3:
 617:Core/Src/main.c **** 
 618:Core/Src/main.c ****   /*Configure GPIO pin : DOOR_INT_Pin */
 619:Core/Src/main.c ****   GPIO_InitStruct.Pin = DOOR_INT_Pin;
 149              		.loc 1 619 3 view .LVU39
 150              		.loc 1 619 23 is_stmt 0 view .LVU40
 151 0094 2023     		movs	r3, #32
 152 0096 0593     		str	r3, [sp, #20]
 620:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 153              		.loc 1 620 3 is_stmt 1 view .LVU41
 154              		.loc 1 620 24 is_stmt 0 view .LVU42
 155 0098 4FF48813 		mov	r3, #1114112
 156 009c 0693     		str	r3, [sp, #24]
 621:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 621 3 is_stmt 1 view .LVU43
 158              		.loc 1 621 24 is_stmt 0 view .LVU44
 159 009e 0794     		str	r4, [sp, #28]
 622:Core/Src/main.c ****   HAL_GPIO_Init(DOOR_INT_GPIO_Port, &GPIO_InitStruct);
 160              		.loc 1 622 3 is_stmt 1 view .LVU45
 161 00a0 05A9     		add	r1, sp, #20
 162 00a2 4FF09040 		mov	r0, #1207959552
 163 00a6 FFF7FEFF 		bl	HAL_GPIO_Init
 164              	.LVL4:
 623:Core/Src/main.c **** 
 624:Core/Src/main.c ****   /*Configure GPIO pins : TEMP_ONOFF_Pin SPI2_CS_Pin */
 625:Core/Src/main.c ****   GPIO_InitStruct.Pin = TEMP_ONOFF_Pin|SPI2_CS_Pin;
 165              		.loc 1 625 3 view .LVU46
 166              		.loc 1 625 23 is_stmt 0 view .LVU47
 167 00aa 41F20203 		movw	r3, #4098
 168 00ae 0593     		str	r3, [sp, #20]
 626:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 169              		.loc 1 626 3 is_stmt 1 view .LVU48
 170              		.loc 1 626 24 is_stmt 0 view .LVU49
 171 00b0 0696     		str	r6, [sp, #24]
 627:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 627 3 is_stmt 1 view .LVU50
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 15


 173              		.loc 1 627 24 is_stmt 0 view .LVU51
 174 00b2 0794     		str	r4, [sp, #28]
 628:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 175              		.loc 1 628 3 is_stmt 1 view .LVU52
 176              		.loc 1 628 25 is_stmt 0 view .LVU53
 177 00b4 0894     		str	r4, [sp, #32]
 629:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178              		.loc 1 629 3 is_stmt 1 view .LVU54
 179 00b6 05A9     		add	r1, sp, #20
 180 00b8 2846     		mov	r0, r5
 181 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL5:
 630:Core/Src/main.c **** 
 631:Core/Src/main.c ****   /*Configure GPIO pins : POWER_KEY_Pin RESET_ONOFF_Pin */
 632:Core/Src/main.c ****   GPIO_InitStruct.Pin = POWER_KEY_Pin|RESET_ONOFF_Pin;
 183              		.loc 1 632 3 view .LVU55
 184              		.loc 1 632 23 is_stmt 0 view .LVU56
 185 00be 6023     		movs	r3, #96
 186 00c0 0593     		str	r3, [sp, #20]
 633:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 187              		.loc 1 633 3 is_stmt 1 view .LVU57
 188              		.loc 1 633 24 is_stmt 0 view .LVU58
 189 00c2 1123     		movs	r3, #17
 190 00c4 0693     		str	r3, [sp, #24]
 634:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 634 3 is_stmt 1 view .LVU59
 192              		.loc 1 634 24 is_stmt 0 view .LVU60
 193 00c6 0794     		str	r4, [sp, #28]
 635:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 194              		.loc 1 635 3 is_stmt 1 view .LVU61
 195              		.loc 1 635 25 is_stmt 0 view .LVU62
 196 00c8 0894     		str	r4, [sp, #32]
 636:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 197              		.loc 1 636 3 is_stmt 1 view .LVU63
 198 00ca 05A9     		add	r1, sp, #20
 199 00cc 2846     		mov	r0, r5
 200 00ce FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL6:
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* EXTI interrupt init*/
 639:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 202              		.loc 1 639 3 view .LVU64
 203 00d2 2246     		mov	r2, r4
 204 00d4 2146     		mov	r1, r4
 205 00d6 1720     		movs	r0, #23
 206 00d8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 207              	.LVL7:
 640:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 208              		.loc 1 640 3 view .LVU65
 209 00dc 1720     		movs	r0, #23
 210 00de FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 211              	.LVL8:
 641:Core/Src/main.c **** 
 642:Core/Src/main.c **** }
 212              		.loc 1 642 1 is_stmt 0 view .LVU66
 213 00e2 0AB0     		add	sp, sp, #40
 214              	.LCFI2:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 16


 215              		.cfi_def_cfa_offset 16
 216              		@ sp needed
 217 00e4 70BD     		pop	{r4, r5, r6, pc}
 218              	.L4:
 219 00e6 00BF     		.align	2
 220              	.L3:
 221 00e8 00100240 		.word	1073876992
 222 00ec 00040048 		.word	1207960576
 223              		.cfi_endproc
 224              	.LFE145:
 226              		.section	.text.MX_DMA_Init,"ax",%progbits
 227              		.align	1
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	MX_DMA_Init:
 233              	.LFB144:
 571:Core/Src/main.c **** 
 234              		.loc 1 571 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 8
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238 0000 00B5     		push	{lr}
 239              	.LCFI3:
 240              		.cfi_def_cfa_offset 4
 241              		.cfi_offset 14, -4
 242 0002 83B0     		sub	sp, sp, #12
 243              	.LCFI4:
 244              		.cfi_def_cfa_offset 16
 574:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 245              		.loc 1 574 3 view .LVU68
 246              	.LBB8:
 574:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 247              		.loc 1 574 3 view .LVU69
 574:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 248              		.loc 1 574 3 view .LVU70
 249 0004 124B     		ldr	r3, .L7
 250 0006 5A69     		ldr	r2, [r3, #20]
 251 0008 42F00202 		orr	r2, r2, #2
 252 000c 5A61     		str	r2, [r3, #20]
 574:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 253              		.loc 1 574 3 view .LVU71
 254 000e 5A69     		ldr	r2, [r3, #20]
 255 0010 02F00202 		and	r2, r2, #2
 256 0014 0092     		str	r2, [sp]
 574:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 257              		.loc 1 574 3 view .LVU72
 258 0016 009A     		ldr	r2, [sp]
 259              	.LBE8:
 574:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 260              		.loc 1 574 3 view .LVU73
 575:Core/Src/main.c **** 
 261              		.loc 1 575 3 view .LVU74
 262              	.LBB9:
 575:Core/Src/main.c **** 
 263              		.loc 1 575 3 view .LVU75
 575:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 17


 264              		.loc 1 575 3 view .LVU76
 265 0018 5A69     		ldr	r2, [r3, #20]
 266 001a 42F00102 		orr	r2, r2, #1
 267 001e 5A61     		str	r2, [r3, #20]
 575:Core/Src/main.c **** 
 268              		.loc 1 575 3 view .LVU77
 269 0020 5B69     		ldr	r3, [r3, #20]
 270 0022 03F00103 		and	r3, r3, #1
 271 0026 0193     		str	r3, [sp, #4]
 575:Core/Src/main.c **** 
 272              		.loc 1 575 3 view .LVU78
 273 0028 019B     		ldr	r3, [sp, #4]
 274              	.LBE9:
 575:Core/Src/main.c **** 
 275              		.loc 1 575 3 view .LVU79
 579:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 276              		.loc 1 579 3 view .LVU80
 277 002a 0022     		movs	r2, #0
 278 002c 0721     		movs	r1, #7
 279 002e 1020     		movs	r0, #16
 280 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 281              	.LVL9:
 580:Core/Src/main.c ****   /* DMA2_Channel1_IRQn interrupt configuration */
 282              		.loc 1 580 3 view .LVU81
 283 0034 1020     		movs	r0, #16
 284 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 285              	.LVL10:
 582:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 286              		.loc 1 582 3 view .LVU82
 287 003a 0022     		movs	r2, #0
 288 003c 1146     		mov	r1, r2
 289 003e 3820     		movs	r0, #56
 290 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 291              	.LVL11:
 583:Core/Src/main.c **** 
 292              		.loc 1 583 3 view .LVU83
 293 0044 3820     		movs	r0, #56
 294 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 295              	.LVL12:
 585:Core/Src/main.c **** 
 296              		.loc 1 585 1 is_stmt 0 view .LVU84
 297 004a 03B0     		add	sp, sp, #12
 298              	.LCFI5:
 299              		.cfi_def_cfa_offset 4
 300              		@ sp needed
 301 004c 5DF804FB 		ldr	pc, [sp], #4
 302              	.L8:
 303              		.align	2
 304              	.L7:
 305 0050 00100240 		.word	1073876992
 306              		.cfi_endproc
 307              	.LFE144:
 309              		.section	.text.Error_Handler,"ax",%progbits
 310              		.align	1
 311              		.global	Error_Handler
 312              		.syntax unified
 313              		.thumb
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 18


 314              		.thumb_func
 316              	Error_Handler:
 317              	.LFB146:
 643:Core/Src/main.c **** 
 644:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 645:Core/Src/main.c **** 
 646:Core/Src/main.c **** /* USER CODE END 4 */
 647:Core/Src/main.c **** 
 648:Core/Src/main.c **** /**
 649:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 650:Core/Src/main.c ****   * @retval None
 651:Core/Src/main.c ****   */
 652:Core/Src/main.c **** void Error_Handler(void)
 653:Core/Src/main.c **** {
 318              		.loc 1 653 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ Volatile: function does not return.
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              		@ link register save eliminated.
 654:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 655:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 656:Core/Src/main.c ****   __disable_irq();
 324              		.loc 1 656 3 view .LVU86
 325              	.LBB10:
 326              	.LBI10:
 327              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 19


  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 20


  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 328              		.loc 2 140 27 view .LVU87
 329              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 21


 330              		.loc 2 142 3 view .LVU88
 331              		.syntax unified
 332              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 333 0000 72B6     		cpsid i
 334              	@ 0 "" 2
 335              		.thumb
 336              		.syntax unified
 337              	.L10:
 338              	.LBE11:
 339              	.LBE10:
 657:Core/Src/main.c ****   while (1)
 340              		.loc 1 657 3 discriminator 1 view .LVU89
 658:Core/Src/main.c ****   {
 659:Core/Src/main.c ****   }
 341              		.loc 1 659 3 discriminator 1 view .LVU90
 657:Core/Src/main.c ****   while (1)
 342              		.loc 1 657 9 discriminator 1 view .LVU91
 343 0002 FEE7     		b	.L10
 344              		.cfi_endproc
 345              	.LFE146:
 347              		.section	.text.MX_ADC2_Init,"ax",%progbits
 348              		.align	1
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	MX_ADC2_Init:
 354              	.LFB135:
 194:Core/Src/main.c **** 
 355              		.loc 1 194 1 view -0
 356              		.cfi_startproc
 357              		@ args = 0, pretend = 0, frame = 24
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359 0000 00B5     		push	{lr}
 360              	.LCFI6:
 361              		.cfi_def_cfa_offset 4
 362              		.cfi_offset 14, -4
 363 0002 87B0     		sub	sp, sp, #28
 364              	.LCFI7:
 365              		.cfi_def_cfa_offset 32
 200:Core/Src/main.c **** 
 366              		.loc 1 200 3 view .LVU93
 200:Core/Src/main.c **** 
 367              		.loc 1 200 26 is_stmt 0 view .LVU94
 368 0004 0023     		movs	r3, #0
 369 0006 0093     		str	r3, [sp]
 370 0008 0193     		str	r3, [sp, #4]
 371 000a 0293     		str	r3, [sp, #8]
 372 000c 0393     		str	r3, [sp, #12]
 373 000e 0493     		str	r3, [sp, #16]
 374 0010 0593     		str	r3, [sp, #20]
 208:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 375              		.loc 1 208 3 is_stmt 1 view .LVU95
 208:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 376              		.loc 1 208 18 is_stmt 0 view .LVU96
 377 0012 1648     		ldr	r0, .L17
 378 0014 164A     		ldr	r2, .L17+4
 379 0016 0260     		str	r2, [r0]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 22


 209:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 380              		.loc 1 209 3 is_stmt 1 view .LVU97
 209:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 381              		.loc 1 209 29 is_stmt 0 view .LVU98
 382 0018 4360     		str	r3, [r0, #4]
 210:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 383              		.loc 1 210 3 is_stmt 1 view .LVU99
 210:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 384              		.loc 1 210 25 is_stmt 0 view .LVU100
 385 001a 8360     		str	r3, [r0, #8]
 211:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 386              		.loc 1 211 3 is_stmt 1 view .LVU101
 211:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = ENABLE;
 387              		.loc 1 211 27 is_stmt 0 view .LVU102
 388 001c 0361     		str	r3, [r0, #16]
 212:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 389              		.loc 1 212 3 is_stmt 1 view .LVU103
 212:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 390              		.loc 1 212 33 is_stmt 0 view .LVU104
 391 001e 0122     		movs	r2, #1
 392 0020 4276     		strb	r2, [r0, #25]
 213:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 393              		.loc 1 213 3 is_stmt 1 view .LVU105
 213:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 394              		.loc 1 213 36 is_stmt 0 view .LVU106
 395 0022 80F82030 		strb	r3, [r0, #32]
 214:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 396              		.loc 1 214 3 is_stmt 1 view .LVU107
 214:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 397              		.loc 1 214 35 is_stmt 0 view .LVU108
 398 0026 C362     		str	r3, [r0, #44]
 215:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 399              		.loc 1 215 3 is_stmt 1 view .LVU109
 215:Core/Src/main.c ****   hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 400              		.loc 1 215 31 is_stmt 0 view .LVU110
 401 0028 8262     		str	r2, [r0, #40]
 216:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 402              		.loc 1 216 3 is_stmt 1 view .LVU111
 216:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 403              		.loc 1 216 24 is_stmt 0 view .LVU112
 404 002a C360     		str	r3, [r0, #12]
 217:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 405              		.loc 1 217 3 is_stmt 1 view .LVU113
 217:Core/Src/main.c ****   hadc2.Init.DMAContinuousRequests = DISABLE;
 406              		.loc 1 217 30 is_stmt 0 view .LVU114
 407 002c C261     		str	r2, [r0, #28]
 218:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 408              		.loc 1 218 3 is_stmt 1 view .LVU115
 218:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 409              		.loc 1 218 36 is_stmt 0 view .LVU116
 410 002e 80F83030 		strb	r3, [r0, #48]
 219:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 411              		.loc 1 219 3 is_stmt 1 view .LVU117
 219:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 412              		.loc 1 219 27 is_stmt 0 view .LVU118
 413 0032 0422     		movs	r2, #4
 414 0034 4261     		str	r2, [r0, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 23


 220:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 415              		.loc 1 220 3 is_stmt 1 view .LVU119
 220:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 416              		.loc 1 220 31 is_stmt 0 view .LVU120
 417 0036 0376     		strb	r3, [r0, #24]
 221:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 418              		.loc 1 221 3 is_stmt 1 view .LVU121
 221:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 419              		.loc 1 221 22 is_stmt 0 view .LVU122
 420 0038 4363     		str	r3, [r0, #52]
 222:Core/Src/main.c ****   {
 421              		.loc 1 222 3 is_stmt 1 view .LVU123
 222:Core/Src/main.c ****   {
 422              		.loc 1 222 7 is_stmt 0 view .LVU124
 423 003a FFF7FEFF 		bl	HAL_ADC_Init
 424              	.LVL13:
 222:Core/Src/main.c ****   {
 425              		.loc 1 222 6 view .LVU125
 426 003e 88B9     		cbnz	r0, .L15
 229:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 427              		.loc 1 229 3 is_stmt 1 view .LVU126
 229:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 428              		.loc 1 229 19 is_stmt 0 view .LVU127
 429 0040 0323     		movs	r3, #3
 430 0042 0093     		str	r3, [sp]
 230:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 431              		.loc 1 230 3 is_stmt 1 view .LVU128
 230:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 432              		.loc 1 230 16 is_stmt 0 view .LVU129
 433 0044 0123     		movs	r3, #1
 434 0046 0193     		str	r3, [sp, #4]
 231:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 435              		.loc 1 231 3 is_stmt 1 view .LVU130
 231:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 436              		.loc 1 231 22 is_stmt 0 view .LVU131
 437 0048 0023     		movs	r3, #0
 438 004a 0393     		str	r3, [sp, #12]
 232:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 439              		.loc 1 232 3 is_stmt 1 view .LVU132
 232:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 440              		.loc 1 232 24 is_stmt 0 view .LVU133
 441 004c 0422     		movs	r2, #4
 442 004e 0292     		str	r2, [sp, #8]
 233:Core/Src/main.c ****   sConfig.Offset = 0;
 443              		.loc 1 233 3 is_stmt 1 view .LVU134
 233:Core/Src/main.c ****   sConfig.Offset = 0;
 444              		.loc 1 233 24 is_stmt 0 view .LVU135
 445 0050 0493     		str	r3, [sp, #16]
 234:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 446              		.loc 1 234 3 is_stmt 1 view .LVU136
 234:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 447              		.loc 1 234 18 is_stmt 0 view .LVU137
 448 0052 0593     		str	r3, [sp, #20]
 235:Core/Src/main.c ****   {
 449              		.loc 1 235 3 is_stmt 1 view .LVU138
 235:Core/Src/main.c ****   {
 450              		.loc 1 235 7 is_stmt 0 view .LVU139
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 24


 451 0054 6946     		mov	r1, sp
 452 0056 0548     		ldr	r0, .L17
 453 0058 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 454              	.LVL14:
 235:Core/Src/main.c ****   {
 455              		.loc 1 235 6 view .LVU140
 456 005c 20B9     		cbnz	r0, .L16
 243:Core/Src/main.c **** 
 457              		.loc 1 243 1 view .LVU141
 458 005e 07B0     		add	sp, sp, #28
 459              	.LCFI8:
 460              		.cfi_remember_state
 461              		.cfi_def_cfa_offset 4
 462              		@ sp needed
 463 0060 5DF804FB 		ldr	pc, [sp], #4
 464              	.L15:
 465              	.LCFI9:
 466              		.cfi_restore_state
 224:Core/Src/main.c ****   }
 467              		.loc 1 224 5 is_stmt 1 view .LVU142
 468 0064 FFF7FEFF 		bl	Error_Handler
 469              	.LVL15:
 470              	.L16:
 237:Core/Src/main.c ****   }
 471              		.loc 1 237 5 view .LVU143
 472 0068 FFF7FEFF 		bl	Error_Handler
 473              	.LVL16:
 474              	.L18:
 475              		.align	2
 476              	.L17:
 477 006c 00000000 		.word	.LANCHOR0
 478 0070 00010050 		.word	1342177536
 479              		.cfi_endproc
 480              	.LFE135:
 482              		.section	.text.MX_SPI2_Init,"ax",%progbits
 483              		.align	1
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 488              	MX_SPI2_Init:
 489              	.LFB137:
 315:Core/Src/main.c **** 
 490              		.loc 1 315 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494 0000 08B5     		push	{r3, lr}
 495              	.LCFI10:
 496              		.cfi_def_cfa_offset 8
 497              		.cfi_offset 3, -8
 498              		.cfi_offset 14, -4
 325:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 499              		.loc 1 325 3 view .LVU145
 325:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 500              		.loc 1 325 18 is_stmt 0 view .LVU146
 501 0002 0F48     		ldr	r0, .L23
 502 0004 0F4B     		ldr	r3, .L23+4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 25


 503 0006 0360     		str	r3, [r0]
 326:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 504              		.loc 1 326 3 is_stmt 1 view .LVU147
 326:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 505              		.loc 1 326 19 is_stmt 0 view .LVU148
 506 0008 4FF48273 		mov	r3, #260
 507 000c 4360     		str	r3, [r0, #4]
 327:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 508              		.loc 1 327 3 is_stmt 1 view .LVU149
 327:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 509              		.loc 1 327 24 is_stmt 0 view .LVU150
 510 000e 0023     		movs	r3, #0
 511 0010 8360     		str	r3, [r0, #8]
 328:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 512              		.loc 1 328 3 is_stmt 1 view .LVU151
 328:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 513              		.loc 1 328 23 is_stmt 0 view .LVU152
 514 0012 4FF4E062 		mov	r2, #1792
 515 0016 C260     		str	r2, [r0, #12]
 329:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 516              		.loc 1 329 3 is_stmt 1 view .LVU153
 329:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 517              		.loc 1 329 26 is_stmt 0 view .LVU154
 518 0018 0361     		str	r3, [r0, #16]
 330:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 519              		.loc 1 330 3 is_stmt 1 view .LVU155
 330:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 520              		.loc 1 330 23 is_stmt 0 view .LVU156
 521 001a 4361     		str	r3, [r0, #20]
 331:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 522              		.loc 1 331 3 is_stmt 1 view .LVU157
 331:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 523              		.loc 1 331 18 is_stmt 0 view .LVU158
 524 001c 4FF40072 		mov	r2, #512
 525 0020 8261     		str	r2, [r0, #24]
 332:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 526              		.loc 1 332 3 is_stmt 1 view .LVU159
 332:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 527              		.loc 1 332 32 is_stmt 0 view .LVU160
 528 0022 C361     		str	r3, [r0, #28]
 333:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 529              		.loc 1 333 3 is_stmt 1 view .LVU161
 333:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 530              		.loc 1 333 23 is_stmt 0 view .LVU162
 531 0024 0362     		str	r3, [r0, #32]
 334:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 532              		.loc 1 334 3 is_stmt 1 view .LVU163
 334:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 533              		.loc 1 334 21 is_stmt 0 view .LVU164
 534 0026 4362     		str	r3, [r0, #36]
 335:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 535              		.loc 1 335 3 is_stmt 1 view .LVU165
 335:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 7;
 536              		.loc 1 335 29 is_stmt 0 view .LVU166
 537 0028 8362     		str	r3, [r0, #40]
 336:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 538              		.loc 1 336 3 is_stmt 1 view .LVU167
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 26


 336:Core/Src/main.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 539              		.loc 1 336 28 is_stmt 0 view .LVU168
 540 002a 0722     		movs	r2, #7
 541 002c C262     		str	r2, [r0, #44]
 337:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 542              		.loc 1 337 3 is_stmt 1 view .LVU169
 337:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 543              		.loc 1 337 24 is_stmt 0 view .LVU170
 544 002e 0363     		str	r3, [r0, #48]
 338:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 545              		.loc 1 338 3 is_stmt 1 view .LVU171
 338:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 546              		.loc 1 338 23 is_stmt 0 view .LVU172
 547 0030 0823     		movs	r3, #8
 548 0032 4363     		str	r3, [r0, #52]
 339:Core/Src/main.c ****   {
 549              		.loc 1 339 3 is_stmt 1 view .LVU173
 339:Core/Src/main.c ****   {
 550              		.loc 1 339 7 is_stmt 0 view .LVU174
 551 0034 FFF7FEFF 		bl	HAL_SPI_Init
 552              	.LVL17:
 339:Core/Src/main.c ****   {
 553              		.loc 1 339 6 view .LVU175
 554 0038 00B9     		cbnz	r0, .L22
 347:Core/Src/main.c **** 
 555              		.loc 1 347 1 view .LVU176
 556 003a 08BD     		pop	{r3, pc}
 557              	.L22:
 341:Core/Src/main.c ****   }
 558              		.loc 1 341 5 is_stmt 1 view .LVU177
 559 003c FFF7FEFF 		bl	Error_Handler
 560              	.LVL18:
 561              	.L24:
 562              		.align	2
 563              	.L23:
 564 0040 00000000 		.word	.LANCHOR1
 565 0044 00380040 		.word	1073756160
 566              		.cfi_endproc
 567              	.LFE137:
 569              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 570              		.align	1
 571              		.syntax unified
 572              		.thumb
 573              		.thumb_func
 575              	MX_USART1_UART_Init:
 576              	.LFB141:
 468:Core/Src/main.c **** 
 577              		.loc 1 468 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581 0000 08B5     		push	{r3, lr}
 582              	.LCFI11:
 583              		.cfi_def_cfa_offset 8
 584              		.cfi_offset 3, -8
 585              		.cfi_offset 14, -4
 477:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 27


 586              		.loc 1 477 3 view .LVU179
 477:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 587              		.loc 1 477 19 is_stmt 0 view .LVU180
 588 0002 0B48     		ldr	r0, .L29
 589 0004 0B4B     		ldr	r3, .L29+4
 590 0006 0360     		str	r3, [r0]
 478:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 591              		.loc 1 478 3 is_stmt 1 view .LVU181
 478:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 592              		.loc 1 478 24 is_stmt 0 view .LVU182
 593 0008 4FF4E133 		mov	r3, #115200
 594 000c 4360     		str	r3, [r0, #4]
 479:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 595              		.loc 1 479 3 is_stmt 1 view .LVU183
 479:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 596              		.loc 1 479 26 is_stmt 0 view .LVU184
 597 000e 0023     		movs	r3, #0
 598 0010 8360     		str	r3, [r0, #8]
 480:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 599              		.loc 1 480 3 is_stmt 1 view .LVU185
 480:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 600              		.loc 1 480 24 is_stmt 0 view .LVU186
 601 0012 C360     		str	r3, [r0, #12]
 481:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 602              		.loc 1 481 3 is_stmt 1 view .LVU187
 481:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 603              		.loc 1 481 22 is_stmt 0 view .LVU188
 604 0014 0361     		str	r3, [r0, #16]
 482:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 605              		.loc 1 482 3 is_stmt 1 view .LVU189
 482:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 606              		.loc 1 482 20 is_stmt 0 view .LVU190
 607 0016 0C22     		movs	r2, #12
 608 0018 4261     		str	r2, [r0, #20]
 483:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 609              		.loc 1 483 3 is_stmt 1 view .LVU191
 483:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 610              		.loc 1 483 25 is_stmt 0 view .LVU192
 611 001a 8361     		str	r3, [r0, #24]
 484:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 612              		.loc 1 484 3 is_stmt 1 view .LVU193
 484:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 613              		.loc 1 484 28 is_stmt 0 view .LVU194
 614 001c C361     		str	r3, [r0, #28]
 485:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 615              		.loc 1 485 3 is_stmt 1 view .LVU195
 485:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 616              		.loc 1 485 30 is_stmt 0 view .LVU196
 617 001e 0362     		str	r3, [r0, #32]
 486:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 618              		.loc 1 486 3 is_stmt 1 view .LVU197
 486:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 619              		.loc 1 486 38 is_stmt 0 view .LVU198
 620 0020 4362     		str	r3, [r0, #36]
 487:Core/Src/main.c ****   {
 621              		.loc 1 487 3 is_stmt 1 view .LVU199
 487:Core/Src/main.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 28


 622              		.loc 1 487 7 is_stmt 0 view .LVU200
 623 0022 FFF7FEFF 		bl	HAL_UART_Init
 624              	.LVL19:
 487:Core/Src/main.c ****   {
 625              		.loc 1 487 6 view .LVU201
 626 0026 00B9     		cbnz	r0, .L28
 495:Core/Src/main.c **** 
 627              		.loc 1 495 1 view .LVU202
 628 0028 08BD     		pop	{r3, pc}
 629              	.L28:
 489:Core/Src/main.c ****   }
 630              		.loc 1 489 5 is_stmt 1 view .LVU203
 631 002a FFF7FEFF 		bl	Error_Handler
 632              	.LVL20:
 633              	.L30:
 634 002e 00BF     		.align	2
 635              	.L29:
 636 0030 00000000 		.word	.LANCHOR2
 637 0034 00380140 		.word	1073821696
 638              		.cfi_endproc
 639              	.LFE141:
 641              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 642              		.align	1
 643              		.syntax unified
 644              		.thumb
 645              		.thumb_func
 647              	MX_USART2_UART_Init:
 648              	.LFB142:
 503:Core/Src/main.c **** 
 649              		.loc 1 503 1 view -0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653 0000 08B5     		push	{r3, lr}
 654              	.LCFI12:
 655              		.cfi_def_cfa_offset 8
 656              		.cfi_offset 3, -8
 657              		.cfi_offset 14, -4
 512:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 658              		.loc 1 512 3 view .LVU205
 512:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 659              		.loc 1 512 19 is_stmt 0 view .LVU206
 660 0002 0B48     		ldr	r0, .L35
 661 0004 0B4B     		ldr	r3, .L35+4
 662 0006 0360     		str	r3, [r0]
 513:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 663              		.loc 1 513 3 is_stmt 1 view .LVU207
 513:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 664              		.loc 1 513 24 is_stmt 0 view .LVU208
 665 0008 4FF4E133 		mov	r3, #115200
 666 000c 4360     		str	r3, [r0, #4]
 514:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 667              		.loc 1 514 3 is_stmt 1 view .LVU209
 514:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 668              		.loc 1 514 26 is_stmt 0 view .LVU210
 669 000e 0023     		movs	r3, #0
 670 0010 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 29


 515:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 671              		.loc 1 515 3 is_stmt 1 view .LVU211
 515:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 672              		.loc 1 515 24 is_stmt 0 view .LVU212
 673 0012 C360     		str	r3, [r0, #12]
 516:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 674              		.loc 1 516 3 is_stmt 1 view .LVU213
 516:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 675              		.loc 1 516 22 is_stmt 0 view .LVU214
 676 0014 0361     		str	r3, [r0, #16]
 517:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 677              		.loc 1 517 3 is_stmt 1 view .LVU215
 517:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 678              		.loc 1 517 20 is_stmt 0 view .LVU216
 679 0016 0C22     		movs	r2, #12
 680 0018 4261     		str	r2, [r0, #20]
 518:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 681              		.loc 1 518 3 is_stmt 1 view .LVU217
 518:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 682              		.loc 1 518 25 is_stmt 0 view .LVU218
 683 001a 8361     		str	r3, [r0, #24]
 519:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 684              		.loc 1 519 3 is_stmt 1 view .LVU219
 519:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 685              		.loc 1 519 28 is_stmt 0 view .LVU220
 686 001c C361     		str	r3, [r0, #28]
 520:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 687              		.loc 1 520 3 is_stmt 1 view .LVU221
 520:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 688              		.loc 1 520 30 is_stmt 0 view .LVU222
 689 001e 0362     		str	r3, [r0, #32]
 521:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 690              		.loc 1 521 3 is_stmt 1 view .LVU223
 521:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 691              		.loc 1 521 38 is_stmt 0 view .LVU224
 692 0020 4362     		str	r3, [r0, #36]
 522:Core/Src/main.c ****   {
 693              		.loc 1 522 3 is_stmt 1 view .LVU225
 522:Core/Src/main.c ****   {
 694              		.loc 1 522 7 is_stmt 0 view .LVU226
 695 0022 FFF7FEFF 		bl	HAL_UART_Init
 696              	.LVL21:
 522:Core/Src/main.c ****   {
 697              		.loc 1 522 6 view .LVU227
 698 0026 00B9     		cbnz	r0, .L34
 530:Core/Src/main.c **** 
 699              		.loc 1 530 1 view .LVU228
 700 0028 08BD     		pop	{r3, pc}
 701              	.L34:
 524:Core/Src/main.c ****   }
 702              		.loc 1 524 5 is_stmt 1 view .LVU229
 703 002a FFF7FEFF 		bl	Error_Handler
 704              	.LVL22:
 705              	.L36:
 706 002e 00BF     		.align	2
 707              	.L35:
 708 0030 00000000 		.word	.LANCHOR3
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 30


 709 0034 00440040 		.word	1073759232
 710              		.cfi_endproc
 711              	.LFE142:
 713              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 714              		.align	1
 715              		.syntax unified
 716              		.thumb
 717              		.thumb_func
 719              	MX_USART3_UART_Init:
 720              	.LFB143:
 538:Core/Src/main.c **** 
 721              		.loc 1 538 1 view -0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 0
 724              		@ frame_needed = 0, uses_anonymous_args = 0
 725 0000 08B5     		push	{r3, lr}
 726              	.LCFI13:
 727              		.cfi_def_cfa_offset 8
 728              		.cfi_offset 3, -8
 729              		.cfi_offset 14, -4
 547:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 730              		.loc 1 547 3 view .LVU231
 547:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 731              		.loc 1 547 19 is_stmt 0 view .LVU232
 732 0002 0B48     		ldr	r0, .L41
 733 0004 0B4B     		ldr	r3, .L41+4
 734 0006 0360     		str	r3, [r0]
 548:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 735              		.loc 1 548 3 is_stmt 1 view .LVU233
 548:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 736              		.loc 1 548 24 is_stmt 0 view .LVU234
 737 0008 4FF4E133 		mov	r3, #115200
 738 000c 4360     		str	r3, [r0, #4]
 549:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 739              		.loc 1 549 3 is_stmt 1 view .LVU235
 549:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 740              		.loc 1 549 26 is_stmt 0 view .LVU236
 741 000e 0023     		movs	r3, #0
 742 0010 8360     		str	r3, [r0, #8]
 550:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 743              		.loc 1 550 3 is_stmt 1 view .LVU237
 550:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 744              		.loc 1 550 24 is_stmt 0 view .LVU238
 745 0012 C360     		str	r3, [r0, #12]
 551:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 746              		.loc 1 551 3 is_stmt 1 view .LVU239
 551:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 747              		.loc 1 551 22 is_stmt 0 view .LVU240
 748 0014 0361     		str	r3, [r0, #16]
 552:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 749              		.loc 1 552 3 is_stmt 1 view .LVU241
 552:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 750              		.loc 1 552 20 is_stmt 0 view .LVU242
 751 0016 0C22     		movs	r2, #12
 752 0018 4261     		str	r2, [r0, #20]
 553:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 753              		.loc 1 553 3 is_stmt 1 view .LVU243
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 31


 553:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 754              		.loc 1 553 25 is_stmt 0 view .LVU244
 755 001a 8361     		str	r3, [r0, #24]
 554:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 756              		.loc 1 554 3 is_stmt 1 view .LVU245
 554:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 757              		.loc 1 554 28 is_stmt 0 view .LVU246
 758 001c C361     		str	r3, [r0, #28]
 555:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 759              		.loc 1 555 3 is_stmt 1 view .LVU247
 555:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 760              		.loc 1 555 30 is_stmt 0 view .LVU248
 761 001e 0362     		str	r3, [r0, #32]
 556:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 762              		.loc 1 556 3 is_stmt 1 view .LVU249
 556:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 763              		.loc 1 556 38 is_stmt 0 view .LVU250
 764 0020 4362     		str	r3, [r0, #36]
 557:Core/Src/main.c ****   {
 765              		.loc 1 557 3 is_stmt 1 view .LVU251
 557:Core/Src/main.c ****   {
 766              		.loc 1 557 7 is_stmt 0 view .LVU252
 767 0022 FFF7FEFF 		bl	HAL_UART_Init
 768              	.LVL23:
 557:Core/Src/main.c ****   {
 769              		.loc 1 557 6 view .LVU253
 770 0026 00B9     		cbnz	r0, .L40
 565:Core/Src/main.c **** 
 771              		.loc 1 565 1 view .LVU254
 772 0028 08BD     		pop	{r3, pc}
 773              	.L40:
 559:Core/Src/main.c ****   }
 774              		.loc 1 559 5 is_stmt 1 view .LVU255
 775 002a FFF7FEFF 		bl	Error_Handler
 776              	.LVL24:
 777              	.L42:
 778 002e 00BF     		.align	2
 779              	.L41:
 780 0030 00000000 		.word	.LANCHOR4
 781 0034 00480040 		.word	1073760256
 782              		.cfi_endproc
 783              	.LFE143:
 785              		.section	.text.MX_TIM3_Init,"ax",%progbits
 786              		.align	1
 787              		.syntax unified
 788              		.thumb
 789              		.thumb_func
 791              	MX_TIM3_Init:
 792              	.LFB138:
 355:Core/Src/main.c **** 
 793              		.loc 1 355 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 40
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797 0000 00B5     		push	{lr}
 798              	.LCFI14:
 799              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 32


 800              		.cfi_offset 14, -4
 801 0002 8BB0     		sub	sp, sp, #44
 802              	.LCFI15:
 803              		.cfi_def_cfa_offset 48
 361:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 804              		.loc 1 361 3 view .LVU257
 361:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 805              		.loc 1 361 27 is_stmt 0 view .LVU258
 806 0004 0023     		movs	r3, #0
 807 0006 0793     		str	r3, [sp, #28]
 808 0008 0893     		str	r3, [sp, #32]
 809 000a 0993     		str	r3, [sp, #36]
 362:Core/Src/main.c **** 
 810              		.loc 1 362 3 is_stmt 1 view .LVU259
 362:Core/Src/main.c **** 
 811              		.loc 1 362 22 is_stmt 0 view .LVU260
 812 000c 0093     		str	r3, [sp]
 813 000e 0193     		str	r3, [sp, #4]
 814 0010 0293     		str	r3, [sp, #8]
 815 0012 0393     		str	r3, [sp, #12]
 816 0014 0493     		str	r3, [sp, #16]
 817 0016 0593     		str	r3, [sp, #20]
 818 0018 0693     		str	r3, [sp, #24]
 367:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 819              		.loc 1 367 3 is_stmt 1 view .LVU261
 367:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 820              		.loc 1 367 18 is_stmt 0 view .LVU262
 821 001a 1748     		ldr	r0, .L51
 822 001c 174A     		ldr	r2, .L51+4
 823 001e 0260     		str	r2, [r0]
 368:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 824              		.loc 1 368 3 is_stmt 1 view .LVU263
 368:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 825              		.loc 1 368 24 is_stmt 0 view .LVU264
 826 0020 4722     		movs	r2, #71
 827 0022 4260     		str	r2, [r0, #4]
 369:Core/Src/main.c ****   htim3.Init.Period = 300;
 828              		.loc 1 369 3 is_stmt 1 view .LVU265
 369:Core/Src/main.c ****   htim3.Init.Period = 300;
 829              		.loc 1 369 26 is_stmt 0 view .LVU266
 830 0024 8360     		str	r3, [r0, #8]
 370:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 831              		.loc 1 370 3 is_stmt 1 view .LVU267
 370:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 832              		.loc 1 370 21 is_stmt 0 view .LVU268
 833 0026 4FF49672 		mov	r2, #300
 834 002a C260     		str	r2, [r0, #12]
 371:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 835              		.loc 1 371 3 is_stmt 1 view .LVU269
 371:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 836              		.loc 1 371 28 is_stmt 0 view .LVU270
 837 002c 0361     		str	r3, [r0, #16]
 372:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 838              		.loc 1 372 3 is_stmt 1 view .LVU271
 372:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 839              		.loc 1 372 32 is_stmt 0 view .LVU272
 840 002e 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 33


 373:Core/Src/main.c ****   {
 841              		.loc 1 373 3 is_stmt 1 view .LVU273
 373:Core/Src/main.c ****   {
 842              		.loc 1 373 7 is_stmt 0 view .LVU274
 843 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 844              	.LVL25:
 373:Core/Src/main.c ****   {
 845              		.loc 1 373 6 view .LVU275
 846 0034 C8B9     		cbnz	r0, .L48
 377:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 847              		.loc 1 377 3 is_stmt 1 view .LVU276
 377:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 848              		.loc 1 377 37 is_stmt 0 view .LVU277
 849 0036 0023     		movs	r3, #0
 850 0038 0793     		str	r3, [sp, #28]
 378:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 851              		.loc 1 378 3 is_stmt 1 view .LVU278
 378:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 852              		.loc 1 378 33 is_stmt 0 view .LVU279
 853 003a 0993     		str	r3, [sp, #36]
 379:Core/Src/main.c ****   {
 854              		.loc 1 379 3 is_stmt 1 view .LVU280
 379:Core/Src/main.c ****   {
 855              		.loc 1 379 7 is_stmt 0 view .LVU281
 856 003c 07A9     		add	r1, sp, #28
 857 003e 0E48     		ldr	r0, .L51
 858 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 859              	.LVL26:
 379:Core/Src/main.c ****   {
 860              		.loc 1 379 6 view .LVU282
 861 0044 98B9     		cbnz	r0, .L49
 383:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 862              		.loc 1 383 3 is_stmt 1 view .LVU283
 383:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 863              		.loc 1 383 20 is_stmt 0 view .LVU284
 864 0046 6023     		movs	r3, #96
 865 0048 0093     		str	r3, [sp]
 384:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 866              		.loc 1 384 3 is_stmt 1 view .LVU285
 384:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 867              		.loc 1 384 19 is_stmt 0 view .LVU286
 868 004a 0023     		movs	r3, #0
 869 004c 0193     		str	r3, [sp, #4]
 385:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 870              		.loc 1 385 3 is_stmt 1 view .LVU287
 385:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 871              		.loc 1 385 24 is_stmt 0 view .LVU288
 872 004e 0293     		str	r3, [sp, #8]
 386:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 873              		.loc 1 386 3 is_stmt 1 view .LVU289
 386:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 874              		.loc 1 386 24 is_stmt 0 view .LVU290
 875 0050 0493     		str	r3, [sp, #16]
 387:Core/Src/main.c ****   {
 876              		.loc 1 387 3 is_stmt 1 view .LVU291
 387:Core/Src/main.c ****   {
 877              		.loc 1 387 7 is_stmt 0 view .LVU292
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 34


 878 0052 0822     		movs	r2, #8
 879 0054 6946     		mov	r1, sp
 880 0056 0848     		ldr	r0, .L51
 881 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 882              	.LVL27:
 387:Core/Src/main.c ****   {
 883              		.loc 1 387 6 view .LVU293
 884 005c 48B9     		cbnz	r0, .L50
 394:Core/Src/main.c **** 
 885              		.loc 1 394 3 is_stmt 1 view .LVU294
 886 005e 0648     		ldr	r0, .L51
 887 0060 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 888              	.LVL28:
 396:Core/Src/main.c **** 
 889              		.loc 1 396 1 is_stmt 0 view .LVU295
 890 0064 0BB0     		add	sp, sp, #44
 891              	.LCFI16:
 892              		.cfi_remember_state
 893              		.cfi_def_cfa_offset 4
 894              		@ sp needed
 895 0066 5DF804FB 		ldr	pc, [sp], #4
 896              	.L48:
 897              	.LCFI17:
 898              		.cfi_restore_state
 375:Core/Src/main.c ****   }
 899              		.loc 1 375 5 is_stmt 1 view .LVU296
 900 006a FFF7FEFF 		bl	Error_Handler
 901              	.LVL29:
 902              	.L49:
 381:Core/Src/main.c ****   }
 903              		.loc 1 381 5 view .LVU297
 904 006e FFF7FEFF 		bl	Error_Handler
 905              	.LVL30:
 906              	.L50:
 389:Core/Src/main.c ****   }
 907              		.loc 1 389 5 view .LVU298
 908 0072 FFF7FEFF 		bl	Error_Handler
 909              	.LVL31:
 910              	.L52:
 911 0076 00BF     		.align	2
 912              	.L51:
 913 0078 00000000 		.word	.LANCHOR5
 914 007c 00040040 		.word	1073742848
 915              		.cfi_endproc
 916              	.LFE138:
 918              		.section	.text.MX_RTC_Init,"ax",%progbits
 919              		.align	1
 920              		.syntax unified
 921              		.thumb
 922              		.thumb_func
 924              	MX_RTC_Init:
 925              	.LFB136:
 251:Core/Src/main.c **** 
 926              		.loc 1 251 1 view -0
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 24
 929              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 35


 930 0000 00B5     		push	{lr}
 931              	.LCFI18:
 932              		.cfi_def_cfa_offset 4
 933              		.cfi_offset 14, -4
 934 0002 87B0     		sub	sp, sp, #28
 935              	.LCFI19:
 936              		.cfi_def_cfa_offset 32
 257:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 937              		.loc 1 257 3 view .LVU300
 257:Core/Src/main.c ****   RTC_DateTypeDef sDate = {0};
 938              		.loc 1 257 19 is_stmt 0 view .LVU301
 939 0004 0023     		movs	r3, #0
 940 0006 0193     		str	r3, [sp, #4]
 941 0008 0293     		str	r3, [sp, #8]
 942 000a 0393     		str	r3, [sp, #12]
 943 000c 0493     		str	r3, [sp, #16]
 944 000e 0593     		str	r3, [sp, #20]
 258:Core/Src/main.c **** 
 945              		.loc 1 258 3 is_stmt 1 view .LVU302
 258:Core/Src/main.c **** 
 946              		.loc 1 258 19 is_stmt 0 view .LVU303
 947 0010 0093     		str	r3, [sp]
 266:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 948              		.loc 1 266 3 is_stmt 1 view .LVU304
 266:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 949              		.loc 1 266 17 is_stmt 0 view .LVU305
 950 0012 1A48     		ldr	r0, .L61
 951 0014 1A4A     		ldr	r2, .L61+4
 952 0016 0260     		str	r2, [r0]
 267:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 124;
 953              		.loc 1 267 3 is_stmt 1 view .LVU306
 267:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 124;
 954              		.loc 1 267 24 is_stmt 0 view .LVU307
 955 0018 4360     		str	r3, [r0, #4]
 268:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1999;
 956              		.loc 1 268 3 is_stmt 1 view .LVU308
 268:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 1999;
 957              		.loc 1 268 26 is_stmt 0 view .LVU309
 958 001a 7C22     		movs	r2, #124
 959 001c 8260     		str	r2, [r0, #8]
 269:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 960              		.loc 1 269 3 is_stmt 1 view .LVU310
 269:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 961              		.loc 1 269 25 is_stmt 0 view .LVU311
 962 001e 40F2CF72 		movw	r2, #1999
 963 0022 C260     		str	r2, [r0, #12]
 270:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 964              		.loc 1 270 3 is_stmt 1 view .LVU312
 270:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 965              		.loc 1 270 20 is_stmt 0 view .LVU313
 966 0024 0361     		str	r3, [r0, #16]
 271:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 967              		.loc 1 271 3 is_stmt 1 view .LVU314
 271:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 968              		.loc 1 271 28 is_stmt 0 view .LVU315
 969 0026 4361     		str	r3, [r0, #20]
 272:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 36


 970              		.loc 1 272 3 is_stmt 1 view .LVU316
 272:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 971              		.loc 1 272 24 is_stmt 0 view .LVU317
 972 0028 8361     		str	r3, [r0, #24]
 273:Core/Src/main.c ****   {
 973              		.loc 1 273 3 is_stmt 1 view .LVU318
 273:Core/Src/main.c ****   {
 974              		.loc 1 273 7 is_stmt 0 view .LVU319
 975 002a FFF7FEFF 		bl	HAL_RTC_Init
 976              	.LVL32:
 273:Core/Src/main.c ****   {
 977              		.loc 1 273 6 view .LVU320
 978 002e F8B9     		cbnz	r0, .L58
 284:Core/Src/main.c ****   sTime.Minutes = 0;
 979              		.loc 1 284 3 is_stmt 1 view .LVU321
 284:Core/Src/main.c ****   sTime.Minutes = 0;
 980              		.loc 1 284 15 is_stmt 0 view .LVU322
 981 0030 0022     		movs	r2, #0
 982 0032 8DF80420 		strb	r2, [sp, #4]
 285:Core/Src/main.c ****   sTime.Seconds = 0;
 983              		.loc 1 285 3 is_stmt 1 view .LVU323
 285:Core/Src/main.c ****   sTime.Seconds = 0;
 984              		.loc 1 285 17 is_stmt 0 view .LVU324
 985 0036 8DF80520 		strb	r2, [sp, #5]
 286:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 986              		.loc 1 286 3 is_stmt 1 view .LVU325
 286:Core/Src/main.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 987              		.loc 1 286 17 is_stmt 0 view .LVU326
 988 003a 8DF80620 		strb	r2, [sp, #6]
 287:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 989              		.loc 1 287 3 is_stmt 1 view .LVU327
 287:Core/Src/main.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 990              		.loc 1 287 24 is_stmt 0 view .LVU328
 991 003e 0492     		str	r2, [sp, #16]
 288:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 992              		.loc 1 288 3 is_stmt 1 view .LVU329
 288:Core/Src/main.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 993              		.loc 1 288 24 is_stmt 0 view .LVU330
 994 0040 0592     		str	r2, [sp, #20]
 289:Core/Src/main.c ****   {
 995              		.loc 1 289 3 is_stmt 1 view .LVU331
 289:Core/Src/main.c ****   {
 996              		.loc 1 289 7 is_stmt 0 view .LVU332
 997 0042 01A9     		add	r1, sp, #4
 998 0044 0D48     		ldr	r0, .L61
 999 0046 FFF7FEFF 		bl	HAL_RTC_SetTime
 1000              	.LVL33:
 289:Core/Src/main.c ****   {
 1001              		.loc 1 289 6 view .LVU333
 1002 004a 98B9     		cbnz	r0, .L59
 293:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1003              		.loc 1 293 3 is_stmt 1 view .LVU334
 293:Core/Src/main.c ****   sDate.Month = RTC_MONTH_JANUARY;
 1004              		.loc 1 293 17 is_stmt 0 view .LVU335
 1005 004c 0123     		movs	r3, #1
 1006 004e 8DF80030 		strb	r3, [sp]
 294:Core/Src/main.c ****   sDate.Date = 1;
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 37


 1007              		.loc 1 294 3 is_stmt 1 view .LVU336
 294:Core/Src/main.c ****   sDate.Date = 1;
 1008              		.loc 1 294 15 is_stmt 0 view .LVU337
 1009 0052 8DF80130 		strb	r3, [sp, #1]
 295:Core/Src/main.c ****   sDate.Year = 0;
 1010              		.loc 1 295 3 is_stmt 1 view .LVU338
 295:Core/Src/main.c ****   sDate.Year = 0;
 1011              		.loc 1 295 14 is_stmt 0 view .LVU339
 1012 0056 8DF80230 		strb	r3, [sp, #2]
 296:Core/Src/main.c **** 
 1013              		.loc 1 296 3 is_stmt 1 view .LVU340
 296:Core/Src/main.c **** 
 1014              		.loc 1 296 14 is_stmt 0 view .LVU341
 1015 005a 0022     		movs	r2, #0
 1016 005c 8DF80320 		strb	r2, [sp, #3]
 298:Core/Src/main.c ****   {
 1017              		.loc 1 298 3 is_stmt 1 view .LVU342
 298:Core/Src/main.c ****   {
 1018              		.loc 1 298 7 is_stmt 0 view .LVU343
 1019 0060 6946     		mov	r1, sp
 1020 0062 0648     		ldr	r0, .L61
 1021 0064 FFF7FEFF 		bl	HAL_RTC_SetDate
 1022              	.LVL34:
 298:Core/Src/main.c ****   {
 1023              		.loc 1 298 6 view .LVU344
 1024 0068 30B9     		cbnz	r0, .L60
 307:Core/Src/main.c **** 
 1025              		.loc 1 307 1 view .LVU345
 1026 006a 07B0     		add	sp, sp, #28
 1027              	.LCFI20:
 1028              		.cfi_remember_state
 1029              		.cfi_def_cfa_offset 4
 1030              		@ sp needed
 1031 006c 5DF804FB 		ldr	pc, [sp], #4
 1032              	.L58:
 1033              	.LCFI21:
 1034              		.cfi_restore_state
 275:Core/Src/main.c ****   }
 1035              		.loc 1 275 5 is_stmt 1 view .LVU346
 1036 0070 FFF7FEFF 		bl	Error_Handler
 1037              	.LVL35:
 1038              	.L59:
 291:Core/Src/main.c ****   }
 1039              		.loc 1 291 5 view .LVU347
 1040 0074 FFF7FEFF 		bl	Error_Handler
 1041              	.LVL36:
 1042              	.L60:
 300:Core/Src/main.c ****   }
 1043              		.loc 1 300 5 view .LVU348
 1044 0078 FFF7FEFF 		bl	Error_Handler
 1045              	.LVL37:
 1046              	.L62:
 1047              		.align	2
 1048              	.L61:
 1049 007c 00000000 		.word	.LANCHOR6
 1050 0080 00280040 		.word	1073752064
 1051              		.cfi_endproc
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 38


 1052              	.LFE136:
 1054              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1055              		.align	1
 1056              		.syntax unified
 1057              		.thumb
 1058              		.thumb_func
 1060              	MX_TIM16_Init:
 1061              	.LFB139:
 404:Core/Src/main.c **** 
 1062              		.loc 1 404 1 view -0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 0
 1065              		@ frame_needed = 0, uses_anonymous_args = 0
 1066 0000 08B5     		push	{r3, lr}
 1067              	.LCFI22:
 1068              		.cfi_def_cfa_offset 8
 1069              		.cfi_offset 3, -8
 1070              		.cfi_offset 14, -4
 413:Core/Src/main.c ****   htim16.Init.Prescaler = 71;
 1071              		.loc 1 413 3 view .LVU350
 413:Core/Src/main.c ****   htim16.Init.Prescaler = 71;
 1072              		.loc 1 413 19 is_stmt 0 view .LVU351
 1073 0002 0948     		ldr	r0, .L67
 1074 0004 094B     		ldr	r3, .L67+4
 1075 0006 0360     		str	r3, [r0]
 414:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1076              		.loc 1 414 3 is_stmt 1 view .LVU352
 414:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1077              		.loc 1 414 25 is_stmt 0 view .LVU353
 1078 0008 4723     		movs	r3, #71
 1079 000a 4360     		str	r3, [r0, #4]
 415:Core/Src/main.c ****   htim16.Init.Period = 100;
 1080              		.loc 1 415 3 is_stmt 1 view .LVU354
 415:Core/Src/main.c ****   htim16.Init.Period = 100;
 1081              		.loc 1 415 27 is_stmt 0 view .LVU355
 1082 000c 0023     		movs	r3, #0
 1083 000e 8360     		str	r3, [r0, #8]
 416:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1084              		.loc 1 416 3 is_stmt 1 view .LVU356
 416:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1085              		.loc 1 416 22 is_stmt 0 view .LVU357
 1086 0010 6422     		movs	r2, #100
 1087 0012 C260     		str	r2, [r0, #12]
 417:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1088              		.loc 1 417 3 is_stmt 1 view .LVU358
 417:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 1089              		.loc 1 417 29 is_stmt 0 view .LVU359
 1090 0014 0361     		str	r3, [r0, #16]
 418:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1091              		.loc 1 418 3 is_stmt 1 view .LVU360
 418:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1092              		.loc 1 418 33 is_stmt 0 view .LVU361
 1093 0016 4361     		str	r3, [r0, #20]
 419:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1094              		.loc 1 419 3 is_stmt 1 view .LVU362
 419:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1095              		.loc 1 419 33 is_stmt 0 view .LVU363
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 39


 1096 0018 8361     		str	r3, [r0, #24]
 420:Core/Src/main.c ****   {
 1097              		.loc 1 420 3 is_stmt 1 view .LVU364
 420:Core/Src/main.c ****   {
 1098              		.loc 1 420 7 is_stmt 0 view .LVU365
 1099 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1100              	.LVL38:
 420:Core/Src/main.c ****   {
 1101              		.loc 1 420 6 view .LVU366
 1102 001e 00B9     		cbnz	r0, .L66
 428:Core/Src/main.c **** 
 1103              		.loc 1 428 1 view .LVU367
 1104 0020 08BD     		pop	{r3, pc}
 1105              	.L66:
 422:Core/Src/main.c ****   }
 1106              		.loc 1 422 5 is_stmt 1 view .LVU368
 1107 0022 FFF7FEFF 		bl	Error_Handler
 1108              	.LVL39:
 1109              	.L68:
 1110 0026 00BF     		.align	2
 1111              	.L67:
 1112 0028 00000000 		.word	.LANCHOR7
 1113 002c 00440140 		.word	1073824768
 1114              		.cfi_endproc
 1115              	.LFE139:
 1117              		.section	.text.MX_TIM17_Init,"ax",%progbits
 1118              		.align	1
 1119              		.syntax unified
 1120              		.thumb
 1121              		.thumb_func
 1123              	MX_TIM17_Init:
 1124              	.LFB140:
 436:Core/Src/main.c **** 
 1125              		.loc 1 436 1 view -0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 1129 0000 08B5     		push	{r3, lr}
 1130              	.LCFI23:
 1131              		.cfi_def_cfa_offset 8
 1132              		.cfi_offset 3, -8
 1133              		.cfi_offset 14, -4
 445:Core/Src/main.c ****   htim17.Init.Prescaler = 71;
 1134              		.loc 1 445 3 view .LVU370
 445:Core/Src/main.c ****   htim17.Init.Prescaler = 71;
 1135              		.loc 1 445 19 is_stmt 0 view .LVU371
 1136 0002 0948     		ldr	r0, .L73
 1137 0004 094B     		ldr	r3, .L73+4
 1138 0006 0360     		str	r3, [r0]
 446:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 1139              		.loc 1 446 3 is_stmt 1 view .LVU372
 446:Core/Src/main.c ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 1140              		.loc 1 446 25 is_stmt 0 view .LVU373
 1141 0008 4723     		movs	r3, #71
 1142 000a 4360     		str	r3, [r0, #4]
 447:Core/Src/main.c ****   htim17.Init.Period = 10000;
 1143              		.loc 1 447 3 is_stmt 1 view .LVU374
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 40


 447:Core/Src/main.c ****   htim17.Init.Period = 10000;
 1144              		.loc 1 447 27 is_stmt 0 view .LVU375
 1145 000c 0023     		movs	r3, #0
 1146 000e 8360     		str	r3, [r0, #8]
 448:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1147              		.loc 1 448 3 is_stmt 1 view .LVU376
 448:Core/Src/main.c ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1148              		.loc 1 448 22 is_stmt 0 view .LVU377
 1149 0010 42F21072 		movw	r2, #10000
 1150 0014 C260     		str	r2, [r0, #12]
 449:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 1151              		.loc 1 449 3 is_stmt 1 view .LVU378
 449:Core/Src/main.c ****   htim17.Init.RepetitionCounter = 0;
 1152              		.loc 1 449 29 is_stmt 0 view .LVU379
 1153 0016 0361     		str	r3, [r0, #16]
 450:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1154              		.loc 1 450 3 is_stmt 1 view .LVU380
 450:Core/Src/main.c ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1155              		.loc 1 450 33 is_stmt 0 view .LVU381
 1156 0018 4361     		str	r3, [r0, #20]
 451:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 1157              		.loc 1 451 3 is_stmt 1 view .LVU382
 451:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 1158              		.loc 1 451 33 is_stmt 0 view .LVU383
 1159 001a 8361     		str	r3, [r0, #24]
 452:Core/Src/main.c ****   {
 1160              		.loc 1 452 3 is_stmt 1 view .LVU384
 452:Core/Src/main.c ****   {
 1161              		.loc 1 452 7 is_stmt 0 view .LVU385
 1162 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1163              	.LVL40:
 452:Core/Src/main.c ****   {
 1164              		.loc 1 452 6 view .LVU386
 1165 0020 00B9     		cbnz	r0, .L72
 460:Core/Src/main.c **** 
 1166              		.loc 1 460 1 view .LVU387
 1167 0022 08BD     		pop	{r3, pc}
 1168              	.L72:
 454:Core/Src/main.c ****   }
 1169              		.loc 1 454 5 is_stmt 1 view .LVU388
 1170 0024 FFF7FEFF 		bl	Error_Handler
 1171              	.LVL41:
 1172              	.L74:
 1173              		.align	2
 1174              	.L73:
 1175 0028 00000000 		.word	.LANCHOR8
 1176 002c 00480140 		.word	1073825792
 1177              		.cfi_endproc
 1178              	.LFE140:
 1180              		.section	.text.SystemClock_Config,"ax",%progbits
 1181              		.align	1
 1182              		.global	SystemClock_Config
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1187              	SystemClock_Config:
 1188              	.LFB134:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 41


 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1189              		.loc 1 141 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 120
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193 0000 00B5     		push	{lr}
 1194              	.LCFI24:
 1195              		.cfi_def_cfa_offset 4
 1196              		.cfi_offset 14, -4
 1197 0002 9FB0     		sub	sp, sp, #124
 1198              	.LCFI25:
 1199              		.cfi_def_cfa_offset 128
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1200              		.loc 1 142 3 view .LVU390
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1201              		.loc 1 142 22 is_stmt 0 view .LVU391
 1202 0004 2822     		movs	r2, #40
 1203 0006 0021     		movs	r1, #0
 1204 0008 14A8     		add	r0, sp, #80
 1205 000a FFF7FEFF 		bl	memset
 1206              	.LVL42:
 143:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1207              		.loc 1 143 3 is_stmt 1 view .LVU392
 143:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1208              		.loc 1 143 22 is_stmt 0 view .LVU393
 1209 000e 0021     		movs	r1, #0
 1210 0010 0F91     		str	r1, [sp, #60]
 1211 0012 1091     		str	r1, [sp, #64]
 1212 0014 1191     		str	r1, [sp, #68]
 1213 0016 1291     		str	r1, [sp, #72]
 1214 0018 1391     		str	r1, [sp, #76]
 144:Core/Src/main.c **** 
 1215              		.loc 1 144 3 is_stmt 1 view .LVU394
 144:Core/Src/main.c **** 
 1216              		.loc 1 144 28 is_stmt 0 view .LVU395
 1217 001a 3C22     		movs	r2, #60
 1218 001c 6846     		mov	r0, sp
 1219 001e FFF7FEFF 		bl	memset
 1220              	.LVL43:
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1221              		.loc 1 149 3 is_stmt 1 view .LVU396
 149:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1222              		.loc 1 149 36 is_stmt 0 view .LVU397
 1223 0022 0122     		movs	r2, #1
 1224 0024 1492     		str	r2, [sp, #80]
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1225              		.loc 1 150 3 is_stmt 1 view .LVU398
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 1226              		.loc 1 150 30 is_stmt 0 view .LVU399
 1227 0026 4FF48033 		mov	r3, #65536
 1228 002a 1593     		str	r3, [sp, #84]
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1229              		.loc 1 151 3 is_stmt 1 view .LVU400
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1230              		.loc 1 152 3 view .LVU401
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1231              		.loc 1 152 30 is_stmt 0 view .LVU402
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 42


 1232 002c 1892     		str	r2, [sp, #96]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1233              		.loc 1 153 3 is_stmt 1 view .LVU403
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1234              		.loc 1 153 34 is_stmt 0 view .LVU404
 1235 002e 0222     		movs	r2, #2
 1236 0030 1B92     		str	r2, [sp, #108]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1237              		.loc 1 154 3 is_stmt 1 view .LVU405
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1238              		.loc 1 154 35 is_stmt 0 view .LVU406
 1239 0032 1C93     		str	r3, [sp, #112]
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1240              		.loc 1 155 3 is_stmt 1 view .LVU407
 155:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1241              		.loc 1 155 32 is_stmt 0 view .LVU408
 1242 0034 4FF4E013 		mov	r3, #1835008
 1243 0038 1D93     		str	r3, [sp, #116]
 156:Core/Src/main.c ****   {
 1244              		.loc 1 156 3 is_stmt 1 view .LVU409
 156:Core/Src/main.c ****   {
 1245              		.loc 1 156 7 is_stmt 0 view .LVU410
 1246 003a 14A8     		add	r0, sp, #80
 1247 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1248              	.LVL44:
 156:Core/Src/main.c ****   {
 1249              		.loc 1 156 6 view .LVU411
 1250 0040 20BB     		cbnz	r0, .L80
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1251              		.loc 1 163 3 is_stmt 1 view .LVU412
 163:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1252              		.loc 1 163 31 is_stmt 0 view .LVU413
 1253 0042 0F23     		movs	r3, #15
 1254 0044 0F93     		str	r3, [sp, #60]
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1255              		.loc 1 165 3 is_stmt 1 view .LVU414
 165:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1256              		.loc 1 165 34 is_stmt 0 view .LVU415
 1257 0046 0221     		movs	r1, #2
 1258 0048 1091     		str	r1, [sp, #64]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1259              		.loc 1 166 3 is_stmt 1 view .LVU416
 166:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1260              		.loc 1 166 35 is_stmt 0 view .LVU417
 1261 004a 0023     		movs	r3, #0
 1262 004c 1193     		str	r3, [sp, #68]
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1263              		.loc 1 167 3 is_stmt 1 view .LVU418
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1264              		.loc 1 167 36 is_stmt 0 view .LVU419
 1265 004e 4FF48062 		mov	r2, #1024
 1266 0052 1292     		str	r2, [sp, #72]
 168:Core/Src/main.c **** 
 1267              		.loc 1 168 3 is_stmt 1 view .LVU420
 168:Core/Src/main.c **** 
 1268              		.loc 1 168 36 is_stmt 0 view .LVU421
 1269 0054 1393     		str	r3, [sp, #76]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 43


 170:Core/Src/main.c ****   {
 1270              		.loc 1 170 3 is_stmt 1 view .LVU422
 170:Core/Src/main.c ****   {
 1271              		.loc 1 170 7 is_stmt 0 view .LVU423
 1272 0056 0FA8     		add	r0, sp, #60
 1273 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1274              	.LVL45:
 170:Core/Src/main.c ****   {
 1275              		.loc 1 170 6 view .LVU424
 1276 005c C0B9     		cbnz	r0, .L81
 174:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_RTC
 1277              		.loc 1 174 3 is_stmt 1 view .LVU425
 174:Core/Src/main.c ****                               |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_RTC
 1278              		.loc 1 174 38 is_stmt 0 view .LVU426
 1279 005e 0E4B     		ldr	r3, .L83
 1280 0060 0093     		str	r3, [sp]
 177:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 1281              		.loc 1 177 3 is_stmt 1 view .LVU427
 177:Core/Src/main.c ****   PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 1282              		.loc 1 177 38 is_stmt 0 view .LVU428
 1283 0062 0123     		movs	r3, #1
 1284 0064 0293     		str	r3, [sp, #8]
 178:Core/Src/main.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 1285              		.loc 1 178 3 is_stmt 1 view .LVU429
 178:Core/Src/main.c ****   PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_SYSCLK;
 1286              		.loc 1 178 38 is_stmt 0 view .LVU430
 1287 0066 4FF48033 		mov	r3, #65536
 1288 006a 0393     		str	r3, [sp, #12]
 179:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1289              		.loc 1 179 3 is_stmt 1 view .LVU431
 179:Core/Src/main.c ****   PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 1290              		.loc 1 179 38 is_stmt 0 view .LVU432
 1291 006c 4FF48023 		mov	r3, #262144
 1292 0070 0493     		str	r3, [sp, #16]
 180:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 1293              		.loc 1 180 3 is_stmt 1 view .LVU433
 180:Core/Src/main.c ****   PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 1294              		.loc 1 180 37 is_stmt 0 view .LVU434
 1295 0072 4FF48073 		mov	r3, #256
 1296 0076 0993     		str	r3, [sp, #36]
 181:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1297              		.loc 1 181 3 is_stmt 1 view .LVU435
 181:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1298              		.loc 1 181 35 is_stmt 0 view .LVU436
 1299 0078 4FF44073 		mov	r3, #768
 1300 007c 0193     		str	r3, [sp, #4]
 182:Core/Src/main.c ****   {
 1301              		.loc 1 182 3 is_stmt 1 view .LVU437
 182:Core/Src/main.c ****   {
 1302              		.loc 1 182 7 is_stmt 0 view .LVU438
 1303 007e 6846     		mov	r0, sp
 1304 0080 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1305              	.LVL46:
 182:Core/Src/main.c ****   {
 1306              		.loc 1 182 6 view .LVU439
 1307 0084 30B9     		cbnz	r0, .L82
 186:Core/Src/main.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 44


 1308              		.loc 1 186 1 view .LVU440
 1309 0086 1FB0     		add	sp, sp, #124
 1310              	.LCFI26:
 1311              		.cfi_remember_state
 1312              		.cfi_def_cfa_offset 4
 1313              		@ sp needed
 1314 0088 5DF804FB 		ldr	pc, [sp], #4
 1315              	.L80:
 1316              	.LCFI27:
 1317              		.cfi_restore_state
 158:Core/Src/main.c ****   }
 1318              		.loc 1 158 5 is_stmt 1 view .LVU441
 1319 008c FFF7FEFF 		bl	Error_Handler
 1320              	.LVL47:
 1321              	.L81:
 172:Core/Src/main.c ****   }
 1322              		.loc 1 172 5 view .LVU442
 1323 0090 FFF7FEFF 		bl	Error_Handler
 1324              	.LVL48:
 1325              	.L82:
 184:Core/Src/main.c ****   }
 1326              		.loc 1 184 5 view .LVU443
 1327 0094 FFF7FEFF 		bl	Error_Handler
 1328              	.LVL49:
 1329              	.L84:
 1330              		.align	2
 1331              	.L83:
 1332 0098 87000100 		.word	65671
 1333              		.cfi_endproc
 1334              	.LFE134:
 1336              		.section	.text.main,"ax",%progbits
 1337              		.align	1
 1338              		.global	main
 1339              		.syntax unified
 1340              		.thumb
 1341              		.thumb_func
 1343              	main:
 1344              	.LFB133:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1345              		.loc 1 86 1 view -0
 1346              		.cfi_startproc
 1347              		@ Volatile: function does not return.
 1348              		@ args = 0, pretend = 0, frame = 0
 1349              		@ frame_needed = 0, uses_anonymous_args = 0
 1350 0000 08B5     		push	{r3, lr}
 1351              	.LCFI28:
 1352              		.cfi_def_cfa_offset 8
 1353              		.cfi_offset 3, -8
 1354              		.cfi_offset 14, -4
  94:Core/Src/main.c **** 
 1355              		.loc 1 94 3 view .LVU445
 1356 0002 FFF7FEFF 		bl	HAL_Init
 1357              	.LVL50:
 101:Core/Src/main.c **** 
 1358              		.loc 1 101 3 view .LVU446
 1359 0006 FFF7FEFF 		bl	SystemClock_Config
 1360              	.LVL51:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 45


 108:Core/Src/main.c ****   MX_DMA_Init();
 1361              		.loc 1 108 3 view .LVU447
 1362 000a FFF7FEFF 		bl	MX_GPIO_Init
 1363              	.LVL52:
 109:Core/Src/main.c ****   MX_ADC2_Init();
 1364              		.loc 1 109 3 view .LVU448
 1365 000e FFF7FEFF 		bl	MX_DMA_Init
 1366              	.LVL53:
 110:Core/Src/main.c ****   MX_SPI2_Init();
 1367              		.loc 1 110 3 view .LVU449
 1368 0012 FFF7FEFF 		bl	MX_ADC2_Init
 1369              	.LVL54:
 111:Core/Src/main.c ****   MX_USART1_UART_Init();
 1370              		.loc 1 111 3 view .LVU450
 1371 0016 FFF7FEFF 		bl	MX_SPI2_Init
 1372              	.LVL55:
 112:Core/Src/main.c ****   MX_USART2_UART_Init();
 1373              		.loc 1 112 3 view .LVU451
 1374 001a FFF7FEFF 		bl	MX_USART1_UART_Init
 1375              	.LVL56:
 113:Core/Src/main.c ****   MX_USART3_UART_Init();
 1376              		.loc 1 113 3 view .LVU452
 1377 001e FFF7FEFF 		bl	MX_USART2_UART_Init
 1378              	.LVL57:
 114:Core/Src/main.c ****   MX_TIM3_Init();
 1379              		.loc 1 114 3 view .LVU453
 1380 0022 FFF7FEFF 		bl	MX_USART3_UART_Init
 1381              	.LVL58:
 115:Core/Src/main.c ****   MX_RTC_Init();
 1382              		.loc 1 115 3 view .LVU454
 1383 0026 FFF7FEFF 		bl	MX_TIM3_Init
 1384              	.LVL59:
 116:Core/Src/main.c ****   MX_TIM16_Init();
 1385              		.loc 1 116 3 view .LVU455
 1386 002a FFF7FEFF 		bl	MX_RTC_Init
 1387              	.LVL60:
 117:Core/Src/main.c ****   MX_TIM17_Init();
 1388              		.loc 1 117 3 view .LVU456
 1389 002e FFF7FEFF 		bl	MX_TIM16_Init
 1390              	.LVL61:
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1391              		.loc 1 118 3 view .LVU457
 1392 0032 FFF7FEFF 		bl	MX_TIM17_Init
 1393              	.LVL62:
 120:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim17);
 1394              		.loc 1 120 3 view .LVU458
 1395 0036 0748     		ldr	r0, .L88
 1396 0038 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1397              	.LVL63:
 121:Core/Src/main.c ****   Os_Init_Task();
 1398              		.loc 1 121 3 view .LVU459
 1399 003c 0648     		ldr	r0, .L88+4
 1400 003e FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1401              	.LVL64:
 122:Core/Src/main.c ****   HAL_Delay(2000);
 1402              		.loc 1 122 3 view .LVU460
 1403 0042 FFF7FEFF 		bl	Os_Init_Task
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 46


 1404              	.LVL65:
 123:Core/Src/main.c ****   /* USER CODE END 2 */
 1405              		.loc 1 123 3 view .LVU461
 1406 0046 4FF4FA60 		mov	r0, #2000
 1407 004a FFF7FEFF 		bl	HAL_Delay
 1408              	.LVL66:
 1409              	.L86:
 127:Core/Src/main.c ****   {
 1410              		.loc 1 127 3 discriminator 1 view .LVU462
 130:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 1411              		.loc 1 130 5 discriminator 1 view .LVU463
 1412 004e FFF7FEFF 		bl	Os_Handler
 1413              	.LVL67:
 127:Core/Src/main.c ****   {
 1414              		.loc 1 127 9 discriminator 1 view .LVU464
 1415 0052 FCE7     		b	.L86
 1416              	.L89:
 1417              		.align	2
 1418              	.L88:
 1419 0054 00000000 		.word	.LANCHOR7
 1420 0058 00000000 		.word	.LANCHOR8
 1421              		.cfi_endproc
 1422              	.LFE133:
 1424              		.global	hdma_usart2_rx
 1425              		.global	huart3
 1426              		.global	huart2
 1427              		.global	huart1
 1428              		.global	htim17
 1429              		.global	htim16
 1430              		.global	htim3
 1431              		.global	hspi2
 1432              		.global	hrtc
 1433              		.global	hdma_adc2
 1434              		.global	hadc2
 1435              		.section	.bss.hadc2,"aw",%nobits
 1436              		.align	2
 1437              		.set	.LANCHOR0,. + 0
 1440              	hadc2:
 1441 0000 00000000 		.space	80
 1441      00000000 
 1441      00000000 
 1441      00000000 
 1441      00000000 
 1442              		.section	.bss.hdma_adc2,"aw",%nobits
 1443              		.align	2
 1446              	hdma_adc2:
 1447 0000 00000000 		.space	68
 1447      00000000 
 1447      00000000 
 1447      00000000 
 1447      00000000 
 1448              		.section	.bss.hdma_usart2_rx,"aw",%nobits
 1449              		.align	2
 1452              	hdma_usart2_rx:
 1453 0000 00000000 		.space	68
 1453      00000000 
 1453      00000000 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 47


 1453      00000000 
 1453      00000000 
 1454              		.section	.bss.hrtc,"aw",%nobits
 1455              		.align	2
 1456              		.set	.LANCHOR6,. + 0
 1459              	hrtc:
 1460 0000 00000000 		.space	32
 1460      00000000 
 1460      00000000 
 1460      00000000 
 1460      00000000 
 1461              		.section	.bss.hspi2,"aw",%nobits
 1462              		.align	2
 1463              		.set	.LANCHOR1,. + 0
 1466              	hspi2:
 1467 0000 00000000 		.space	100
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1468              		.section	.bss.htim16,"aw",%nobits
 1469              		.align	2
 1470              		.set	.LANCHOR7,. + 0
 1473              	htim16:
 1474 0000 00000000 		.space	76
 1474      00000000 
 1474      00000000 
 1474      00000000 
 1474      00000000 
 1475              		.section	.bss.htim17,"aw",%nobits
 1476              		.align	2
 1477              		.set	.LANCHOR8,. + 0
 1480              	htim17:
 1481 0000 00000000 		.space	76
 1481      00000000 
 1481      00000000 
 1481      00000000 
 1481      00000000 
 1482              		.section	.bss.htim3,"aw",%nobits
 1483              		.align	2
 1484              		.set	.LANCHOR5,. + 0
 1487              	htim3:
 1488 0000 00000000 		.space	76
 1488      00000000 
 1488      00000000 
 1488      00000000 
 1488      00000000 
 1489              		.section	.bss.huart1,"aw",%nobits
 1490              		.align	2
 1491              		.set	.LANCHOR2,. + 0
 1494              	huart1:
 1495 0000 00000000 		.space	132
 1495      00000000 
 1495      00000000 
 1495      00000000 
 1495      00000000 
 1496              		.section	.bss.huart2,"aw",%nobits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 48


 1497              		.align	2
 1498              		.set	.LANCHOR3,. + 0
 1501              	huart2:
 1502 0000 00000000 		.space	132
 1502      00000000 
 1502      00000000 
 1502      00000000 
 1502      00000000 
 1503              		.section	.bss.huart3,"aw",%nobits
 1504              		.align	2
 1505              		.set	.LANCHOR4,. + 0
 1508              	huart3:
 1509 0000 00000000 		.space	132
 1509      00000000 
 1509      00000000 
 1509      00000000 
 1509      00000000 
 1510              		.text
 1511              	.Letext0:
 1512              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 1513              		.file 4 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 1514              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 1515              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 1516              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1517              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1518              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1519              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1520              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1521              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 1522              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 1523              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rtc.h"
 1524              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1525              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1526              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 1527              		.file 18 "Core/Inc/main.h"
 1528              		.file 19 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1529              		.file 20 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 1530              		.file 21 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1531              		.file 22 "Core/Inc/os.h"
 1532              		.file 23 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 49


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:221    .text.MX_GPIO_Init:000000e8 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:227    .text.MX_DMA_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:232    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:305    .text.MX_DMA_Init:00000050 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:310    .text.Error_Handler:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:316    .text.Error_Handler:00000000 Error_Handler
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:348    .text.MX_ADC2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:353    .text.MX_ADC2_Init:00000000 MX_ADC2_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:477    .text.MX_ADC2_Init:0000006c $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:483    .text.MX_SPI2_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:488    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:564    .text.MX_SPI2_Init:00000040 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:570    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:575    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:636    .text.MX_USART1_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:642    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:647    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:708    .text.MX_USART2_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:714    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:719    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:780    .text.MX_USART3_UART_Init:00000030 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:786    .text.MX_TIM3_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:791    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:913    .text.MX_TIM3_Init:00000078 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:919    .text.MX_RTC_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:924    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1049   .text.MX_RTC_Init:0000007c $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1055   .text.MX_TIM16_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1060   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1112   .text.MX_TIM16_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1118   .text.MX_TIM17_Init:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1123   .text.MX_TIM17_Init:00000000 MX_TIM17_Init
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1175   .text.MX_TIM17_Init:00000028 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1181   .text.SystemClock_Config:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1187   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1332   .text.SystemClock_Config:00000098 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1337   .text.main:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1343   .text.main:00000000 main
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1419   .text.main:00000054 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1452   .bss.hdma_usart2_rx:00000000 hdma_usart2_rx
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1508   .bss.huart3:00000000 huart3
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1501   .bss.huart2:00000000 huart2
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1494   .bss.huart1:00000000 huart1
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1480   .bss.htim17:00000000 htim17
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1473   .bss.htim16:00000000 htim16
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1487   .bss.htim3:00000000 htim3
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1466   .bss.hspi2:00000000 hspi2
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1459   .bss.hrtc:00000000 hrtc
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1446   .bss.hdma_adc2:00000000 hdma_adc2
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1440   .bss.hadc2:00000000 hadc2
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1436   .bss.hadc2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1443   .bss.hdma_adc2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1449   .bss.hdma_usart2_rx:00000000 $d
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s 			page 50


C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1455   .bss.hrtc:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1462   .bss.hspi2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1469   .bss.htim16:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1476   .bss.htim17:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1483   .bss.htim3:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1490   .bss.huart1:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1497   .bss.huart2:00000000 $d
C:\Users\jisu8\AppData\Local\Temp\cchIPStW.s:1504   .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_SPI_Init
HAL_UART_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_TIM_Base_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_TIM_Base_Start_IT
Os_Init_Task
HAL_Delay
Os_Handler
