{
  "module_name": "qla3xxx.h",
  "hash_id": "c325f7dea726730f95c17b35b9435563d36cd07ff3c21f0f0c32d10201d59488",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qla3xxx.h",
  "human_readable_source": " \n \n#ifndef _QLA3XXX_H_\n#define _QLA3XXX_H_\n\n \n#pragma pack(1)\n\n#define OPCODE_OB_MAC_IOCB_FN0          0x01\n#define OPCODE_OB_MAC_IOCB_FN2          0x21\n\n#define OPCODE_IB_MAC_IOCB          0xF9\n#define OPCODE_IB_3032_MAC_IOCB     0x09\n#define OPCODE_IB_IP_IOCB           0xFA\n#define OPCODE_IB_3032_IP_IOCB      0x0A\n\n#define OPCODE_FUNC_ID_MASK                 0x30\n#define OUTBOUND_MAC_IOCB                   0x01\t \n\n#define FN0_MA_BITS_MASK    0x00\n#define FN1_MA_BITS_MASK    0x80\n\nstruct ob_mac_iocb_req {\n\tu8 opcode;\n\tu8 flags;\n#define OB_MAC_IOCB_REQ_MA  0xe0\n#define OB_MAC_IOCB_REQ_F   0x10\n#define OB_MAC_IOCB_REQ_X   0x08\n#define OB_MAC_IOCB_REQ_D   0x02\n#define OB_MAC_IOCB_REQ_I   0x01\n\tu8 flags1;\n#define OB_3032MAC_IOCB_REQ_IC\t0x04\n#define OB_3032MAC_IOCB_REQ_TC\t0x02\n#define OB_3032MAC_IOCB_REQ_UC\t0x01\n\tu8 reserved0;\n\n\tu32 transaction_id;\t \n\t__le16 data_len;\n\tu8 ip_hdr_off;\n\tu8 ip_hdr_len;\n\t__le32 reserved1;\n\t__le32 reserved2;\n\t__le32 buf_addr0_low;\n\t__le32 buf_addr0_high;\n\t__le32 buf_0_len;\n\t__le32 buf_addr1_low;\n\t__le32 buf_addr1_high;\n\t__le32 buf_1_len;\n\t__le32 buf_addr2_low;\n\t__le32 buf_addr2_high;\n\t__le32 buf_2_len;\n\t__le32 reserved3;\n\t__le32 reserved4;\n};\n \n#define OB_MAC_IOCB_REQ_E   0x80000000\t \n#define OB_MAC_IOCB_REQ_C   0x40000000\t \n#define OB_MAC_IOCB_REQ_L   0x20000000\t \n#define OB_MAC_IOCB_REQ_R   0x10000000\t \n\nstruct ob_mac_iocb_rsp {\n\tu8 opcode;\n\tu8 flags;\n#define OB_MAC_IOCB_RSP_P   0x08\n#define OB_MAC_IOCB_RSP_L   0x04\n#define OB_MAC_IOCB_RSP_S   0x02\n#define OB_MAC_IOCB_RSP_I   0x01\n\n\t__le16 reserved0;\n\tu32 transaction_id;\t \n\t__le32 reserved1;\n\t__le32 reserved2;\n};\n\nstruct ib_mac_iocb_rsp {\n\tu8 opcode;\n#define IB_MAC_IOCB_RSP_V   0x80\n\tu8 flags;\n#define IB_MAC_IOCB_RSP_S   0x80\n#define IB_MAC_IOCB_RSP_H1  0x40\n#define IB_MAC_IOCB_RSP_H0  0x20\n#define IB_MAC_IOCB_RSP_B   0x10\n#define IB_MAC_IOCB_RSP_M   0x08\n#define IB_MAC_IOCB_RSP_MA  0x07\n\n\t__le16 length;\n\t__le32 reserved;\n\t__le32 ial_low;\n\t__le32 ial_high;\n\n};\n\nstruct ob_ip_iocb_req {\n\tu8 opcode;\n\t__le16 flags;\n#define OB_IP_IOCB_REQ_O        0x100\n#define OB_IP_IOCB_REQ_H        0x008\n#define OB_IP_IOCB_REQ_U        0x004\n#define OB_IP_IOCB_REQ_D        0x002\n#define OB_IP_IOCB_REQ_I        0x001\n\n\tu8 reserved0;\n\n\t__le32 transaction_id;\n\t__le16 data_len;\n\t__le16 reserved1;\n\t__le32 hncb_ptr_low;\n\t__le32 hncb_ptr_high;\n\t__le32 buf_addr0_low;\n\t__le32 buf_addr0_high;\n\t__le32 buf_0_len;\n\t__le32 buf_addr1_low;\n\t__le32 buf_addr1_high;\n\t__le32 buf_1_len;\n\t__le32 buf_addr2_low;\n\t__le32 buf_addr2_high;\n\t__le32 buf_2_len;\n\t__le32 reserved2;\n\t__le32 reserved3;\n};\n\n \n#define OB_IP_IOCB_REQ_E    0x80000000\n#define OB_IP_IOCB_REQ_C    0x40000000\n#define OB_IP_IOCB_REQ_L    0x20000000\n#define OB_IP_IOCB_REQ_R    0x10000000\n\nstruct ob_ip_iocb_rsp {\n\tu8 opcode;\n\tu8 flags;\n#define OB_MAC_IOCB_RSP_H       0x10\n#define OB_MAC_IOCB_RSP_E       0x08\n#define OB_MAC_IOCB_RSP_L       0x04\n#define OB_MAC_IOCB_RSP_S       0x02\n#define OB_MAC_IOCB_RSP_I       0x01\n\n\t__le16 reserved0;\n\t__le32 transaction_id;\n\t__le32 reserved1;\n\t__le32 reserved2;\n};\n\nstruct ib_ip_iocb_rsp {\n\tu8 opcode;\n#define IB_IP_IOCB_RSP_3032_V   0x80\n#define IB_IP_IOCB_RSP_3032_O   0x40\n#define IB_IP_IOCB_RSP_3032_I   0x20\n#define IB_IP_IOCB_RSP_3032_R   0x10\n\tu8 flags;\n#define IB_IP_IOCB_RSP_S        0x80\n#define IB_IP_IOCB_RSP_H1       0x40\n#define IB_IP_IOCB_RSP_H0       0x20\n#define IB_IP_IOCB_RSP_B        0x10\n#define IB_IP_IOCB_RSP_M        0x08\n#define IB_IP_IOCB_RSP_MA       0x07\n\n\t__le16 length;\n\t__le16 checksum;\n#define IB_IP_IOCB_RSP_3032_ICE\t\t0x01\n#define IB_IP_IOCB_RSP_3032_CE\t\t0x02\n#define IB_IP_IOCB_RSP_3032_NUC\t\t0x04\n#define IB_IP_IOCB_RSP_3032_UDP\t\t0x08\n#define IB_IP_IOCB_RSP_3032_TCP\t\t0x10\n#define IB_IP_IOCB_RSP_3032_IPE\t\t0x20\n\t__le16 reserved;\n#define IB_IP_IOCB_RSP_R        0x01\n\t__le32 ial_low;\n\t__le32 ial_high;\n};\n\nstruct net_rsp_iocb {\n\tu8 opcode;\n\tu8 flags;\n\t__le16 reserved0;\n\t__le32 reserved[3];\n};\n#pragma pack()\n\n \n#define PORT0_PHY_ADDRESS   0x1e00\n#define PORT1_PHY_ADDRESS   0x1f00\n\n#define ETHERNET_CRC_SIZE   4\n\n#define MII_SCAN_REGISTER 0x00000001\n\n#define PHY_ID_0_REG    2\n#define PHY_ID_1_REG    3\n\n#define PHY_OUI_1_MASK       0xfc00\n#define PHY_MODEL_MASK       0x03f0\n\n \n#define MII_AGERE_ADDR_1  0x00001000\n#define MII_AGERE_ADDR_2  0x00001100\n\n \nenum {\n\tISP_CONTROL_NP_MASK = 0x0003,\n\tISP_CONTROL_NP_PCSR = 0x0000,\n\tISP_CONTROL_NP_HMCR = 0x0001,\n\tISP_CONTROL_NP_LRAMCR = 0x0002,\n\tISP_CONTROL_NP_PSR = 0x0003,\n\tISP_CONTROL_RI = 0x0008,\n\tISP_CONTROL_CI = 0x0010,\n\tISP_CONTROL_PI = 0x0020,\n\tISP_CONTROL_IN = 0x0040,\n\tISP_CONTROL_BE = 0x0080,\n\tISP_CONTROL_FN_MASK = 0x0700,\n\tISP_CONTROL_FN0_NET = 0x0400,\n\tISP_CONTROL_FN0_SCSI = 0x0500,\n\tISP_CONTROL_FN1_NET = 0x0600,\n\tISP_CONTROL_FN1_SCSI = 0x0700,\n\tISP_CONTROL_LINK_DN_0 = 0x0800,\n\tISP_CONTROL_LINK_DN_1 = 0x1000,\n\tISP_CONTROL_FSR = 0x2000,\n\tISP_CONTROL_FE = 0x4000,\n\tISP_CONTROL_SR = 0x8000,\n};\n\n \nenum {\n\tISP_IMR_ENABLE_INT = 0x0004,\n\tISP_IMR_DISABLE_RESET_INT = 0x0008,\n\tISP_IMR_DISABLE_CMPL_INT = 0x0010,\n\tISP_IMR_DISABLE_PROC_INT = 0x0020,\n};\n\n \nenum {\n\tISP_SERIAL_PORT_IF_CLK = 0x0001,\n\tISP_SERIAL_PORT_IF_CS = 0x0002,\n\tISP_SERIAL_PORT_IF_D0 = 0x0004,\n\tISP_SERIAL_PORT_IF_DI = 0x0008,\n\tISP_NVRAM_MASK = (0x000F << 16),\n\tISP_SERIAL_PORT_IF_WE = 0x0010,\n\tISP_SERIAL_PORT_IF_NVR_MASK = 0x001F,\n\tISP_SERIAL_PORT_IF_SCI = 0x0400,\n\tISP_SERIAL_PORT_IF_SC0 = 0x0800,\n\tISP_SERIAL_PORT_IF_SCE = 0x1000,\n\tISP_SERIAL_PORT_IF_SDI = 0x2000,\n\tISP_SERIAL_PORT_IF_SDO = 0x4000,\n\tISP_SERIAL_PORT_IF_SDE = 0x8000,\n\tISP_SERIAL_PORT_IF_I2C_MASK = 0xFC00,\n};\n\n \nenum {\n\tQL_RESOURCE_MASK_BASE_CODE = 0x7,\n\tQL_RESOURCE_BITS_BASE_CODE = 0x4,\n\tQL_DRVR_SEM_BITS = (QL_RESOURCE_BITS_BASE_CODE << 1),\n\tQL_DDR_RAM_SEM_BITS = (QL_RESOURCE_BITS_BASE_CODE << 4),\n\tQL_PHY_GIO_SEM_BITS = (QL_RESOURCE_BITS_BASE_CODE << 7),\n\tQL_NVRAM_SEM_BITS = (QL_RESOURCE_BITS_BASE_CODE << 10),\n\tQL_FLASH_SEM_BITS = (QL_RESOURCE_BITS_BASE_CODE << 13),\n\tQL_DRVR_SEM_MASK = (QL_RESOURCE_MASK_BASE_CODE << (1 + 16)),\n\tQL_DDR_RAM_SEM_MASK = (QL_RESOURCE_MASK_BASE_CODE << (4 + 16)),\n\tQL_PHY_GIO_SEM_MASK = (QL_RESOURCE_MASK_BASE_CODE << (7 + 16)),\n\tQL_NVRAM_SEM_MASK = (QL_RESOURCE_MASK_BASE_CODE << (10 + 16)),\n\tQL_FLASH_SEM_MASK = (QL_RESOURCE_MASK_BASE_CODE << (13 + 16)),\n};\n\n  \nstruct ql3xxx_common_registers {\n\tu32 MB0;\t\t \n\tu32 MB1;\t\t \n\tu32 MB2;\t\t \n\tu32 MB3;\t\t \n\tu32 MB4;\t\t \n\tu32 MB5;\t\t \n\tu32 MB6;\t\t \n\tu32 MB7;\t\t \n\tu32 flashBiosAddr;\n\tu32 flashBiosData;\n\tu32 ispControlStatus;\n\tu32 ispInterruptMaskReg;\n\tu32 serialPortInterfaceReg;\n\tu32 semaphoreReg;\n\tu32 reqQProducerIndex;\n\tu32 rspQConsumerIndex;\n\n\tu32 rxLargeQProducerIndex;\n\tu32 rxSmallQProducerIndex;\n\tu32 arcMadiCommand;\n\tu32 arcMadiData;\n};\n\nenum {\n\tEXT_HW_CONFIG_SP_MASK = 0x0006,\n\tEXT_HW_CONFIG_SP_NONE = 0x0000,\n\tEXT_HW_CONFIG_SP_BYTE_PARITY = 0x0002,\n\tEXT_HW_CONFIG_SP_ECC = 0x0004,\n\tEXT_HW_CONFIG_SP_ECCx = 0x0006,\n\tEXT_HW_CONFIG_SIZE_MASK = 0x0060,\n\tEXT_HW_CONFIG_SIZE_128M = 0x0000,\n\tEXT_HW_CONFIG_SIZE_256M = 0x0020,\n\tEXT_HW_CONFIG_SIZE_512M = 0x0040,\n\tEXT_HW_CONFIG_SIZE_INVALID = 0x0060,\n\tEXT_HW_CONFIG_PD = 0x0080,\n\tEXT_HW_CONFIG_FW = 0x0200,\n\tEXT_HW_CONFIG_US = 0x0400,\n\tEXT_HW_CONFIG_DCS_MASK = 0x1800,\n\tEXT_HW_CONFIG_DCS_9MA = 0x0000,\n\tEXT_HW_CONFIG_DCS_15MA = 0x0800,\n\tEXT_HW_CONFIG_DCS_18MA = 0x1000,\n\tEXT_HW_CONFIG_DCS_24MA = 0x1800,\n\tEXT_HW_CONFIG_DDS_MASK = 0x6000,\n\tEXT_HW_CONFIG_DDS_9MA = 0x0000,\n\tEXT_HW_CONFIG_DDS_15MA = 0x2000,\n\tEXT_HW_CONFIG_DDS_18MA = 0x4000,\n\tEXT_HW_CONFIG_DDS_24MA = 0x6000,\n};\n\n \nenum {\n\tINTERNAL_CHIP_DM = 0x0001,\n\tINTERNAL_CHIP_SD = 0x0002,\n\tINTERNAL_CHIP_RAP_MASK = 0x000C,\n\tINTERNAL_CHIP_RAP_RR = 0x0000,\n\tINTERNAL_CHIP_RAP_NRM = 0x0004,\n\tINTERNAL_CHIP_RAP_ERM = 0x0008,\n\tINTERNAL_CHIP_RAP_ERMx = 0x000C,\n\tINTERNAL_CHIP_WE = 0x0010,\n\tINTERNAL_CHIP_EF = 0x0020,\n\tINTERNAL_CHIP_FR = 0x0040,\n\tINTERNAL_CHIP_FW = 0x0080,\n\tINTERNAL_CHIP_FI = 0x0100,\n\tINTERNAL_CHIP_FT = 0x0200,\n};\n\n \nenum {\n\tPORT_CONTROL_DS = 0x0001,\n\tPORT_CONTROL_HH = 0x0002,\n\tPORT_CONTROL_EI = 0x0004,\n\tPORT_CONTROL_ET = 0x0008,\n\tPORT_CONTROL_EF = 0x0010,\n\tPORT_CONTROL_DRM = 0x0020,\n\tPORT_CONTROL_RLB = 0x0040,\n\tPORT_CONTROL_RCB = 0x0080,\n\tPORT_CONTROL_MAC = 0x0100,\n\tPORT_CONTROL_IPV = 0x0200,\n\tPORT_CONTROL_IFP = 0x0400,\n\tPORT_CONTROL_ITP = 0x0800,\n\tPORT_CONTROL_FI = 0x1000,\n\tPORT_CONTROL_DFP = 0x2000,\n\tPORT_CONTROL_OI = 0x4000,\n\tPORT_CONTROL_CC = 0x8000,\n};\n\n \nenum {\n\tPORT_STATUS_SM0 = 0x0001,\n\tPORT_STATUS_SM1 = 0x0002,\n\tPORT_STATUS_X = 0x0008,\n\tPORT_STATUS_DL = 0x0080,\n\tPORT_STATUS_IC = 0x0200,\n\tPORT_STATUS_MRC = 0x0400,\n\tPORT_STATUS_NL = 0x0800,\n\tPORT_STATUS_REV_ID_MASK = 0x7000,\n\tPORT_STATUS_REV_ID_1 = 0x1000,\n\tPORT_STATUS_REV_ID_2 = 0x2000,\n\tPORT_STATUS_REV_ID_3 = 0x3000,\n\tPORT_STATUS_64 = 0x8000,\n\tPORT_STATUS_UP0 = 0x10000,\n\tPORT_STATUS_AC0 = 0x20000,\n\tPORT_STATUS_AE0 = 0x40000,\n\tPORT_STATUS_UP1 = 0x100000,\n\tPORT_STATUS_AC1 = 0x200000,\n\tPORT_STATUS_AE1 = 0x400000,\n\tPORT_STATUS_F0_ENABLED = 0x1000000,\n\tPORT_STATUS_F1_ENABLED = 0x2000000,\n\tPORT_STATUS_F2_ENABLED = 0x4000000,\n\tPORT_STATUS_F3_ENABLED = 0x8000000,\n};\n\n \nenum {\n\tMAC_ADDR_INDIRECT_PTR_REG_RP_MASK = 0x0003,\n\tMAC_ADDR_INDIRECT_PTR_REG_RP_PRI_LWR = 0x0000,\n\tMAC_ADDR_INDIRECT_PTR_REG_RP_PRI_UPR = 0x0001,\n\tMAC_ADDR_INDIRECT_PTR_REG_RP_SEC_LWR = 0x0002,\n\tMAC_ADDR_INDIRECT_PTR_REG_RP_SEC_UPR = 0x0003,\n\tMAC_ADDR_INDIRECT_PTR_REG_PR = 0x0008,\n\tMAC_ADDR_INDIRECT_PTR_REG_SS = 0x0010,\n\tMAC_ADDR_INDIRECT_PTR_REG_SE = 0x0020,\n\tMAC_ADDR_INDIRECT_PTR_REG_SP = 0x0040,\n\tMAC_ADDR_INDIRECT_PTR_REG_PE = 0x0080,\n};\n\n \nenum {\n\tMAC_MII_CONTROL_RC = 0x0001,\n\tMAC_MII_CONTROL_SC = 0x0002,\n\tMAC_MII_CONTROL_AS = 0x0004,\n\tMAC_MII_CONTROL_NP = 0x0008,\n\tMAC_MII_CONTROL_CLK_SEL_MASK = 0x0070,\n\tMAC_MII_CONTROL_CLK_SEL_DIV2 = 0x0000,\n\tMAC_MII_CONTROL_CLK_SEL_DIV4 = 0x0010,\n\tMAC_MII_CONTROL_CLK_SEL_DIV6 = 0x0020,\n\tMAC_MII_CONTROL_CLK_SEL_DIV8 = 0x0030,\n\tMAC_MII_CONTROL_CLK_SEL_DIV10 = 0x0040,\n\tMAC_MII_CONTROL_CLK_SEL_DIV14 = 0x0050,\n\tMAC_MII_CONTROL_CLK_SEL_DIV20 = 0x0060,\n\tMAC_MII_CONTROL_CLK_SEL_DIV28 = 0x0070,\n\tMAC_MII_CONTROL_RM = 0x8000,\n};\n\n \nenum {\n\tMAC_MII_STATUS_BSY = 0x0001,\n\tMAC_MII_STATUS_SC = 0x0002,\n\tMAC_MII_STATUS_NV = 0x0004,\n};\n\nenum {\n\tMAC_CONFIG_REG_PE = 0x0001,\n\tMAC_CONFIG_REG_TF = 0x0002,\n\tMAC_CONFIG_REG_RF = 0x0004,\n\tMAC_CONFIG_REG_FD = 0x0008,\n\tMAC_CONFIG_REG_GM = 0x0010,\n\tMAC_CONFIG_REG_LB = 0x0020,\n\tMAC_CONFIG_REG_SR = 0x8000,\n};\n\nenum {\n\tMAC_HALF_DUPLEX_REG_ED = 0x10000,\n\tMAC_HALF_DUPLEX_REG_NB = 0x20000,\n\tMAC_HALF_DUPLEX_REG_BNB = 0x40000,\n\tMAC_HALF_DUPLEX_REG_ALT = 0x80000,\n};\n\nenum {\n\tIP_ADDR_INDEX_REG_MASK = 0x000f,\n\tIP_ADDR_INDEX_REG_FUNC_0_PRI = 0x0000,\n\tIP_ADDR_INDEX_REG_FUNC_0_SEC = 0x0001,\n\tIP_ADDR_INDEX_REG_FUNC_1_PRI = 0x0002,\n\tIP_ADDR_INDEX_REG_FUNC_1_SEC = 0x0003,\n\tIP_ADDR_INDEX_REG_FUNC_2_PRI = 0x0004,\n\tIP_ADDR_INDEX_REG_FUNC_2_SEC = 0x0005,\n\tIP_ADDR_INDEX_REG_FUNC_3_PRI = 0x0006,\n\tIP_ADDR_INDEX_REG_FUNC_3_SEC = 0x0007,\n\tIP_ADDR_INDEX_REG_6 = 0x0008,\n\tIP_ADDR_INDEX_REG_OFFSET_MASK = 0x0030,\n\tIP_ADDR_INDEX_REG_E = 0x0040,\n};\nenum {\n\tQL3032_PORT_CONTROL_DS = 0x0001,\n\tQL3032_PORT_CONTROL_HH = 0x0002,\n\tQL3032_PORT_CONTROL_EIv6 = 0x0004,\n\tQL3032_PORT_CONTROL_EIv4 = 0x0008,\n\tQL3032_PORT_CONTROL_ET = 0x0010,\n\tQL3032_PORT_CONTROL_EF = 0x0020,\n\tQL3032_PORT_CONTROL_DRM = 0x0040,\n\tQL3032_PORT_CONTROL_RLB = 0x0080,\n\tQL3032_PORT_CONTROL_RCB = 0x0100,\n\tQL3032_PORT_CONTROL_KIE = 0x0200,\n};\n\nenum {\n\tPROBE_MUX_ADDR_REG_MUX_SEL_MASK = 0x003f,\n\tPROBE_MUX_ADDR_REG_SYSCLK = 0x0000,\n\tPROBE_MUX_ADDR_REG_PCICLK = 0x0040,\n\tPROBE_MUX_ADDR_REG_NRXCLK = 0x0080,\n\tPROBE_MUX_ADDR_REG_CPUCLK = 0x00C0,\n\tPROBE_MUX_ADDR_REG_MODULE_SEL_MASK = 0x3f00,\n\tPROBE_MUX_ADDR_REG_UP = 0x4000,\n\tPROBE_MUX_ADDR_REG_RE = 0x8000,\n};\n\nenum {\n\tSTATISTICS_INDEX_REG_MASK = 0x01ff,\n\tSTATISTICS_INDEX_REG_MAC0_TX_FRAME = 0x0000,\n\tSTATISTICS_INDEX_REG_MAC0_TX_BYTES = 0x0001,\n\tSTATISTICS_INDEX_REG_MAC0_TX_STAT1 = 0x0002,\n\tSTATISTICS_INDEX_REG_MAC0_TX_STAT2 = 0x0003,\n\tSTATISTICS_INDEX_REG_MAC0_TX_STAT3 = 0x0004,\n\tSTATISTICS_INDEX_REG_MAC0_TX_STAT4 = 0x0005,\n\tSTATISTICS_INDEX_REG_MAC0_TX_STAT5 = 0x0006,\n\tSTATISTICS_INDEX_REG_MAC0_RX_FRAME = 0x0007,\n\tSTATISTICS_INDEX_REG_MAC0_RX_BYTES = 0x0008,\n\tSTATISTICS_INDEX_REG_MAC0_RX_STAT1 = 0x0009,\n\tSTATISTICS_INDEX_REG_MAC0_RX_STAT2 = 0x000a,\n\tSTATISTICS_INDEX_REG_MAC0_RX_STAT3 = 0x000b,\n\tSTATISTICS_INDEX_REG_MAC0_RX_ERR_CRC = 0x000c,\n\tSTATISTICS_INDEX_REG_MAC0_RX_ERR_ENC = 0x000d,\n\tSTATISTICS_INDEX_REG_MAC0_RX_ERR_LEN = 0x000e,\n\tSTATISTICS_INDEX_REG_MAC0_RX_STAT4 = 0x000f,\n\tSTATISTICS_INDEX_REG_MAC1_TX_FRAME = 0x0010,\n\tSTATISTICS_INDEX_REG_MAC1_TX_BYTES = 0x0011,\n\tSTATISTICS_INDEX_REG_MAC1_TX_STAT1 = 0x0012,\n\tSTATISTICS_INDEX_REG_MAC1_TX_STAT2 = 0x0013,\n\tSTATISTICS_INDEX_REG_MAC1_TX_STAT3 = 0x0014,\n\tSTATISTICS_INDEX_REG_MAC1_TX_STAT4 = 0x0015,\n\tSTATISTICS_INDEX_REG_MAC1_TX_STAT5 = 0x0016,\n\tSTATISTICS_INDEX_REG_MAC1_RX_FRAME = 0x0017,\n\tSTATISTICS_INDEX_REG_MAC1_RX_BYTES = 0x0018,\n\tSTATISTICS_INDEX_REG_MAC1_RX_STAT1 = 0x0019,\n\tSTATISTICS_INDEX_REG_MAC1_RX_STAT2 = 0x001a,\n\tSTATISTICS_INDEX_REG_MAC1_RX_STAT3 = 0x001b,\n\tSTATISTICS_INDEX_REG_MAC1_RX_ERR_CRC = 0x001c,\n\tSTATISTICS_INDEX_REG_MAC1_RX_ERR_ENC = 0x001d,\n\tSTATISTICS_INDEX_REG_MAC1_RX_ERR_LEN = 0x001e,\n\tSTATISTICS_INDEX_REG_MAC1_RX_STAT4 = 0x001f,\n\tSTATISTICS_INDEX_REG_IP_TX_PKTS = 0x0020,\n\tSTATISTICS_INDEX_REG_IP_TX_BYTES = 0x0021,\n\tSTATISTICS_INDEX_REG_IP_TX_FRAG = 0x0022,\n\tSTATISTICS_INDEX_REG_IP_RX_PKTS = 0x0023,\n\tSTATISTICS_INDEX_REG_IP_RX_BYTES = 0x0024,\n\tSTATISTICS_INDEX_REG_IP_RX_FRAG = 0x0025,\n\tSTATISTICS_INDEX_REG_IP_DGRM_REASSEMBLY = 0x0026,\n\tSTATISTICS_INDEX_REG_IP_V6_RX_PKTS = 0x0027,\n\tSTATISTICS_INDEX_REG_IP_RX_PKTERR = 0x0028,\n\tSTATISTICS_INDEX_REG_IP_REASSEMBLY_ERR = 0x0029,\n\tSTATISTICS_INDEX_REG_TCP_TX_SEG = 0x0030,\n\tSTATISTICS_INDEX_REG_TCP_TX_BYTES = 0x0031,\n\tSTATISTICS_INDEX_REG_TCP_RX_SEG = 0x0032,\n\tSTATISTICS_INDEX_REG_TCP_RX_BYTES = 0x0033,\n\tSTATISTICS_INDEX_REG_TCP_TIMER_EXP = 0x0034,\n\tSTATISTICS_INDEX_REG_TCP_RX_ACK = 0x0035,\n\tSTATISTICS_INDEX_REG_TCP_TX_ACK = 0x0036,\n\tSTATISTICS_INDEX_REG_TCP_RX_ERR = 0x0037,\n\tSTATISTICS_INDEX_REG_TCP_RX_WIN_PROBE = 0x0038,\n\tSTATISTICS_INDEX_REG_TCP_ECC_ERR_CORR = 0x003f,\n};\n\nenum {\n\tPORT_FATAL_ERROR_STATUS_OFB_RE_MAC0 = 0x00000001,\n\tPORT_FATAL_ERROR_STATUS_OFB_RE_MAC1 = 0x00000002,\n\tPORT_FATAL_ERROR_STATUS_OFB_WE = 0x00000004,\n\tPORT_FATAL_ERROR_STATUS_IFB_RE = 0x00000008,\n\tPORT_FATAL_ERROR_STATUS_IFB_WE_MAC0 = 0x00000010,\n\tPORT_FATAL_ERROR_STATUS_IFB_WE_MAC1 = 0x00000020,\n\tPORT_FATAL_ERROR_STATUS_ODE_RE = 0x00000040,\n\tPORT_FATAL_ERROR_STATUS_ODE_WE = 0x00000080,\n\tPORT_FATAL_ERROR_STATUS_IDE_RE = 0x00000100,\n\tPORT_FATAL_ERROR_STATUS_IDE_WE = 0x00000200,\n\tPORT_FATAL_ERROR_STATUS_SDE_RE = 0x00000400,\n\tPORT_FATAL_ERROR_STATUS_SDE_WE = 0x00000800,\n\tPORT_FATAL_ERROR_STATUS_BLE = 0x00001000,\n\tPORT_FATAL_ERROR_STATUS_SPE = 0x00002000,\n\tPORT_FATAL_ERROR_STATUS_EP0 = 0x00004000,\n\tPORT_FATAL_ERROR_STATUS_EP1 = 0x00008000,\n\tPORT_FATAL_ERROR_STATUS_ICE = 0x00010000,\n\tPORT_FATAL_ERROR_STATUS_ILE = 0x00020000,\n\tPORT_FATAL_ERROR_STATUS_OPE = 0x00040000,\n\tPORT_FATAL_ERROR_STATUS_TA = 0x00080000,\n\tPORT_FATAL_ERROR_STATUS_MA = 0x00100000,\n\tPORT_FATAL_ERROR_STATUS_SCE = 0x00200000,\n\tPORT_FATAL_ERROR_STATUS_RPE = 0x00400000,\n\tPORT_FATAL_ERROR_STATUS_MPE = 0x00800000,\n\tPORT_FATAL_ERROR_STATUS_OCE = 0x01000000,\n};\n\n \n\nstruct ql3xxx_port_registers {\n\tstruct ql3xxx_common_registers CommonRegs;\n\n\tu32 ExternalHWConfig;\n\tu32 InternalChipConfig;\n\tu32 portControl;\n\tu32 portStatus;\n\tu32 macAddrIndirectPtrReg;\n\tu32 macAddrDataReg;\n\tu32 macMIIMgmtControlReg;\n\tu32 macMIIMgmtAddrReg;\n\tu32 macMIIMgmtDataReg;\n\tu32 macMIIStatusReg;\n\tu32 mac0ConfigReg;\n\tu32 mac0IpgIfgReg;\n\tu32 mac0HalfDuplexReg;\n\tu32 mac0MaxFrameLengthReg;\n\tu32 mac0PauseThresholdReg;\n\tu32 mac1ConfigReg;\n\tu32 mac1IpgIfgReg;\n\tu32 mac1HalfDuplexReg;\n\tu32 mac1MaxFrameLengthReg;\n\tu32 mac1PauseThresholdReg;\n\tu32 ipAddrIndexReg;\n\tu32 ipAddrDataReg;\n\tu32 ipReassemblyTimeout;\n\tu32 tcpMaxWindow;\n\tu32 currentTcpTimestamp[2];\n\tu32 internalRamRWAddrReg;\n\tu32 internalRamWDataReg;\n\tu32 reclaimedBufferAddrRegLow;\n\tu32 reclaimedBufferAddrRegHigh;\n\tu32 tcpConfiguration;\n\tu32 functionControl;\n\tu32 fpgaRevID;\n\tu32 localRamAddr;\n\tu32 localRamDataAutoIncr;\n\tu32 localRamDataNonIncr;\n\tu32 gpOutput;\n\tu32 gpInput;\n\tu32 probeMuxAddr;\n\tu32 probeMuxData;\n\tu32 statisticsIndexReg;\n\tu32 statisticsReadDataRegAutoIncr;\n\tu32 statisticsReadDataRegNoIncr;\n\tu32 PortFatalErrStatus;\n};\n\n \nstruct ql3xxx_host_memory_registers {\n\tstruct ql3xxx_common_registers CommonRegs;\n\n\tu32 reserved[12];\n\n\t \n\tu32 reqConsumerIndex;\n\tu32 reqConsumerIndexAddrLow;\n\tu32 reqConsumerIndexAddrHigh;\n\tu32 reqBaseAddrLow;\n\tu32 reqBaseAddrHigh;\n\tu32 reqLength;\n\n\t \n\tu32 rspProducerIndex;\n\tu32 rspProducerIndexAddrLow;\n\tu32 rspProducerIndexAddrHigh;\n\tu32 rspBaseAddrLow;\n\tu32 rspBaseAddrHigh;\n\tu32 rspLength;\n\n\t \n\tu32 rxLargeQConsumerIndex;\n\tu32 rxLargeQBaseAddrLow;\n\tu32 rxLargeQBaseAddrHigh;\n\tu32 rxLargeQLength;\n\tu32 rxLargeBufferLength;\n\n\t \n\tu32 rxSmallQConsumerIndex;\n\tu32 rxSmallQBaseAddrLow;\n\tu32 rxSmallQBaseAddrHigh;\n\tu32 rxSmallQLength;\n\tu32 rxSmallBufferLength;\n\n};\n\n \nstruct ql3xxx_local_ram_registers {\n\tstruct ql3xxx_common_registers CommonRegs;\n\tu32 bufletSize;\n\tu32 maxBufletCount;\n\tu32 currentBufletCount;\n\tu32 reserved;\n\tu32 freeBufletThresholdLow;\n\tu32 freeBufletThresholdHigh;\n\tu32 ipHashTableBase;\n\tu32 ipHashTableCount;\n\tu32 tcpHashTableBase;\n\tu32 tcpHashTableCount;\n\tu32 ncbBase;\n\tu32 maxNcbCount;\n\tu32 currentNcbCount;\n\tu32 drbBase;\n\tu32 maxDrbCount;\n\tu32 currentDrbCount;\n};\n\n \n\n#define LS_64BITS(x)    (u32)(0xffffffff & ((u64)x))\n#define MS_64BITS(x)    (u32)(0xffffffff & (((u64)x)>>16>>16) )\n\n \n\nenum {\n\tCONTROL_REG = 0,\n\tSTATUS_REG = 1,\n\tPHY_STAT_LINK_UP = 0x0004,\n\tPHY_CTRL_LOOPBACK = 0x4000,\n\n\tPETBI_CONTROL_REG = 0x00,\n\tPETBI_CTRL_ALL_PARAMS = 0x7140,\n\tPETBI_CTRL_SOFT_RESET = 0x8000,\n\tPETBI_CTRL_AUTO_NEG = 0x1000,\n\tPETBI_CTRL_RESTART_NEG = 0x0200,\n\tPETBI_CTRL_FULL_DUPLEX = 0x0100,\n\tPETBI_CTRL_SPEED_1000 = 0x0040,\n\n\tPETBI_STATUS_REG = 0x01,\n\tPETBI_STAT_NEG_DONE = 0x0020,\n\tPETBI_STAT_LINK_UP = 0x0004,\n\n\tPETBI_NEG_ADVER = 0x04,\n\tPETBI_NEG_PAUSE = 0x0080,\n\tPETBI_NEG_PAUSE_MASK = 0x0180,\n\tPETBI_NEG_DUPLEX = 0x0020,\n\tPETBI_NEG_DUPLEX_MASK = 0x0060,\n\n\tPETBI_NEG_PARTNER = 0x05,\n\tPETBI_NEG_ERROR_MASK = 0x3000,\n\n\tPETBI_EXPANSION_REG = 0x06,\n\tPETBI_EXP_PAGE_RX = 0x0002,\n\n\tPHY_GIG_CONTROL = 9,\n\tPHY_GIG_ENABLE_MAN = 0x1000,   \n\tPHY_GIG_SET_MASTER = 0x0800,   \n\tPHY_GIG_ALL_PARAMS = 0x0300,\n\tPHY_GIG_ADV_1000F = 0x0200,\n\tPHY_GIG_ADV_1000H = 0x0100,\n\n\tPHY_NEG_ADVER = 4,\n\tPHY_NEG_ALL_PARAMS = 0x0fe0,\n\tPHY_NEG_ASY_PAUSE =  0x0800,\n\tPHY_NEG_SYM_PAUSE =  0x0400,\n\tPHY_NEG_ADV_SPEED =  0x01e0,\n\tPHY_NEG_ADV_100F =   0x0100,\n\tPHY_NEG_ADV_100H =   0x0080,\n\tPHY_NEG_ADV_10F =    0x0040,\n\tPHY_NEG_ADV_10H =    0x0020,\n\n\tPETBI_TBI_CTRL = 0x11,\n\tPETBI_TBI_RESET = 0x8000,\n\tPETBI_TBI_AUTO_SENSE = 0x0100,\n\tPETBI_TBI_SERDES_MODE = 0x0010,\n\tPETBI_TBI_SERDES_WRAP = 0x0002,\n\n\tAUX_CONTROL_STATUS = 0x1c,\n\tPHY_AUX_NEG_DONE = 0x8000,\n\tPHY_NEG_PARTNER = 5,\n\tPHY_AUX_DUPLEX_STAT = 0x0020,\n\tPHY_AUX_SPEED_STAT = 0x0018,\n\tPHY_AUX_NO_HW_STRAP = 0x0004,\n\tPHY_AUX_RESET_STICK = 0x0002,\n\tPHY_NEG_PAUSE = 0x0400,\n\tPHY_CTRL_SOFT_RESET = 0x8000,\n\tPHY_CTRL_AUTO_NEG = 0x1000,\n\tPHY_CTRL_RESTART_NEG = 0x0200,\n};\nenum {\n \n\tFM93C56A_START = 0x1,\n \n\tFM93C56A_READ = 0x2,\n\tFM93C56A_WEN = 0x0,\n\tFM93C56A_WRITE = 0x1,\n\tFM93C56A_WRITE_ALL = 0x0,\n\tFM93C56A_WDS = 0x0,\n\tFM93C56A_ERASE = 0x3,\n\tFM93C56A_ERASE_ALL = 0x0,\n \n\tFM93C56A_WEN_EXT = 0x3,\n\tFM93C56A_WRITE_ALL_EXT = 0x1,\n\tFM93C56A_WDS_EXT = 0x0,\n\tFM93C56A_ERASE_ALL_EXT = 0x2,\n \n\tFM93C56A_READ_DUMMY_BITS = 1,\n\tFM93C56A_READY = 0,\n\tFM93C56A_BUSY = 1,\n\tFM93C56A_CMD_BITS = 2,\n \n\tFM93C56A_SIZE_8 = 0x100,\n\tFM93C56A_SIZE_16 = 0x80,\n\tFM93C66A_SIZE_8 = 0x200,\n\tFM93C66A_SIZE_16 = 0x100,\n\tFM93C86A_SIZE_16 = 0x400,\n \n\tFM93C56A_NO_ADDR_BITS_16 = 8,\n\tFM93C56A_NO_ADDR_BITS_8 = 9,\n\tFM93C86A_NO_ADDR_BITS_16 = 10,\n \n\tFM93C56A_DATA_BITS_16 = 16,\n\tFM93C56A_DATA_BITS_8 = 8,\n};\nenum {\n \n\t    AUBURN_EEPROM_DI = 0x8,\n\tAUBURN_EEPROM_DI_0 = 0x0,\n\tAUBURN_EEPROM_DI_1 = 0x8,\n\tAUBURN_EEPROM_DO = 0x4,\n\tAUBURN_EEPROM_DO_0 = 0x0,\n\tAUBURN_EEPROM_DO_1 = 0x4,\n\tAUBURN_EEPROM_CS = 0x2,\n\tAUBURN_EEPROM_CS_0 = 0x0,\n\tAUBURN_EEPROM_CS_1 = 0x2,\n\tAUBURN_EEPROM_CLK_RISE = 0x1,\n\tAUBURN_EEPROM_CLK_FALL = 0x0,\n};\nenum {EEPROM_SIZE = FM93C86A_SIZE_16,\n\tEEPROM_NO_ADDR_BITS = FM93C86A_NO_ADDR_BITS_16,\n\tEEPROM_NO_DATA_BITS = FM93C56A_DATA_BITS_16,\n};\n\n \n    struct eeprom_port_cfg {\n\tu16 etherMtu_mac;\n\tu16 pauseThreshold_mac;\n\tu16 resumeThreshold_mac;\n\tu16 portConfiguration;\n#define PORT_CONFIG_DEFAULT                 0xf700\n#define PORT_CONFIG_AUTO_NEG_ENABLED        0x8000\n#define PORT_CONFIG_SYM_PAUSE_ENABLED       0x4000\n#define PORT_CONFIG_FULL_DUPLEX_ENABLED     0x2000\n#define PORT_CONFIG_HALF_DUPLEX_ENABLED     0x1000\n#define PORT_CONFIG_1000MB_SPEED            0x0400\n#define PORT_CONFIG_100MB_SPEED             0x0200\n#define PORT_CONFIG_10MB_SPEED              0x0100\n#define PORT_CONFIG_LINK_SPEED_MASK         0x0F00\n\tu16 reserved[12];\n\n};\n\n \nstruct eeprom_bios_cfg {\n\tu16 SpinDlyEn:1, disBios:1, EnMemMap:1, EnSelectBoot:1, Reserved:12;\n\n\tu8 bootID0:7, boodID0Valid:1;\n\tu8 bootLun0[8];\n\n\tu8 bootID1:7, boodID1Valid:1;\n\tu8 bootLun1[8];\n\n\tu16 MaxLunsTrgt;\n\tu8 reserved[10];\n};\n\n \nstruct eeprom_function_cfg {\n\tu8 reserved[30];\n\tu16 macAddress[3];\n\tu16 macAddressSecondary[3];\n\n\tu16 subsysVendorId;\n\tu16 subsysDeviceId;\n};\n\n \nstruct eeprom_data {\n\tu8 asicId[4];\n\tu16 version_and_numPorts;  \n\tu16 boardId;\n\n#define EEPROM_BOARDID_STR_SIZE   16\n#define EEPROM_SERIAL_NUM_SIZE    16\n\n\tu8 boardIdStr[16];\n\tu8 serialNumber[16];\n\tu16 extHwConfig;\n\tstruct eeprom_port_cfg macCfg_port0;\n\tstruct eeprom_port_cfg macCfg_port1;\n\tu16 bufletSize;\n\tu16 bufletCount;\n\tu16 tcpWindowThreshold50;\n\tu16 tcpWindowThreshold25;\n\tu16 tcpWindowThreshold0;\n\tu16 ipHashTableBaseHi;\n\tu16 ipHashTableBaseLo;\n\tu16 ipHashTableSize;\n\tu16 tcpHashTableBaseHi;\n\tu16 tcpHashTableBaseLo;\n\tu16 tcpHashTableSize;\n\tu16 ncbTableBaseHi;\n\tu16 ncbTableBaseLo;\n\tu16 ncbTableSize;\n\tu16 drbTableBaseHi;\n\tu16 drbTableBaseLo;\n\tu16 drbTableSize;\n\tu16 reserved_142[4];\n\tu16 ipReassemblyTimeout;\n\tu16 tcpMaxWindowSize;\n\tu16 ipSecurity;\n#define IPSEC_CONFIG_PRESENT 0x0001\n\tu8 reserved_156[294];\n\tu16 qDebug[8];\n\tstruct eeprom_function_cfg funcCfg_fn0;\n\tu16 reserved_510;\n\tu8 oemSpace[432];\n\tstruct eeprom_bios_cfg biosCfg_fn1;\n\tstruct eeprom_function_cfg funcCfg_fn1;\n\tu16 reserved_1022;\n\tu8 reserved_1024[464];\n\tstruct eeprom_function_cfg funcCfg_fn2;\n\tu16 reserved_1534;\n\tu8 reserved_1536[432];\n\tstruct eeprom_bios_cfg biosCfg_fn3;\n\tstruct eeprom_function_cfg funcCfg_fn3;\n\tu16 checksum;\n};\n\n \n\n \n\n#define QL3XXX_VENDOR_ID    0x1077\n#define QL3022_DEVICE_ID    0x3022\n#define QL3032_DEVICE_ID    0x3032\n\n \n#define NORMAL_MTU_SIZE \t\tETH_DATA_LEN\n#define JUMBO_MTU_SIZE \t\t\t9000\n#define VLAN_ID_LEN\t\t\t    2\n\n \n#define NUM_REQ_Q_ENTRIES   256\t \n\n \n#define NUM_RSP_Q_ENTRIES   256\t \n\n \n#define NUM_LBUFQ_ENTRIES   \t128\n#define JUMBO_NUM_LBUFQ_ENTRIES 32\n#define NUM_SBUFQ_ENTRIES   \t64\n#define QL_SMALL_BUFFER_SIZE    32\n#define QL_ADDR_ELE_PER_BUFQ_ENTRY \\\n(sizeof(struct lrg_buf_q_entry) / sizeof(struct bufq_addr_element))\n     \n#define NUM_SMALL_BUFFERS     \tNUM_SBUFQ_ENTRIES * QL_ADDR_ELE_PER_BUFQ_ENTRY\n\n#define QL_HEADER_SPACE 32\t \n \nstruct lrg_buf_q_entry {\n\n\t__le32 addr0_lower;\n#define IAL_LAST_ENTRY 0x00000001\n#define IAL_CONT_ENTRY 0x00000002\n#define IAL_FLAG_MASK  0x00000003\n\t__le32 addr0_upper;\n\t__le32 addr1_lower;\n\t__le32 addr1_upper;\n\t__le32 addr2_lower;\n\t__le32 addr2_upper;\n\t__le32 addr3_lower;\n\t__le32 addr3_upper;\n\t__le32 addr4_lower;\n\t__le32 addr4_upper;\n\t__le32 addr5_lower;\n\t__le32 addr5_upper;\n\t__le32 addr6_lower;\n\t__le32 addr6_upper;\n\t__le32 addr7_lower;\n\t__le32 addr7_upper;\n\n};\n\nstruct bufq_addr_element {\n\t__le32 addr_low;\n\t__le32 addr_high;\n};\n\n#define QL_NO_RESET\t\t\t0\n#define QL_DO_RESET\t\t\t1\n\nenum link_state_t {\n\tLS_UNKNOWN = 0,\n\tLS_DOWN,\n\tLS_DEGRADE,\n\tLS_RECOVER,\n\tLS_UP,\n};\n\nstruct ql_rcv_buf_cb {\n\tstruct ql_rcv_buf_cb *next;\n\tstruct sk_buff *skb;\n\tDEFINE_DMA_UNMAP_ADDR(mapaddr);\n\tDEFINE_DMA_UNMAP_LEN(maplen);\n\t__le32 buf_phy_addr_low;\n\t__le32 buf_phy_addr_high;\n\tint index;\n};\n\n \n#define MAX_OAL_CNT ((MAX_SKB_FRAGS-1)/4 + 1)\n\nstruct oal_entry {\n\t__le32 dma_lo;\n\t__le32 dma_hi;\n\t__le32 len;\n#define OAL_LAST_ENTRY   0x80000000\t \n#define OAL_CONT_ENTRY   0x40000000\t \n};\n\nstruct oal {\n\tstruct oal_entry oal_entry[5];\n};\n\nstruct map_list {\n\tDEFINE_DMA_UNMAP_ADDR(mapaddr);\n\tDEFINE_DMA_UNMAP_LEN(maplen);\n};\n\nstruct ql_tx_buf_cb {\n\tstruct sk_buff *skb;\n\tstruct ob_mac_iocb_req *queue_entry ;\n\tint seg_count;\n\tstruct oal *oal;\n\tstruct map_list map[MAX_SKB_FRAGS+1];\n};\n\n \n#define QL_BUF_TYPE_MACIOCB 0x01\n#define QL_BUF_TYPE_IPIOCB  0x02\n#define QL_BUF_TYPE_TCPIOCB 0x03\n\n \nenum { QL_RESET_DONE = 1,\t \n\tQL_RESET_ACTIVE = 2,\t \n\tQL_RESET_START = 3,\t \n\tQL_RESET_PER_SCSI = 4,\t \n\tQL_TX_TIMEOUT = 5,\t \n\tQL_LINK_MASTER = 6,\t \n\tQL_ADAPTER_UP = 7,\t \n\tQL_THREAD_UP = 8,\t \n\tQL_LINK_UP = 9,\t \n\tQL_ALLOC_REQ_RSP_Q_DONE = 10,\n\tQL_ALLOC_BUFQS_DONE = 11,\n\tQL_ALLOC_SMALL_BUF_DONE = 12,\n\tQL_LINK_OPTICAL = 13,\n\tQL_MSI_ENABLED = 14,\n};\n\n \n\nstruct ql3_adapter {\n\tu32 reserved_00;\n\tunsigned long flags;\n\n\t \n\tstruct pci_dev *pdev;\n\tstruct net_device *ndev;\t \n\n\tstruct napi_struct napi;\n\n\t \n\tu8 chip_rev_id;\n\tu8 pci_slot;\n\tu8 pci_width;\n\tu8 pci_x;\n\tu32 msi;\n\tint index;\n\tstruct timer_list adapter_timer;\t \n\n\tspinlock_t adapter_lock;\n\tspinlock_t hw_lock;\n\n\t \n\tu8 __iomem *mmap_virt_base;\t \n\tstruct ql3xxx_port_registers __iomem *mem_map_registers;\n\tu32 current_page;\t \n\n\tu32 msg_enable;\n\tu8 reserved_01[2];\n\tu8 reserved_02[2];\n\n\t \n\tvoid *shadow_reg_virt_addr;\n\tdma_addr_t shadow_reg_phy_addr;\n\n\t \n\tu32 req_q_size;\n\tu32 reserved_03;\n\tstruct ob_mac_iocb_req *req_q_virt_addr;\n\tdma_addr_t req_q_phy_addr;\n\tu16 req_producer_index;\n\tu16 reserved_04;\n\tu16 *preq_consumer_index;\n\tu32 req_consumer_index_phy_addr_high;\n\tu32 req_consumer_index_phy_addr_low;\n\tatomic_t tx_count;\n\tstruct ql_tx_buf_cb tx_buf[NUM_REQ_Q_ENTRIES];\n\n\t \n\tu32 rsp_q_size;\n\tu32 eeprom_cmd_data;\n\tstruct net_rsp_iocb *rsp_q_virt_addr;\n\tdma_addr_t rsp_q_phy_addr;\n\tstruct net_rsp_iocb *rsp_current;\n\tu16 rsp_consumer_index;\n\tu16 reserved_06;\n\tvolatile __le32 *prsp_producer_index;\n\tu32 rsp_producer_index_phy_addr_high;\n\tu32 rsp_producer_index_phy_addr_low;\n\n\t \n\tu32 lrg_buf_q_alloc_size;\n\tu32 lrg_buf_q_size;\n\tvoid *lrg_buf_q_alloc_virt_addr;\n\tvoid *lrg_buf_q_virt_addr;\n\tdma_addr_t lrg_buf_q_alloc_phy_addr;\n\tdma_addr_t lrg_buf_q_phy_addr;\n\tu32 lrg_buf_q_producer_index;\n\tu32 lrg_buf_release_cnt;\n\tstruct bufq_addr_element *lrg_buf_next_free;\n\tu32 num_large_buffers;\n\tu32 num_lbufq_entries;\n\n\t \n\tstruct ql_rcv_buf_cb *lrg_buf;\n\tstruct ql_rcv_buf_cb *lrg_buf_free_head;\n\tstruct ql_rcv_buf_cb *lrg_buf_free_tail;\n\tu32 lrg_buf_free_count;\n\tu32 lrg_buffer_len;\n\tu32 lrg_buf_index;\n\tu32 lrg_buf_skb_check;\n\n\t \n\tu32 small_buf_q_alloc_size;\n\tu32 small_buf_q_size;\n\tu32 small_buf_q_producer_index;\n\tvoid *small_buf_q_alloc_virt_addr;\n\tvoid *small_buf_q_virt_addr;\n\tdma_addr_t small_buf_q_alloc_phy_addr;\n\tdma_addr_t small_buf_q_phy_addr;\n\tu32 small_buf_index;\n\n\t \n\tvoid *small_buf_virt_addr;\n\tdma_addr_t small_buf_phy_addr;\n\tu32 small_buf_phy_addr_low;\n\tu32 small_buf_phy_addr_high;\n\tu32 small_buf_release_cnt;\n\tu32 small_buf_total_size;\n\n\tstruct eeprom_data nvram_data;\n\tu32 port_link_state;\n\n\t \n\tu32 mac_index;\t\t \n\tu32 PHYAddr;\t\t \n\tu32 mac_ob_opcode;\t \n\tu32 mb_bit_mask;\t \n\tu32 numPorts;\n\tstruct workqueue_struct *workqueue;\n\tstruct delayed_work reset_work;\n\tstruct delayed_work tx_timeout_work;\n\tstruct delayed_work link_state_work;\n\tu32 max_frame_size;\n\tu32 device_id;\n\tu16 phyType;\n};\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}