Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Apr  6 21:03:34 2020
| Host         : CARLOS-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Display_timing_summary_routed.rpt -rpx Display_timing_summary_routed.rpx
| Design       : Display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.430        0.000                      0                   31        0.069        0.000                      0                   31        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.430        0.000                      0                   31        0.386        0.000                      0                   31       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.458        0.000                      0                   31        0.386        0.000                      0                   31       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.430        0.000                      0                   31        0.069        0.000                      0                   31  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.430        0.000                      0                   31        0.069        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.430ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.356ns (37.752%)  route 3.885ns (62.248%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.153     5.287    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I1_O)        0.124     5.411 r  aux_centenas[1]_i_1/O
                         net (fo=1, routed)           0.000     5.411    next_centenas[1]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.029   198.841    aux_centenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                193.430    

Slack (MET) :             193.657ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.356ns (39.164%)  route 3.660ns (60.836%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.928     5.062    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     5.186 r  aux_centenas[2]_i_1/O
                         net (fo=1, routed)           0.000     5.186    next_centenas[2]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.843    aux_centenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.843    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                193.657    

Slack (MET) :             193.935ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.356ns (41.055%)  route 3.383ns (58.945%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.651     4.785    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     4.909 r  aux_centenas[0]_i_1/O
                         net (fo=1, routed)           0.000     4.909    next_centenas[0]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.032   198.844    aux_centenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.844    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                193.935    

Slack (MET) :             193.939ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.356ns (41.090%)  route 3.378ns (58.910%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.646     4.780    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.904 r  aux_centenas[3]_i_1/O
                         net (fo=1, routed)           0.000     4.904    next_centenas[3]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.843    aux_centenas_reg[3]
  -------------------------------------------------------------------
                         required time                        198.843    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                193.939    

Slack (MET) :             195.311ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.078ns (25.406%)  route 3.165ns (74.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.873     3.413    next_decenas[2]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.103   198.725    aux_decenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.725    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                195.311    

Slack (MET) :             195.422ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.202ns (27.836%)  route 3.116ns (72.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.824     3.364    next_decenas[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.124     3.488 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     3.488    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.318   198.830    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.081   198.911    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.911    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                195.422    

Slack (MET) :             196.423ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.718ns (22.946%)  route 2.411ns (77.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.299     1.489 r  aux_decenas[4]_i_1/O
                         net (fo=2, routed)           0.811     2.299    next_decenas[4]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.105   198.723    aux_decenas_reg[4]
  -------------------------------------------------------------------
                         required time                        198.723    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                196.423    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.757%)  route 2.390ns (77.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  aux_reg[8]/Q
                         net (fo=13, routed)          1.594     1.220    aux__0[8]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.124     1.344 r  aux_decenas[1]_i_2/O
                         net (fo=1, routed)           0.452     1.796    aux_decenas[1]_i_2_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     1.920 r  aux_decenas[1]_i_1/O
                         net (fo=2, routed)           0.344     2.264    next_decenas[1]
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.318   198.830    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)       -0.067   198.763    aux_decenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.763    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                196.499    

Slack (MET) :             196.530ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.526ns (47.854%)  route 1.663ns (52.146%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.359 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.890    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                196.530    

Slack (MET) :             196.551ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.505ns (47.508%)  route 1.663ns (52.492%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.338 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.338    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.890    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                196.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.328ns (62.551%)  route 0.196ns (37.449%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.200    -0.046 r  dec20_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.046    next_dec20[8]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.432    dec20_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.349ns (63.993%)  route 0.196ns (36.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.221    -0.025 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.025    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.432    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.292ns (48.834%)  route 0.306ns (51.166%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.306    -0.136    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.099    -0.037 r  dec20[9]_i_4/O
                         net (fo=1, routed)           0.000    -0.037    dec20[9]_i_4_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.028 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.432    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.044%)  route 0.333ns (56.956%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.014 r  dec20_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.014    next_dec20[4]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.452    dec20_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.857%)  route 0.398ns (68.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.398    -0.032    dec20[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.013 r  aux[8]_i_1/O
                         net (fo=1, routed)           0.000     0.013    aux[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.466    aux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.185ns (30.560%)  route 0.420ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.420    -0.010    dec20[5]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.044     0.034 r  aux[6]_i_1/O
                         net (fo=1, routed)           0.000     0.034    aux[6]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.451    aux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.189ns (29.795%)  route 0.445ns (70.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_reg[9]/Q
                         net (fo=15, routed)          0.445     0.015    aux__0[9]
    SLICE_X3Y72          LUT3 (Prop_lut3_I2_O)        0.048     0.063 r  aux_decenas[6]_i_1/O
                         net (fo=1, routed)           0.000     0.063    aux_decenas[6]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.809    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.107    -0.427    aux_decenas_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.200%)  route 0.410ns (68.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.410    -0.020    dec20[5]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.045     0.025 r  aux[7]_i_1/O
                         net (fo=1, routed)           0.000     0.025    aux[7]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.466    aux_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.285ns (46.084%)  route 0.333ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.047 r  dec20_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.047    next_dec20[5]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.452    dec20_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.583%)  route 0.413ns (66.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  aux_reg[2]/Q
                         net (fo=9, routed)           0.413     0.006    aux[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.051 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.240    -0.571    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.121    -0.450    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y71      aux_decenas_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y71      aux_decenas_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y72      aux_decenas_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y71      aux_decenas_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_decenas_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      aux_decenas_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      aux_decenas_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_decenas_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_decenas_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.458ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.356ns (37.752%)  route 3.885ns (62.248%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.153     5.287    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I1_O)        0.124     5.411 r  aux_centenas[1]_i_1/O
                         net (fo=1, routed)           0.000     5.411    next_centenas[1]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.289   198.840    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.029   198.869    aux_centenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.869    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                193.458    

Slack (MET) :             193.685ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.356ns (39.164%)  route 3.660ns (60.836%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.928     5.062    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     5.186 r  aux_centenas[2]_i_1/O
                         net (fo=1, routed)           0.000     5.186    next_centenas[2]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.289   198.840    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.871    aux_centenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.871    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                193.685    

Slack (MET) :             193.963ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.356ns (41.055%)  route 3.383ns (58.945%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.651     4.785    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     4.909 r  aux_centenas[0]_i_1/O
                         net (fo=1, routed)           0.000     4.909    next_centenas[0]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.289   198.840    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.032   198.872    aux_centenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.872    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                193.963    

Slack (MET) :             193.967ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.356ns (41.090%)  route 3.378ns (58.910%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.646     4.780    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.904 r  aux_centenas[3]_i_1/O
                         net (fo=1, routed)           0.000     4.904    next_centenas[3]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.289   198.840    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.871    aux_centenas_reg[3]
  -------------------------------------------------------------------
                         required time                        198.871    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                193.967    

Slack (MET) :             195.340ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.078ns (25.406%)  route 3.165ns (74.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.873     3.413    next_decenas[2]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.289   198.856    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.103   198.753    aux_decenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.753    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                195.340    

Slack (MET) :             195.450ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.202ns (27.836%)  route 3.116ns (72.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.824     3.364    next_decenas[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.124     3.488 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     3.488    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.289   198.858    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.081   198.939    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.939    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                195.450    

Slack (MET) :             196.451ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.718ns (22.946%)  route 2.411ns (77.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.299     1.489 r  aux_decenas[4]_i_1/O
                         net (fo=2, routed)           0.811     2.299    next_decenas[4]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.289   198.856    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.105   198.751    aux_decenas_reg[4]
  -------------------------------------------------------------------
                         required time                        198.751    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                196.451    

Slack (MET) :             196.527ns  (required time - arrival time)
  Source:                 aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.757%)  route 2.390ns (77.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  aux_reg[8]/Q
                         net (fo=13, routed)          1.594     1.220    aux__0[8]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.124     1.344 r  aux_decenas[1]_i_2/O
                         net (fo=1, routed)           0.452     1.796    aux_decenas[1]_i_2_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     1.920 r  aux_decenas[1]_i_1/O
                         net (fo=2, routed)           0.344     2.264    next_decenas[1]
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.289   198.858    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)       -0.067   198.791    aux_decenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.791    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                196.527    

Slack (MET) :             196.559ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.526ns (47.854%)  route 1.663ns (52.146%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.359 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.289   198.856    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.918    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                196.559    

Slack (MET) :             196.580ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.505ns (47.508%)  route 1.663ns (52.492%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.338 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.338    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.289   198.856    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.918    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                196.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.328ns (62.551%)  route 0.196ns (37.449%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.200    -0.046 r  dec20_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.046    next_dec20[8]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.432    dec20_reg[8]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.349ns (63.993%)  route 0.196ns (36.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.221    -0.025 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.025    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.432    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.292ns (48.834%)  route 0.306ns (51.166%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.306    -0.136    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.099    -0.037 r  dec20[9]_i_4/O
                         net (fo=1, routed)           0.000    -0.037    dec20[9]_i_4_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.028 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.275    -0.537    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.432    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.044%)  route 0.333ns (56.956%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.014 r  dec20_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.014    next_dec20[4]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.452    dec20_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.857%)  route 0.398ns (68.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.398    -0.032    dec20[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.013 r  aux[8]_i_1/O
                         net (fo=1, routed)           0.000     0.013    aux[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.466    aux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.185ns (30.560%)  route 0.420ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.420    -0.010    dec20[5]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.044     0.034 r  aux[6]_i_1/O
                         net (fo=1, routed)           0.000     0.034    aux[6]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.451    aux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.189ns (29.795%)  route 0.445ns (70.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_reg[9]/Q
                         net (fo=15, routed)          0.445     0.015    aux__0[9]
    SLICE_X3Y72          LUT3 (Prop_lut3_I2_O)        0.048     0.063 r  aux_decenas[6]_i_1/O
                         net (fo=1, routed)           0.000     0.063    aux_decenas[6]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.809    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.107    -0.427    aux_decenas_reg[6]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.200%)  route 0.410ns (68.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.410    -0.020    dec20[5]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.045     0.025 r  aux[7]_i_1/O
                         net (fo=1, routed)           0.000     0.025    aux[7]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.466    aux_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.285ns (46.084%)  route 0.333ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.047 r  dec20_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.047    next_dec20[5]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
                         clock pessimism              0.254    -0.557    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.452    dec20_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.583%)  route 0.413ns (66.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  aux_reg[2]/Q
                         net (fo=9, routed)           0.413     0.006    aux[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.051 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.240    -0.571    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.121    -0.450    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y73      aux_centenas_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y71      aux_decenas_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y71      aux_decenas_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y72      aux_decenas_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X7Y71      aux_decenas_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_decenas_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y72      aux_decenas_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      aux_decenas_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y72      aux_decenas_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y73      aux_centenas_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_decenas_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y71      aux_decenas_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y71      aux_decenas_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.430ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.356ns (37.752%)  route 3.885ns (62.248%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.153     5.287    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I1_O)        0.124     5.411 r  aux_centenas[1]_i_1/O
                         net (fo=1, routed)           0.000     5.411    next_centenas[1]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.029   198.841    aux_centenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                193.430    

Slack (MET) :             193.657ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.356ns (39.164%)  route 3.660ns (60.836%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.928     5.062    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     5.186 r  aux_centenas[2]_i_1/O
                         net (fo=1, routed)           0.000     5.186    next_centenas[2]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.843    aux_centenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.843    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                193.657    

Slack (MET) :             193.935ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.356ns (41.055%)  route 3.383ns (58.945%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.651     4.785    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     4.909 r  aux_centenas[0]_i_1/O
                         net (fo=1, routed)           0.000     4.909    next_centenas[0]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.032   198.844    aux_centenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.844    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                193.935    

Slack (MET) :             193.939ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.356ns (41.090%)  route 3.378ns (58.910%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.646     4.780    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.904 r  aux_centenas[3]_i_1/O
                         net (fo=1, routed)           0.000     4.904    next_centenas[3]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.843    aux_centenas_reg[3]
  -------------------------------------------------------------------
                         required time                        198.843    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                193.939    

Slack (MET) :             195.311ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.078ns (25.406%)  route 3.165ns (74.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.873     3.413    next_decenas[2]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.103   198.725    aux_decenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.725    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                195.311    

Slack (MET) :             195.422ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.202ns (27.836%)  route 3.116ns (72.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.824     3.364    next_decenas[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.124     3.488 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     3.488    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.318   198.830    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.081   198.911    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.911    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                195.422    

Slack (MET) :             196.423ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.718ns (22.946%)  route 2.411ns (77.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.299     1.489 r  aux_decenas[4]_i_1/O
                         net (fo=2, routed)           0.811     2.299    next_decenas[4]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.105   198.723    aux_decenas_reg[4]
  -------------------------------------------------------------------
                         required time                        198.723    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                196.423    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.757%)  route 2.390ns (77.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  aux_reg[8]/Q
                         net (fo=13, routed)          1.594     1.220    aux__0[8]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.124     1.344 r  aux_decenas[1]_i_2/O
                         net (fo=1, routed)           0.452     1.796    aux_decenas[1]_i_2_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     1.920 r  aux_decenas[1]_i_1/O
                         net (fo=2, routed)           0.344     2.264    next_decenas[1]
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.318   198.830    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)       -0.067   198.763    aux_decenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.763    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                196.499    

Slack (MET) :             196.530ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.526ns (47.854%)  route 1.663ns (52.146%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.359 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.890    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                196.530    

Slack (MET) :             196.551ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.505ns (47.508%)  route 1.663ns (52.492%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.338 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.338    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.890    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                196.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.328ns (62.551%)  route 0.196ns (37.449%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.200    -0.046 r  dec20_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.046    next_dec20[8]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.318    -0.220    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.115    dec20_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.349ns (63.993%)  route 0.196ns (36.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.221    -0.025 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.025    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.318    -0.220    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.115    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.292ns (48.834%)  route 0.306ns (51.166%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.306    -0.136    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.099    -0.037 r  dec20[9]_i_4/O
                         net (fo=1, routed)           0.000    -0.037    dec20[9]_i_4_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.028 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.318    -0.220    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.115    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.044%)  route 0.333ns (56.956%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.014 r  dec20_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.014    next_dec20[4]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.135    dec20_reg[4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.857%)  route 0.398ns (68.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.398    -0.032    dec20[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.013 r  aux[8]_i_1/O
                         net (fo=1, routed)           0.000     0.013    aux[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.149    aux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.185ns (30.560%)  route 0.420ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.420    -0.010    dec20[5]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.044     0.034 r  aux[6]_i_1/O
                         net (fo=1, routed)           0.000     0.034    aux[6]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.134    aux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.189ns (29.795%)  route 0.445ns (70.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_reg[9]/Q
                         net (fo=15, routed)          0.445     0.015    aux__0[9]
    SLICE_X3Y72          LUT3 (Prop_lut3_I2_O)        0.048     0.063 r  aux_decenas[6]_i_1/O
                         net (fo=1, routed)           0.000     0.063    aux_decenas[6]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.809    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.318    -0.217    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.107    -0.110    aux_decenas_reg[6]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.200%)  route 0.410ns (68.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.410    -0.020    dec20[5]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.045     0.025 r  aux[7]_i_1/O
                         net (fo=1, routed)           0.000     0.025    aux[7]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.149    aux_reg[7]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.285ns (46.084%)  route 0.333ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.047 r  dec20_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.047    next_dec20[5]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.135    dec20_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.583%)  route 0.413ns (66.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  aux_reg[2]/Q
                         net (fo=9, routed)           0.413     0.006    aux[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.051 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.240    -0.571    
                         clock uncertainty            0.318    -0.254    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.121    -0.133    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.430ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.356ns (37.752%)  route 3.885ns (62.248%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           1.153     5.287    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I1_O)        0.124     5.411 r  aux_centenas[1]_i_1/O
                         net (fo=1, routed)           0.000     5.411    next_centenas[1]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[1]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.029   198.841    aux_centenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.841    
                         arrival time                          -5.411    
  -------------------------------------------------------------------
                         slack                                193.430    

Slack (MET) :             193.657ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.356ns (39.164%)  route 3.660ns (60.836%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.928     5.062    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I4_O)        0.124     5.186 r  aux_centenas[2]_i_1/O
                         net (fo=1, routed)           0.000     5.186    next_centenas[2]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[2]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.843    aux_centenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.843    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                193.657    

Slack (MET) :             193.935ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.356ns (41.055%)  route 3.383ns (58.945%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.651     4.785    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.124     4.909 r  aux_centenas[0]_i_1/O
                         net (fo=1, routed)           0.000     4.909    next_centenas[0]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[0]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.032   198.844    aux_centenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.844    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                193.935    

Slack (MET) :             193.939ns  (required time - arrival time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_centenas_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.356ns (41.090%)  route 3.378ns (58.910%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 198.570 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_reg[2]/Q
                         net (fo=9, routed)           1.077     0.765    aux[2]
    SLICE_X4Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.439 r  aux_centenas_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.439    aux_centenas_reg[3]_i_17_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.553 r  aux_centenas_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.553    aux_centenas_reg[3]_i_4_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.792 r  aux_centenas_reg[3]_i_2/O[2]
                         net (fo=12, routed)          0.889     2.681    aux_centenas_reg[3]_i_2_n_5
    SLICE_X3Y74          LUT5 (Prop_lut5_I2_O)        0.302     2.983 r  aux_centenas[3]_i_9/O
                         net (fo=1, routed)           0.766     3.749    aux_centenas[3]_i_9_n_0
    SLICE_X5Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.134 r  aux_centenas_reg[3]_i_3/CO[3]
                         net (fo=4, routed)           0.646     4.780    aux_centenas_reg[3]_i_3_n_0
    SLICE_X3Y73          LUT6 (Prop_lut6_I2_O)        0.124     4.904 r  aux_centenas[3]_i_1/O
                         net (fo=1, routed)           0.000     4.904    next_centenas[3]
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590   198.570    clk10MHZ
    SLICE_X3Y73          FDRE                                         r  aux_centenas_reg[3]/C
                         clock pessimism              0.559   199.129    
                         clock uncertainty           -0.318   198.812    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031   198.843    aux_centenas_reg[3]
  -------------------------------------------------------------------
                         required time                        198.843    
                         arrival time                          -4.904    
  -------------------------------------------------------------------
                         slack                                193.939    

Slack (MET) :             195.311ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.078ns (25.406%)  route 3.165ns (74.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.873     3.413    next_decenas[2]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[2]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.103   198.725    aux_decenas_reg[2]
  -------------------------------------------------------------------
                         required time                        198.725    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                195.311    

Slack (MET) :             195.422ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.202ns (27.836%)  route 3.116ns (72.164%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.328     1.518 r  aux_decenas[2]_i_2/O
                         net (fo=1, routed)           0.692     2.210    aux_decenas[2]_i_2_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.331     2.541 r  aux_decenas[2]_i_1/O
                         net (fo=2, routed)           0.824     3.364    next_decenas[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I3_O)        0.124     3.488 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     3.488    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.318   198.830    
    SLICE_X6Y71          FDRE (Setup_fdre_C_D)        0.081   198.911    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                        198.911    
                         arrival time                          -3.488    
  -------------------------------------------------------------------
                         slack                                195.422    

Slack (MET) :             196.423ns  (required time - arrival time)
  Source:                 aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.718ns (22.946%)  route 2.411ns (77.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.419    -0.411 r  aux_reg[6]/Q
                         net (fo=12, routed)          1.600     1.190    aux__0[6]
    SLICE_X6Y72          LUT5 (Prop_lut5_I3_O)        0.299     1.489 r  aux_decenas[4]_i_1/O
                         net (fo=2, routed)           0.811     2.299    next_decenas[4]
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X4Y72          FDRE                                         r  aux_decenas_reg[4]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.105   198.723    aux_decenas_reg[4]
  -------------------------------------------------------------------
                         required time                        198.723    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                196.423    

Slack (MET) :             196.499ns  (required time - arrival time)
  Source:                 aux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.757%)  route 2.390ns (77.243%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  aux_reg[8]/Q
                         net (fo=13, routed)          1.594     1.220    aux__0[8]
    SLICE_X6Y73          LUT6 (Prop_lut6_I3_O)        0.124     1.344 r  aux_decenas[1]_i_2/O
                         net (fo=1, routed)           0.452     1.796    aux_decenas[1]_i_2_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     1.920 r  aux_decenas[1]_i_1/O
                         net (fo=2, routed)           0.344     2.264    next_decenas[1]
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.591   198.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
                         clock pessimism              0.576   199.147    
                         clock uncertainty           -0.318   198.830    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)       -0.067   198.763    aux_decenas_reg[1]
  -------------------------------------------------------------------
                         required time                        198.763    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                196.499    

Slack (MET) :             196.530ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.526ns (47.854%)  route 1.663ns (52.146%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.359 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.359    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.890    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -2.359    
  -------------------------------------------------------------------
                         slack                                196.530    

Slack (MET) :             196.551ns  (required time - arrival time)
  Source:                 aux_decenas_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 1.505ns (47.508%)  route 1.663ns (52.492%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.710    -0.830    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  aux_decenas_reg[0]/Q
                         net (fo=3, routed)           1.663     1.351    decenas[0]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.124     1.475 r  dec20[5]_i_4/O
                         net (fo=1, routed)           0.000     1.475    dec20[5]_i_4_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.025 r  dec20_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    dec20_reg[5]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.338 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.338    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          1.589   198.569    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.576   199.145    
                         clock uncertainty           -0.318   198.828    
    SLICE_X5Y72          FDRE (Setup_fdre_C_D)        0.062   198.890    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                196.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.328ns (62.551%)  route 0.196ns (37.449%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.200    -0.046 r  dec20_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.046    next_dec20[8]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[8]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.318    -0.220    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.115    dec20_reg[8]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.349ns (63.993%)  route 0.196ns (36.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.196    -0.246    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.221    -0.025 r  dec20_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.025    next_dec20[9]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[9]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.318    -0.220    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.115    dec20_reg[9]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 aux_decenas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.292ns (48.834%)  route 0.306ns (51.166%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  aux_decenas_reg[6]/Q
                         net (fo=3, routed)           0.306    -0.136    aux_decenas_reg_n_0_[6]
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.099    -0.037 r  dec20[9]_i_4/O
                         net (fo=1, routed)           0.000    -0.037    dec20[9]_i_4_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.028 r  dec20_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.028    next_dec20[7]
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.812    clk10MHZ
    SLICE_X5Y72          FDRE                                         r  dec20_reg[7]/C
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.318    -0.220    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.105    -0.115    dec20_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.252ns (43.044%)  route 0.333ns (56.956%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.014 r  dec20_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.014    next_dec20[4]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[4]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.135    dec20_reg[4]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.857%)  route 0.398ns (68.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.398    -0.032    dec20[5]
    SLICE_X4Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.013 r  aux[8]_i_1/O
                         net (fo=1, routed)           0.000     0.013    aux[8]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[8]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.149    aux_reg[8]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.185ns (30.560%)  route 0.420ns (69.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.420    -0.010    dec20[5]
    SLICE_X4Y71          LUT4 (Prop_lut4_I0_O)        0.044     0.034 r  aux[6]_i_1/O
                         net (fo=1, routed)           0.000     0.034    aux[6]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[6]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.107    -0.134    aux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.189ns (29.795%)  route 0.445ns (70.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_reg[9]/Q
                         net (fo=15, routed)          0.445     0.015    aux__0[9]
    SLICE_X3Y72          LUT3 (Prop_lut3_I2_O)        0.048     0.063 r  aux_decenas[6]_i_1/O
                         net (fo=1, routed)           0.000     0.063    aux_decenas[6]_i_1_n_0
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.809    clk10MHZ
    SLICE_X3Y72          FDRE                                         r  aux_decenas_reg[6]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.318    -0.217    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.107    -0.110    aux_decenas_reg[6]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dec20_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.186ns (31.200%)  route 0.410ns (68.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  dec20_reg[5]/Q
                         net (fo=5, routed)           0.410    -0.020    dec20[5]
    SLICE_X4Y71          LUT5 (Prop_lut5_I3_O)        0.045     0.025 r  aux[7]_i_1/O
                         net (fo=1, routed)           0.000     0.025    aux[7]_i_1_n_0
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X4Y71          FDRE                                         r  aux_reg[7]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.318    -0.241    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.092    -0.149    aux_reg[7]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 aux_decenas_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            dec20_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.285ns (46.084%)  route 0.333ns (53.916%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X7Y71          FDRE                                         r  aux_decenas_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  aux_decenas_reg[1]/Q
                         net (fo=3, routed)           0.333    -0.097    decenas[1]
    SLICE_X5Y71          LUT2 (Prop_lut2_I1_O)        0.045    -0.052 r  dec20[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.052    dec20[5]_i_3_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.047 r  dec20_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.047    next_dec20[5]
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X5Y71          FDRE                                         r  dec20_reg[5]/C
                         clock pessimism              0.254    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105    -0.135    dec20_reg[5]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            aux_decenas_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.583%)  route 0.413ns (66.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  aux_reg[2]/Q
                         net (fo=9, routed)           0.413     0.006    aux[2]
    SLICE_X6Y71          LUT6 (Prop_lut6_I2_O)        0.045     0.051 r  aux_decenas[0]_i_1/O
                         net (fo=1, routed)           0.000     0.051    next_decenas[0]
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    clk10MHZ
    SLICE_X6Y71          FDRE                                         r  aux_decenas_reg[0]/C
                         clock pessimism              0.240    -0.571    
                         clock uncertainty            0.318    -0.254    
    SLICE_X6Y71          FDRE (Hold_fdre_C_D)         0.121    -0.133    aux_decenas_reg[0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.184    





