 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sat Nov 24 18:44:04 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: wkCounter/read_address_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wBlock/w_vector_reg[607]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  wkCounter/read_address_reg[4]/CK (DFF_X2)             0.0000 #   0.0000 r
  wkCounter/read_address_reg[4]/Q (DFF_X2)              0.8421     0.8421 r
  wkCounter/read_address[4] (counter_wk_1)              0.0000     0.8421 r
  wBlock/w_vector_index[4] (w64)                        0.0000     0.8421 r
  wBlock/U6231/ZN (NOR2_X2)                             0.1448     0.9869 f
  wBlock/U136/ZN (AND2_X4)                              0.3848     1.3717 f
  wBlock/U6228/ZN (NAND2_X2)                            0.6551     2.0268 r
  wBlock/U1849/ZN (INV_X4)                              0.4116     2.4384 f
  wBlock/U1376/ZN (INV_X4)                              0.6869     3.1252 r
  wBlock/U2258/ZN (OAI222_X2)                           0.3107     3.4360 f
  wBlock/U3950/ZN (NOR4_X2)                             0.4715     3.9074 r
  wBlock/U1957/ZN (NAND4_X2)                            0.1995     4.1069 f
  wBlock/U3948/Z (XOR2_X2)                              0.4113     4.5182 f
  wBlock/U3947/Z (XOR2_X2)                              0.3920     4.9103 f
  wBlock/U3946/ZN (NOR2_X2)                             0.2155     5.1258 r
  wBlock/U459/ZN (AND2_X4)                              0.1837     5.3096 r
  wBlock/add_118/U1_1/S (FA_X1)                         0.6859     5.9955 f
  wBlock/add_118_3/U1_1/CO (FA_X1)                      0.5987     6.5942 f
  wBlock/add_118_3/U1_2/CO (FA_X1)                      0.5172     7.1115 f
  wBlock/add_118_3/U1_3/CO (FA_X1)                      0.5172     7.6287 f
  wBlock/add_118_3/U1_4/CO (FA_X1)                      0.5172     8.1460 f
  wBlock/add_118_3/U1_5/CO (FA_X1)                      0.5172     8.6632 f
  wBlock/add_118_3/U1_6/CO (FA_X1)                      0.5172     9.1804 f
  wBlock/add_118_3/U1_7/CO (FA_X1)                      0.5172     9.6977 f
  wBlock/add_118_3/U1_8/CO (FA_X1)                      0.5172    10.2149 f
  wBlock/add_118_3/U1_9/CO (FA_X1)                      0.5172    10.7322 f
  wBlock/add_118_3/U1_10/CO (FA_X1)                     0.5172    11.2494 f
  wBlock/add_118_3/U1_11/CO (FA_X1)                     0.5172    11.7667 f
  wBlock/add_118_3/U1_12/CO (FA_X1)                     0.5172    12.2839 f
  wBlock/add_118_3/U1_13/CO (FA_X1)                     0.5172    12.8012 f
  wBlock/add_118_3/U1_14/CO (FA_X1)                     0.5172    13.3184 f
  wBlock/add_118_3/U1_15/CO (FA_X1)                     0.5172    13.8356 f
  wBlock/add_118_3/U1_16/CO (FA_X1)                     0.5172    14.3529 f
  wBlock/add_118_3/U1_17/CO (FA_X1)                     0.5172    14.8701 f
  wBlock/add_118_3/U1_18/CO (FA_X1)                     0.5172    15.3874 f
  wBlock/add_118_3/U1_19/CO (FA_X1)                     0.5172    15.9046 f
  wBlock/add_118_3/U1_20/CO (FA_X1)                     0.5172    16.4219 f
  wBlock/add_118_3/U1_21/CO (FA_X1)                     0.5172    16.9391 f
  wBlock/add_118_3/U1_22/CO (FA_X1)                     0.5172    17.4563 f
  wBlock/add_118_3/U1_23/CO (FA_X1)                     0.5172    17.9736 f
  wBlock/add_118_3/U1_24/CO (FA_X1)                     0.5172    18.4908 f
  wBlock/add_118_3/U1_25/CO (FA_X1)                     0.5172    19.0081 f
  wBlock/add_118_3/U1_26/CO (FA_X1)                     0.5172    19.5253 f
  wBlock/add_118_3/U1_27/CO (FA_X1)                     0.5172    20.0426 f
  wBlock/add_118_3/U1_28/CO (FA_X1)                     0.5172    20.5598 f
  wBlock/add_118_3/U1_29/CO (FA_X1)                     0.5172    21.0771 f
  wBlock/add_118_3/U1_30/CO (FA_X1)                     0.5172    21.5943 f
  wBlock/add_118_3/U1_31/S (FA_X1)                      0.7378    22.3321 r
  wBlock/U6574/ZN (INV_X2)                              0.0610    22.3930 f
  wBlock/U1955/ZN (OAI22_X2)                            0.3379    22.7309 r
  wBlock/U6346/ZN (AND2_X1)                             0.5445    23.2754 r
  wBlock/U6562/ZN (AOI21_X1)                            0.1633    23.4387 f
  wBlock/U673/ZN (OAI22_X2)                             0.1976    23.6363 r
  wBlock/w_vector_reg[607]/D (DFF_X1)                   0.0000    23.6363 r
  data arrival time                                               23.6363

  clock clk (rise edge)                                24.0000    24.0000
  clock network delay (ideal)                           0.0000    24.0000
  clock uncertainty                                    -0.0500    23.9500
  wBlock/w_vector_reg[607]/CK (DFF_X1)                  0.0000    23.9500 r
  library setup time                                   -0.2686    23.6814
  data required time                                              23.6814
  --------------------------------------------------------------------------
  data required time                                              23.6814
  data arrival time                                              -23.6363
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0451


1
