Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Mar 10 15:51:12 2016
| Host         : minmi running 64-bit elementary OS Freya
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    38 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             157 |           64 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           24 |
| Yes          | No                    | No                     |             811 |          314 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------+------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |        Enable Signal       |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------+------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                            | system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1_n_0    |                6 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1             |                            | system_i/vga_color_test_0/U0/rgb[15]_i_1_n_0         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1             |                            | system_i/vga_color_test_0/U0/rgb[23]_i_1_n_0         |                2 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1             |                            | system_i/vga_color_test_0/U0/rgb[7]_i_1_n_0          |                4 |              8 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/vga_sync_0/U0/sel |                                                      |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             |                            | system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/SR[0] |               10 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                            |                                                      |                7 |             34 |
|  system_i/clk_wiz_0/inst/clk_out1             |                            |                                                      |               57 |            123 |
|  system_i/clk_wiz_0/inst/clk_out1             | sw2_IBUF                   |                                                      |              423 |           1545 |
|  system_i/clk_wiz_0/inst/clk_out1             | sw1_IBUF                   |                                                      |              432 |           1545 |
|  system_i/clk_wiz_0/inst/clk_out1             | sw0_IBUF                   |                                                      |              428 |           1545 |
+-----------------------------------------------+----------------------------+------------------------------------------------------+------------------+----------------+


