# Computer-Architecture-Project
- Verilog description of Inteligent Rat problem.
- Verilog description of RISC-V single-cycle,multi-cycle and pipeline implementation.
- Projects for computer architecture course ar University of Tehran. 
