

================================================================
== Vivado HLS Report for 'CvtColor_0_32_32_1080_1920_s'
================================================================
* Date:           Tue Mar 17 17:04:35 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        grayscale_prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.59|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2082241|    1|  2082241|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2082240| 3 ~ 1928 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1925|         7|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    132|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|      54|     15|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|     176|      -|
|ShiftMemory      |        -|      -|       0|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     230|    172|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+-------+----+----+
    |             Instance             |            Module            | BRAM_18K| DSP48E| FF | LUT|
    +----------------------------------+------------------------------+---------+-------+----+----+
    |gray_scale_mul_8ns_18ns_27_3_U17  |gray_scale_mul_8ns_18ns_27_3  |        0|      1|  18|   5|
    |gray_scale_mul_8ns_20ns_28_3_U18  |gray_scale_mul_8ns_20ns_28_3  |        0|      1|  18|   5|
    |gray_scale_mul_8ns_21ns_29_3_U19  |gray_scale_mul_8ns_21ns_29_3  |        0|      1|  18|   5|
    +----------------------------------+------------------------------+---------+-------+----+----+
    |Total                             |                              |        0|      3|  54|  15|
    +----------------------------------+------------------------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |exitcond_reg_298  |  0|   1|    1|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  0|   1|    1|          0|
    +------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_165_p2        |     +    |      0|  0|  12|          12|           1|
    |j_1_fu_176_p2        |     +    |      0|  0|  12|          12|           1|
    |p_Val2_3_fu_214_p2   |     +    |      0|  0|  28|          28|          28|
    |p_Val2_4_fu_222_p2   |     +    |      0|  0|  29|          29|          29|
    |p_Val2_6_fu_251_p2   |     +    |      0|  0|   9|           9|           9|
    |tmp_9_fu_269_p3      |  Select  |      0|  0|   8|           1|           2|
    |exitcond8_fu_160_p2  |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_171_p2   |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_102       |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_56        |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_80        |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 132|         118|          97|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |i_reg_137  |  12|          2|   12|         24|
    |j_reg_148  |  12|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          4|   24|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+-----+-----------+
    |          Name         | FF | Bits| Const Bits|
    +-----------------------+----+-----+-----------+
    |ap_CS_fsm              |   2|    2|          0|
    |ap_done_reg            |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|    1|          0|
    |exitcond_reg_298       |   1|    1|          0|
    |i_1_reg_293            |  12|   12|          0|
    |i_reg_137              |  12|   12|          0|
    |j_reg_148              |  12|   12|          0|
    |p_Val2_1_reg_337       |  29|   29|          0|
    |p_Val2_2_reg_332       |  28|   28|          0|
    |p_Val2_3_reg_342       |  28|   28|          0|
    |p_Val2_s_reg_327       |  27|   27|          0|
    |tmp_11_reg_352         |   1|    1|          0|
    |tmp_15_reg_307         |   8|    8|          0|
    |tmp_1_reg_347          |   8|    8|          0|
    +-----------------------+----+-----+-----------+
    |Total                  | 176|  176|          0|
    +-----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,1080,1920> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,1080,1920> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,1080,1920> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | CvtColor<0,32,32,1080,1920> | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs | CvtColor<0,32,32,1080,1920> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | CvtColor<0,32,32,1080,1920> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | CvtColor<0,32,32,1080,1920> | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |      p_src_rows_V_read      |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |      p_src_cols_V_read      |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |    p_src_data_stream_0_V    |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |    p_src_data_stream_0_V    |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |    p_src_data_stream_0_V    |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |    p_src_data_stream_1_V    |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |    p_src_data_stream_1_V    |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |    p_src_data_stream_1_V    |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |    p_src_data_stream_2_V    |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |    p_src_data_stream_2_V    |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |    p_src_data_stream_2_V    |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |    p_dst_data_stream_0_V    |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |    p_dst_data_stream_0_V    |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |    p_dst_data_stream_0_V    |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |    p_dst_data_stream_1_V    |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |    p_dst_data_stream_1_V    |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |    p_dst_data_stream_1_V    |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |    p_dst_data_stream_2_V    |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |    p_dst_data_stream_2_V    |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |    p_dst_data_stream_2_V    |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------------+--------------+

