// Seed: 2386119146
module module_0 #(
    parameter id_1 = 32'd3
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  logic id_3[id_1 : {  -1  {  -1  }  }];
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd17
) (
    input wor id_0,
    input supply0 id_1,
    output logic id_2,
    output supply1 id_3
);
  parameter id_5 = 1'd0;
  initial begin : LABEL_0
    id_2 <= id_5;
  end
  parameter [id_5 : id_5  ==  1] id_6 = id_5;
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
