#Bus Function Model: Avalon Interface Verificaton
In this folder, it includes the RTL design of Avalon Interface by Chisel HDL, and a test folder for all defined transactions

##Technical Reference
1. Avalon Specification, Intel: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl\_avalon\_spec.pdf
2. Avalon Bus Specification, Altera: https://www.ee.ryerson.ca/~courses/coe718/Data-Sheets/sopc/mnl\_avalon\_bus.pdf
