==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93652 ; free virtual = 515937
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93652 ; free virtual = 515937
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:44).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:121).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93645 ; free virtual = 515931
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93640 ; free virtual = 515927
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 821-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:71:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:83:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i32P.i3' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93619 ; free virtual = 515906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 93615 ; free virtual = 515903
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.61 seconds; current allocated memory: 125.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 125.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 126.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 126.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 127.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 9861 ; free virtual = 470355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 9859 ; free virtual = 470353
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:44).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:121).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 8442 ; free virtual = 468938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 10647 ; free virtual = 471040
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:163) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:71:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:83:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.8i32P.i3' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 12680 ; free virtual = 473074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.203 ; gain = 529.223 ; free physical = 12396 ; free virtual = 472790
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.08 seconds; current allocated memory: 125.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 126.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 126.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369730 ; free virtual = 506001
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369727 ; free virtual = 505997
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:45).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:124).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369971 ; free virtual = 506243
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369967 ; free virtual = 506239
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:73:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:85:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369956 ; free virtual = 506229
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369942 ; free virtual = 506216
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.03 seconds; current allocated memory: 127.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 127.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369063 ; free virtual = 505546
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369069 ; free virtual = 505552
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:45).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:124).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369055 ; free virtual = 505539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369052 ; free virtual = 505537
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:73:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:85:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369027 ; free virtual = 505514
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 369012 ; free virtual = 505498
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.77 seconds; current allocated memory: 127.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 132.706 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 365017 ; free virtual = 501530
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 365016 ; free virtual = 501530
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:45).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:124).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364973 ; free virtual = 501488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364963 ; free virtual = 501478
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:73:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:85:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364885 ; free virtual = 501401
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 364882 ; free virtual = 501398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.86 seconds; current allocated memory: 127.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 132.639 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83148 ; free virtual = 514218
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83148 ; free virtual = 514218
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:46).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:127).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83137 ; free virtual = 514213
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83131 ; free virtual = 514208
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:74:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:86:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:193).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83110 ; free virtual = 514188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83102 ; free virtual = 514181
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.1 seconds; current allocated memory: 127.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 127.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 129.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 132.836 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83063 ; free virtual = 514145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83063 ; free virtual = 514145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:46).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83058 ; free virtual = 514141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83053 ; free virtual = 514136
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:75:4) to (hcr_metadata_injector/hcr_metadata_injector.cpp:87:4) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:195).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83011 ; free virtual = 514095
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83004 ; free virtual = 514089
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.76 seconds; current allocated memory: 127.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 132.948 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82972 ; free virtual = 514054
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82972 ; free virtual = 514054
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:50).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:129).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82966 ; free virtual = 514048
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82961 ; free virtual = 514044
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:196).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82941 ; free virtual = 514025
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'sample_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:44:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82933 ; free virtual = 514017
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.7 seconds; current allocated memory: 127.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 132.799 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82938 ; free virtual = 514021
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82938 ; free virtual = 514021
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82932 ; free virtual = 514016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82927 ; free virtual = 514011
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:199).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82906 ; free virtual = 513992
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82896 ; free virtual = 513982
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.77 seconds; current allocated memory: 127.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 128.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 132.959 MB.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82924 ; free virtual = 514006
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82924 ; free virtual = 514006
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:133).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82917 ; free virtual = 514001
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82912 ; free virtual = 513997
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:200).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82891 ; free virtual = 513976
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 82883 ; free virtual = 513969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.72 seconds; current allocated memory: 127.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 128.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 132.973 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83728 ; free virtual = 516222
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83728 ; free virtual = 516222
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:134).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83721 ; free virtual = 516216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83717 ; free virtual = 516213
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:201).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83696 ; free virtual = 516192
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83688 ; free virtual = 516185
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.78 seconds; current allocated memory: 127.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 128.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 128.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 132.934 MB.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83746 ; free virtual = 516241
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83746 ; free virtual = 516241
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:116).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83741 ; free virtual = 516237
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83735 ; free virtual = 516232
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hcr_metadata_injector/hcr_metadata_injector.cpp:227:2) in function 'handle_regular_sample'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83714 ; free virtual = 516212
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'handle_regular_sample' to 'handle_regular_sampl' (hcr_metadata_injector/hcr_metadata_injector.cpp:215:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 83699 ; free virtual = 516197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_regular_sampl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_regular_sampl'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.78 seconds; current allocated memory: 137.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 137.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 137.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 138.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'hcr_metadata_injector' (Loop: sample_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('previous_gate_bit', hcr_metadata_injector/hcr_metadata_injector.cpp:57) and 'or' operation ('or_ln55', hcr_metadata_injector/hcr_metadata_injector.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 138.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 139.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_regular_sampl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_regular_sampl'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 141.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76669 ; free virtual = 508489
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76669 ; free virtual = 508489
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:116).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76662 ; free virtual = 508483
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76658 ; free virtual = 508479
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hcr_metadata_injector/hcr_metadata_injector.cpp:227:2) in function 'handle_regular_sample'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76639 ; free virtual = 508461
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'handle_regular_sample' to 'handle_regular_sampl' (hcr_metadata_injector/hcr_metadata_injector.cpp:215:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76620 ; free virtual = 508443
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_regular_sampl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_regular_sampl'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.89 seconds; current allocated memory: 137.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 137.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 137.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 138.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'hcr_metadata_injector' (Loop: sample_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'extractvalue' operation ('previous_gate_bit', hcr_metadata_injector/hcr_metadata_injector.cpp:57) and 'or' operation ('or_ln55', hcr_metadata_injector/hcr_metadata_injector.cpp:55).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 138.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 139.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_regular_sampl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_regular_sampl'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 141.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 75751 ; free virtual = 507712
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 75751 ; free virtual = 507712
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:135).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 75744 ; free virtual = 507706
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 75740 ; free virtual = 507702
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 75718 ; free virtual = 507682
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 75711 ; free virtual = 507674
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.89 seconds; current allocated memory: 127.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 127.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 128.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 132.947 MB.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76436 ; free virtual = 508397
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76436 ; free virtual = 508397
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<32, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76429 ; free virtual = 508391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76425 ; free virtual = 508387
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:203).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76403 ; free virtual = 508366
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.207 ; gain = 529.227 ; free physical = 76396 ; free virtual = 508359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.82 seconds; current allocated memory: 127.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 127.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 128.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 129.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 132.984 MB.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.355 ; gain = 532.195 ; free physical = 11625 ; free virtual = 515350
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 967.355 ; gain = 532.195 ; free physical = 11625 ; free virtual = 515350
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.355 ; gain = 532.195 ; free physical = 11609 ; free virtual = 515341
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'split' into 'write_split' (hcr_metadata_injector/hcr_metadata_injector.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 967.355 ; gain = 532.195 ; free physical = 11600 ; free virtual = 515333
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'split' into 'write_split' (hcr_metadata_injector/hcr_metadata_injector.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:203).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.355 ; gain = 532.195 ; free physical = 11576 ; free virtual = 515309
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 967.355 ; gain = 532.195 ; free physical = 11563 ; free virtual = 515297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_split'.
WARNING: [SCHED 204-68] The II Violation in module 'write_split' (Function: write_split): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:58) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.46 seconds; current allocated memory: 143.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 143.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 144.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 145.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 145.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 145.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_split'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 147.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11624 ; free virtual = 515358
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11624 ; free virtual = 515358
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11613 ; free virtual = 515348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'split' into 'write_split' (hcr_metadata_injector/hcr_metadata_injector.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11605 ; free virtual = 515341
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'split' into 'write_split' (hcr_metadata_injector/hcr_metadata_injector.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:203).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11580 ; free virtual = 515317
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11560 ; free virtual = 515297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_split'.
WARNING: [SCHED 204-68] The II Violation in module 'write_split' (Function: write_split): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:58) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.99 seconds; current allocated memory: 143.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 143.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 144.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 145.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 145.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 145.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_split'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 146.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11582 ; free virtual = 515317
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11582 ; free virtual = 515317
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function 'split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202).
INFO: [XFORM 203-603] Inlining function 'split' into 'write_split' (hcr_metadata_injector/hcr_metadata_injector.h:60).
INFO: [XFORM 203-603] Inlining function 'split' into 'write_split' (hcr_metadata_injector/hcr_metadata_injector.h:59).
INFO: [XFORM 203-603] Inlining function 'write_split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:212).
INFO: [XFORM 203-603] Inlining function 'write_split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:159).
INFO: [XFORM 203-603] Inlining function 'write_split' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:148).
INFO: [XFORM 203-603] Inlining function 'write_split' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:78).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11570 ; free virtual = 515307
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11561 ; free virtual = 515299
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:203).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11536 ; free virtual = 515275
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 964.387 ; gain = 529.227 ; free physical = 11525 ; free virtual = 515264
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'handle_header' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:60->hcr_metadata_injector/hcr_metadata_injector.cpp:148) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:59->hcr_metadata_injector/hcr_metadata_injector.cpp:148).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.55 seconds; current allocated memory: 135.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 136.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 137.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 137.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 138.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7672 ; free virtual = 358922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7672 ; free virtual = 358922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:212).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:155).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [XFORM 203-603] Inlining function 'squash' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:78).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7656 ; free virtual = 358914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7652 ; free virtual = 358911
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:75:42) to (hcr_metadata_injector/hcr_metadata_injector.cpp:80:5) in function 'hcr_metadata_injector'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:210:2) to (hcr_metadata_injector/hcr_metadata_injector.cpp:217:2) in function 'handle_header'... converting 11 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:203).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7626 ; free virtual = 358887
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7614 ; free virtual = 358876
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.42 seconds; current allocated memory: 136.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 137.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 137.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 11966 ; free virtual = 357643
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 11965 ; free virtual = 357641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:212).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:155).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [XFORM 203-603] Inlining function 'squash' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:78).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 10739 ; free virtual = 356417
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 10415 ; free virtual = 356094
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:75:42) to (hcr_metadata_injector/hcr_metadata_injector.cpp:80:5) in function 'hcr_metadata_injector'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:210:2) to (hcr_metadata_injector/hcr_metadata_injector.cpp:217:2) in function 'handle_header'... converting 11 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:203).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 9603 ; free virtual = 355283
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 9192 ; free virtual = 354872
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.25 seconds; current allocated memory: 136.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 137.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 137.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 22000 ; free virtual = 367672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 21998 ; free virtual = 367669
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:51).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:212).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:202).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:155).
INFO: [XFORM 203-603] Inlining function 'squash' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [XFORM 203-603] Inlining function 'squash' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:78).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:136).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 20811 ; free virtual = 366483
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 20508 ; free virtual = 366182
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:75:42) to (hcr_metadata_injector/hcr_metadata_injector.cpp:80:5) in function 'hcr_metadata_injector'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:210:2) to (hcr_metadata_injector/hcr_metadata_injector.cpp:217:2) in function 'handle_header'... converting 11 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:203).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 19757 ; free virtual = 365432
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:42:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 19353 ; free virtual = 365029
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.24 seconds; current allocated memory: 135.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 136.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (3ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hcr_metadata_injector' consists of the following:
	axis read on port 'i_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.cpp:51) [67]  (0 ns)
	'xor' operation ('r.V', hcr_metadata_injector/hcr_metadata_injector.h:52->hcr_metadata_injector/hcr_metadata_injector.cpp:78) [102]  (0.593 ns)
	'ctlz' operation ('tmp_2', hcr_metadata_injector/hcr_metadata_injector.h:52->hcr_metadata_injector/hcr_metadata_injector.cpp:78) [103]  (1.25 ns)
	'select' operation ('signsI', hcr_metadata_injector/hcr_metadata_injector.h:52->hcr_metadata_injector/hcr_metadata_injector.cpp:78) [107]  (0.294 ns)
	blocking operation 0.858 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 137.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 137.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 139.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 84552 ; free virtual = 427106
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 84551 ; free virtual = 427106
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:58).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 82482 ; free virtual = 426065
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 81932 ; free virtual = 425786
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 80933 ; free virtual = 425279
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 80365 ; free virtual = 424984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_pair'.
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:68) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:71) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.61 seconds; current allocated memory: 146.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 146.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 147.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 147.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_pair'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 148.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 150.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 74083 ; free virtual = 415957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 74080 ; free virtual = 415954
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:58).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 72482 ; free virtual = 414362
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 71992 ; free virtual = 413873
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 71113 ; free virtual = 412996
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 70601 ; free virtual = 412485
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_pair'.
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:68) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:71) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.55 seconds; current allocated memory: 145.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 146.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 147.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 148.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_pair'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 148.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 150.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7271 ; free virtual = 347887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7271 ; free virtual = 347887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:58).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7257 ; free virtual = 347877
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7251 ; free virtual = 347871
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7227 ; free virtual = 347848
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 7207 ; free virtual = 347829
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_pair'.
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:68) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:71) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.3 seconds; current allocated memory: 146.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 146.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 148.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_pair'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 148.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 150.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 8106 ; free virtual = 348954
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 8105 ; free virtual = 348952
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:145).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:58).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 6884 ; free virtual = 347733
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 6564 ; free virtual = 347413
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:212).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 5767 ; free virtual = 346618
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 5333 ; free virtual = 346185
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_pair'.
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:68) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
WARNING: [SCHED 204-68] The II Violation in module 'write_pair' (Function: write_pair): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:71) and axis write on port 'o_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:65).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.82 seconds; current allocated memory: 145.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 146.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 147.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 147.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 148.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_pair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_pair'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 148.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 150.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 7403 ; free virtual = 348541
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 7403 ; free virtual = 348541
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:59).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:156).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:81).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 7391 ; free virtual = 348531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 7385 ; free virtual = 348527
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 7359 ; free virtual = 348501
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 7350 ; free virtual = 348492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'handle_header' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:69->hcr_metadata_injector/hcr_metadata_injector.cpp:156) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:66->hcr_metadata_injector/hcr_metadata_injector.cpp:156).
WARNING: [SCHED 204-68] The II Violation in module 'handle_header' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:72->hcr_metadata_injector/hcr_metadata_injector.cpp:156) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:66->hcr_metadata_injector/hcr_metadata_injector.cpp:156).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.71 seconds; current allocated memory: 137.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 138.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 139.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 23762 ; free virtual = 359066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 23799 ; free virtual = 359104
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:59).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:156).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:83).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:144).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 23063 ; free virtual = 358369
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 22721 ; free virtual = 358028
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:211).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 21835 ; free virtual = 357144
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 21343 ; free virtual = 356652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'handle_header' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:69->hcr_metadata_injector/hcr_metadata_injector.cpp:156) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:66->hcr_metadata_injector/hcr_metadata_injector.cpp:156).
WARNING: [SCHED 204-68] The II Violation in module 'handle_header' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:72->hcr_metadata_injector/hcr_metadata_injector.cpp:156) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:66->hcr_metadata_injector/hcr_metadata_injector.cpp:156).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.99 seconds; current allocated memory: 137.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 138.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 139.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 139.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 14198 ; free virtual = 349406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 14197 ; free virtual = 349404
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:213).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:59).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:170).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:159).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:84).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:147).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 12917 ; free virtual = 348126
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 12536 ; free virtual = 347746
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:214).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 11545 ; free virtual = 346757
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 969.445 ; gain = 532.195 ; free physical = 11078 ; free virtual = 346290
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'handle_header' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:69->hcr_metadata_injector/hcr_metadata_injector.cpp:159) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:66->hcr_metadata_injector/hcr_metadata_injector.cpp:159).
WARNING: [SCHED 204-68] The II Violation in module 'handle_header' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:72->hcr_metadata_injector/hcr_metadata_injector.cpp:159) and axis write on port 'o_data_V_data_V' (hcr_metadata_injector/hcr_metadata_injector.h:66->hcr_metadata_injector/hcr_metadata_injector.cpp:159).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.81 seconds; current allocated memory: 137.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 138.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 139.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 87135 ; free virtual = 422340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 87134 ; free virtual = 422339
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:213).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:59).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:170).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:159).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:84).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:147).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 85930 ; free virtual = 421137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 85544 ; free virtual = 420752
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 853-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:214).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 84650 ; free virtual = 419860
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 84119 ; free virtual = 419329
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.61 seconds; current allocated memory: 137.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 138.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 139.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 139.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 140.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 263996 ; free virtual = 488228
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 263996 ; free virtual = 488228
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:213).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_pair' (hcr_metadata_injector/hcr_metadata_injector.h:59).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:170).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:159).
INFO: [XFORM 203-603] Inlining function 'write_pair' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:84).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:147).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 263985 ; free virtual = 488218
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 263977 ; free virtual = 488211
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:214).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 263953 ; free virtual = 488189
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 966.477 ; gain = 529.227 ; free physical = 263944 ; free virtual = 488179
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.06 seconds; current allocated memory: 137.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 138.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 139.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 139.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 141.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
WARNING: [HLS 200-40] In file included from hcr_metadata_injector/hcr_metadata_injector.cpp:1:
In file included from hcr_metadata_injector/hcr_metadata_injector.cpp:8:
hcr_metadata_injector/hcr_metadata_injector.h:95:2: warning: 'auto' type specifier is a C++11 extension [-Wc++11-extensions]
 auto power = I*I + Q*Q;
 ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 148301 ; free virtual = 519841
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 148301 ; free virtual = 519841
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:228).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16P16P' (hcr_metadata_injector/hcr_metadata_injector.h:82).
INFO: [XFORM 203-603] Inlining function 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:184).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:168).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:88).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1107.297 ; gain = 670.055 ; free physical = 148011 ; free virtual = 519595
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2f' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:19) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:689) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:720) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:191->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:193->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:745) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:794) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:814) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:88->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:98->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:99->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:88->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:98->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:99->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:384: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1231.629 ; gain = 794.387 ; free physical = 147918 ; free virtual = 519516
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:677).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:359) in function 'log_reduce::log_generic<float>' completely with a factor of 55.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:167) in function 'cordic_::atan2_generic<float>' completely with a factor of 42.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2f' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:19) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:689) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:720) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:745) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:794) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:814) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:816) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:88->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:98->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:99->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:88->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:98->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:99->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:322:1) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:279:26) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:366:5) in function 'log_reduce::log_generic<float>'... converting 58 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:731:12) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:731:12) in function 'cordic_::atan2_generic<float>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:98:32) to (hcr_metadata_injector/hcr_metadata_injector.h:101:3) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:98:32) to (hcr_metadata_injector/hcr_metadata_injector.h:101:3) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:103:8) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:103:8) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:158:3) to (hcr_metadata_injector/hcr_metadata_injector.cpp:157:54) in function 'handle_header'... converting 39 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:176:36) to (hcr_metadata_injector/hcr_metadata_injector.cpp:186:2) in function 'handle_header'... converting 39 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:229).
INFO: [XFORM 203-11] Balancing expressions in function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1359.422 ; gain = 922.180 ; free physical = 147727 ; free virtual = 519347
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8:12) in function 'hcr_metadata_injector' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:13:14) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/atan2float.cpp:7:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_reduce::log_generic<float>' to 'log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_generic<float>' to 'atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:677)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_cordic<float>' to 'atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:754)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' to 'addsub' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:7:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1512.359 ; gain = 1075.117 ; free physical = 147626 ; free virtual = 519252
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'log_generic<float>' to 'log_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_floor<float>' to 'generic_floor_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.1' to 'addsub_1'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.2' to 'addsub_2'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log_generic_float_s' consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) [86]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.64 seconds; current allocated memory: 656.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 657.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_floor<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 658.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 658.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 658.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 658.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 658.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 658.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 658.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 658.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 660.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 663.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_cordic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 664.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 665.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 666.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 667.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.1ns) of 'sitofp' operation ('x', hcr_metadata_injector/hcr_metadata_injector.h:98->hcr_metadata_injector/hcr_metadata_injector.cpp:87) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.375ns, effective cycle time: 2.62ns).
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 125.
WARNING: [SCHED 204-21] Estimated clock period (3.103ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hcr_metadata_injector' consists of the following:
	'sitofp' operation ('y', hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:87) [195]  (3.1 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 669.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 673.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_inverse_lut_tabl' to 'log_generic_floatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log0_lut_table_arra' to 'log_generic_floatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array_3' to 'log_generic_floatdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array' to 'log_generic_floateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array_2' to 'log_generic_floatfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_36ns_4ns_40_6_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38ns_6ns_44_6_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_37ns_6ns_43_6_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_42ns_9s_50_6_1' to 'hcr_metadata_injejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_25s_6ns_25_3_1' to 'hcr_metadata_injekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_18ns_18ns_36_3_1' to 'hcr_metadata_injelbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injelbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 677.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generic_floor_float_s_mask_table2' to 'generic_floor_flomb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_floor_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 683.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 684.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 684.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_2'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 684.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fdiv_32ns_32ns_32_30_1' to 'hcr_metadata_injencg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injencg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 690.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fsub_32ns_32ns_32_10_full_dsp_0' to 'hcr_metadata_injeocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fcmp_32ns_32ns_1_3_0' to 'hcr_metadata_injepcA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'atan2_cordic_float_s' is 6184 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injepcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 705.785 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 148126 ; free virtual = 519683
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 148126 ; free virtual = 519683
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:228).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16P16P' (hcr_metadata_injector/hcr_metadata_injector.h:82).
INFO: [XFORM 203-603] Inlining function 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:184).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:168).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:88).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1107.250 ; gain = 670.008 ; free physical = 147842 ; free virtual = 519439
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:167) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>' into 'pow_reduce::pow_traits<float>::log_range_reduction<39>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:170) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::log_range_reduction<39>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2f' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:19) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:689) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:720) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:191->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:193->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:745) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:794) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:814) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:90->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:90->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:384: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1231.586 ; gain = 794.344 ; free physical = 147749 ; free virtual = 519361
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:677).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:359) in function 'log_reduce::log_generic<float>' completely with a factor of 55.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:167) in function 'cordic_::atan2_generic<float>' completely with a factor of 42.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2f' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:19) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:689) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:720) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:745) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:794) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:814) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:816) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:90->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'powf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:90->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:322:1) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:279:26) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:366:5) in function 'log_reduce::log_generic<float>'... converting 58 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:731:12) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:731:12) in function 'cordic_::atan2_generic<float>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:7:21) to (hcr_metadata_injector/hcr_metadata_injector.h:103:3) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:7:21) to (hcr_metadata_injector/hcr_metadata_injector.h:103:3) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:105:8) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:105:8) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:158:3) to (hcr_metadata_injector/hcr_metadata_injector.cpp:157:54) in function 'handle_header'... converting 39 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:176:36) to (hcr_metadata_injector/hcr_metadata_injector.cpp:186:2) in function 'handle_header'... converting 39 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:229).
INFO: [XFORM 203-11] Balancing expressions in function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1359.383 ; gain = 922.141 ; free physical = 147563 ; free virtual = 519197
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8:12) in function 'hcr_metadata_injector' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'pow_reduce::pow_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:13:14) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/atan2float.cpp:7:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_reduce::log_generic<float>' to 'log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_generic<float>' to 'atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:677)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_cordic<float>' to 'atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:754)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' to 'addsub' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:7:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1512.359 ; gain = 1075.117 ; free physical = 147466 ; free virtual = 519105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'log_generic<float>' to 'log_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_floor<float>' to 'generic_floor_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.1' to 'addsub_1'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.2' to 'addsub_2'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log_generic_float_s' consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) [86]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.73 seconds; current allocated memory: 653.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 655.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_floor<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 655.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 655.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 655.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 655.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 655.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 656.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 656.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 656.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 657.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 660.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_cordic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 662.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 663.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 663.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 664.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.1ns) of 'sitofp' operation ('If', hcr_metadata_injector/hcr_metadata_injector.h:85->hcr_metadata_injector/hcr_metadata_injector.cpp:87) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.375ns, effective cycle time: 2.62ns).
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 139.
WARNING: [SCHED 204-21] Estimated clock period (3.103ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hcr_metadata_injector' consists of the following:
	'phi' operation ('__Val2__', hcr_metadata_injector/hcr_metadata_injector.cpp:52) with incoming values : ('tmp.data.V', hcr_metadata_injector/hcr_metadata_injector.cpp:52) [89]  (0 ns)
	'sitofp' operation ('If', hcr_metadata_injector/hcr_metadata_injector.h:85->hcr_metadata_injector/hcr_metadata_injector.cpp:87) [135]  (3.1 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 666.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 670.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_inverse_lut_tabl' to 'log_generic_floatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log0_lut_table_arra' to 'log_generic_floatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array_3' to 'log_generic_floatdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array' to 'log_generic_floateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array_2' to 'log_generic_floatfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_36ns_4ns_40_6_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38ns_6ns_44_6_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_37ns_6ns_43_6_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_42ns_9s_50_6_1' to 'hcr_metadata_injejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_25s_6ns_25_3_1' to 'hcr_metadata_injekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_18ns_18ns_36_3_1' to 'hcr_metadata_injelbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injelbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 675.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generic_floor_float_s_mask_table2' to 'generic_floor_flomb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_floor_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 680.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 681.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 682.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_2'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 682.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fdiv_32ns_32ns_32_30_1' to 'hcr_metadata_injencg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injencg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 687.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fsub_32ns_32ns_32_10_full_dsp_0' to 'hcr_metadata_injeocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fcmp_32ns_32ns_1_3_0' to 'hcr_metadata_injepcA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'atan2_cordic_float_s' is 6184 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injepcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 703.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 140162 ; free virtual = 513511
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 140162 ; free virtual = 513511
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:233).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16P16P' (hcr_metadata_injector/hcr_metadata_injector.h:89).
INFO: [XFORM 203-603] Inlining function 'cordic_::cordic_circ_v1<42, 1, 0, 0, 43, 4, 40, 1>' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:184).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:168).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:88).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 974.500 ; gain = 537.258 ; free physical = 140004 ; free virtual = 513377
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2f' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:19) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:689) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:720) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:189->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:191->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:193->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:729) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:745) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:794) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:814) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:384: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1100.750 ; gain = 663.508 ; free physical = 139926 ; free virtual = 513308
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:677).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:359) in function 'log_reduce::log_generic<float>' completely with a factor of 55.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:167) in function 'cordic_::atan2_generic<float>' completely with a factor of 42.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 36, 38>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:151) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 38, 37>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::range_reduce<ap_fixed<58, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 37, 32>' into 'log_reduce::log_traits<float>::range_reduction<36>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:155) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:243) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:250) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<float>::range_reduction<36>' into 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log2' into 'log2f' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:19) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:36) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_abs<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_abs.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan_traits<float>::div' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:689) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'cordic_::atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:720) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:744) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic_Q1<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:745) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:757) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:758) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:762) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:763) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:794) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_abs<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:814) automatically.
INFO: [XFORM 203-602] Inlining function 'cordic_::atan2_cordic_Q1<float>' into 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:816) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'log2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'atan2f' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:279:26) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:366:5) in function 'log_reduce::log_generic<float>'... converting 58 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:731:12) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:731:12) in function 'cordic_::atan2_generic<float>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:7:21) to (hcr_metadata_injector/hcr_metadata_injector.h:103:3) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/logfloat.cpp:7:21) to (hcr_metadata_injector/hcr_metadata_injector.h:103:3) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:105:8) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:105:8) in function 'hcr_metadata_injector'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:158:3) to (hcr_metadata_injector/hcr_metadata_injector.cpp:157:54) in function 'handle_header'... converting 39 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:176:36) to (hcr_metadata_injector/hcr_metadata_injector.cpp:186:2) in function 'handle_header'... converting 39 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:234).
INFO: [XFORM 203-11] Balancing expressions in function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1228.832 ; gain = 791.590 ; free physical = 139794 ; free virtual = 513191
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'log_reduce::log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_log_float.cpp:13:14) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'cordic_::atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/atan2float.cpp:7:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_reduce::log_generic<float>' to 'log_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:211)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_generic<float>' to 'atan2_generic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:677)
WARNING: [XFORM 203-631] Renaming function 'cordic_::atan2_cordic<float>' to 'atan2_cordic<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:754)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>' to 'addsub' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<43, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
WARNING: [XFORM 203-631] Renaming function 'cordic_::addsub<0, 0, ap_fixed<40, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<40, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >' to 'addsub.2' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_cordic.h:127:5)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'generic_floor<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:7:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 1288.355 ; gain = 851.113 ; free physical = 139698 ; free virtual = 513099
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'log_generic<float>' to 'log_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_floor<float>' to 'generic_floor_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.1' to 'addsub_1'.
WARNING: [SYN 201-103] Legalizing function name 'addsub.2' to 'addsub_2'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_generic<float>' to 'atan2_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'atan2_cordic<float>' to 'atan2_cordic_float_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log_generic_float_s' consists of the following:
	'mul' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:71->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:153->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_log_.h:339) [86]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.01 seconds; current allocated memory: 513.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 514.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_floor<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 515.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 515.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 515.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 515.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 515.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 515.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'addsub.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 515.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 515.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_generic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 51.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 517.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 520.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'atan2_cordic<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 77.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 521.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 522.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 523.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 524.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (3.1ns) of 'sitofp' operation ('If', hcr_metadata_injector/hcr_metadata_injector.h:92->hcr_metadata_injector/hcr_metadata_injector.cpp:87) exceeds the target cycle time (target cycle time: 3ns, clock uncertainty: 0.375ns, effective cycle time: 2.62ns).
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 139.
WARNING: [SCHED 204-21] Estimated clock period (3.103ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hcr_metadata_injector' consists of the following:
	'phi' operation ('__Val2__', hcr_metadata_injector/hcr_metadata_injector.cpp:52) with incoming values : ('tmp.data.V', hcr_metadata_injector/hcr_metadata_injector.cpp:52) [89]  (0 ns)
	'sitofp' operation ('If', hcr_metadata_injector/hcr_metadata_injector.h:92->hcr_metadata_injector/hcr_metadata_injector.cpp:87) [135]  (3.1 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 526.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 530.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_inverse_lut_tabl' to 'log_generic_floatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log0_lut_table_arra' to 'log_generic_floatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array_3' to 'log_generic_floatdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array' to 'log_generic_floateOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_generic_float_s_log_lut_table_array_2' to 'log_generic_floatfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_36ns_4ns_40_6_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38ns_6ns_44_6_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_37ns_6ns_43_6_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_42ns_9s_50_6_1' to 'hcr_metadata_injejbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_25s_6ns_25_3_1' to 'hcr_metadata_injekbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_18ns_18ns_36_3_1' to 'hcr_metadata_injelbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injejbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injekbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injelbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 534.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'generic_floor_float_s_mask_table2' to 'generic_floor_flomb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_floor_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 540.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_1'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 541.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 541.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addsub_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'addsub_2'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 542.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fdiv_32ns_32ns_32_30_1' to 'hcr_metadata_injencg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injencg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_generic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 547.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'atan2_cordic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fsub_32ns_32ns_32_10_full_dsp_0' to 'hcr_metadata_injeocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fcmp_32ns_32ns_1_3_0' to 'hcr_metadata_injepcA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'atan2_cordic_float_s' is 6184 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injepcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'atan2_cordic_float_s'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 562.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 566.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pulse_metadata_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/pos_enc_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/flags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcr_metadata_injector' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fadd_32ns_32ns_32_10_full_dsp_1' to 'hcr_metadata_injeqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_fmul_32ns_32ns_32_6_max_dsp_1' to 'hcr_metadata_injercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_sitofp_32s_32_8_1' to 'hcr_metadata_injesc4' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'hcr_metadata_injector' is 11902 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injepcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeqcK': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injercU': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injesc4': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcr_metadata_injector'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 577.440 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 322.27 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'hcr_metadata_injeg8j_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hcr_metadata_injehbi_Mul6S_0'
INFO: [RTMG 210-282] Generating pipelined core: 'hcr_metadata_injeibs_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'hcr_metadata_injejbC_MulnS_2'
INFO: [RTMG 210-279] Implementing memory 'log_generic_floatbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_generic_floatcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_generic_floatdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_generic_floateOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_generic_floatfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'generic_floor_flomb6_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 1416.355 ; gain = 979.113 ; free physical = 139624 ; free virtual = 513010
INFO: [VHDL 208-304] Generating VHDL RTL for hcr_metadata_injector.
INFO: [VLOG 209-307] Generating Verilog RTL for hcr_metadata_injector.
INFO: [HLS 200-112] Total elapsed time: 80.96 seconds; peak allocated memory: 577.440 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 140339 ; free virtual = 516116
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 140339 ; free virtual = 516116
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:233).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16P16P' (hcr_metadata_injector/hcr_metadata_injector.h:93).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:184).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:168).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:88).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1224.355 ; gain = 787.113 ; free physical = 140009 ; free virtual = 515843
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<33, 25>' into 'hypot_internal::hypot_fixed<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<33, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<33, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<33, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<33, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<33, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<33, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
WARNING: [SYNCHK 200-120] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:80: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1293.789 ; gain = 856.547 ; free physical = 139898 ; free virtual = 515743
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log10<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:817:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hypot_internal::hypot_fixed<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::generic_atan2<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<40, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:947) in function 'log_apfixed_reduce::log10<33, 25>' completely with a factor of 33.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:75) in function 'hypot_internal::hypot_fixed<33, 25>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:107) in function 'hypot_internal::hypot_fixed<33, 25>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:195) in function 'hypot_internal::hypot_fixed<33, 25>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:653) in function 'cordic_apfixed::generic_atan2<33, 25>' completely with a factor of 34.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:657) in function 'cordic_apfixed::generic_atan2<33, 25>' completely with a factor of 34.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<40, 3, 1>' completely with a factor of 40.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<33, 25>' into 'hypot_internal::hypot_fixed<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<33, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<33, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<33, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<33, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<33, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<33, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:945:44) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:963:17) in function 'log_apfixed_reduce::log10<33, 25>'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:208:1) in function 'hypot_internal::hypot_fixed<33, 25>'... converting 117 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:606:8) in function 'cordic_apfixed::generic_atan2<33, 25>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<40, 3, 1>'... converting 109 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:234).
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::cordic_circ_apfixed<40, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77)...71 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1453.379 ; gain = 1016.137 ; free physical = 139714 ; free virtual = 515583
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'hypot_internal::hypot_fixed<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2858:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'log_apfixed_reduce::log10<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'cordic_apfixed::generic_atan2<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1816:9) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log10<33, 25>' to 'log10<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'hypot_internal::hypot_fixed<33, 25>' to 'hypot_fixed<33, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:24)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_atan2<33, 25>' to 'generic_atan2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<40, 3, 1>' to 'cordic_circ_apfixed' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:97:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1453.379 ; gain = 1016.137 ; free physical = 139649 ; free virtual = 515522
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'hypot_fixed<33, 25>' to 'hypot_fixed_33_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'log10<33, 25>' to 'log10_33_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hypot_fixed_33_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hypot_fixed<33, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.04 seconds; current allocated memory: 663.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 666.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log10_33_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log10<33, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
WARNING: [SCHED 204-21] Estimated clock period (2.643ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log10_33_25_s' consists of the following:
	'mul' operation of DSP[369] ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [367]  (0 ns)
	'sub' operation of DSP[369] ('ret.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [369]  (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 668.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 669.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 671.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 673.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_atan2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 674.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 675.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 675.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 676.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 104.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 677.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 680.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hypot_fixed_33_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_32s_32s_64_5_0' to 'hcr_metadata_injebkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'hypot_fixed_33_25_s' is 9417 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injebkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hypot_fixed_33_25_s'.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 686.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log10_33_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log10_33_25_s_log_apfixed_reduce_3' to 'log10_33_25_s_logcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_33_25_s_log_apfixed_reduce_2' to 'log10_33_25_s_logdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_33_25_s_log_apfixed_reduce_s' to 'log10_33_25_s_logeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 140125 ; free virtual = 515867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 140125 ; free virtual = 515867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:233).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16P16P' (hcr_metadata_injector/hcr_metadata_injector.h:93).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:184).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:168).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:88).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1224.355 ; gain = 787.113 ; free physical = 139794 ; free virtual = 515594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<43, 25>' into 'hypot_internal::hypot_fixed<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<43, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<43, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<43, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<43, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<43, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<43, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
WARNING: [SYNCHK 200-120] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:80: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1294.586 ; gain = 857.344 ; free physical = 139678 ; free virtual = 515489
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log10<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:817:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hypot_internal::hypot_fixed<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::generic_atan2<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<50, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:947) in function 'log_apfixed_reduce::log10<43, 25>' completely with a factor of 43.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:75) in function 'hypot_internal::hypot_fixed<43, 25>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:107) in function 'hypot_internal::hypot_fixed<43, 25>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:195) in function 'hypot_internal::hypot_fixed<43, 25>' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:653) in function 'cordic_apfixed::generic_atan2<43, 25>' completely with a factor of 44.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:657) in function 'cordic_apfixed::generic_atan2<43, 25>' completely with a factor of 44.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<50, 3, 1>' completely with a factor of 50.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<43, 25>' into 'hypot_internal::hypot_fixed<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<43, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<43, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<43, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<43, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<43, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<43, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:106->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:945:44) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:963:17) in function 'log_apfixed_reduce::log10<43, 25>'... converting 44 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:208:1) in function 'hypot_internal::hypot_fixed<43, 25>'... converting 187 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:606:8) in function 'cordic_apfixed::generic_atan2<43, 25>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<50, 3, 1>'... converting 139 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'hcr_metadata_injector'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) to (hcr_metadata_injector/hcr_metadata_injector.h:107:7) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:109:8) in function 'handle_header'... converting 3 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:234).
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::cordic_circ_apfixed<50, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77)...91 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1454.312 ; gain = 1017.070 ; free physical = 139493 ; free virtual = 515328
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'hypot_internal::hypot_fixed<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2858:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'log_apfixed_reduce::log10<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'cordic_apfixed::generic_atan2<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1816:9) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log10<43, 25>' to 'log10<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'hypot_internal::hypot_fixed<43, 25>' to 'hypot_fixed<43, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:124)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_atan2<43, 25>' to 'generic_atan2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<50, 3, 1>' to 'cordic_circ_apfixed' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:97:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1513.039 ; gain = 1075.797 ; free physical = 139421 ; free virtual = 515260
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'hypot_fixed<43, 25>' to 'hypot_fixed_43_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'log10<43, 25>' to 'log10_43_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hypot_fixed_43_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hypot_fixed<43, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 69.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.53 seconds; current allocated memory: 673.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 678.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log10_43_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log10<43, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (2.643ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log10_43_25_s' consists of the following:
	'mul' operation of DSP[469] ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [467]  (0 ns)
	'sub' operation of DSP[469] ('ret.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [469]  (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 680.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 682.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 684.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 687.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_atan2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 688.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 689.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 690.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 690.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 136.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 691.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 695.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hypot_fixed_43_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_42s_42s_84_6_0' to 'hcr_metadata_injebkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'hypot_fixed_43_25_s' is 23077 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injebkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hypot_fixed_43_25_s'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 704.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log10_43_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log10_43_25_s_log_apfixed_reduce_3' to 'log10_43_25_s_logcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_43_25_s_log_apfixed_reduce_2' to 'log10_43_25_s_logdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_43_25_s_log_apfixed_reduce_s' to 'log10_43_25_s_logeOg' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 131231 ; free virtual = 516900
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 131231 ; free virtual = 516900
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:233).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16P16P' (hcr_metadata_injector/hcr_metadata_injector.h:93).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:184).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:168).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:88).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1224.355 ; gain = 787.113 ; free physical = 130904 ; free virtual = 516630
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
WARNING: [SYNCHK 200-120] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:80: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1293.723 ; gain = 856.480 ; free physical = 130798 ; free virtual = 516534
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:817:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::generic_atan2<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:947) in function 'log_apfixed_reduce::log10<39, 25>' completely with a factor of 39.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:75) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:107) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:195) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:653) in function 'cordic_apfixed::generic_atan2<39, 25>' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:657) in function 'cordic_apfixed::generic_atan2<39, 25>' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' completely with a factor of 46.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:945:44) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:963:17) in function 'log_apfixed_reduce::log10<39, 25>'... converting 40 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:208:1) in function 'hypot_internal::hypot_fixed<39, 25>'... converting 159 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:606:8) in function 'cordic_apfixed::generic_atan2<39, 25>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>'... converting 127 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:90:48) to (hcr_metadata_injector/hcr_metadata_injector.cpp:90:6) in function 'hcr_metadata_injector'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:158:3) to (hcr_metadata_injector/hcr_metadata_injector.cpp:157:54) in function 'handle_header'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:176:36) to (hcr_metadata_injector/hcr_metadata_injector.cpp:186:2) in function 'handle_header'... converting 19 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:234).
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77)...83 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1453.445 ; gain = 1016.203 ; free physical = 130612 ; free virtual = 516372
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2858:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'cordic_apfixed::generic_atan2<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1816:9) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log10<39, 25>' to 'log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'hypot_internal::hypot_fixed<39, 25>' to 'hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:9)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_atan2<39, 25>' to 'generic_atan2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' to 'cordic_circ_apfixed' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:97:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1453.445 ; gain = 1016.203 ; free physical = 130547 ; free virtual = 516311
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'hypot_fixed<39, 25>' to 'hypot_fixed_39_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'log10<39, 25>' to 'log10_39_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hypot_fixed<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 61.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hypot_fixed_39_25_s' consists of the following:
	wire read on port 'y_V' [3]  (0 ns)
	'mul' operation ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:59) [21]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.46 seconds; current allocated memory: 662.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 666.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log10<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (2.643ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log10_39_25_s' consists of the following:
	'mul' operation of DSP[429] ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [427]  (0 ns)
	'sub' operation of DSP[429] ('ret.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [429]  (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 668.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 670.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 672.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 675.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_atan2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 676.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 676.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 677.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 678.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 92.
WARNING: [SCHED 204-21] Estimated clock period (2.781ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hcr_metadata_injector' consists of the following:
	'mul' operation ('r.V', hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) [145]  (2.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 679.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 682.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38s_38s_76_6_0' to 'hcr_metadata_injebkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'hypot_fixed_39_25_s' is 16851 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injebkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hypot_fixed_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 690.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_3' to 'log10_39_25_s_logcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_2' to 'log10_39_25_s_logdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_s' to 'log10_39_25_s_logeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_45ns_6ns_51_6_1' to 'hcr_metadata_injefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_22s_25ns_47_4_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mac_mulsub_24ns_4ns_29ns_29_3_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_6s_25ns_29_3_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log10_39_25_s'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 131172 ; free virtual = 516844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 131172 ; free virtual = 516844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:52).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:233).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16P16P' (hcr_metadata_injector/hcr_metadata_injector.h:93).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:184).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:183).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:168).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:167).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:88).
INFO: [XFORM 203-603] Inlining function 'write_16P16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:152).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1224.355 ; gain = 787.113 ; free physical = 130845 ; free virtual = 516573
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
WARNING: [SYNCHK 200-120] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:80: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1293.723 ; gain = 856.480 ; free physical = 130738 ; free virtual = 516477
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 949-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:817:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::generic_atan2<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:947) in function 'log_apfixed_reduce::log10<39, 25>' completely with a factor of 39.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:75) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:107) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:195) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:653) in function 'cordic_apfixed::generic_atan2<39, 25>' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:657) in function 'cordic_apfixed::generic_atan2<39, 25>' completely with a factor of 40.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' completely with a factor of 46.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:210) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:945:44) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:963:17) in function 'log_apfixed_reduce::log10<39, 25>'... converting 40 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:208:1) in function 'hypot_internal::hypot_fixed<39, 25>'... converting 159 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:606:8) in function 'cordic_apfixed::generic_atan2<39, 25>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>'... converting 127 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:90:48) to (hcr_metadata_injector/hcr_metadata_injector.cpp:90:6) in function 'hcr_metadata_injector'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:158:3) to (hcr_metadata_injector/hcr_metadata_injector.cpp:157:54) in function 'handle_header'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.cpp:176:36) to (hcr_metadata_injector/hcr_metadata_injector.cpp:186:2) in function 'handle_header'... converting 19 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:234).
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77)...83 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1453.445 ; gain = 1016.203 ; free physical = 130552 ; free virtual = 516314
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:2858:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1173:12) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'cordic_apfixed::generic_atan2<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1816:9) in function 'handle_header' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:43:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log10<39, 25>' to 'log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'hypot_internal::hypot_fixed<39, 25>' to 'hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:9)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_atan2<39, 25>' to 'generic_atan2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<46, 3, 1>' to 'cordic_circ_apfixed' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:97:14)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1453.445 ; gain = 1016.203 ; free physical = 130487 ; free virtual = 516254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'hypot_fixed<39, 25>' to 'hypot_fixed_39_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'log10<39, 25>' to 'log10_39_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hypot_fixed<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 15, Final II = 15, Depth = 62.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hypot_fixed_39_25_s' consists of the following:
	wire read on port 'x_V' [4]  (0 ns)
	'mul' operation ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58) [18]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.55 seconds; current allocated memory: 662.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 666.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log10<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (2.643ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log10_39_25_s' consists of the following:
	'mul' operation of DSP[429] ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [427]  (0 ns)
	'sub' operation of DSP[429] ('ret.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [429]  (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 668.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 670.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 15, Final II = 15, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 672.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 675.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_atan2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 15, Final II = 15, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 676.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 676.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 677.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 678.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 30, Final II = 30, Depth = 107.
WARNING: [SCHED 204-21] Estimated clock period (2.781ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hcr_metadata_injector' consists of the following:
	'mul' operation ('r.V', hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:87) [145]  (2.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 679.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 682.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38s_38s_76_6_1' to 'hcr_metadata_injebkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injebkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hypot_fixed_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 689.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_3' to 'log10_39_25_s_logcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_2' to 'log10_39_25_s_logdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_s' to 'log10_39_25_s_logeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_45ns_6ns_51_6_1' to 'hcr_metadata_injefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_22s_25ns_47_4_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mac_mulsub_24ns_4ns_29ns_29_3_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_6s_25ns_29_3_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log10_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 705.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 131007 ; free virtual = 516679
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 131007 ; free virtual = 516679
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:53).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:231).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16I16Q' (hcr_metadata_injector/hcr_metadata_injector.h:131).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16M16P' (hcr_metadata_injector/hcr_metadata_injector.h:93).
INFO: [XFORM 203-603] Inlining function 'write_16M16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function 'write_16M16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:86).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:181).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:170).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:92).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:91).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:158).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1224.355 ; gain = 787.113 ; free physical = 130678 ; free virtual = 516406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<24, 24>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:109->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
WARNING: [SYNCHK 200-120] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:80: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1293.789 ; gain = 856.547 ; free physical = 130567 ; free virtual = 516306
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 950-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:817:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::generic_atan2<24, 24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:947) in function 'log_apfixed_reduce::log10<39, 25>' completely with a factor of 39.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:75) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:107) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:195) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:653) in function 'cordic_apfixed::generic_atan2<24, 24>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:657) in function 'cordic_apfixed::generic_atan2<24, 24>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' completely with a factor of 31.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:101->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:102->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<24, 24>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:109->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:945:44) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:963:17) in function 'log_apfixed_reduce::log10<39, 25>'... converting 40 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:208:1) in function 'hypot_internal::hypot_fixed<39, 25>'... converting 159 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:27) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:606:8) in function 'cordic_apfixed::generic_atan2<24, 24>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>'... converting 82 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:90:48) to (hcr_metadata_injector/hcr_metadata_injector.cpp:88:7) in function 'hcr_metadata_injector'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:128:48) in function 'hcr_metadata_injector'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:232).
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77)...53 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 1453.500 ; gain = 1016.258 ; free physical = 130382 ; free virtual = 516144
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:44:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log10<39, 25>' to 'log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'hypot_internal::hypot_fixed<39, 25>' to 'hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:9)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_atan2<24, 24>' to 'generic_atan2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' to 'cordic_circ_apfixed' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:97:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 1453.500 ; gain = 1016.258 ; free physical = 130318 ; free virtual = 516085
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'hypot_fixed<39, 25>' to 'hypot_fixed_39_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'log10<39, 25>' to 'log10_39_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hypot_fixed<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 61.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hypot_fixed_39_25_s' consists of the following:
	wire read on port 'y_V' [3]  (0 ns)
	'mul' operation ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:59) [21]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 88.03 seconds; current allocated memory: 665.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 669.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log10<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (2.643ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log10_39_25_s' consists of the following:
	'mul' operation of DSP[429] ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [427]  (0 ns)
	'sub' operation of DSP[429] ('ret.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [429]  (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 671.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 672.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 674.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 676.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_atan2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 676.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 677.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 677.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 678.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 92.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 680.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 683.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38s_38s_76_6_0' to 'hcr_metadata_injebkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'hypot_fixed_39_25_s' is 16851 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injebkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hypot_fixed_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 691.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_3' to 'log10_39_25_s_logcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_2' to 'log10_39_25_s_logdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_s' to 'log10_39_25_s_logeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_45ns_6ns_51_6_1' to 'hcr_metadata_injefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_22s_25ns_47_4_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mac_mulsub_24ns_4ns_29ns_29_3_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_6s_25ns_29_3_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log10_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 707.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_circ_apfixed'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 717.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_atan2'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 725.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 728.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 3307 ; free virtual = 336315
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 3305 ; free virtual = 336312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:53).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:231).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16I16Q' (hcr_metadata_injector/hcr_metadata_injector.h:133).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16M16P' (hcr_metadata_injector/hcr_metadata_injector.h:95).
INFO: [XFORM 203-603] Inlining function 'write_16M16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function 'write_16M16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:86).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:181).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:170).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:92).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:91).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:158).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 975.773 ; gain = 538.531 ; free physical = 3923 ; free virtual = 337104
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:103->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<24, 24>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:111->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
WARNING: [SYNCHK 200-120] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:80: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 1101.648 ; gain = 664.406 ; free physical = 3306 ; free virtual = 336884
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 950-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:817:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::generic_atan2<24, 24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:947) in function 'log_apfixed_reduce::log10<39, 25>' completely with a factor of 39.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:75) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:107) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:195) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:653) in function 'cordic_apfixed::generic_atan2<24, 24>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:657) in function 'cordic_apfixed::generic_atan2<24, 24>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' completely with a factor of 31.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:103->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:104->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<24, 24>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:111->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:945:44) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:963:17) in function 'log_apfixed_reduce::log10<39, 25>'... converting 40 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:208:1) in function 'hypot_internal::hypot_fixed<39, 25>'... converting 159 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:27) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:606:8) in function 'cordic_apfixed::generic_atan2<24, 24>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>'... converting 82 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:92:48) to (hcr_metadata_injector/hcr_metadata_injector.cpp:88:7) in function 'hcr_metadata_injector'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:130:48) in function 'hcr_metadata_injector'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:232).
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77)...53 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1181.379 ; gain = 744.137 ; free physical = 3426 ; free virtual = 334475
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:44:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log10<39, 25>' to 'log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'hypot_internal::hypot_fixed<39, 25>' to 'hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:9)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_atan2<24, 24>' to 'generic_atan2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' to 'cordic_circ_apfixed' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:97:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1245.016 ; gain = 807.773 ; free physical = 3313 ; free virtual = 334364
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'hypot_fixed<39, 25>' to 'hypot_fixed_39_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'log10<39, 25>' to 'log10_39_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hypot_fixed<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 61.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hypot_fixed_39_25_s' consists of the following:
	wire read on port 'y_V' [3]  (0 ns)
	'mul' operation ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:59) [21]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.5 seconds; current allocated memory: 446.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 450.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log10<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (2.643ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log10_39_25_s' consists of the following:
	'mul' operation of DSP[429] ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [427]  (0 ns)
	'sub' operation of DSP[429] ('ret.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [429]  (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 452.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 454.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 455.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 457.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_atan2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 458.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 458.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 459.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 459.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 92.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 461.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 465.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38s_38s_76_6_0' to 'hcr_metadata_injebkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'hypot_fixed_39_25_s' is 16851 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injebkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hypot_fixed_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 472.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_3' to 'log10_39_25_s_logcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_2' to 'log10_39_25_s_logdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_s' to 'log10_39_25_s_logeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_45ns_6ns_51_6_1' to 'hcr_metadata_injefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_22s_25ns_47_4_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mac_mulsub_24ns_4ns_29ns_29_3_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_6s_25ns_29_3_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log10_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 488.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_circ_apfixed'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 498.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_atan2'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 507.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 509.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcku060-ffva1156-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hcr_metadata_injector/hcr_metadata_injector.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 156103 ; free virtual = 519073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 968.355 ; gain = 531.113 ; free physical = 156103 ; free virtual = 519073
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function '__assert_readable<ap_axiu<64, 128, 1, 1> >' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:53).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:231).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16I16Q' (hcr_metadata_injector/hcr_metadata_injector.h:129).
INFO: [XFORM 203-603] Inlining function 'copy_meta' into 'write_16M16P' (hcr_metadata_injector/hcr_metadata_injector.h:91).
INFO: [XFORM 203-603] Inlining function 'write_16M16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:87).
INFO: [XFORM 203-603] Inlining function 'write_16M16P' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:86).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:181).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:170).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:92).
INFO: [XFORM 203-603] Inlining function 'write_16I16Q' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.cpp:91).
INFO: [XFORM 203-603] Inlining function '__assert_readable<pulse_exec_definition>' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:158).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 975.773 ; gain = 538.531 ; free physical = 155929 ; free virtual = 518930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:99->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<24, 24>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:107->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
WARNING: [SYNCHK 200-120] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:58: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:80: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1101.648 ; gain = 664.406 ; free physical = 155871 ; free virtual = 518883
INFO: [XFORM 203-1101] Packing variable 'pulse_metadata.V' (hcr_metadata_injector/hcr_metadata_injector.cpp:14) into a 950-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:817:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:34).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::generic_atan2<24, 24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:947) in function 'log_apfixed_reduce::log10<39, 25>' completely with a factor of 39.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:75) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:107) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:195) in function 'hypot_internal::hypot_fixed<39, 25>' completely with a factor of 38.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:653) in function 'cordic_apfixed::generic_atan2<24, 24>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:657) in function 'cordic_apfixed::generic_atan2<24, 24>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:87) in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' completely with a factor of 31.
INFO: [XFORM 203-101] Partitioning array 'header' (hcr_metadata_injector/hcr_metadata_injector.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fabs_fixed<39, 25>' into 'hypot_internal::hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hypot<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:99->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log10<39, 25>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:100->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::atan2<24, 24>' into 'hcr_metadata_injector' (hcr_metadata_injector/hcr_metadata_injector.h:107->hcr_metadata_injector/hcr_metadata_injector.cpp:86) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:945:44) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:963:17) in function 'log_apfixed_reduce::log10<39, 25>'... converting 40 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:208:1) in function 'hypot_internal::hypot_fixed<39, 25>'... converting 159 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:27) to (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:606:8) in function 'cordic_apfixed::generic_atan2<24, 24>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>'... converting 82 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:88:48) to (hcr_metadata_injector/hcr_metadata_injector.cpp:88:7) in function 'hcr_metadata_injector'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcr_metadata_injector/hcr_metadata_injector.h:126:48) in function 'hcr_metadata_injector'... converting 25 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16i32P.i4' into 'handle_header' (hcr_metadata_injector/hcr_metadata_injector.cpp:232).
INFO: [XFORM 203-11] Balancing expressions in function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:77)...53 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1181.379 ; gain = 744.137 ; free physical = 155754 ; free virtual = 518781
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'pulse_loop' (hcr_metadata_injector/hcr_metadata_injector.cpp:44:3) in function 'hcr_metadata_injector' : 

either the parent loop or sub loop is do-while loop.
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log10<39, 25>' to 'log10<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'hypot_internal::hypot_fixed<39, 25>' to 'hypot_fixed<39, 25>' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:55:9)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::generic_atan2<24, 24>' to 'generic_atan2' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:599:7)
WARNING: [XFORM 203-631] Renaming function 'cordic_apfixed::cordic_circ_apfixed<31, 3, 1>' to 'cordic_circ_apfixed' (/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_cordic_apfixed.h:97:10)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1245.016 ; gain = 807.773 ; free physical = 155679 ; free virtual = 518711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcr_metadata_injector' ...
WARNING: [SYN 201-103] Legalizing function name 'hypot_fixed<39, 25>' to 'hypot_fixed_39_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'log10<39, 25>' to 'log10_39_25_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hypot_fixed<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 61.
WARNING: [SCHED 204-21] Estimated clock period (2.702ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'hypot_fixed_39_25_s' consists of the following:
	wire read on port 'y_V' [3]  (0 ns)
	'mul' operation ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_hypot_apfixed.h:59) [21]  (2.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.06 seconds; current allocated memory: 446.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 450.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log10<39, 25>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (2.643ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'log10_39_25_s' consists of the following:
	'mul' operation of DSP[429] ('r.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [427]  (0 ns)
	'sub' operation of DSP[429] ('ret.V', /home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:252->/home/karboski/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:984) [429]  (2.64 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 452.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 454.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cordic_circ_apfixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 29.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 455.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 457.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_atan2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 458.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 458.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'write_header'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 459.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 459.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sample_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 3, Final II = 3, Depth = 92.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 461.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 465.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hypot_fixed_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_38s_38s_76_6_0' to 'hcr_metadata_injebkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'hypot_fixed_39_25_s' is 16851 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injebkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hypot_fixed_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 472.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log10_39_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_3' to 'log10_39_25_s_logcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_2' to 'log10_39_25_s_logdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log10_39_25_s_log_apfixed_reduce_s' to 'log10_39_25_s_logeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_45ns_6ns_51_6_1' to 'hcr_metadata_injefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_22s_25ns_47_4_1' to 'hcr_metadata_injeg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mac_mulsub_24ns_4ns_29ns_29_3_1' to 'hcr_metadata_injehbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hcr_metadata_injector_mul_mul_6s_25ns_29_3_1' to 'hcr_metadata_injeibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injefYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injehbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hcr_metadata_injeibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log10_39_25_s'.
INFO: [HLS 200-111]  Elapsed time: 2.57 seconds; current allocated memory: 488.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic_circ_apfixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic_circ_apfixed'.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 498.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_atan2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_atan2'.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 507.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_header'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 509.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcr_metadata_injector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/i_data_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hcr_metadata_injector/o_data_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
