0.6
2017.4
Dec 15 2017
21:07:18
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sim_1/new/cpusim.v,1606405396,verilog,,,,cpusim,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ALU.v,1606405141,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ALUControl.v,,ALU,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ALUControl.v,1606405118,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/CPUTOP.v,,ALUControl,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/Basys3CPU.v,1606453759,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/CPUTOP.v,,Basys3CPU,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/CPUTOP.v,1606447610,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ControlUnit.v,,CPUTOP,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/ControlUnit.v,1606405087,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/DataMemory.v,,ControlUnit,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/DataMemory.v,1606406175,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/InstructionMemory.v,,DataMemory,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/HexToSeg.v,1606447490,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/InstructionMemory.v,,HexToSeg,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/InstructionMemory.v,1606406261,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/PC.v,,InstructionMemory,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/PC.v,1606406233,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/Registers.v,,PC,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/Registers.v,1606404958,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/SignExtend.v,,Registers,,,,,,,,
D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sources_1/new/SignExtend.v,1606405005,verilog,,D:/vivadoProject/SingleCycleCpu/SingleCycleCpu.srcs/sim_1/new/cpusim.v,,SignExtend,,,,,,,,
,,,,,,,,,,,,,,
