name: 002_DCDicl_x2_DIV2K_1000k
model_type: MultiStageIRModel
scale: 1
num_gpu: 1  # set num_gpu: 0 for cpu mode
manual_seed: 0

datasets:
  test_1:  # the 1st test dataset
    name: Set5
    type: PairedImageDataset
    dataroot_gt: /home/xiyang/Datasets/SISR-BENCHMARK/Set5/GTmod12
    dataroot_lq: /home/xiyang/Datasets/SISR-BENCHMARK/Set5/LRbicUx2
    io_backend:
      type: disk
  test_2:  # the 2nd test dataset
    name: Set14
    type: PairedImageDataset
    dataroot_gt: /home/xiyang/Datasets/SISR-BENCHMARK/Set14/GTmod12
    dataroot_lq: /home/xiyang/Datasets/SISR-BENCHMARK/Set14/LRbicUx2
    io_backend:
      type: disk
  test_3:  # the 3rd test dataset
    name: DIV2K100
    type: PairedImageDataset
    dataroot_gt: /home/xiyang/Datasets/SISR-BENCHMARK/DIV2K100/GTmod12
    dataroot_lq: /home/xiyang/Datasets/SISR-BENCHMARK/DIV2K100/LRbicUx2
    filename_tmpl: '{}'
    io_backend:
      type: disk

# network structures
network_g:
  type: DCDicL
  in_nc: 3
  out_nc: 3
  n_iter: 2
  nc_x: [64, 128, 256, 512]
  nb: 4
  d_size: 5


# path
path:
  pretrain_network_g: experiments/pretrained_models/DCDicl/DCDicl_1000k.pth
  strict_load_g: true

# validation settings
val:
  save_img: true
  suffix: ~  # add suffix to saved images, if None, use exp name

  metrics:
    psnr: # metric name, can be arbitrary
      type: calculate_psnr
      crop_border: 2
      test_y_channel: false
    ssim:
      type: calculate_ssim
      crop_border: 2
      test_y_channel: false
