#ifndef _TLG1120HAL_H_
#define _TLG1120HAL_H_
/****************************************************************************/
/*!@file  TLG1120Hal.h
 *
 * @brief Hardware Definitions for the TLGHAL programmatic interface support.
 *
 * This file contains the api definitions for the TLGHAL Ultra Low Power
 * NTSC/PAL Tuner/Decoder chip support library.
 *
 *
 ****************************************************************************/
/* Revision Information:
 *
 * $Revision: 1.41.2.1 $
 *
 * (c) 2008 Telegent Systems
 ****************************************************************************/
#include "tlgInclude.h"

#if TLG_CHIP_TYPE == TLG_CHIP_TYPE_TLG1120_1

/******************************************************************************
* TLG1120 CHIP REVISION CONTROL DEFINES
******************************************************************************/

/*
 * Chip Version Configuration Section
 */


/*****************************************************************************
* CHIP CONFIG CONSTANTS
*
* The following are chip version configuration constants and should not be
* changed.
*****************************************************************************/
#if 0
/**** MOVED TO tlg_defs.h ****/
#define TLG_CHIP_TYPE_MASK          (0xffff0000)
#define TLG_CHIP_TYPE_SHIFT         (16)

#define TLG_CHIP_REV_MASK           (0x0000ff00)
#define TLG_CHIP_REV_SHIFT          (8)
#define TLG_CHIP_PATCH_MASK         (0x000000ff)
#define TLG_CHIP_PATCH_SHIFT        (0)

#define TLG_CHIP_VER_CFG(t, r)      ( ((t) << TLG_CHIP_TYPE_SHIFT) \
                                    | ((r) << TLG_CHIP_REV_SHIFT))

#define TLG1120_VERS_1_1            \
                    TLG_CHIP_VER_CFG(TLG_CHIP_TYPE_TLG1120_1,TLG_CHIP_REV_1)

#define TLG1120_VERS_1_2            \
                    TLG_CHIP_VER_CFG(TLG_CHIP_TYPE_TLG1120_1,TLG_CHIP_REV_2)

#define TLG1120_VERS_2_1            \
                    TLG_CHIP_VER_CFG(TLG_CHIP_TYPE_TLG1120_1,TLG_CHIP_REV_3)

#define TLG_NO_VERS    (TLG_CHIP_TYPE_MASK|TLG_CHIP_REV_MASK)

#define TLG_CHIP_VERS_2_STR(s) (((s) == TLG1120_VERS_1_1) ? "1.1"  \
                               :((s) == TLG1120_VERS_1_2) ? "1.2"  \
                               :((s) == TLG1120_VERS_2_1) ? "2.1"  \
                               : "Unknown")

#define TLG_CHIP_TYPE_2_STR(s)  ((((s) & TLG_CHIP_TYPE_MASK) == (TLG_CHIP_TYPE_TLG1120_1 << TLG_CHIP_TYPE_SHIFT)) ? "TLG1120"  \
                                :(((s) & TLG_CHIP_TYPE_MASK) == (TLG_CHIP_TYPE_TLG1100_1 << TLG_CHIP_TYPE_SHIFT)) ? "TLG1100"  \
                                : "Unknown")
/** Chip version configuration.
*
* TLG_CHIP_VERS defines the latest type and version of chip that the current
* code compile will support. It uses the defines TLG_CHIP_TYPE and
* TLG_CHIP_REV which are declared in tlgConfig.h.
*
*/
#define TLG_CHIP_VERS         TLG_CHIP_VER_CFG(TLG_CHIP_TYPE, TLG_CHIP_REV)

#define TLG_CHIP_CMP_GE(v) \
     ( (((v) & TLG_CHIP_TYPE_MASK) >> TLG_CHIP_TYPE_SHIFT) == TLG_CHIP_TYPE \
     && (((v) & TLG_CHIP_REV_MASK)  >> TLG_CHIP_REV_SHIFT)  >= TLG_CHIP_REV)

#define TLG_CHIP_CMP_EQ(v) \
    ( (((v) & TLG_CHIP_TYPE_MASK) >> TLG_CHIP_TYPE_SHIFT) == TLG_CHIP_TYPE \
    && (((v) & TLG_CHIP_REV_MASK)  >> TLG_CHIP_REV_SHIFT)  == TLG_CHIP_REV)

#else
#define TLG1120_VERS_1_1            \
                    TLG_CHIP_VER_CFG(TLG_CHIP_TYPE_TLG1120_1,TLG_CHIP_REV_1)

#define TLG1120_VERS_1_2            \
                    TLG_CHIP_VER_CFG(TLG_CHIP_TYPE_TLG1120_1,TLG_CHIP_REV_2)

#define TLG1120_VERS_2_1            \
                    TLG_CHIP_VER_CFG(TLG_CHIP_TYPE_TLG1120_1,TLG_CHIP_REV_3)

#define TLG_CHIP_VERS_2_STR(s) (((s) == TLG1120_VERS_1_1) ? "1.1"  \
                               :((s) == TLG1120_VERS_1_2) ? "1.2"  \
                               :((s) == TLG1120_VERS_2_1) ? "2.1"  \
                               : "Unknown")

#define TLG_CHIP_TYPE_2_STR(s)  ((((s) & TLG_CHIP_TYPE_MASK) == (TLG_CHIP_TYPE_TLG1120_1 << TLG_CHIP_TYPE_SHIFT)) ? "TLG1120"  \
                                :(((s) & TLG_CHIP_TYPE_MASK) == (TLG_CHIP_TYPE_TLG1100_1 << TLG_CHIP_TYPE_SHIFT)) ? "TLG1100"  \
                                : "Unknown")
#endif /* moved to tlg_defs.h */

#if !TLG_CHIP_CMP_EQ(TLG1120_VERS_1_1) && !TLG_CHIP_CMP_EQ(TLG1120_VERS_1_2) && !TLG_CHIP_CMP_EQ(TLG1120_VERS_2_1)
ERROR! UNSUPPORTED CHIP VERSION
#endif

/** Compile in code to support TLG1120 1.1.
*/
#if defined(TLG_SUPPORT_RUNTIME_CHECK) || TLG_CHIP_CMP_EQ(TLG1120_VERS_1_1)
#define TLG_CMP_CHIP_1120_1_1 (1)
#endif /* TLG_CMP_CHIP_1120_1_1 */

/** Compile in code to support TLG1120 1.2.
*/
#if defined(TLG_SUPPORT_RUNTIME_CHECK) || TLG_CHIP_CMP_EQ(TLG1120_VERS_1_2)
#define TLG_CMP_CHIP_1120_1_2 (1)
#endif /* TLG_CMP_CHIP_1120_1_1 */

/** Compile in code to support TLG1120 2.1.
*/
#if defined(TLG_SUPPORT_RUNTIME_CHECK) || TLG_CHIP_CMP_EQ(TLG1120_VERS_2_1)
#define TLG_CMP_CHIP_1120_2_1 (1)
#endif /* TLG_CMP_CHIP_1120_1_1 */


/*
 * TLGHAL_REGNAME                      (reg addr)
 *
 * TLGHAL_REGNAME_FIELDNAME_MASK       (bits that define field)
 *
 * TLGHAL_REGNAME_FIELDNAME_SHIFT      (least significant bit in field. Number
 *                                       of bits to shift to normalize field
 *                                       value)
 *
 * TLGHAL_REGNAME_DEFAULT_VALUE        (initialization value for register)
 */
#define REG_0000                                                     (0x0000)
#define     REG_0000_BIT7_MASK                              (BIT7)
#define     REG_0000_BIT7_SHIFT                             (7)
#define     REG_0000_BIT6_MASK                               (BIT6)
#define     REG_0000_BIT6_SHIFT                              (6)
#define     REG_0000_BIT5_MASK                                    (BIT5)
#define     REG_0000_BIT5_SHIFT                                   (5)
#define     REG_0000_BIT2_MASK                                (BIT2)
#define     REG_0000_BIT2_SHIFT                               (2)
#define     REG_0000_BIT1_MASK                                   (BIT1)
#define     REG_0000_BIT1_SHIFT                                  (1)
#define     REG_0000_BIT0_MASK                                     (BIT0)
#define     REG_0000_BIT0_SHIFT                                    (0)
#define     REG_0000_VALUE_1                              (0x7000)
#define REG_0001                                                     (0x0001)
#define     REG_0001_BIT0_MASK                               (BIT0)
#define     REG_0001_BIT0_SHIFT                              (0)
#define REG_0002                                           (0x0002)
#define     REG_0002_BIT7_MASK                 (BIT7)
#define     REG_0002_BIT7_SHIFT                (7)
#define     REG_0002_BIT4_MASK                        (BIT4)
#define     REG_0002_BIT4_SHIFT                       (4)
#define     REG_0002_BIT4_0_MASK                              (BIT4_0)
#define     REG_0002_BIT4_0_SHIFT                             (0)
#define REG_0003                                           (0x0003)
#define     REG_0003_BIT14_MASK                             (BIT14)
#define     REG_0003_BIT14_SHIFT                            (14)
#define     REG_0003_BIT13_10_MASK         (BIT13_10)
#define     REG_0003_BIT13_10_SHIFT        (10)
#define     REG_0003_BIT3_0_MASK         (BIT3_0)
#define     REG_0003_BIT3_0_SHIFT        (0)
#define REG_0004                                           (0x0004)
#define     REG_0004_BIT15_13_MASK                     (BIT15_13)
#define     REG_0004_BIT15_13_SHIFT                    (13)
#define     REG_0004_BIT15_MASK                   (BIT15)
#define     REG_0004_BIT15_SHIFT                  (15)
#define     REG_0004_BIT14_MASK                   (BIT14)
#define     REG_0004_BIT14_SHIFT                  (14)
#define     REG_0004_BIT13_MASK                   (BIT13)
#define     REG_0004_BIT13_SHIFT                  (13)
#define     REG_0004_BIT12_MASK                       (BIT12)
#define     REG_0004_BIT12_SHIFT                      (12)
#define REG_000F                                          (0x000f)
#define     REG_000F_BIT13_MASK          (BIT13)
#define     REG_000F_BIT13_SHIFT         (13)
#define     REG_000F_BIT12_MASK                      (BIT12)
#define     REG_000F_BIT12_SHIFT                     (12)
#define     REG_000F_BIT11_2_MASK           (BIT11_2)
#define     REG_000F_BIT11_2_SHIFT          (2)

#define REG_0010                                           (0x0010)
#define     REG_0010_BIT15_8_MASK     (BIT15_8)
#define     REG_0010_BIT15_8_SHIFT    (8)
#define     REG_0010_BIT7_0_MASK     (BIT7_0)
#define     REG_0010_BIT7_0_SHIFT    (0)
#define REG_0011                                           (0x0011)
#define     REG_0011_BIT15_8_MASK  (BIT15_8)
#define     REG_0011_BIT15_8_SHIFT (8)
#define     REG_0011_BIT7_0_MASK         (BIT7_0)
#define     REG_0011_BIT7_0_SHIFT        (0)

#define REG_0012                                           (0x0012)
#define     REG_0012_BIT15_8_MASK         (BIT15_8)
#define     REG_0012_BIT15_8_SHIFT        (8)
#define     REG_0012_BIT7_0_MASK      (BIT7_0)
#define     REG_0012_BIT7_0_SHIFT     (0)

#define REG_0015                                           (0x0015)
#define     REG_0015_BIT15_8_MASK                  (BIT15_8)
#define     REG_0015_BIT15_8_SHIFT                 (8)
#define     REG_0015_BIT4_0_MASK              (BIT4_0)
#define     REG_0015_BIT4_0_SHIFT             (0)

#define REG_0016                                           (0x0016)
#define     REG_0016_BIT15_12_MASK                    (BIT15_12)
#define     REG_0016_BIT15_12_SHIFT                   (12)
#define     REG_0016_BIT11_MASK                   (BIT11)
#define     REG_0016_BIT11_SHIFT                  (11)
#define     REG_0016_BIT10_MASK                   (BIT10)
#define     REG_0016_BIT10_SHIFT                  (10)
#define     REG_0016_BIT9_8_MASK               (BIT9_8)
#define     REG_0016_BIT9_8_SHIFT              (8)
#define     REG_0016_BIT4_0_MASK              (BIT4_0)
#define     REG_0016_BIT4_0_SHIFT             (0)

#define REG_0017                                           (0x0017)
#define     REG_0017_BIT15_11_MASK                      (BIT15_11)
#define     REG_0017_BIT15_11_SHIFT                     (11)
#define     REG_0017_BIT4_0_MASK              (BIT4_0)
#define     REG_0017_BIT4_0_SHIFT             (0)

#define REG_0018                                           (0x0018)

#define     REG_0018_BIT15_11_MASK                      (BIT15_11)
#define     REG_0018_BIT15_11_SHIFT                     (11)
#define     REG_0018_BIT4_0_MASK              (BIT4_0)
#define     REG_0018_BIT4_0_SHIFT             (0)

#define REG_0019                                          (0x0019)
#define     REG_0019_BIT15_MASK            (BIT15)
#define     REG_0019_BIT15_SHIFT           (15)
#define     REG_0019_BIT14_MASK          (BIT14)
#define     REG_0019_BIT14_SHIFT         (14)
#define     REG_0019_BIT13_MASK              (BIT13)
#define     REG_0019_BIT13_SHIFT             (13)
#define     REG_0019_BIT12_MASK              (BIT12)
#define     REG_0019_BIT12_SHIFT             (12)
#define     REG_0019_BIT11_MASK           (BIT11)
#define     REG_0019_BIT11_SHIFT          (11)
#define     REG_0019_BIT10_MASK                    (BIT10)
#define     REG_0019_BIT10_SHIFT                   (10)
#define     REG_0019_BIT2_0_MASK                 (BIT2_0)
#define     REG_0019_BIT2_0_SHIFT                (0)

#define REG_001A                                          (0x001a)

#define     REG_001A_BIT15_8_MASK        (BIT15_8)
#define     REG_001A_BIT15_8_SHIFT       (8)
#define     REG_001A_BIT7_0_MASK       (BIT7_0)
#define     REG_001A_BIT7_0_SHIFT      (0)

#define REG_001B                                          (0x001b)
#define     REG_001B_BIT15_4_MASK               (BIT15_4)
#define     REG_001B_BIT15_4_SHIFT              (4)
#define     REG_001B_BIT3_MASK             (BIT3)
#define     REG_001B_BIT3_SHIFT            (3)
#define     REG_001B_BIT2_MASK                  (BIT2)
#define     REG_001B_BIT2_SHIFT                 (2)
#define     REG_001B_BIT1_MASK        (BIT1)
#define     REG_001B_BIT1_SHIFT       (1)
#define     REG_001B_BIT0_MASK        (BIT0)
#define     REG_001B_BIT0_SHIFT       (0)

#define REG_001C                                          (0x001c)
#define     REG_001C_BIT15_9_MASK          (BIT15_9)
#define     REG_001C_BIT15_9_SHIFT         (9)

#define REG_001D                                          (0x001d)
#define     REG_001D_BIT15_10_MASK          (BIT15_10)
#define     REG_001D_BIT15_10_SHIFT         (10)
#define REG_001E                                          (0x001e)
#define     REG_001E_BIT15_13_MASK                  (BIT15_13)
#define     REG_001E_BIT15_13_SHIFT                 (13)
#define     REG_001E_BIT12_9_MASK               (BIT12_9)
#define     REG_001E_BIT12_9_SHIFT              (9)
#define     REG_001E_BIT8_6_MASK               (BIT8_6)
#define     REG_001E_BIT8_6_SHIFT              (6)
#define     REG_001E_BIT5_2_MASK                (BIT5_2)
#define     REG_001E_BIT5_2_SHIFT               (2)
#define     REG_001E_BIT1_MASK                (BIT1)
#define     REG_001E_BIT1_SHIFT               (1)
#define     REG_001E_BIT0_MASK                  (BIT0)
#define     REG_001E_BIT0_SHIFT                 (0)

#define REG_001F                                          (0x001f)
#define     REG_001F_BIT15_11_MASK                  (BIT15_11)
#define     REG_001F_BIT15_11_SHIFT                 (11)
#define     REG_001F_BIT10_6_MASK                  (BIT10_6)
#define     REG_001F_BIT10_6_SHIFT                 (6)
#define     REG_001F_BIT5_MASK               (BIT5)
#define     REG_001F_BIT5_SHIFT              (5)
#define     REG_001F_BIT4_MASK              (BIT4)
#define     REG_001F_BIT4_SHIFT             (4)
#define     REG_001F_BIT3_MASK          (BIT3)
#define     REG_001F_BIT3_SHIFT         (3)
#define     REG_001F_BIT2_MASK          (BIT2)
#define     REG_001F_BIT2_SHIFT         (2)
#define     REG_001F_BIT1_MASK          (BIT1)
#define     REG_001F_BIT1_SHIFT         (1)
#define     REG_001F_BIT0_MASK                  (BIT0)
#define     REG_001F_BIT0_SHIFT                 (0)

#define REG_0020                                          (0x0020)
#define     REG_0020_BIT15_4_MASK               (BIT15_4)
#define     REG_0020_BIT15_4_SHIFT              (4)
#define     REG_0020_BIT3_2_MASK        (BIT3_2)
#define     REG_0020_BIT3_2_SHIFT       (2)
#define     REG_0020_BIT1_MASK                   (BIT1)
#define     REG_0020_BIT1_SHIFT                  (1)
#define     REG_0020_BIT0_MASK                     (BIT0)
#define     REG_0020_BIT0_SHIFT                    (0)

#define REG_0021                                          (0x0021)
#define     REG_0021_BIT14_10_MASK                  (BIT14_10)
#define     REG_0021_BIT14_10_SHIFT                 (10)
#define     REG_0021_BIT3_0_MASK                    (BIT3_0)
#define     REG_0021_BIT3_0_SHIFT                   (0)
#define     REG_0021_VALUE_1                (0x4000)
#define     REG_0021_VALUE_2                   (0x000F)
#define     REG_0021_VALUE_3                   (0x000B)
#define     REG_0021_VALUE_4                   (0x0008)
#define     REG_0021_VALUE_5                   (0x0006)
#define     REG_0021_VALUE_6                  (0x0001)
#define     REG_0021_VALUE_7                  (0x0000)

#define REG_0022                                         (0x0022)

#define     REG_0022_VALUE_1            (0x04e0)
#define     REG_0022_VALUE_2            (0x0428)
#define     REG_0022_VALUE_3            (0x0394)
#define     REG_0022_VALUE_4            (0x0334)
#define     REG_0022_VALUE_5           (0x025b)
#define     REG_0022_VALUE_6           (0x025b)

#define     REG_0022_BIT12_MASK                      (BIT12)
#define     REG_0022_BIT12_SHIFT                     (12)
#define     REG_0022_BIT10_0_MASK          (BIT10_0)
#define     REG_0022_BIT10_0_SHIFT         (0)
#define REG_0054                                                 (0x0054)
#define     REG_0054_BIT15_MASK                                     (BIT15)
#define     REG_0054_BIT15_SHIFT                                    (15)
#define REG_0025                                            (0x0025)


#define     REG_0025_BIT15_10_MASK                         (BIT15_10)
#define     REG_0025_BIT15_10_SHIFT		                (10)

#define     REG_0025_BIT9_0_MASK       (BIT9_0)
#define     REG_0025_BIT9_0_SHIFT      (0)

#define REG_0026                                           (0x0026)
#define     REG_0026_BIT4_0_MASK          (BIT4_0)
#define     REG_0026_BIT4_0_SHIFT         (0)

#define REG_0027                                           (0x0027)
#define     REG_0027_BIT4_0_MASK          (BIT4_0)
#define     REG_0027_BIT4_0_SHIFT         (0)

#define REG_002B                                            (0x002b)


#define     REG_002B_BIT15_10_MASK                         (BIT15_10)
#define     REG_002B_BIT15_10_SHIFT                        (10)

#define     REG_002B_BIT9_0_MASK       (BIT9_0)
#define     REG_002B_BIT9_0_SHIFT      (0)

#define REG_002C                                            (0x002c)
#define     REG_002C_BIT15_MASK              (BIT15)
#define     REG_002C_BIT15_SHIFT             (15)
#define     REG_002C_BIT9_0_MASK           (BIT9_0)
#define     REG_002C_BIT9_0_SHIFT          (0)

#define REG_002D                                            (0x002d)
#define     REG_002D_BIT9_0_MASK           (BIT9_0)
#define     REG_002D_BIT9_0_SHIFT          (0)

#define REG_002E                                            (0x002e)
#define     REG_002E_BIT14_8_MASK        (BIT14_8)
#define     REG_002E_BIT14_8_SHIFT       (8)
#define     REG_002E_BIT3_0_MASK             (BIT3_0)
#define     REG_002E_BIT3_0_SHIFT            (0)

#define     REG_002E_VALUE_1              (0x3A0D)

#define REG_002F                                            (0x002f)
#define     REG_002F_VALUE_1              (0x560D)

#define     REG_002F_BIT14_8_MASK        (BIT14_8)
#define     REG_002F_BIT14_8_SHIFT       (8)
#define     REG_002F_BIT3_0_MASK             (BIT3_0)
#define     REG_002F_BIT3_0_SHIFT            (0)

#define REG_0030                                            (0x0030)

#define REG_0031                                            (0x0031)
#define     REG_0031_BIT15_14_MASK         (BIT15_14)
#define     REG_0031_BIT15_14_SHIFT        (14)
#define     REG_0031_BIT13_MASK             (BIT13)
#define     REG_0031_BIT13_SHIFT            (13)
#define     REG_0031_BIT12_MASK           (BIT12)
#define     REG_0031_BIT12_SHIFT          (12)
#define     REG_0031_BIT11_MASK           (BIT11)
#define     REG_0031_BIT11_SHIFT          (11)
#define     REG_0031_BIT10_MASK                (BIT10)
#define     REG_0031_BIT10_SHIFT               (10)
#define     REG_0031_BIT9_5_MASK                        (BIT9_5)
#define     REG_0031_BIT9_5_SHIFT                       (5)
#define     REG_0031_BIT4_0_MASK           (BIT4_0)
#define     REG_0031_BIT4_0_SHIFT          (0)

#define REG_0032                                           (0x0032)
#define     REG_0032_BIT4_0_MASK           (BIT4_0)
#define     REG_0032_BIT4_0_SHIFT          (0)

#define REG_0033                                              (0x0033)
#define     REG_0033_BIT12_MASK                           (BIT12)
#define     REG_0033_BIT12_SHIFT                     (12)
#define     REG_0033_BIT11_8_MASK                      (BIT11_8)
#define     REG_0033_BIT11_8_SHIFT                     (8)
#define     REG_0033_BIT0_MASK                       (BIT0)
#define     REG_0033_BIT0_SHIFT                      (0)
#define     REG_0033_VALUE_1                       (0xd)

#define REG_0036                                        (0x0036)
#define     REG_0036_BIT3_1_MASK                (BIT3_1)
#define     REG_0036_BIT3_1_SHIFT               (1)
#define     REG_0036_BIT15_9_MASK                     (BIT15_9)
#define     REG_0036_BIT15_9_SHIFT                    (9)
#define     REG_0036_BIT8_MASK             (BIT8)
#define     REG_0036_BIT8_SHIFT            (8)
#define     REG_0036_BIT7_6_MASK               (BIT7_6)
#define     REG_0036_BIT7_6_SHIFT              (6)
#define     REG_0036_BIT0_MASK              (BIT0)
#define     REG_0036_BIT0_SHIFT             (0)
#define REG_0037                                        (0x0037)
#define     REG_0037_BIT15_13_MASK                 (BIT15_13)
#define     REG_0037_BIT15_13_SHIFT                (13)
#define     REG_0037_BIT12_10_MASK                 (BIT12_10)
#define     REG_0037_BIT12_10_SHIFT                (10)
#define     REG_0037_BIT9_MASK               (BIT9)
#define     REG_0037_BIT9_SHIFT              (9)
#define     REG_0037_BIT7_6_MASK            (BIT7_6)
#define     REG_0037_BIT7_6_SHIFT           (6)
#define REG_0038                                        (0x0038)
#define REG_0039                                        (0x0039)
#define REG_0039_VALUE_1                      511
#define REG_0039_VALUE_2                      511
#define REG_003A                                        (0x003A)
#define     REG_003A_BIT15_14_MASK           (BIT15_14)
#define     REG_003A_BIT15_14_SHIFT          (14)
#define     REG_003A_BIT13_MASK   (BIT13)
#define     REG_003A_BIT13_SHIFT  (13)
#define     REG_003A_BIT9_0_MASK   (BIT9_0)
#define     REG_003A_BIT9_0_SHIFT  (0)
#define REG_003B                                    (0x003B)
#define     REG_003B_BIT13_MASK   (BIT13)
#define     REG_003B_BIT13_SHIFT  (13)
#define     REG_003B_BIT9_0_MASK   (BIT9_0)
#define     REG_003B_BIT9_0_SHIFT  (0)
#define REG_003C                                       (0x003c)
#define     REG_003C_BIT15_MASK                (BIT15)
#define     REG_003C_BIT15_SHIFT               (15)
#define     REG_003C_BIT14_MASK                (BIT14)
#define     REG_003C_BIT14_SHIFT               (14)
#define     REG_003C_BIT12_MASK                  (BIT12)
#define     REG_003C_BIT12_SHIFT                 (12)
#define     REG_003C_BIT11_10_MASK                 (BIT11_10)
#define     REG_003C_BIT11_10_SHIFT                (10)
#define     REG_003C_BIT9_8_MASK                 (BIT9_8)
#define     REG_003C_BIT9_8_SHIFT                (8)
#define     REG_003C_BIT7_MASK                 (BIT7)
#define     REG_003C_BIT7_SHIFT                (7)
#define     REG_003C_BIT6_MASK                   (BIT6)
#define     REG_003C_BIT6_SHIFT                  (6)
#define     REG_003C_BIT5_MASK                 (BIT5)
#define     REG_003C_BIT5_SHIFT                (5)
#define     REG_003C_BIT4_MASK                 (BIT4)
#define     REG_003C_BIT4_SHIFT                (4)
#define     REG_003C_BIT3_MASK                  (BIT3)
#define     REG_003C_BIT3_SHIFT                 (3)
#define     REG_003C_BIT2_MASK                  (BIT2)
#define     REG_003C_BIT2_SHIFT                 (2)
#define     REG_003C_BIT1_MASK                 (BIT1)
#define     REG_003C_BIT1_SHIFT                (1)
#define     REG_003C_BIT0_MASK                 (BIT0)
#define     REG_003C_BIT0_SHIFT                (0)
#define REG_003D                                                (0x003d)
#define     REG_003D_BIT5_MASK                        (BIT5)
#define     REG_003D_BIT5_SHIFT                       (5)
#define     REG_003D_BIT4_MASK                           (BIT4)
#define     REG_003D_BIT4_SHIFT                          (4)
#define     REG_003D_BIT7_MASK                           (BIT7)
#define     REG_003D_BIT7_SHIFT                          (7)
#define REG_004A                                              (0x004a)
#define     REG_004A_BIT11_8_MASK                    (BIT11_8)
#define     REG_004A_BIT11_8_SHIFT                   (8)
#define     REG_004A_BIT6_3_MASK                              (BIT6_3)
#define     REG_004A_BIT6_3_SHIFT                             (3)
#define     REG_004A_BIT2_MASK                            (BIT2)
#define     REG_004A_BIT2_SHIFT                           (2)
#define     REG_004A_BIT1_MASK                             (BIT1)
#define     REG_004A_BIT1_SHIFT                            (1)
#define     REG_004A_BIT0_MASK                              (BIT0)
#define     REG_004A_BIT0_SHIFT                             (0)
#define REG_004B                                              (0x004b)
#define     REG_004B_BIT15_MASK                             (BIT15)
#define     REG_004B_BIT15_SHIFT                            (15)
#define     REG_004B_BIT14_0_MASK                              (BIT14_0)
#define     REG_004B_BIT14_0_SHIFT                             (0)
#define REG_0053                                                (0x0053)
#define     REG_0053_BIT15_MASK                        (BIT15)
#define     REG_0053_BIT15_SHIFT                       (5)
#define     REG_0053_BIT14_12_MASK                                (BIT14_12)
#define     REG_0053_BIT14_12_SHIFT                               (12)
#define     REG_0053_BIT11_0_MASK                                (BIT11_0)
#define     REG_0053_BIT11_0_SHIFT                               (0)
#define REG_0054                                                (0x0054)
#define     REG_0054_BIT15_MASK                            (BIT15)
#define     REG_0054_BIT15_SHIFT                           (15)
#define     REG_0054_BIT12_MASK                            (BIT12)
#define     REG_0054_BIT12_SHIFT                           (12)
#define REG_005A                                                   (0x005a)
#define     REG_005A_BIT11_8_MASK                         (BIT11_8)
#define     REG_005A_BIT11_8_SHIFT                        (8)
#define REG_005A_VALUE_1							                        (0x005e)
#define     REG_005A_BIT7_0_MASK                           (BIT7_0)
#define     REG_005A_BIT7_0_SHIFT                          (0)
#define REG_005A_VALUE_2							                        (0x0061)
#define     REG_005A_BIT15_14_MASK                          (BIT15_14)
#define     REG_005A_BIT15_14_SHIFT                         (14)
#define     REG_005A_BIT13_12_MASK                          (BIT13_12)
#define     REG_005A_BIT13_12_SHIFT                         (12)
#define REG_005A_VALUE_3							                        (0x0062)
#define     REG_005A_BIT15_12_MASK                    (BIT15_12)
#define     REG_005A_BIT15_12_SHIFT                   (12)
#define     REG_005A_BIT11_8_MASK                     (BIT11_8)
#define     REG_005A_BIT11_8_SHIFT                    (8)
#define REG_0065                                              (0x0065)
#define     REG_0065_BIT9_8_MASK                 (BIT9_8)
#define     REG_0065_BIT9_8_SHIFT                (8)
#define     REG_0065_BIT3_MASK                (BIT3)
#define     REG_0065_BIT3_SHIFT               (3)
#define REG_0068                                              (0x0068)
#define     REG_0068_BIT15_8_MASK                               (BIT15_8)
#define     REG_0068_BIT15_8_SHIFT                              (8)
#define     REG_0068_BIT7_0_MASK                               (BIT7_0)
#define     REG_0068_BIT7_0_SHIFT                              (0)
#define REG_006C                                                     (0x006c)
#define     REG_006C_BIT10_MASK                                  (BIT10)
#define     REG_006C_BIT10_SHIFT                                 (10)
#define     REG_006C_BIT9_MASK                                  (BIT9)
#define     REG_006C_BIT9_SHIFT                                 (9)
#define     REG_006C_BIT8_MASK                                   (BIT8)
#define     REG_006C_BIT8_SHIFT                                  (8)
#define     REG_006C_BIT7_0_MASK			                        (BIT7_0)
#define     REG_006C_BIT7_0_SHIFT			                    (0)
#define REG_006D                                               (0x006d)
#define     REG_006D_BIT14_8_MASK                                   (BIT14_8)
#define     REG_006D_BIT14_8_SHIFT                                  (8)
#define     REG_006D_BIT7_5_MASK                                      (BIT7_5)
#define     REG_006D_BIT7_5_SHIFT                                     (5)
#define     REG_006D_BIT4_0_MASK                                (BIT4_0)
#define     REG_006D_BIT4_0_SHIFT                               (0)
#define REG_006F                                              (0x006f)
#define     REG_006F_BIT15_MASK                    (BIT15)
#define     REG_006F_BIT15_SHIFT                   (15)
#define     REG_006F_BIT14_MASK                       (BIT14)
#define     REG_006F_BIT14_SHIFT                      (14)
#define     REG_006F_BIT6_MASK                      (BIT6)
#define     REG_006F_BIT6_SHIFT                     (6)
#define     REG_006F_BIT4_MASK                          (BIT4)
#define     REG_006F_BIT4_SHIFT                         (4)
#define REG_0070                                              (0x0070)
#define     REG_0070_BIT15_MASK                       (BIT15)
#define     REG_0070_BIT15_SHIFT                      (15)
#define     REG_0070_BIT8_MASK                  (BIT8)
#define     REG_0070_BIT8_SHIFT                 (8)
#define     REG_0070_BIT7_MASK                          (BIT7)
#define     REG_0070_BIT7_SHIFT                         (7)
#define     REG_0070_BIT6_5_MASK                     (BIT6_5)
#define     REG_0070_BIT6_5_SHIFT                    (5)
#define     REG_0070_BIT4_MASK                          (BIT4)
#define     REG_0070_BIT4_SHIFT                         (4)
#define     REG_0070_BIT2_MASK                          (BIT2)
#define     REG_0070_BIT2_SHIFT                         (2)
#define     REG_0070_BIT0_MASK                          (BIT0)
#define     REG_0070_BIT0_SHIFT                         (0)
#define     REG_0070_VALUE_1                        (0x8634)
#define REG_0071                                              (0x0071)
#define     REG_0071_BIT9_8_MASK                           (BIT9_8)
#define     REG_0071_BIT9_8_SHIFT                          (8)
#define     REG_0071_VALUE_1                        (0x8c1a)
#define     REG_0071_BIT7_4_MASK                                   (BIT7_4)
#define     REG_0071_BIT7_4_SHIFT                                  (4)
#define REG_0072                                              (0x0072)
#define     REG_0072_BIT6_5_MASK                      (BIT6_5)
#define     REG_0072_BIT6_5_SHIFT                     (5)
#define     REG_0072_VALUE_1                    (3)
#define     REG_0072_VALUE_2                  (2)
#define     REG_0072_VALUE_3                      (0)
#define     REG_0072_BIT2_1_MASK      (BIT2_1)
#define     REG_0072_BIT2_1_SHIFT     (1)
#define     REG_0072_VALUE_4     (0)
#define     REG_0072_VALUE_5       (1)
#define     REG_0072_VALUE_6       (2)
#define     REG_0072_BIT0_MASK                           (BIT0)
#define     REG_0072_BIT0_SHIFT                          (0)
#define REG_0073                                              (0x0073)
#define     REG_0073_BIT15_MASK                      (BIT15)
#define     REG_0073_BIT15_SHIFT                     (15)
#define REG_0074                                              (0x0074)
#define     REG_0074_BIT15_12_MASK                 (BIT15_12)
#define     REG_0074_BIT15_12_SHIFT                (12)
#define REG_0076                                              (0x0076)
#define     REG_0076_BIT7_MASK                     (BIT7)
#define     REG_0076_BIT7_SHIFT                    (7)
#define     REG_0076_BIT6_0_MASK                (BIT6_0)
#define     REG_0076_BIT6_0_SHIFT               (0)
#define REG_0077                                             (0x0077)
#define     REG_0077_BIT12_MASK                        (BIT12)
#define     REG_0077_BIT12_SHIFT                       (12)
#define     REG_0077_BIT10_8_MASK                (BIT10_8)
#define     REG_0077_BIT10_8_SHIFT               (8)
#define     REG_0077_BIT5_0_MASK                     (BIT5_0)
#define     REG_0077_BIT5_0_SHIFT                    (0)
#define REG_0078                                             (0x0078)
#define     REG_0078_BIT14_12_MASK                             (BIT14_12)
#define     REG_0078_BIT14_12_SHIFT                            (12)
#define     REG_0078_BIT10_MASK                            (BIT10)
#define     REG_0078_BIT10_SHIFT                           (10)
#define     REG_0078_BIT7_MASK                             (BIT7)
#define     REG_0078_BIT7_SHIFT                            (7)
#define     REG_0078_BIT6_MASK                             (BIT6)
#define     REG_0078_BIT6_SHIFT                            (6)
#define     REG_0078_BIT1_MASK                              (BIT1)
#define     REG_0078_BIT1_SHIFT                             (1)
#define     REG_0078_BIT0_MASK                              (BIT0)
#define     REG_0078_BIT0_SHIFT                             (0)
#define REG_007F                                           (0x007f)
#define     REG_007F_BITS15_0_MASK                     (BITS15_0)
#define     REG_007F_BITS15_0_SHIFT                    (0)
#define REG_0080                                           (0x0080)
#define     REG_0080_BITS15_0_MASK                      (BITS15_0)
#define     REG_0080_BITS15_0_SHIFT                     (0)
#define REG_0081                                           (0x0081)
#define     REG_0081_BITS15_0_MASK                     (BITS15_0)
#define     REG_0081_BITS15_0_SHIFT                    (0)
#define REG_0082                                           (0x0082)
#define     REG_0082_BITS15_0_MASK                      (BITS15_0)
#define     REG_0082_BITS15_0_SHIFT                     (0)
#define REG_0083                                           (0x0083)
#define     REG_0083_BITS15_0_MASK                     (BITS15_0)
#define     REG_0083_BITS15_0_SHIFT                    (0)
#define REG_0084                                           (0x0084)
#define     REG_0084_BITS15_0_MASK                      (BITS15_0)
#define     REG_0084_BITS15_0_SHIFT                     (0)
#define REG_0085                                           (0x0085)
#define     REG_0085_BITS15_0_MASK                     (BITS15_0)
#define     REG_0085_BITS15_0_SHIFT                    (0)
#define REG_0086                                           (0x0086)
#define     REG_0086_BITS15_0_MASK                      (BITS15_0)
#define     REG_0086_BITS15_0_SHIFT                     (0)
#define REG_0087                                           (0x0087)
#define     REG_0087_BITS15_0_MASK                     (BITS15_0)
#define     REG_0087_BITS15_0_SHIFT                    (0)
#define REG_0088                                           (0x0088)
#define     REG_0088_BITS15_0_MASK                      (BITS15_0)
#define     REG_0088_BITS15_0_SHIFT                     (0)
#define REG_0089                                           (0x0089)
#define     REG_0089_BITS15_0_MASK                     (BITS15_0)
#define     REG_0089_BITS15_0_SHIFT                    (0)
#define REG_008A                                           (0x008a)
#define     REG_008A_BITS15_0_MASK                      (BITS15_0)
#define     REG_008A_BITS15_0_SHIFT                     (0)
#define REG_008B                                             (0x008b)
#define     REG_008B_BIT10_9_MASK                   (BIT10_9)
#define     REG_008B_BIT10_9_SHIFT                  (9)
#define     REG_008B_BIT8_MASK                        (BIT8)
#define     REG_008B_BIT8_SHIFT                       (8)
#define     REG_008B_BIT7_6_MASK                          (BIT7_6)
#define     REG_008B_BIT7_6_SHIFT                         (6)
#define     REG_008B_BIT5_4_MASK                          (BIT5_4)
#define     REG_008B_BIT5_4_SHIFT                         (4)
#define     REG_008B_BIT3_MASK                         (BIT3)
#define     REG_008B_BIT3_SHIFT                        (3)
#define     REG_008B_BIT1_MASK                       (BIT1)
#define     REG_008B_BIT1_SHIFT                      (1)
#define     REG_008B_BIT0_MASK                       (BIT0)
#define     REG_008B_BIT0_SHIFT                      (0)

/* FIXME Poseidon replaces this register with MacroVision */
#define REG_008C                                             (0x008c)
#define     REG_008C_BIT15_8_MASK                           (BIT15_8)
#define     REG_008C_BIT15_8_SHIFT                          (8)
#define     REG_008C_BIT7_MASK                       (BIT7)
#define     REG_008C_BIT7_SHIFT                      (7)
#define     REG_008C_BIT6_4_MASK                       (BIT6_4)
#define     REG_008C_BIT6_4_SHIFT                      (4)
#define     REG_008C_BIT3_MASK                       (BIT3)
#define     REG_008C_BIT3_SHIFT                      (3)
#define     REG_008C_BIT2_0_MASK                       (BIT2_0)
#define     REG_008C_BIT2_0_SHIFT                      (0)
#define REG_008D                                             (0x008d)
#define     REG_008D_BIT15_13_MASK            (BIT15_13)
#define     REG_008D_BIT15_13_SHIFT           (13)
#define     REG_008D_BIT9_MASK                             (BIT9)
#define     REG_008D_BIT9_SHIFT                            (9)
#define     REG_008D_BIT8_MASK                              (BIT8)
#define     REG_008D_BIT8_SHIFT                             (8)
#define     REG_008D_BIT7_4_MASK                            (BIT7_4)
#define     REG_008D_BIT7_4_SHIFT                           (4)
#define     REG_008D_BIT3_0_MASK                             (BIT3_0)
#define     REG_008D_BIT3_0_SHIFT                            (0)
#define REG_008E                                             (0x008e)
#define     REG_008E_BIT7_0_MASK                       (BIT7_0)
#define     REG_008E_BIT7_0_SHIFT                      (0)

#define REG_008F                                             (0x008f)
#define     REG_008F_BIT0_MASK                      (BIT0)
#define     REG_008F_BIT0_SHIFT                     (0)

#define REG_0093                                            (0x0093)
#define     REG_0093_BIT14_12_MASK                 (BIT14_12)
#define     REG_0093_BIT14_12_SHIFT                (12)
#define     REG_0093_BIT10_8_MASK                  (BIT10_8)
#define     REG_0093_BIT10_8_SHIFT                 (8)
#define     REG_0093_BIT7_MASK                  (BIT7)
#define     REG_0093_BIT7_SHIFT                 (7)
#define     REG_0093_BIT6_MASK               (BIT6)
#define     REG_0093_BIT6_SHIFT              (6)
#define     REG_0093_BIT5_MASK                 (BIT5)
#define     REG_0093_BIT5_SHIFT                (5)
#define     REG_0093_BIT4_MASK                (BIT4)
#define     REG_0093_BIT4_SHIFT               (4)
#define     REG_0093_BIT3_2_MASK                 (BIT3_2)
#define     REG_0093_BIT3_2_SHIFT                (2)
#define     REG_0093_BIT0_MASK                (BIT0)
#define     REG_0093_BIT0_SHIFT               (0)

#define REG_0095                                            (0x0095)
#define     REG_0095_BIT15_8_MASK                   (BIT15_8)
#define     REG_0095_BIT15_8_SHIFT                  (8)
#define     REG_0095_BIT7_1_MASK              (BIT7_1)
#define     REG_0095_BIT7_1_SHIFT             (1)
#define     REG_0095_VALUE_1              (BIT0)
#define     REG_0095_VALUE_2             (0)

#define REG_0096                                            (0x0096)
#define     REG_0096_BIT12_8_MASK                    (BIT12_8)
#define     REG_0096_BIT12_8_SHIFT                   (8)
#define     REG_0096_BIT7_0_MASK                   (BIT7_0)
#define     REG_0096_BIT7_0_SHIFT                   (0)
#define REG_0097                                             (0x0097)
#define     REG_0097_BIT9_MASK                (BIT9)
#define     REG_0097_BIT9_SHIFT               (9)
#define     REG_0097_BIT8_MASK                  (BIT8)
#define     REG_0097_BIT8_SHIFT                 (8)
#define     REG_0097_BIT5_4_MASK                          (BIT5_4)
#define     REG_0097_BIT5_4_SHIFT                         (4)
#define     REG_0097_BIT1_MASK                          (BIT1)
#define     REG_0097_BIT1_SHIFT                         (1)
#define     REG_0097_BIT0_MASK                         (BIT0)
#define     REG_0097_BIT0_SHIFT                        (0)
#define REG_0098                                                    (0x0098)
#define     REG_0098_BIT3_0_MASK                                   (BIT3_0)
#define     REG_0098_BIT3_0_SHIFT                                  (0)
#define     REG_0098_VALUE_1                                    (2)
#define REG_009B                                      (0x009b)
#define     REG_009B_BIT7_MASK                  (BIT7)
#define     REG_009B_BIT7_SHIFT                 (7)

#define REG_009C                                         (0x009c)

#define REG_009D                                              (0x009d)
#define     REG_009D_BIT5_0_MASK                            (BIT5_0)
#define     REG_009D_BIT5_0_SHIFT                           (0)
#define REG_009E                                              (0x009e)
#define     REG_009E_BIT5_0_MASK                            (BIT5_0)
#define     REG_009E_BIT5_0_SHIFT                           (0)

#define REG_009E_VALUE_1                                         (0x009f)

#define REG_00A2                                              (0x00a2)
#define REG_00A3                                              (0x00a3)
#define REG_00A4                                              (0x00a4)
#define REG_00A5                                              (0x00a5)
#define REG_00A7                                              (0x00a7)
#define REG_00A8                                                (0x00a8)
#define     REG_00A8_BIT10_8_MASK             (BIT10_8)
#define     REG_00A8_BIT10_8_SHIFT            (8)
#define     REG_00A8_BIT6_4_MASK             (BIT6_4)
#define     REG_00A8_BIT6_4_SHIFT            (4)
#define     REG_00A8_BIT0_MASK                (BIT0)
#define     REG_00A8_BIT0_SHIFT               (0)
#define REG_00AA                                                (0x00aa)
#define     REG_00AA_BIT14_12_MASK         (BIT14_12)
#define     REG_00AA_BIT14_12_SHIFT        (12)
#define     REG_00AA_BIT10_8_MASK             (BIT10_8)
#define     REG_00AA_BIT10_8_SHIFT            (8)
#define     REG_00AA_BIT6_4_MASK             (BIT6_4)
#define     REG_00AA_BIT6_4_SHIFT            (4)
#define     REG_00AA_BIT1_MASK           (BIT1)
#define     REG_00AA_BIT1_SHIFT          (1)
#define     REG_00AA_BIT0_MASK                    (BIT0)
#define     REG_00AA_BIT0_SHIFT                   (0)

#define REG_00AD                                         (0x00ad)
#define     REG_00AD_BIT14_12_MASK       (BIT14_12)
#define     REG_00AD_BIT14_12_SHIFT      (12)
#define     REG_00AD_BIT8_MASK         (BIT8)
#define     REG_00AD_BIT8_SHIFT        (8)
#define REG_00AE                                        (0x00ae)
#define REG_00AF                                        (0x00af)

#define     REG_00AF_BIT15_MASK                  (BIT15)
#define     REG_00AF_BIT15_SHIFT                 (15)
#define     REG_00AF_BIT14_MASK                   (BIT14)
#define     REG_00AF_BIT14_SHIFT                  (14)
#define     REG_00AF_BIT13_MASK                   (BIT13)
#define     REG_00AF_BIT13_SHIFT                  (13)
#define     REG_00AF_BIT12_MASK                   (BIT12)
#define     REG_00AF_BIT12_SHIFT                  (12)
#define     REG_00AF_BIT5_MASK              (BIT5)
#define     REG_00AF_BIT5_SHIFT             (5)

#define REG_00B0                                          (0x00b0)
#define     REG_00B0_BIT15_8_MASK        (BIT15_8)
#define     REG_00B0_BIT15_8_SHIFT       (8)
#define     REG_00B0_BIT7_5_MASK      (BIT7_5)
#define     REG_00B0_BIT7_5_SHIFT     (5)
#define     REG_00B0_BIT4_2_MASK      (BIT4_2)
#define     REG_00B0_BIT4_2_SHIFT     (2)
#define     REG_00B0_BIT1_MASK            (BIT1)
#define     REG_00B0_BIT1_SHIFT           (1)
#define     REG_00B0_BIT0_MASK     (BIT0)
#define     REG_00B0_BIT0_SHIFT    (0)

#define REG_00B1                                               (0x00b1)
#define     REG_00B1_BIT2_MASK                    (BIT2)
#define     REG_00B1_BIT2_SHIFT                   (2)

#define REG_00B1_VALUE_1                                       (0x00b2)
#define REG_00B3                                          (0x00b3)

#define REG_00B4                                          (0x00b4)
#define     REG_00B4_BIT15_8_MASK     (BIT15_8)
#define     REG_00B4_BIT15_8_SHIFT    (8)
#define     REG_00B4_BIT7_MASK          (BIT7)
#define     REG_00B4_BIT7_SHIFT         (7)
#define     REG_00B4_BIT6_MASK                (BIT6)
#define     REG_00B4_BIT6_SHIFT               (6)
#define     REG_00B4_BIT5_MASK                  (BIT5)
#define     REG_00B4_BIT5_SHIFT                 (5)
#define     REG_00B4_BIT4_MASK               (BIT4)
#define     REG_00B4_BIT4_SHIFT              (4)
#define     REG_00B4_BIT3_MASK               (BIT3)
#define     REG_00B4_BIT3_SHIFT              (3)
#define     REG_00B4_BIT2_MASK                 (BIT2)
#define     REG_00B4_BIT2_SHIFT                (2)
#define     REG_00B4_BIT1_MASK                (BIT1)
#define     REG_00B4_BIT1_SHIFT               (1)
#define     REG_00B4_BIT0_MASK              (BIT0)
#define     REG_00B4_BIT0_SHIFT             (0)

#define REG_00B5                                          (0x00b5)
#define     REG_00B5_BIT0_MASK              (BIT0)
#define     REG_00B5_BIT0_SHIFT             (0)
#define REG_00B6                                       (0x00b6)
#define     REG_00B6_BIT15_8_MASK                      (BIT15_8)
#define     REG_00B6_BIT15_8_SHIFT                     (8)
#define     REG_00B6_BIT6_0_MASK                      (BIT6_0)
#define     REG_00B6_BIT6_0_SHIFT                     (0)

#define REG_00B7                                          (0x00b7)

#define REG_00B8                                              (0x00b8)
#define     REG_00B8_BIT6_3_MASK                              (BIT6_3)
#define     REG_00B8_BIT6_3_SHIFT                             (3)
#define     REG_00B8_BIT1_MASK                             (BIT1)
#define     REG_00B8_BIT1_SHIFT                            (1)
#define     REG_00B8_BIT0_MASK                              (BIT0)
#define     REG_00B8_BIT0_SHIFT                             (0)
#define REG_00B9                                              (0x00b9)
#define     REG_00B9_BIT15_MASK                             (BIT15)
#define     REG_00B9_BIT15_SHIFT                            (15)
#define     REG_00B9_BIT14_0_MASK                              (BIT14_0)
#define     REG_00B9_BIT14_0_SHIFT                             (0)

#define REG_00BA                                              (0x00ba)
#define     REG_00BA_BIT6_3_MASK                              (BIT6_3)
#define     REG_00BA_BIT6_3_SHIFT                             (3)
#define     REG_00BA_BIT1_MASK                             (BIT1)
#define     REG_00BA_BIT1_SHIFT                            (1)
#define     REG_00BA_BIT0_MASK                              (BIT0)
#define     REG_00BA_BIT0_SHIFT                             (0)
#define REG_00BB                                              (0x00bb)
#define     REG_00BB_BIT15_MASK                             (BIT15)
#define     REG_00BB_BIT15_SHIFT                            (15)
#define     REG_00BB_BIT14_0_MASK                              (BIT14_0)
#define     REG_00BB_BIT14_0_SHIFT                             (0)

#define REG_00C0                                              (0x00c0)
#define     REG_00C0_BIT6_3_MASK                              (BIT6_3)
#define     REG_00C0_BIT6_3_SHIFT                             (3)
#define     REG_00C0_BIT1_MASK                             (BIT1)
#define     REG_00C0_BIT1_SHIFT                            (1)
#define     REG_00C0_BIT0_MASK                              (BIT0)
#define     REG_00C0_BIT0_SHIFT                             (0)
#define REG_00C1                                             (0x00c1)
#define     REG_00C1_BIT15_MASK                             (BIT15)
#define     REG_00C1_BIT15_SHIFT                            (15)
#define     REG_00C1_BIT14_0_MASK                              (BIT14_0)
#define     REG_00C1_BIT14_0_SHIFT                             (0)

#define REG_00C2                                              (0x00c2)
#define     REG_00C2_BIT6_3_MASK                              (BIT6_3)
#define     REG_00C2_BIT6_3_SHIFT                             (3)
#define     REG_00C2_BIT1_MASK                             (BIT1)
#define     REG_00C2_BIT1_SHIFT                            (1)
#define     REG_00C2_BIT0_MASK                              (BIT0)
#define     REG_00C2_BIT0_SHIFT                             (0)
#define REG_00C3                                             (0x00c3)
#define     REG_00C3_BIT15_MASK                             (BIT15)
#define     REG_00C3_BIT15_SHIFT                            (15)
#define     REG_00C3_BIT14_0_MASK                              (BIT14_0)
#define     REG_00C3_BIT14_0_SHIFT                             (0)

#define REG_00D9                                              (0x00d9)
#define     REG_00D9_BIT6_3_MASK                              (BIT6_3)
#define     REG_00D9_BIT6_3_SHIFT                             (3)
#define     REG_00D9_BIT1_MASK                             (BIT1)
#define     REG_00D9_BIT1_SHIFT                            (1)
#define     REG_00D9_BIT0_MASK                              (BIT0)
#define     REG_00D9_BIT0_SHIFT                             (0)
#define REG_00DA                                              (0x00da)
#define     REG_00DA_BIT15_MASK                             (BIT15)
#define     REG_00DA_BIT15_SHIFT                            (15)
#define     REG_00DA_BIT14_0_MASK                              (BIT14_0)
#define     REG_00DA_BIT14_0_SHIFT                             (0)


#define REG_00E0                                           (0x00e0)

#define REG_00E1                                           (0x00e1)
#define     REG_00E1_BIT15_MASK        (BIT15)
#define     REG_00E1_BIT15_SHIFT       (15)
#define     REG_00E1_BIT14_MASK             (BIT14)
#define     REG_00E1_BIT14_SHIFT            (14)
#define     REG_00E1_BIT13_12_MASK              (BIT13_12)
#define     REG_00E1_BIT13_12_SHIFT             (12)

#define REG_00E2                                          (0x00e2)
#define     REG_00E2_BIT13_12_MASK                   (BIT13_12)
#define     REG_00E2_BIT13_12_SHIFT                  (12)
#define     REG_00E2_BIT11_MASK             (BIT11)
#define     REG_00E2_BIT11_SHIFT            (11)
#define     REG_00E2_BIT10_0_MASK         (BIT10_0)
#define     REG_00E2_BIT10_0_SHIFT        (0)

#define REG_00E3                                          (0x00e3)
#define     REG_00E3_BIT15_MASK           (BIT15)
#define     REG_00E3_BIT15_SHIFT          (15)
#define     REG_00E3_BIT14_MASK         (BIT14)
#define     REG_00E3_BIT14_SHIFT        (14)
#define     REG_00E3_BIT13_MASK       (BIT13)
#define     REG_00E3_BIT13_SHIFT      (13)
#define     REG_00E3_BIT12_MASK           (BIT12)
#define     REG_00E3_BIT12_SHIFT          (12)
#define     REG_00E3_BIT11_0_MASK       (BIT11_0)
#define     REG_00E3_BIT11_0_SHIFT      (0)

#define REG_00E4                                          (0x00e4)
#define     REG_00E4_BIT15_MASK   (BIT15)
#define     REG_00E4_BIT15_SHIFT  (15)
#define     REG_00E4_BIT14_MASK       (BIT14)
#define     REG_00E4_BIT14_SHIFT      (14)
#define     REG_00E4_BIT13_MASK         (BIT13)
#define     REG_00E4_BIT13_SHIFT        (13)
#define     REG_00E4_BIT4_0_MASK                (BIT4_0)
#define     REG_00E4_BIT4_0_SHIFT               (0)


#define REG_00E5                                          (0x00e5)

#define REG_00E6                                          (0x00e6)
#define     REG_00E6_BIT15_MASK        (BIT15)
#define     REG_00E6_BIT15_SHIFT       (15)
#define     REG_00E6_BIT14_MASK             (BIT14)
#define     REG_00E6_BIT14_SHIFT            (14)
#define     REG_00E6_BIT13_12_MASK              (BIT13_12)
#define     REG_00E6_BIT13_12_SHIFT             (12)

#define REG_00E7                                          (0x00e7)
#define     REG_00E7_BIT13_12_MASK                   (BIT13_12)
#define     REG_00E7_BIT13_12_SHIFT                  (12)
#define     REG_00E7_BIT11_MASK             (BIT11)
#define     REG_00E7_BIT11_SHIFT            (11)
#define     REG_00E7_BIT10_0_MASK         (BIT10_0)
#define     REG_00E7_BIT10_0_SHIFT        (0)

#define REG_00E8                                          (0x00e8)
#define     REG_00E8_BIT15_MASK           (BIT15)
#define     REG_00E8_BIT15_SHIFT          (15)
#define     REG_00E8_BIT14_MASK         (BIT14)
#define     REG_00E8_BIT14_SHIFT        (14)
#define     REG_00E8_BIT13_MASK       (BIT13)
#define     REG_00E8_BIT13_SHIFT      (13)
#define     REG_00E8_BIT12_MASK           (BIT12)
#define     REG_00E8_BIT12_SHIFT          (12)
#define     REG_00E8_BIT11_0_MASK       (BIT11_0)
#define     REG_00E8_BIT11_0_SHIFT      (0)

#define REG_00E9                                          (0x00e9)
#define     REG_00E9_BIT15_MASK   (BIT15)
#define     REG_00E9_BIT15_SHIFT  (15)
#define     REG_00E9_BIT14_MASK       (BIT14)
#define     REG_00E9_BIT14_SHIFT      (14)
#define     REG_00E9_BIT13_MASK         (BIT13)
#define     REG_00E9_BIT13_SHIFT        (13)
#define     REG_00E9_BIT4_0_MASK                (BIT4_0)
#define     REG_00E9_BIT4_0_SHIFT               (0)

#define REG_00D0                                         (0x00d0)
#define     REG_00D0_BIT8_MASK                (BIT8)
#define     REG_00D0_BIT8_SHIFT               (8)
#define     REG_00D0_BIT5_MASK               (BIT5)
#define     REG_00D0_BIT5_SHIFT              (5)
#define     REG_00D0_BIT4_MASK               (BIT4)
#define     REG_00D0_BIT4_SHIFT              (4)
#define     REG_00D0_BIT3_2_MASK               (BIT3_2)
#define     REG_00D0_BIT3_2_SHIFT              (2)
#define     REG_00D0_BIT1_MASK                      (BIT1)
#define     REG_00D0_BIT1_SHIFT                     (1)
#define     REG_00D0_BIT0_MASK                      (BIT0)
#define     REG_00D0_BIT0_SHIFT                     (0)
#define REG_00D1                                         (0x00d1)
#define     REG_00D1_BIT9_0_MASK              (BIT9_0)
#define     REG_00D1_BIT9_0_SHIFT             (0)
#define REG_00D2                                         (0x00d2)
#define     REG_00D2_BIT9_0_MASK               (BIT9_0)
#define     REG_00D2_BIT9_0_SHIFT              (0)
#define REG_00D3                                         (0x00d3)
#define     REG_00D3_BIT9_0_MASK              (BIT9_0)
#define     REG_00D3_BIT9_0_SHIFT             (0)
#define REG_00D4                                         (0x00d4)
#define     REG_00D4_BIT9_0_MASK               (BIT9_0)
#define     REG_00D4_BIT9_0_SHIFT              (0)
#define REG_00D5                                         (0x00d5)
#define     REG_00D5_BIT15_8_MASK                 (BIT15_8)
#define     REG_00D5_BIT15_8_SHIFT                (8)
#define     REG_00D5_BIT7_0_MASK               (BIT7_0)
#define     REG_00D5_BIT7_0_SHIFT              (0)
#define REG_00D6                                         (0x00d6)
#define     REG_00D6_BIT13_12_MASK                (BIT13_12)
#define     REG_00D6_BIT13_12_SHIFT               (12)
#define     REG_00D6_BIT11_10_MASK               (BIT11_10)
#define     REG_00D6_BIT11_10_SHIFT              (10)
#define     REG_00D6_BIT8_MASK              (BIT8)
#define     REG_00D6_BIT8_SHIFT             (8)
#define     REG_00D6_BIT7_MASK             (BIT7)
#define     REG_00D6_BIT7_SHIFT            (7)
#define     REG_00D6_BIT6_MASK                (BIT6)
#define     REG_00D6_BIT6_SHIFT               (6)
#define     REG_00D6_BIT5_MASK               (BIT5)
#define     REG_00D6_BIT5_SHIFT              (5)
#define     REG_00D6_BIT4_MASK             (BIT4)
#define     REG_00D6_BIT4_SHIFT            (4)
#define     REG_00D6_BIT2_MASK                  (BIT2)
#define     REG_00D6_BIT2_SHIFT                 (2)
#define     REG_00D6_BIT1_0_MASK                  (BIT1_0)
#define     REG_00D6_BIT1_0_SHIFT                 (0)

#define REG_00D7                                        (0x00d7)
#define     REG_00D7_BIT15_8_MASK             (BIT15_8)
#define     REG_00D7_BIT15_8_SHIFT            (8)
#define     REG_00D7_BIT7_0_MASK                 (BIT7_0)
#define     REG_00D7_BIT7_0_SHIFT                (0)


#define REG_00F0                                        (0x00f0)
#define     REG_00F0_BIT15_13_MASK                       (BIT15_13)
#define     REG_00F0_BIT15_13_SHIFT                      (13)
#define     REG_00F0_BIT12_10_MASK                      (BIT12_10)
#define     REG_00F0_BIT12_10_SHIFT                     (10)
#define     REG_00F0_BIT9_MASK                     (BIT9)
#define     REG_00F0_BIT9_SHIFT                    (9)
#define     REG_00F0_BIT7_4_MASK   (BIT7_4)
#define     REG_00F0_BIT7_4_SHIFT  (4)
#define     REG_00F0_BIT3_0_MASK   (BIT3_0)
#define     REG_00F0_BIT3_0_SHIFT  (0)

#define REG_00F1                                       (0x00f1)
#define REG_00F2                                       (0x00f2)
#define     REG_00F2_BIT15_8_MASK             (BIT15_8)
#define     REG_00F2_BIT15_8_SHIFT            (8)
#define     REG_00F2_BIT5_MASK             (BIT5)
#define     REG_00F2_BIT5_SHIFT            (5)
#define     REG_00F2_BIT4_MASK             (BIT4)
#define     REG_00F2_BIT4_SHIFT            (4)
#define     REG_00F2_BIT3_0_MASK             (BIT3_0)
#define     REG_00F2_BIT3_0_SHIFT            (0)
#define REG_00F2_VALUE_1                                       (0x00f3)


#define REG_0100                                      (0x0100)
#define     REG_0100_BIT11_0_MASK                         (BIT11_0)
#define     REG_0100_BIT11_0_SHIFT                        (0)
#define REG_010B                                     (0x010b)



#define REG_010C                                      (0x010c)
#define     REG_010C_BIT13_8_MASK               (BIT13_8)
#define     REG_010C_BIT13_8_SHIFT              (8)
#define     REG_010C_BIT6_0_MASK               (BIT6_0)
#define     REG_010C_BIT6_0_SHIFT              (0)

#define REG_010D                                      (0x010d)
#define     REG_010D_BIT15_9_MASK                       (BIT15_9)
#define     REG_010D_BIT15_9_SHIFT                      (9)
#define REG_010E                                      (0x010e)
#define     REG_010E_BIT15_10_MASK                       (BIT15_10)
#define     REG_010E_BIT15_10_SHIFT                      (10)
#define REG_0111                                      (0x0111)
#define     REG_0111_BIT7_3_MASK                (BIT7_3)
#define     REG_0111_BIT7_3_SHIFT               (3)
#define     REG_0111_BIT7_4_MASK                (BIT7_4)
#define     REG_0111_BIT7_4_SHIFT               (4)

#define REG_0112                                      (0x0112)
#define     REG_0112_BIT15_8_MASK  (BIT15_8)
#define     REG_0112_BIT15_8_SHIFT (8)
#define     REG_0112_BIT7_0_MASK   (BIT7_0)
#define     REG_0112_BIT7_0_SHIFT  (0)

#define REG_0113                                             (0x0113)
#define     REG_0113_BIT14_8_MASK        (BIT14_8)
#define     REG_0113_BIT14_8_SHIFT       (8)
#define     REG_0113_BIT3_0_MASK        (BIT3_0)
#define     REG_0113_BIT3_0_SHIFT       (0)
#define REG_0114                                             (0x0114)
#define     REG_0114_BIT14_8_MASK        (BIT14_8)
#define     REG_0114_BIT14_8_SHIFT       (8)
#define     REG_0114_BIT3_0_MASK        (BIT3_0)
#define     REG_0114_BIT3_0_SHIFT       (0)
#define REG_0115                                             (0x0115)
#define     REG_0115_BIT9_0_MASK                  (BIT9_0)
#define     REG_0115_BIT9_0_SHIFT                 (0)
#define REG_0117                                  (0x0117)
#define     REG_0117_BIT12_MASK                (BIT12)
#define     REG_0117_BIT12_SHIFT               (12)
#define     REG_0117_BIT9_0_MASK            (BIT9_0)
#define     REG_0117_BIT9_0_SHIFT           (0)

#define REG_011C                                  (0x011c)
#define     REG_011C_BIT9_0_MASK       (BIT9_0)
#define     REG_011C_BIT9_0_SHIFT      (0)
#define     REG_011C_BIT9_1_MASK  (BIT9_1)
#define     REG_011C_BIT9_1_SHIFT (1)

#define REG_0120                                         (0x0120)
#define     REG_0120_BIT11_0_MASK                    (BIT11_0)
#define     REG_0120_BIT11_0_SHIFT                   (0)
#define REG_0123                                       (0x0123)
#define REG_0129                                           (0x0129)
#define REG_0132                                              (0x0132)
#define REG_0138                                                 (0x0138)
#define     REG_0138_BIT15_0_MASK              (BIT15_0)
#define     REG_0138_BIT15_0_SHIFT             (0)
#define REG_0139                                                 (0x0139)
#define     REG_0139_BIT15_0_MASK               (BIT15_0)
#define     REG_0139_BIT15_0_SHIFT              (0)
#define     REG_0139_BIT15_8_MASK                            (BIT15_8)
#define     REG_0139_BIT15_8_SHIFT                           (8)
#define REG_013B                                            (0x013b)
#define     REG_013B_BIT9_MASK             (BIT9)
#define     REG_013B_BIT9_SHIFT            (9)
#define     REG_013B_BIT8_MASK                 (BIT8)
#define     REG_013B_BIT8_SHIFT                (8)
#define     REG_013B_BIT6_MASK                   (BIT6)
#define     REG_013B_BIT6_SHIFT                  (6)
#define     REG_013B_BIT5_MASK                    (BIT5)
#define     REG_013B_BIT5_SHIFT                   (5)
#define     REG_013B_BIT4_MASK                      (BIT4)
#define     REG_013B_BIT4_SHIFT                     (4)
#define     REG_013B_BIT3_MASK                    (BIT3)
#define     REG_013B_BIT3_SHIFT                   (3)
#define     REG_013B_BIT2_MASK                   (BIT2)
#define     REG_013B_BIT2_SHIFT                  (2)
#define     REG_013B_BIT1_MASK                     (BIT1)
#define     REG_013B_BIT1_SHIFT                    (1)
#define     REG_013B_BIT0_MASK                    (BIT0)
#define     REG_013B_BIT0_SHIFT                   (0)
#define     REG_013B_BIT6_0_MASK                          (BIT6_0)
#define     REG_013B_BIT6_0_SHIFT                         (0)

#define REG_0143                                                (0x0143)
#define REG_0143_VALUE_1                                    (0x0000)
#define REG_0143_VALUE_2                                    (0x0001)
#define REG_0143_VALUE_3                                    (0x0002)
#define REG_0144                                                (0x0144)
#define REG_0144_VALUE_1                                    (0x0000)
#define REG_0144_VALUE_2                                    (0x0000)
#define REG_0144_VALUE_3                                    (0x0000)
#define REG_0145                                                (0x0145)
#define REG_0146                                                (0x0146)
#define REG_0146_VALUE_1                                    (0x4A55)

#define REG_015D                                       (0x015d)
#define     REG_015D_BIT11_0_MASK                  (BIT11_0) 
#define     REG_015D_BIT11_0_SHIFT                 (0)

#define REG_015F                                       (0x015f)
#define     REG_015F_BIT11_0_MASK                  (BIT11_0) 
#define     REG_015F_BIT11_0_SHIFT                 (0)

#define REG_0160                                              (0x0160)
#define     REG_0160_BIT12_8_MASK                  (BIT12_8)
#define     REG_0160_BIT12_8_SHIFT                 (8)
#define     REG_0160_BIT4_0_MASK                  (BIT4_0)
#define     REG_0160_BIT4_0_SHIFT                 (0)

#define REG_0161                                              (0x0161)
#define     REG_0161_BIT11_0_MASK                  (BIT11_0)
#define     REG_0161_BIT11_0_SHIFT                 (0)
#define REG_0162                                              (0x0162)
#define     REG_0162_BIT15_0_MASK                   (BIT15_0)
#define     REG_0162_BIT15_0_SHIFT                  (0)
#define REG_0163                                              (0x0163)
#define     REG_0163_BIT11_0_MASK                  (BIT11_0)
#define     REG_0163_BIT11_0_SHIFT                 (0)
#define REG_0164                                              (0x0164)
#define     REG_0164_BIT15_0_MASK                   (BIT15_0)
#define     REG_0164_BIT15_0_SHIFT                  (0)
#define REG_0165                                              (0x0165)
#define     REG_0165_BIT15_8_MASK                  (BIT15_8)
#define     REG_0165_BIT15_8_SHIFT                 (8)
#define     REG_0165_BIT7_0_MASK                  (BIT7_0)
#define     REG_0165_BIT7_0_SHIFT                 (0)
#define REG_0166                                              (0x0166)
#define     REG_0166_BIT11_0_MASK                    (BIT11_0)
#define     REG_0166_BIT11_0_SHIFT                   (0)

#define REG_016A                                       (0x016a)
#define     REG_016A_BIT11_0_MASK                  (BIT11_0) 
#define     REG_016A_BIT11_0_SHIFT                 (0)
#define REG_016C                                       (0x016c)
#define     REG_016C_BIT11_0_MASK                  (BIT11_0) 
#define     REG_016C_BIT11_0_SHIFT                 (0)
#define REG_016E                                       (0x016e)
#define     REG_016E_BIT11_0_MASK                  (BIT11_0) 
#define     REG_016E_BIT11_0_SHIFT                 (0)

#define REG_016E_VALUE_1                                        (0x0170)
#define     REG_016E_BIT9_1_MASK            (BIT9_1)
#define     REG_016E_BIT9_1_SHIFT           (1)

#define REG_0180                                                (0x0180)
#define     REG_0180_BIT15_13_MASK                          (BIT15_13)
#define     REG_0180_BIT15_13_SHIFT                         (13)
#define     REG_0180_BIT15_MASK                        (BIT15)
#define     REG_0180_BIT15_SHIFT                       (15)
#define     REG_0180_BIT14_MASK                       (BIT14)
#define     REG_0180_BIT14_SHIFT                      (14)
#define     REG_0180_BIT13_MASK                       (BIT13)
#define     REG_0180_BIT13_SHIFT                      (13)
#define     REG_0180_BIT12_MASK                            (BIT12)
#define     REG_0180_BIT12_SHIFT                           (12)
#define     REG_0180_BIT10_MASK              (BIT10)
#define     REG_0180_BIT10_SHIFT             (10)
#define     REG_0180_BIT9_MASK                      (BIT9)
#define     REG_0180_BIT9_SHIFT                     (9)
#define     REG_0180_BIT6_MASK                        (BIT6)
#define     REG_0180_BIT6_SHIFT                       (6)
#define     REG_0180_BIT8_MASK                            (BIT8)
#define     REG_0180_BIT8_SHIFT                           (8)
#define     REG_0180_BIT7_MASK                        (BIT7)
#define     REG_0180_BIT7_SHIFT                       (7)
#define     REG_0180_BIT5_MASK                       (BIT5)
#define     REG_0180_BIT5_SHIFT                      (5)
#define     REG_0180_BIT4_MASK                        (BIT4)
#define     REG_0180_BIT4_SHIFT                       (4)
#define     REG_0180_BIT0_MASK                        (BIT0)
#define     REG_0180_BIT0_SHIFT                       (0)
#define REG_0181                                              (0x0181)
#define     REG_0181_BIT11_MASK                (BIT11)
#define     REG_0181_BIT11_SHIFT               (11)
#define     REG_0181_BIT10_MASK               (BIT10)
#define     REG_0181_BIT10_SHIFT              (10)
#define     REG_0181_BIT9_MASK                (BIT9)
#define     REG_0181_BIT9_SHIFT               (9)

#define REG_0183                                         (0x0183)
#define     REG_0183_BIT15_11_MASK                                  (BIT15_11)
#define     REG_0183_BIT15_11_SHIFT                                 (11)
#define     REG_0183_BIT8_MASK                         (BIT8)
#define     REG_0183_BIT8_SHIFT                        (8)
#define     REG_0183_BIT7_6_MASK                    (BIT7_6)
#define     REG_0183_BIT7_6_SHIFT                   (6)
#define     REG_0183_BIT5_MASK                                   (BIT5)
#define     REG_0183_BIT5_SHIFT                                  (5)
#define     REG_0183_BIT4_0_MASK                                         (BIT4_0)
#define     REG_0183_BIT4_0_SHIFT                                        (0)
#define REG_0184                                         (0x0184)
#define     REG_0184_BIT15_MASK        (BIT15)
#define     REG_0184_BIT15_SHIFT       (15)
#define     REG_0184_BIT13_9_MASK                (BIT13_9)
#define     REG_0184_BIT13_9_SHIFT               (9)
#define REG_0185                                         (0x0185)
#define     REG_0185_BIT15_MASK                 (BIT15)
#define     REG_0185_BIT15_SHIFT                (15)
#define     REG_0185_BIT11_9_MASK                      (BIT11_9)
#define     REG_0185_BIT11_9_SHIFT                     (9)
#define     REG_0185_BIT2_0_MASK            (BIT2_0)
#define     REG_0185_BIT2_0_SHIFT           (0)
#define REG_0186                                        (0x0186)
#define     REG_0186_BIT3_0_MASK                              (BIT3_0)
#define     REG_0186_BIT3_0_SHIFT                             (0)
#define REG_0187                                        (0x0187)
#define     REG_0187_BIT15_MASK  (BIT15)
#define     REG_0187_BIT15_SHIFT (15)
#define     REG_0187_BIT14_10_MASK                       (BIT14_10)
#define     REG_0187_BIT14_10_SHIFT                      (10)
#define     REG_0187_BIT9_MASK                       (BIT9)
#define     REG_0187_BIT9_SHIFT                      (9)
#define     REG_0187_BIT8_0_MASK                      (BIT8_0)
#define     REG_0187_BIT8_0_SHIFT                     (0)
#define REG_0188                                        (0x0188)
#define     REG_0188_BIT11_9_MASK                 (BIT11_9) 
#define     REG_0188_BIT11_9_SHIFT                (9)
#define REG_0189                                        (0x0189)
#define     REG_0189_BIT6_MASK                       (BIT6)
#define     REG_0189_BIT6_SHIFT                      (6)
#define     REG_0189_BIT5_MASK                       (BIT5)
#define     REG_0189_BIT5_SHIFT                      (5)
#define     REG_0189_BIT4_MASK                        (BIT4)
#define     REG_0189_BIT4_SHIFT                       (4)
#define     REG_0189_BIT3_0_MASK                              (BIT3_0)
#define     REG_0189_BIT3_0_SHIFT                             (0)
#define REG_018A                                        (0x018a)
#define     REG_018A_BIT15_MASK              (BIT15)
#define     REG_018A_BIT15_SHIFT             (15)
#define     REG_018A_BIT14_10_MASK                       (BIT14_10)
#define     REG_018A_BIT14_10_SHIFT                      (10)
#define     REG_018A_BIT9_MASK                       (BIT9)
#define     REG_018A_BIT9_SHIFT                      (9)
#define     REG_018A_BIT8_0_MASK                      (BIT8_0)
#define     REG_018A_BIT8_0_SHIFT                     (0)
#define REG_018B                                        (0x018b)
#define     REG_018B_BIT11_9_MASK                                  (BIT11_9)
#define     REG_018B_BIT11_9_SHIFT                                 (9)
#define REG_018B_VALUE_1                                                (0x018c)
#define     REG_018B_BIT15_MASK  (BIT15) 
#define     REG_018B_BIT15_SHIFT (15)
#define     REG_018B_BIT14_11_MASK              (BIT14_11) 
#define     REG_018B_BIT14_11_SHIFT             (11)

#define REG_018D                                                  (0x018d)
#define     REG_018D_BIT15_MASK                              (BIT15)
#define     REG_018D_BIT15_SHIFT                             (15)
#define     REG_018D_BIT14_10_MASK                                (BIT14_10)
#define     REG_018D_BIT14_10_SHIFT                               (10)
#define     REG_018D_BIT9_7_MASK                                 (BIT9_7)
#define     REG_018D_BIT9_7_SHIFT                                (7)
#define     REG_018D_BIT6_5_MASK                (BIT6_5)
#define     REG_018D_BIT6_5_SHIFT               (5)
#define     REG_018D_BIT4_3_MASK                    (BIT4_3)
#define     REG_018D_BIT4_3_SHIFT                   (3)
#define     REG_018D_BIT2_MASK                 (BIT2)
#define     REG_018D_BIT2_SHIFT                (2)
#define     REG_018D_BIT1_MASK                   (BIT1)
#define     REG_018D_BIT1_SHIFT                  (1)
#define     REG_018D_BIT0_MASK                         (BIT0)
#define     REG_018D_BIT0_SHIFT                        (0)
#define     REG_018D_VALUE_1             (REG_018D_BIT15_MASK \
                                                    | REG_018D_BIT9_7_MASK    \
                                                    | REG_018D_BIT0_MASK )
#define REG_018E                                               (0x018e)
#define     REG_018E_BIT15_12_MASK                              (BIT15_12)
#define     REG_018E_BIT15_12_SHIFT                             (12)
#define     REG_018E_BIT11_8_MASK                              (BIT11_8)
#define     REG_018E_BIT11_8_SHIFT                             (8)
#define     REG_018E_VALUE_1                                 (0xf)
#define REG_018F                                               (0x018f)
#define     REG_018F_BIT15_14_MASK                       (BIT15_14)
#define     REG_018F_BIT15_14_SHIFT                      (14)
#define     REG_018F_BIT13_12_MASK                    (BIT13_12)
#define     REG_018F_BIT13_12_SHIFT                   (12)
#define     REG_018F_BIT11_10_MASK                       (BIT11_10)
#define     REG_018F_BIT11_10_SHIFT                      (10)
#define     REG_018F_BIT9_8_MASK                    (BIT9_8)
#define     REG_018F_BIT9_8_SHIFT                   (8)
#define     REG_018F_BIT7_6_MASK                        (BIT7_6)
#define     REG_018F_BIT7_6_SHIFT                       (6)
#define     REG_018F_BIT5_3_MASK                             (BIT5_3)
#define     REG_018F_BIT5_3_SHIFT                            (3)
#define     REG_018F_BIT2_0_MASK                           (BIT2_0)
#define     REG_018F_BIT2_0_SHIFT                          (0)
#define REG_0190                                               (0x0190)
#define     REG_0190_BIT15_13_MASK                   (BIT15_13)
#define     REG_0190_BIT15_13_SHIFT                  (13)
#define     REG_0190_BIT12_MASK                   (BIT12)
#define     REG_0190_BIT12_SHIFT                  (12)
#define     REG_0190_BIT11_9_MASK                     (BIT11_9)
#define     REG_0190_BIT11_9_SHIFT                    (9)
#define     REG_0190_BIT8_4_MASK                     (BIT8_4)
#define     REG_0190_BIT8_4_SHIFT                    (4)
#define     REG_0190_BIT3_0_MASK                         (BIT3_0)
#define     REG_0190_BIT3_0_SHIFT                        (0)

#define     REG_0190_VALUE_1                        (0x1DF0)
#define     REG_0190_VALUE_2                         (0xC000)
#define     REG_0190_VALUE_3                        (0xC000)

#define REG_0191                                                (0x0191)
#define     REG_0191_BIT15_10_MASK                  (BIT15_10)
#define     REG_0191_BIT15_10_SHIFT                 (10)
#define     REG_0191_BIT9_5_MASK                     (BIT9_5)
#define     REG_0191_BIT9_5_SHIFT                    (5)
#define     REG_0191_BIT4_0_MASK                      (BIT4_0)
#define     REG_0191_BIT4_0_SHIFT                     (0)

#define REG_0193                                               (0x0193)
#define     REG_0193_BIT15_MASK                             (BIT15)
#define     REG_0193_BIT15_SHIFT                            (15)
#define     REG_0193_BIT14_MASK                     (BIT14)
#define     REG_0193_BIT14_SHIFT                    (14)
#define     REG_0193_BIT13_MASK                    (BIT13)
#define     REG_0193_BIT13_SHIFT                   (13)
#define     REG_0193_BIT12_MASK                    (BIT12)
#define     REG_0193_BIT12_SHIFT                   (12)
#define     REG_0193_BIT11_MASK                    (BIT11)
#define     REG_0193_BIT11_SHIFT                   (11)
#define     REG_0193_BIT10_MASK                    (BIT10)
#define     REG_0193_BIT10_SHIFT                   (10)
#define     REG_0193_BIT9_MASK                    (BIT9)
#define     REG_0193_BIT9_SHIFT                   (9)
#define     REG_0193_BIT8_MASK                     (BIT8)
#define     REG_0193_BIT8_SHIFT                    (8)
#define     REG_0193_BIT7_MASK                        (BIT7)
#define     REG_0193_BIT7_SHIFT                       (7)
#define     REG_0193_BIT6_5_MASK                         (BIT6_5)
#define     REG_0193_BIT6_5_SHIFT                        (5)
#define     REG_0193_BIT4_MASK                       (BIT4)
#define     REG_0193_BIT4_SHIFT                      (4)
#define     REG_0193_BIT3_MASK                       (BIT3)
#define     REG_0193_BIT3_SHIFT                      (3)
#define     REG_0193_BIT2_MASK                       (BIT2)
#define     REG_0193_BIT2_SHIFT                      (2)
#define     REG_0193_BIT1_MASK                       (BIT1)
#define     REG_0193_BIT1_SHIFT                      (1)
#define     REG_0193_BIT0_MASK                       (BIT0)
#define     REG_0193_BIT0_SHIFT                      (0)
#define     REG_0193_BIT4_0_MASK                         (BIT4_0)
#define     REG_0193_BIT4_0_SHIFT                        (0)
#define REG_0194                                     (0x0194)
#define REG_0195                                     (0x0195)
#define REG_0197                                               (0x0197)
#define     REG_0197_BIT11_10_MASK                              (BIT11_10)
#define     REG_0197_BIT11_10_SHIFT                             (10)
#define     REG_0197_BIT9_8_MASK                           (BIT9_8)
#define     REG_0197_BIT9_8_SHIFT                          (8)
#define     REG_0197_VALUE_1            (0)
#define     REG_0197_VALUE_2          (1)
#define     REG_0197_VALUE_3          (2)
#define     REG_0197_VALUE_4         (3)
#define REG_0198                                                 (0x0198)
#define     REG_0198_BIT9_MASK                          (BIT9)
#define     REG_0198_BIT9_SHIFT                         (9)
#define     REG_0198_BIT8_MASK                               (BIT8)
#define     REG_0198_BIT8_SHIFT                              (8)
#define     REG_0198_BIT6_4_MASK                             (BIT6_4)
#define     REG_0198_BIT6_4_SHIFT                            (4)
#define     REG_0198_BIT3_0_MASK                               (BIT3_0)
#define     REG_0198_BIT3_0_SHIFT                              (0)
#define REG_01A5                                             (0x01a5)
#define REG_01A6                                             (0x01a6)
#define REG_01A7                                                 (0x01a7)
#define     REG_01A7_BIT8_MASK                                (BIT8)
#define     REG_01A7_BIT8_SHIFT                               (8)
#define     REG_01A7_BIT6_MASK                                      (BIT6)
#define     REG_01A7_BIT6_SHIFT                                     (6)
#define     REG_01A7_BIT2_MASK                                   (BIT2)
#define     REG_01A7_BIT2_SHIFT                                  (2)
#define REG_01A8                                            (0x01a8)
#define     REG_01A8_BIT11_9_MASK                          (BIT11_9)
#define     REG_01A8_BIT11_9_SHIFT                         (9)
#define REG_01B0                                              (0x01b0)
#define     REG_01B0_BIT12_MASK                                  (BIT12)
#define     REG_01B0_BIT12_SHIFT                                 (12)
#define     REG_01B0_BIT6_0_MASK                                 (BIT6_0)
#define     REG_01B0_BIT6_0_SHIFT                                (0)
#define REG_01B2                                              (0x01b2)
#define     REG_01B2_VALUE_1                                  (0x1F90)
#define     REG_01B2_VALUE_2                              (0x1FAC)
#define REG_01B3                                             (0x01b3)
#define     REG_01B3_VALUE_1                                  (0x29F8)
#define     REG_01B3_VALUE_2                              (0x1F7A)
#define     REG_01B3_0x3fff_MASK                               (0x3fff)

#define REG_01B6                                                (0x01b6)
#define     REG_01B6_BIT3_MASK                        (BIT3)
#define     REG_01B6_BIT3_SHIFT                       (3)

#define REG_01B8                                                (0x01b8)
#define     REG_01B8_BIT15_0_MASK                         (BIT15_0)
#define     REG_01B8_BIT15_0_SHIFT                        (0)

#define     REG_01B8_BIT9_0_MASK                            (BIT9_0)
#define     REG_01B8_BIT9_0_SHIFT                           (0)

#define     REG_01B8_BIT15_6_MASK                           (BIT15_6)
#define     REG_01B8_BIT15_6_SHIFT                          (6)
#define     REG_01B8_BIT5_0_MASK                          (BIT5_0)
#define     REG_01B8_BIT5_0_SHIFT                         (0)

#define     REG_01B8_BIT15_11_MASK                           (BIT15_11)
#define     REG_01B8_BIT15_11_SHIFT                          (11)
#define     REG_01B8_BIT5_MASK                      (BIT5)
#define     REG_01B8_BIT5_SHIFT                     (5)
#define     REG_01B8_BIT4_0_MASK                            (BIT4_0)
#define     REG_01B8_BIT4_0_SHIFT                           (0)

#endif /* TLG_CHIP_TYPE */

#endif /* _TLG1120HAL_H_ */
