

================================================================
== Vitis HLS Report for 'conv1_Pipeline_LOAD_WEIGHTS_K_L'
================================================================
* Date:           Thu Nov  2 04:32:11 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      651|      651|  6.510 us|  6.510 us|  651|  651|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_WEIGHTS_K_L  |      649|      649|         3|          1|          1|   648|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      72|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      72|    261|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln110_1_fu_294_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln110_fu_271_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln112_1_fu_318_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln112_fu_372_p2               |         +|   0|  0|  12|           4|           1|
    |empty_92_fu_411_p2                |         +|   0|  0|  16|           7|           7|
    |empty_93_fu_421_p2                |         +|   0|  0|  16|           7|           7|
    |empty_fu_450_p2                   |         +|   0|  0|  12|           4|           1|
    |and_ln110_fu_366_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |exitcond317227_fu_360_p2          |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln110_fu_265_p2              |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln112_fu_300_p2              |      icmp|   0|  0|  15|           8|           7|
    |or_ln112_fu_378_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln110_1_fu_306_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln110_fu_348_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln112_1_fu_391_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln112_2_fu_324_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln112_fu_383_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_fu_355_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 180|          77|          59|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   10|         20|
    |bout_fu_110                             |   9|          2|    4|          8|
    |indvar_flatten12_fu_114                 |   9|          2|   10|         20|
    |indvar_flatten_fu_106                   |   9|          2|    8|         16|
    |k_fu_102                                |   9|          2|    4|          8|
    |loop_index_i20_fu_98                    |   9|          2|    4|          8|
    |w1_blk_n_R                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   43|         86|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bout_fu_110                       |   4|   0|    4|          0|
    |icmp_ln110_reg_506                |   1|   0|    1|          0|
    |icmp_ln112_reg_510                |   1|   0|    1|          0|
    |indvar_flatten12_fu_114           |  10|   0|   10|          0|
    |indvar_flatten_fu_106             |   8|   0|    8|          0|
    |k_fu_102                          |   4|   0|    4|          0|
    |loop_index_i20_fu_98              |   4|   0|    4|          0|
    |trunc_ln110_reg_517               |   3|   0|    3|          0|
    |w1_addr_read_reg_521              |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                           conv1_Pipeline_LOAD_WEIGHTS_K_L|  return value|
|m_axi_w1_AWVALID                                                   |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWREADY                                                   |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWADDR                                                    |  out|   64|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWID                                                      |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWLEN                                                     |  out|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWSIZE                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWBURST                                                   |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWLOCK                                                    |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWCACHE                                                   |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWPROT                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWQOS                                                     |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWREGION                                                  |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_AWUSER                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WVALID                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WREADY                                                    |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WDATA                                                     |  out|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WSTRB                                                     |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WLAST                                                     |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WID                                                       |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_WUSER                                                     |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARVALID                                                   |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARREADY                                                   |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARADDR                                                    |  out|   64|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARID                                                      |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARLEN                                                     |  out|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARSIZE                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARBURST                                                   |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARLOCK                                                    |  out|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARCACHE                                                   |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARPROT                                                    |  out|    3|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARQOS                                                     |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARREGION                                                  |  out|    4|       m_axi|                                                        w1|       pointer|
|m_axi_w1_ARUSER                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RVALID                                                    |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RREADY                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RDATA                                                     |   in|   32|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RLAST                                                     |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RID                                                       |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RFIFONUM                                                  |   in|   13|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RUSER                                                     |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_RRESP                                                     |   in|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BVALID                                                    |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BREADY                                                    |  out|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BRESP                                                     |   in|    2|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BID                                                       |   in|    1|       m_axi|                                                        w1|       pointer|
|m_axi_w1_BUSER                                                     |   in|    1|       m_axi|                                                        w1|       pointer|
|sext_ln110                                                         |   in|   62|     ap_none|                                                sext_ln110|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_7_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0    |  out|    7|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_6_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_5_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_4_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0  |  out|    7|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_i20 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_i20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 9 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln110_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln110"   --->   Operation 11 'read' 'sext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln110_cast = sext i62 %sext_ln110_read"   --->   Operation 12 'sext' 'sext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_29, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %bout"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index_i20"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i21"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i10 %indvar_flatten12" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 20 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%icmp_ln110 = icmp_eq  i10 %indvar_flatten12_load, i10 648" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 21 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln110 = add i10 %indvar_flatten12_load, i10 1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 22 'add' 'add_ln110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %for.inc23.i, void %KR.preheader.exitStub" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 23 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln110 = store i10 %add_ln110, i10 %indvar_flatten12" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 24 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln110_cast" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 26 'getelementptr' 'w1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bout_load = load i4 %bout" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 28 'load' 'bout_load' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln110_1 = add i4 %bout_load, i4 1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 29 'add' 'add_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.76ns)   --->   "%icmp_ln112 = icmp_eq  i8 %indvar_flatten_load, i8 81" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 30 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln110_1 = select i1 %icmp_ln112, i4 %add_ln110_1, i4 %bout_load" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 31 'select' 'select_ln110_1' <Predicate = (!icmp_ln110)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i4 %select_ln110_1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 32 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %w1_addr" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 33 'read' 'w1_addr_read' <Predicate = (!icmp_ln110)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.73ns)   --->   "%switch_ln110 = switch i3 %trunc_ln110, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 34 'switch' 'switch_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.73>
ST_2 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln112_1 = add i8 %indvar_flatten_load, i8 1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 35 'add' 'add_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.39ns)   --->   "%select_ln112_2 = select i1 %icmp_ln112, i8 1, i8 %add_ln112_1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 36 'select' 'select_ln112_2' <Predicate = (!icmp_ln110)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln110 = store i4 %select_ln110_1, i4 %bout" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 37 'store' 'store_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln112 = store i8 %select_ln112_2, i8 %indvar_flatten" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 38 'store' 'store_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.72>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%loop_index_i20_load = load i4 %loop_index_i20"   --->   Operation 39 'load' 'loop_index_i20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 40 'load' 'k_load' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_WEIGHTS_K_L_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 648, i64 648, i64 648"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln110 = select i1 %icmp_ln112, i4 0, i4 %k_load" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 43 'select' 'select_ln110' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %icmp_ln112, i1 1" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 45 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%exitcond317227 = icmp_eq  i4 %loop_index_i20_load, i4 9"   --->   Operation 46 'icmp' 'exitcond317227' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %exitcond317227, i1 %xor_ln110" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 47 'and' 'and_ln110' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%add_ln112 = add i4 %select_ln110, i4 1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 48 'add' 'add_ln112' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @K_L_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln112)   --->   "%or_ln112 = or i1 %and_ln110, i1 %icmp_ln112" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 50 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln112 = select i1 %or_ln112, i4 0, i4 %loop_index_i20_load" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 51 'select' 'select_ln112' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.39ns)   --->   "%select_ln112_1 = select i1 %and_ln110, i4 %add_ln112, i4 %select_ln110" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 52 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%select_ln112_1_cast = zext i4 %select_ln112_1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 53 'zext' 'select_ln112_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln112_1, i3 0" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 54 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_92 = add i7 %p_shl, i7 %select_ln112_1_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 55 'add' 'empty_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%select_ln112_cast = zext i4 %select_ln112" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 57 'zext' 'select_ln112_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%empty_93 = add i7 %empty_92, i7 %select_ln112_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 58 'add' 'empty_93' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_93" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 59 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 60 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 61 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 62 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 63 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 64 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 65 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 66 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i64 0, i64 %p_cast" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 67 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%empty_94 = bitcast i32 %w1_addr_read" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 68 'bitcast' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_12" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 69 'store' 'store_ln110' <Predicate = (trunc_ln110 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 70 'br' 'br_ln0' <Predicate = (trunc_ln110 == 6)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_11" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 71 'store' 'store_ln110' <Predicate = (trunc_ln110 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 72 'br' 'br_ln0' <Predicate = (trunc_ln110 == 5)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_10" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 73 'store' 'store_ln110' <Predicate = (trunc_ln110 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (trunc_ln110 == 4)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_9" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 75 'store' 'store_ln110' <Predicate = (trunc_ln110 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 76 'br' 'br_ln0' <Predicate = (trunc_ln110 == 3)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_15" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 77 'store' 'store_ln110' <Predicate = (trunc_ln110 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 78 'br' 'br_ln0' <Predicate = (trunc_ln110 == 2)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_14" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 79 'store' 'store_ln110' <Predicate = (trunc_ln110 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 80 'br' 'br_ln0' <Predicate = (trunc_ln110 == 1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_8" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 81 'store' 'store_ln110' <Predicate = (trunc_ln110 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 82 'br' 'br_ln0' <Predicate = (trunc_ln110 == 0)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.23ns)   --->   "%store_ln110 = store i32 %empty_94, i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_13" [src/conv1.cpp:110->src/conv1.cpp:38]   --->   Operation 83 'store' 'store_ln110' <Predicate = (trunc_ln110 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (trunc_ln110 == 7)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.79ns)   --->   "%empty = add i4 %select_ln112, i4 1" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 85 'add' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln112 = store i4 %select_ln112_1, i4 %k" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 86 'store' 'store_ln112' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln112 = store i4 %empty, i4 %loop_index_i20" [src/conv1.cpp:112->src/conv1.cpp:38]   --->   Operation 87 'store' 'store_ln112' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i21"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln110]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_we_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_i20                                            (alloca           ) [ 0111]
k                                                         (alloca           ) [ 0111]
indvar_flatten                                            (alloca           ) [ 0110]
bout                                                      (alloca           ) [ 0110]
indvar_flatten12                                          (alloca           ) [ 0100]
sext_ln110_read                                           (read             ) [ 0000]
sext_ln110_cast                                           (sext             ) [ 0110]
specinterface_ln0                                         (specinterface    ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
indvar_flatten12_load                                     (load             ) [ 0000]
icmp_ln110                                                (icmp             ) [ 0110]
add_ln110                                                 (add              ) [ 0000]
br_ln110                                                  (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
indvar_flatten_load                                       (load             ) [ 0000]
w1_addr                                                   (getelementptr    ) [ 0000]
specpipeline_ln0                                          (specpipeline     ) [ 0000]
bout_load                                                 (load             ) [ 0000]
add_ln110_1                                               (add              ) [ 0000]
icmp_ln112                                                (icmp             ) [ 0101]
select_ln110_1                                            (select           ) [ 0000]
trunc_ln110                                               (trunc            ) [ 0101]
w1_addr_read                                              (read             ) [ 0101]
switch_ln110                                              (switch           ) [ 0000]
add_ln112_1                                               (add              ) [ 0000]
select_ln112_2                                            (select           ) [ 0000]
store_ln110                                               (store            ) [ 0000]
store_ln112                                               (store            ) [ 0000]
loop_index_i20_load                                       (load             ) [ 0000]
k_load                                                    (load             ) [ 0000]
specloopname_ln0                                          (specloopname     ) [ 0000]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000]
select_ln110                                              (select           ) [ 0000]
specpipeline_ln0                                          (specpipeline     ) [ 0000]
xor_ln110                                                 (xor              ) [ 0000]
exitcond317227                                            (icmp             ) [ 0000]
and_ln110                                                 (and              ) [ 0000]
add_ln112                                                 (add              ) [ 0000]
specloopname_ln0                                          (specloopname     ) [ 0000]
or_ln112                                                  (or               ) [ 0000]
select_ln112                                              (select           ) [ 0000]
select_ln112_1                                            (select           ) [ 0000]
select_ln112_1_cast                                       (zext             ) [ 0000]
p_shl                                                     (bitconcatenate   ) [ 0000]
empty_92                                                  (add              ) [ 0000]
specpipeline_ln0                                          (specpipeline     ) [ 0000]
select_ln112_cast                                         (zext             ) [ 0000]
empty_93                                                  (add              ) [ 0000]
p_cast                                                    (zext             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_8  (getelementptr    ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_9  (getelementptr    ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 (getelementptr    ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 (getelementptr    ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_12 (getelementptr    ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_13 (getelementptr    ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_14 (getelementptr    ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_we_15 (getelementptr    ) [ 0000]
empty_94                                                  (bitcast          ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
store_ln110                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
empty                                                     (add              ) [ 0000]
store_ln112                                               (store            ) [ 0000]
store_ln112                                               (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
ret_ln0                                                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln110">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOAD_WEIGHTS_K_L_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_L_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="loop_index_i20_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i20/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bout_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bout/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten12_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln110_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="0" index="1" bw="62" slack="0"/>
<pin id="121" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln110_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="w1_addr_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_addr_read/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_8_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_8/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_9_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_9/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_10_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_10/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_11_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_11/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_12_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="0"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_12/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_13_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_13/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_14_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_14/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_we_15_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="7" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_we_15/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln110_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln110_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln110_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln110_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln110_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln110_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln110_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln110_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln110_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="62" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="10" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten12_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln110_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln110_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln110_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="w1_addr_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="1"/>
<pin id="288" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_addr/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bout_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="1"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bout_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln110_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln112_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln110_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110_1/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln110_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln112_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln112_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_2/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln110_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln112_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="loop_index_i20_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="2"/>
<pin id="344" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i20_load/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="k_load_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="2"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln110_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln110_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln110/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond317227_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond317227/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="and_ln110_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln112_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln112_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="1"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln112_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="0" index="2" bw="4" slack="0"/>
<pin id="387" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln112_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="4" slack="0"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln112_1_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln112_1_cast/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="empty_92_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="0" index="1" bw="4" slack="0"/>
<pin id="414" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_92/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln112_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln112_cast/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="empty_93_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_93/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="empty_94_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_94/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="empty_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln112_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="2"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln112_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="2"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="loop_index_i20_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i20 "/>
</bind>
</comp>

<comp id="473" class="1005" name="k_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="480" class="1005" name="indvar_flatten_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="0"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="487" class="1005" name="bout_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="bout "/>
</bind>
</comp>

<comp id="494" class="1005" name="indvar_flatten12_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="501" class="1005" name="sext_ln110_cast_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110_cast "/>
</bind>
</comp>

<comp id="506" class="1005" name="icmp_ln110_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln110 "/>
</bind>
</comp>

<comp id="510" class="1005" name="icmp_ln112_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln112 "/>
</bind>
</comp>

<comp id="517" class="1005" name="trunc_ln110_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

<comp id="521" class="1005" name="w1_addr_read_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="96" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="96" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="96" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="96" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="96" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="96" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="96" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="157" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="150" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="143" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="136" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="178" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="171" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="129" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="164" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="118" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="44" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="50" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="285" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="282" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="294" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="291" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="282" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="78" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="300" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="78" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="306" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="324" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="353"><net_src comp="46" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="88" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="342" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="90" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="355" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="348" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="366" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="46" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="342" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="366" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="372" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="348" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="94" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="391" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="383" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="411" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="436"><net_src comp="427" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="438"><net_src comp="427" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="454"><net_src comp="383" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="391" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="450" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="98" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="472"><net_src comp="466" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="476"><net_src comp="102" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="483"><net_src comp="106" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="486"><net_src comp="480" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="490"><net_src comp="110" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="493"><net_src comp="487" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="497"><net_src comp="114" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="504"><net_src comp="233" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="509"><net_src comp="265" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="300" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="520"><net_src comp="314" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="124" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="439" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w1 | {}
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {3 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {3 }
 - Input state : 
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : w1 | {2 }
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : sext_ln110 | {1 }
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we_7 | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we_1 | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we_6 | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we_5 | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we_4 | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we_3 | {}
	Port: conv1_Pipeline_LOAD_WEIGHTS_K_L : conv1_float_255_255_float_1_9_9_float_float_255_255_we_2 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten12_load : 1
		icmp_ln110 : 2
		add_ln110 : 2
		br_ln110 : 3
		store_ln110 : 3
	State 2
		add_ln110_1 : 1
		icmp_ln112 : 1
		select_ln110_1 : 2
		trunc_ln110 : 3
		w1_addr_read : 1
		switch_ln110 : 4
		add_ln112_1 : 1
		select_ln112_2 : 2
		store_ln110 : 3
		store_ln112 : 3
	State 3
		select_ln110 : 1
		exitcond317227 : 1
		and_ln110 : 2
		add_ln112 : 2
		or_ln112 : 2
		select_ln112 : 2
		select_ln112_1 : 3
		select_ln112_1_cast : 4
		p_shl : 4
		empty_92 : 5
		select_ln112_cast : 3
		empty_93 : 6
		p_cast : 7
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_8 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_9 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_10 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_11 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_12 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_13 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_14 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_we_15 : 8
		store_ln110 : 9
		store_ln110 : 9
		store_ln110 : 9
		store_ln110 : 9
		store_ln110 : 9
		store_ln110 : 9
		store_ln110 : 9
		store_ln110 : 9
		empty : 3
		store_ln112 : 4
		store_ln112 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln110_fu_271      |    0    |    17   |
|          |      add_ln110_1_fu_294     |    0    |    12   |
|          |      add_ln112_1_fu_318     |    0    |    15   |
|    add   |       add_ln112_fu_372      |    0    |    12   |
|          |       empty_92_fu_411       |    0    |    16   |
|          |       empty_93_fu_421       |    0    |    16   |
|          |         empty_fu_450        |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln110_fu_265      |    0    |    17   |
|   icmp   |      icmp_ln112_fu_300      |    0    |    15   |
|          |    exitcond317227_fu_360    |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |    select_ln110_1_fu_306    |    0    |    4    |
|          |    select_ln112_2_fu_324    |    0    |    8    |
|  select  |     select_ln110_fu_348     |    0    |    4    |
|          |     select_ln112_fu_383     |    0    |    4    |
|          |    select_ln112_1_fu_391    |    0    |    4    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln110_fu_355      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln110_fu_366      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln112_fu_378       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln110_read_read_fu_118 |    0    |    0    |
|          |   w1_addr_read_read_fu_124  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln110_cast_fu_233   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln110_fu_314     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |  select_ln112_1_cast_fu_399 |    0    |    0    |
|   zext   |   select_ln112_cast_fu_417  |    0    |    0    |
|          |        p_cast_fu_427        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         p_shl_fu_403        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   174   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      bout_reg_487      |    4   |
|   icmp_ln110_reg_506   |    1   |
|   icmp_ln112_reg_510   |    1   |
|indvar_flatten12_reg_494|   10   |
| indvar_flatten_reg_480 |    8   |
|        k_reg_473       |    4   |
| loop_index_i20_reg_466 |    4   |
| sext_ln110_cast_reg_501|   64   |
|   trunc_ln110_reg_517  |    3   |
|  w1_addr_read_reg_521  |   32   |
+------------------------+--------+
|          Total         |   131  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   174  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   174  |
+-----------+--------+--------+
