

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config18_s'
================================================================
* Date:           Mon Apr 28 17:32:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  11.822 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    147|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     26|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      0|    173|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+----+---+----+-----+
    |        Instance        |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+-------------------+---------+----+---+----+-----+
    |mul_6ns_5s_11_1_1_U616  |mul_6ns_5s_11_1_1  |        0|   0|  0|  26|    0|
    +------------------------+-------------------+---------+----+---+----+-----+
    |Total                   |                   |        0|   0|  0|  26|    0|
    +------------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1117_fu_242_p2  |         +|   0|  0|  11|          11|          11|
    |add_ln58_1118_fu_248_p2  |         +|   0|  0|  11|          11|          11|
    |add_ln58_1119_fu_258_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln58_fu_232_p2       |         +|   0|  0|  10|          10|          10|
    |add_ln73_39_fu_185_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln73_fu_111_p2       |         +|   0|  0|  10|          10|          10|
    |ap_return                |         +|   0|  0|  19|          12|          12|
    |sub_ln73_657_fu_151_p2   |         -|   0|  0|  16|           1|           9|
    |sub_ln73_658_fu_216_p2   |         -|   0|  0|  10|           1|          10|
    |sub_ln73_659_fu_222_p2   |         -|   0|  0|  10|          10|          10|
    |sub_ln73_fu_129_p2       |         -|   0|  0|  15|           8|           8|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 147|          95|         112|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_ready    |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>|  return value|
|ap_return   |  out|   12|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>|  return value|
|data_0_val  |   in|    6|     ap_none|                                                                   data_0_val|        scalar|
|data_1_val  |   in|    6|     ap_none|                                                                   data_1_val|        scalar|
|data_2_val  |   in|    6|     ap_none|                                                                   data_2_val|        scalar|
|data_3_val  |   in|    6|     ap_none|                                                                   data_3_val|        scalar|
|data_4_val  |   in|    6|     ap_none|                                                                   data_4_val|        scalar|
|data_5_val  |   in|    6|     ap_none|                                                                   data_5_val|        scalar|
+------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 11.8>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 128, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 2 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_5_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_3_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_2_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_1_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_0_val" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %data_0_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i9 %tmp" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73 = add i10 %zext_ln73, i10 %zext_ln70" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'add' 'add_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i6 %data_1_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'zext' 'zext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_1_val_read, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.11ns)   --->   "%sub_ln73 = sub i8 %p_shl11, i8 %zext_ln70_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'sub' 'sub_ln73' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul_ln73_548_cast = zext i8 %sub_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'zext' 'mul_ln73_548_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_440 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_2_val_read, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'bitconcatenate' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln73_678 = zext i8 %tmp_440" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'zext' 'zext_ln73_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.11ns)   --->   "%sub_ln73_657 = sub i9 0, i9 %zext_ln73_678" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sub' 'sub_ln73_657' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln73_549_cast = sext i9 %sub_ln73_657" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'sext' 'mul_ln73_549_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_441 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_3_val_read, i3 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'bitconcatenate' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln73_679 = zext i9 %tmp_441" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'zext' 'zext_ln73_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_442 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_3_val_read, i1 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'bitconcatenate' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln73_680 = zext i7 %tmp_442" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln73_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.11ns)   --->   "%add_ln73_39 = add i10 %zext_ln73_679, i10 %zext_ln73_680" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'add' 'add_ln73_39' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i10 %add_ln73_39" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'zext' 'zext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i6 %data_4_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.83ns)   --->   "%mul_ln73 = mul i11 %zext_ln70_11, i11 2037" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i6 %data_5_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'zext' 'zext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_443 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_5_val_read, i2 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'bitconcatenate' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln73_681 = zext i8 %tmp_443" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'zext' 'zext_ln73_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73_658 = sub i10 0, i10 %zext_ln73_681" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'sub' 'sub_ln73_658' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sub_ln73_659 = sub i10 %sub_ln73_658, i10 %zext_ln70_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'sub' 'sub_ln73_659' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i10 %sub_ln73_659" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.76ns) (root node of TernaryAdder)   --->   "%add_ln58 = add i10 %add_ln73, i10 %mul_ln73_548_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'add' 'add_ln58' <Predicate = true> <Delay = 3.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 37 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_1117 = add i11 %zext_ln58, i11 %mul_ln73_549_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 38 'add' 'add_ln58_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln58_1118 = add i11 %add_ln58_1117, i11 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 39 'add' 'add_ln58_1118' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.88> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln58_605 = sext i11 %add_ln58_1118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 40 'sext' 'sext_ln58_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.12ns)   --->   "%add_ln58_1119 = add i11 %zext_ln70_10, i11 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 41 'add' 'add_ln58_1119' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln58_606 = sext i11 %add_ln58_1119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 42 'sext' 'sext_ln58_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.12ns)   --->   "%add_ln58_1120 = add i12 %sext_ln58_606, i12 %sext_ln58_605" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 43 'add' 'add_ln58_1120' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i12 %add_ln58_1120" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 44 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln13      (specpipeline     ) [ 00]
specresourcelimit_ln33 (specresourcelimit) [ 00]
data_5_val_read        (read             ) [ 00]
data_4_val_read        (read             ) [ 00]
data_3_val_read        (read             ) [ 00]
data_2_val_read        (read             ) [ 00]
data_1_val_read        (read             ) [ 00]
data_0_val_read        (read             ) [ 00]
zext_ln70              (zext             ) [ 00]
tmp                    (bitconcatenate   ) [ 00]
zext_ln73              (zext             ) [ 00]
add_ln73               (add              ) [ 00]
zext_ln70_9            (zext             ) [ 00]
p_shl11                (bitconcatenate   ) [ 00]
sub_ln73               (sub              ) [ 00]
mul_ln73_548_cast      (zext             ) [ 00]
tmp_440                (bitconcatenate   ) [ 00]
zext_ln73_678          (zext             ) [ 00]
sub_ln73_657           (sub              ) [ 00]
mul_ln73_549_cast      (sext             ) [ 00]
tmp_441                (bitconcatenate   ) [ 00]
zext_ln73_679          (zext             ) [ 00]
tmp_442                (bitconcatenate   ) [ 00]
zext_ln73_680          (zext             ) [ 00]
add_ln73_39            (add              ) [ 00]
zext_ln70_10           (zext             ) [ 00]
zext_ln70_11           (zext             ) [ 00]
mul_ln73               (mul              ) [ 00]
zext_ln70_12           (zext             ) [ 00]
tmp_443                (bitconcatenate   ) [ 00]
zext_ln73_681          (zext             ) [ 00]
sub_ln73_658           (sub              ) [ 00]
sub_ln73_659           (sub              ) [ 00]
sext_ln58              (sext             ) [ 00]
add_ln58               (add              ) [ 00]
zext_ln58              (zext             ) [ 00]
add_ln58_1117          (add              ) [ 00]
add_ln58_1118          (add              ) [ 00]
sext_ln58_605          (sext             ) [ 00]
add_ln58_1119          (add              ) [ 00]
sext_ln58_606          (sext             ) [ 00]
add_ln58_1120          (add              ) [ 00]
ret_ln68               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_5_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="6" slack="0"/>
<pin id="48" dir="0" index="1" bw="6" slack="0"/>
<pin id="49" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_4_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="6" slack="0"/>
<pin id="54" dir="0" index="1" bw="6" slack="0"/>
<pin id="55" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_3_val_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="6" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_2_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_1_val_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_0_val_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mul_ln73_fu_82">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln70_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="6" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="zext_ln73_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln73_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="6" slack="0"/>
<pin id="114" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln70_9_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_9/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_shl11_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="6" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="sub_ln73_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mul_ln73_548_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul_ln73_548_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_440_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="6" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_440/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln73_678_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_678/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sub_ln73_657_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_657/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="mul_ln73_549_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="mul_ln73_549_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_441_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="6" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_441/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln73_679_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_679/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_442_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_442/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln73_680_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_680/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln73_39_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_39/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln70_10_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_10/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln70_11_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_11/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln70_12_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_12/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_443_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="6" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_443/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln73_681_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_681/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln73_658_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_658/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_ln73_659_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_659/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln58_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln58_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln58_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln58_1117_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="0" index="1" bw="9" slack="0"/>
<pin id="245" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1117/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln58_1118_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1118/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="sext_ln58_605_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_605/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln58_1119_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1119/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln58_606_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_606/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln58_1120_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1120/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="10" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="76" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="76" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="95" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="70" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="70" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="117" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="64" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="139" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="58" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="169" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="52" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="203"><net_src comp="46" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="46" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="200" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="111" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="135" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="157" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="82" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="191" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="228" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="254" pin="1"/><net_sink comp="268" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> : data_0_val | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> : data_1_val | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> : data_2_val | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> : data_3_val | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> : data_4_val | {1 }
	Port: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> : data_5_val | {1 }
  - Chain level:
	State 1
		zext_ln73 : 1
		add_ln73 : 2
		sub_ln73 : 1
		mul_ln73_548_cast : 2
		zext_ln73_678 : 1
		sub_ln73_657 : 2
		mul_ln73_549_cast : 3
		zext_ln73_679 : 1
		zext_ln73_680 : 1
		add_ln73_39 : 2
		zext_ln70_10 : 3
		mul_ln73 : 1
		zext_ln73_681 : 1
		sub_ln73_658 : 2
		sub_ln73_659 : 3
		sext_ln58 : 4
		add_ln58 : 3
		zext_ln58 : 4
		add_ln58_1117 : 5
		add_ln58_1118 : 6
		sext_ln58_605 : 7
		add_ln58_1119 : 5
		sext_ln58_606 : 6
		add_ln58_1120 : 8
		ret_ln68 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln73_fu_111      |    0    |    0    |    9    |
|          |     add_ln73_39_fu_185     |    0    |    0    |    16   |
|          |       add_ln58_fu_232      |    0    |    0    |    10   |
|    add   |    add_ln58_1117_fu_242    |    0    |    0    |    10   |
|          |    add_ln58_1118_fu_248    |    0    |    0    |    11   |
|          |    add_ln58_1119_fu_258    |    0    |    0    |    17   |
|          |    add_ln58_1120_fu_268    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |       sub_ln73_fu_129      |    0    |    0    |    15   |
|    sub   |     sub_ln73_657_fu_151    |    0    |    0    |    15   |
|          |     sub_ln73_658_fu_216    |    0    |    0    |    8    |
|          |     sub_ln73_659_fu_222    |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln73_fu_82       |    0    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|
|          | data_5_val_read_read_fu_46 |    0    |    0    |    0    |
|          | data_4_val_read_read_fu_52 |    0    |    0    |    0    |
|   read   | data_3_val_read_read_fu_58 |    0    |    0    |    0    |
|          | data_2_val_read_read_fu_64 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_70 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_76 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       zext_ln70_fu_95      |    0    |    0    |    0    |
|          |      zext_ln73_fu_107      |    0    |    0    |    0    |
|          |     zext_ln70_9_fu_117     |    0    |    0    |    0    |
|          |  mul_ln73_548_cast_fu_135  |    0    |    0    |    0    |
|          |    zext_ln73_678_fu_147    |    0    |    0    |    0    |
|   zext   |    zext_ln73_679_fu_169    |    0    |    0    |    0    |
|          |    zext_ln73_680_fu_181    |    0    |    0    |    0    |
|          |     zext_ln70_10_fu_191    |    0    |    0    |    0    |
|          |     zext_ln70_11_fu_195    |    0    |    0    |    0    |
|          |     zext_ln70_12_fu_200    |    0    |    0    |    0    |
|          |    zext_ln73_681_fu_212    |    0    |    0    |    0    |
|          |      zext_ln58_fu_238      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |          tmp_fu_99         |    0    |    0    |    0    |
|          |       p_shl11_fu_121       |    0    |    0    |    0    |
|bitconcatenate|       tmp_440_fu_139       |    0    |    0    |    0    |
|          |       tmp_441_fu_161       |    0    |    0    |    0    |
|          |       tmp_442_fu_173       |    0    |    0    |    0    |
|          |       tmp_443_fu_204       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  mul_ln73_549_cast_fu_157  |    0    |    0    |    0    |
|   sext   |      sext_ln58_fu_228      |    0    |    0    |    0    |
|          |    sext_ln58_605_fu_254    |    0    |    0    |    0    |
|          |    sext_ln58_606_fu_264    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   164   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   164  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   164  |
+-----------+--------+--------+--------+
