\doxysection{stm32f4xx\+\_\+hal\+\_\+pwr.\+h}
\hypertarget{stm32f4xx__hal__pwr_8h_source}{}\label{stm32f4xx__hal__pwr_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr.h}}
\mbox{\hyperlink{stm32f4xx__hal__pwr_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_HAL\_PWR\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_HAL\_PWR\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00028\ }
\DoxyCodeLine{00037\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00038\ }
\DoxyCodeLine{00046\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00047\ \{}
\DoxyCodeLine{00048\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}};\ \ \ }
\DoxyCodeLine{00051\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}};\ \ \ \ \ \ }
\DoxyCodeLine{00053\ \}\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\_PVDTypeDef}};}
\DoxyCodeLine{00054\ }
\DoxyCodeLine{00059\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PIN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV0}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV1}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV2}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV3}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV4}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV5}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV6}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_LEV7}\textcolor{comment}{/*\ External\ input\ analog\ voltage\ }}
\DoxyCodeLine{00083\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Compare\ internally\ to\ VREFINT)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010001U\ \ \ }}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010002U\ \ \ }}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_RISING\_FALLING\ \ \ \ \ \ 0x00010003U\ \ \ }}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_EVENT\_RISING\ \ \ \ \ \ \ \ \ \ \ 0x00020001U\ \ \ }}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_EVENT\_FALLING\ \ \ \ \ \ \ \ \ \ 0x00020002U\ \ \ }}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_EVENT\_RISING\_FALLING\ \ \ 0x00020003U\ \ \ }}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ PWR\_MAINREGULATOR\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERREGULATOR\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_LPDS}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ PWR\_SLEEPENTRY\_WFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ PWR\_SLEEPENTRY\_WFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#define\ PWR\_SLEEPENTRY\_WFE\_NO\_EVT\_CLEAR\ ((uint8\_t)0x03)}}
\DoxyCodeLine{00118\ }
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ PWR\_STOPENTRY\_WFI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ PWR\_STOPENTRY\_WFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ PWR\_STOPENTRY\_WFE\_NO\_EVT\_CLEAR\ \ ((uint8\_t)0x03)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_WU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_WUF}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_SB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_SBF}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_PVDO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_PVDO}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_BRR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_BRR}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_VOSRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_VOSRDY}}
\DoxyCodeLine{00149\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ ((PWR-\/>CSR\ \&\ (\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{00176\ }
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_CLEAR\_FLAG(\_\_FLAG\_\_)\ (PWR-\/>CR\ |=\ \ (\_\_FLAG\_\_)\ <<\ 2U)}}
\DoxyCodeLine{00184\ }
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT()\ \ \ (EXTI-\/>IMR\ |=\ (PWR\_EXTI\_LINE\_PVD))}}
\DoxyCodeLine{00190\ }
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT()\ \ (EXTI-\/>IMR\ \&=\ \string~(PWR\_EXTI\_LINE\_PVD))}}
\DoxyCodeLine{00196\ }
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT()\ \ \ (EXTI-\/>EMR\ |=\ (PWR\_EXTI\_LINE\_PVD))}}
\DoxyCodeLine{00202\ }
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT()\ \ (EXTI-\/>EMR\ \&=\ \string~(PWR\_EXTI\_LINE\_PVD))}}
\DoxyCodeLine{00208\ }
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE()\ \ \ SET\_BIT(EXTI-\/>RTSR,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{00214\ }
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>RTSR,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{00220\ }
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE()\ \ \ SET\_BIT(EXTI-\/>FTSR,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{00226\ }
\DoxyCodeLine{00227\ }
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE()\ \ CLEAR\_BIT(EXTI-\/>FTSR,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{00233\ }
\DoxyCodeLine{00234\ }
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \ \ do\{\_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)}}
\DoxyCodeLine{00242\ }
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \ do\{\_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0U)\ }}
\DoxyCodeLine{00251\ }
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG()\ \ (EXTI-\/>PR\ \&\ (PWR\_EXTI\_LINE\_PVD))}}
\DoxyCodeLine{00257\ }
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG()\ \ (EXTI-\/>PR\ =\ (PWR\_EXTI\_LINE\_PVD))}}
\DoxyCodeLine{00263\ }
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT()\ (EXTI-\/>SWIER\ |=\ (PWR\_EXTI\_LINE\_PVD))}}
\DoxyCodeLine{00269\ }
\DoxyCodeLine{00274\ \textcolor{comment}{/*\ Include\ PWR\ HAL\ Extension\ module\ */}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8h}{stm32f4xx\_hal\_pwr\_ex.h}}"{}}}
\DoxyCodeLine{00276\ }
\DoxyCodeLine{00277\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00285\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *****************************/}}
\DoxyCodeLine{00286\ \textcolor{keywordtype}{void}\ HAL\_PWR\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00287\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnableBkUpAccess(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00288\ \textcolor{keywordtype}{void}\ HAL\_PWR\_DisableBkUpAccess(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00296\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ **********************************************/}}
\DoxyCodeLine{00297\ \textcolor{comment}{/*\ PVD\ configuration\ */}}
\DoxyCodeLine{00298\ \textcolor{keywordtype}{void}\ HAL\_PWR\_ConfigPVD(\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\_PVDTypeDef}}\ *sConfigPVD);}
\DoxyCodeLine{00299\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnablePVD(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00300\ \textcolor{keywordtype}{void}\ HAL\_PWR\_DisablePVD(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00301\ }
\DoxyCodeLine{00302\ \textcolor{comment}{/*\ WakeUp\ pins\ configuration\ */}}
\DoxyCodeLine{00303\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnableWakeUpPin(uint32\_t\ WakeUpPinx);}
\DoxyCodeLine{00304\ \textcolor{keywordtype}{void}\ HAL\_PWR\_DisableWakeUpPin(uint32\_t\ WakeUpPinx);}
\DoxyCodeLine{00305\ }
\DoxyCodeLine{00306\ \textcolor{comment}{/*\ Low\ Power\ modes\ entry\ */}}
\DoxyCodeLine{00307\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnterSTOPMode(uint32\_t\ Regulator,\ uint8\_t\ STOPEntry);}
\DoxyCodeLine{00308\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnterSLEEPMode(uint32\_t\ Regulator,\ uint8\_t\ SLEEPEntry);}
\DoxyCodeLine{00309\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnterSTANDBYMode(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00310\ }
\DoxyCodeLine{00311\ \textcolor{comment}{/*\ Power\ PVD\ IRQ\ Handler\ */}}
\DoxyCodeLine{00312\ \textcolor{keywordtype}{void}\ HAL\_PWR\_PVD\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00313\ \textcolor{keywordtype}{void}\ HAL\_PWR\_PVDCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00314\ }
\DoxyCodeLine{00315\ \textcolor{comment}{/*\ Cortex\ System\ Control\ functions\ \ *******************************************/}}
\DoxyCodeLine{00316\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnableSleepOnExit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00317\ \textcolor{keywordtype}{void}\ HAL\_PWR\_DisableSleepOnExit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00318\ \textcolor{keywordtype}{void}\ HAL\_PWR\_EnableSEVOnPend(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00319\ \textcolor{keywordtype}{void}\ HAL\_PWR\_DisableSEVOnPend(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00328\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00329\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00330\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ PWR\_EXTI\_LINE\_PVD\ \ ((uint32\_t)EXTI\_IMR\_MR16)\ \ }}
\DoxyCodeLine{00346\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ PWR\ registers\ bit\ address\ in\ the\ alias\ region\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ PWR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (PWR\_BASE\ -\/\ PERIPH\_BASE)}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ PWR\_CR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ \ 0x00U}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_OFFSET\ \ \ \ \ \ \ \ \ \ \ 0x04U}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ PWR\_CR\_OFFSET\_BB\ \ \ \ \ \ \ \ \ (PWR\_OFFSET\ +\ PWR\_CR\_OFFSET)}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_OFFSET\_BB\ \ \ \ \ \ \ \ (PWR\_OFFSET\ +\ PWR\_CSR\_OFFSET)}}
\DoxyCodeLine{00359\ \textcolor{comment}{/*\ -\/-\/-\/\ CR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{00360\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ DBP\ bit\ */}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ DBP\_BIT\_NUMBER\ \ \ PWR\_CR\_DBP\_Pos}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ CR\_DBP\_BB\ \ \ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (DBP\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{00363\ }
\DoxyCodeLine{00364\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ PVDE\ bit\ */}}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ PVDE\_BIT\_NUMBER\ \ PWR\_CR\_PVDE\_Pos}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ CR\_PVDE\_BB\ \ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (PVDE\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{00367\ }
\DoxyCodeLine{00368\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ VOS\ bit\ */}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ VOS\_BIT\_NUMBER\ \ PWR\_CR\_VOS\_Pos}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ CR\_VOS\_BB\ \ \ \ \ \ (uint32\_t)(PERIPH\_BB\_BASE\ +\ (PWR\_CR\_OFFSET\_BB\ *\ 32U)\ +\ (VOS\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{00378\ \textcolor{comment}{/*\ -\/-\/-\/\ CSR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{00379\ \textcolor{comment}{/*\ Alias\ word\ address\ of\ EWUP\ bit\ */}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ EWUP\_BIT\_NUMBER\ \ PWR\_CSR\_EWUP\_Pos}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ CSR\_EWUP\_BB\ \ \ \ \ \ (PERIPH\_BB\_BASE\ +\ (PWR\_CSR\_OFFSET\_BB\ *\ 32U)\ +\ (EWUP\_BIT\_NUMBER\ *\ 4U))}}
\DoxyCodeLine{00389\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\#define\ IS\_PWR\_PVD\_LEVEL(LEVEL)\ (((LEVEL)\ ==\ PWR\_PVDLEVEL\_0)\ ||\ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_1)||\ \(\backslash\)}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_2)\ ||\ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_3)||\ \(\backslash\)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_4)\ ||\ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_5)||\ \(\backslash\)}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_6)\ ||\ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_7))}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ IS\_PWR\_PVD\_MODE(MODE)\ (((MODE)\ ==\ PWR\_PVD\_MODE\_IT\_RISING)||\ ((MODE)\ ==\ PWR\_PVD\_MODE\_IT\_FALLING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_IT\_RISING\_FALLING)\ ||\ ((MODE)\ ==\ PWR\_PVD\_MODE\_EVENT\_RISING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_EVENT\_FALLING)\ ||\ ((MODE)\ ==\ PWR\_PVD\_MODE\_EVENT\_RISING\_FALLING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_NORMAL))}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ IS\_PWR\_REGULATOR(REGULATOR)\ (((REGULATOR)\ ==\ PWR\_MAINREGULATOR\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGULATOR)\ ==\ PWR\_LOWPOWERREGULATOR\_ON))}}
\DoxyCodeLine{00407\ }
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ IS\_PWR\_SLEEP\_ENTRY(ENTRY)\ (((ENTRY)\ ==\ PWR\_SLEEPENTRY\_WFI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ENTRY)\ ==\ PWR\_SLEEPENTRY\_WFE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ENTRY)\ ==\ PWR\_SLEEPENTRY\_WFE\_NO\_EVT\_CLEAR))}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#define\ IS\_PWR\_STOP\_ENTRY(ENTRY)\ (((ENTRY)\ ==\ PWR\_STOPENTRY\_WFI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ENTRY)\ ==\ PWR\_STOPENTRY\_WFE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ENTRY)\ ==\ PWR\_STOPENTRY\_WFE\_NO\_EVT\_CLEAR))}}
\DoxyCodeLine{00431\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00432\ \}}
\DoxyCodeLine{00433\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00434\ }
\DoxyCodeLine{00435\ }
\DoxyCodeLine{00436\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_HAL\_PWR\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
