m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/choug/reconfigurable-soc/LAB3/PLL/simulation/modelsim
vDE0_CV
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1679123238
!i10b 1
!s100 M9Xm2QcmVI:No4dz?MSYa3
IN_DfeUjai73gCD_:@SHL`2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 DE0_CV_sv_unit
S1
R0
w1679122424
8C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/DE0_CV.sv
FC:/Users/choug/reconfigurable-soc/LAB3/PLL/design/DE0_CV.sv
L0 6
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1679123238.000000
!s107 C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/DE0_CV.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design|C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/DE0_CV.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design
Z8 tCvgOpt 0
n@d@e0_@c@v
vPLL
R2
!i10b 1
!s100 ]Yi:<EXO5D7n5ao6oL_ff0
Iik2AXcClhkSDZi[mhJDLd3
R3
R0
w1679122403
8C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo
FC:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo
L0 32
R4
r1
!s85 0
31
R5
!s107 C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo|
!s90 -reportprogress|300|C:/Users/choug/reconfigurable-soc/LAB3/PLL/PLL_sim/PLL.vo|
!i113 1
R8
n@p@l@l
vPLL_tb
R1
R2
!i10b 1
!s100 [HTQDNTl30EKcDNJajQZJ3
IXaG:LmM@`oLNSf`U@0BBP2
R3
!s105 PLL_tb_sv_unit
S1
R0
w1679123120
8C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv
FC:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design|C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/PLL_tb.sv|
!i113 1
R6
R7
R8
n@p@l@l_tb
vsub_4bit
R1
R2
!i10b 1
!s100 KaD<e[^>dVQ050QmmRC3;1
IiDaI:F^h@NAf<g4cg2N<f1
R3
!s105 sub_4bit_sv_unit
S1
R0
w1676964998
8C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/sub_4bit.sv
FC:/Users/choug/reconfigurable-soc/LAB3/PLL/design/sub_4bit.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/sub_4bit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/choug/reconfigurable-soc/LAB3/PLL/design|C:/Users/choug/reconfigurable-soc/LAB3/PLL/design/sub_4bit.sv|
!i113 1
R6
R7
R8
