Analysis & Elaboration report for testclase1
Mon Jun 06 13:32:10 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                             ;
+-------------------------------+--------------------------------------------+
; Analysis & Elaboration Status ; Failed - Mon Jun 06 13:32:10 2016          ;
; Quartus II 64-Bit Version     ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                 ; testclase1                                 ;
; Top-level Entity Name         ; testclase1                                 ;
; Family                        ; Cyclone V                                  ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                  ;
; Total registers               ; N/A until Partition Merge                  ;
; Total pins                    ; N/A until Partition Merge                  ;
; Total virtual pins            ; N/A until Partition Merge                  ;
; Total block memory bits       ; N/A until Partition Merge                  ;
; Total PLLs                    ; N/A until Partition Merge                  ;
; Total DLLs                    ; N/A until Partition Merge                  ;
+-------------------------------+--------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; testclase1         ; testclase1         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Jun 06 13:31:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testclase1 -c testclase1 --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file testclase1.v
    Info (12023): Found entity 1: testclase1
Error (10170): Verilog HDL syntax error at sincro_inst.v(20) near text "(";  expecting ";" File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/sincro_inst.v Line: 20
Error (10839): Verilog HDL error at sincro_inst.v(20): declaring global objects is a SystemVerilog feature File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/sincro_inst.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file sincro_inst.v
Error (10170): Verilog HDL syntax error at romcita_inst.v(21) near text "(";  expecting ";" File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/romcita_inst.v Line: 21
Error (10839): Verilog HDL error at romcita_inst.v(20): declaring global objects is a SystemVerilog feature File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/romcita_inst.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file romcita_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file ejm_romcita.v
    Info (12023): Found entity 1: romcita
Error (10170): Verilog HDL syntax error at ejem_mux_inst.v(21) near text "(";  expecting ";" File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejem_mux_inst.v Line: 21
Error (10839): Verilog HDL error at ejem_mux_inst.v(20): declaring global objects is a SystemVerilog feature File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/ejem_mux_inst.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file ejem_mux_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file ejem_mux.v
    Info (12023): Found entity 1: ejem_mux
Error (10170): Verilog HDL syntax error at div_freq_inst.v(21) near text "(";  expecting ";" File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/div_freq_inst.v Line: 21
Error (10839): Verilog HDL error at div_freq_inst.v(20): declaring global objects is a SystemVerilog feature File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/div_freq_inst.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file div_freq_inst.v
Error (10170): Verilog HDL syntax error at contador_inst.v(21) near text "(";  expecting ";" File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/contador_inst.v Line: 21
Error (10839): Verilog HDL error at contador_inst.v(20): declaring global objects is a SystemVerilog feature File: C:/FPGAs/DE0nanoSOC/Trabajos_SB/testclase1/contador_inst.v Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file contador_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file ejem_contador.v
    Info (12023): Found entity 1: contador
Info (12021): Found 1 design units, including 1 entities, in source file ejem_sincro.v
    Info (12023): Found entity 1: sincro
Info (12021): Found 1 design units, including 1 entities, in source file ejm_div_freq.v
    Info (12023): Found entity 1: div_freq
Error: Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 10 errors, 0 warnings
    Error: Peak virtual memory: 696 megabytes
    Error: Processing ended: Mon Jun 06 13:32:10 2016
    Error: Elapsed time: 00:00:27
    Error: Total CPU time (on all processors): 00:01:00


