// Seed: 2278294991
module module_0 (
    input uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    output supply1 id_5,
    output wire id_6,
    input wor id_7
    , id_28,
    input supply0 id_8,
    output tri0 id_9,
    input wire id_10,
    output wire id_11,
    input wire id_12,
    input wire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output supply1 id_21,
    input wire id_22,
    input uwire id_23,
    output uwire id_24,
    output tri id_25,
    input tri id_26
);
  wire id_29;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri id_2,
    output tri0 id_3
    , id_29,
    input tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wor id_7,
    output wire id_8,
    input wand id_9,
    inout tri0 id_10,
    input wand id_11,
    input tri0 id_12,
    output uwire id_13,
    output tri id_14,
    input wor id_15,
    output wire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wire id_19,
    input wand id_20,
    input tri id_21,
    output tri id_22,
    input wire id_23,
    output uwire id_24,
    input wor id_25,
    output wor id_26,
    output tri id_27
);
  wire id_30;
  assign id_27 = id_11;
  assign id_13 = 1;
  wire  id_31;
  wire  id_32;
  uwire id_33 = 1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_27,
      id_9,
      id_10,
      id_24,
      id_5,
      id_4,
      id_6,
      id_5,
      id_3,
      id_25,
      id_0,
      id_18,
      id_12,
      id_15,
      id_13,
      id_9,
      id_9,
      id_9,
      id_8,
      id_25,
      id_15,
      id_16,
      id_10,
      id_10
  );
  wire id_34;
  id_35(
      .id_0(1'b0), .id_1(1'b0 / 1)
  );
endmodule
