Classic Timing Analyzer report for TOP_ENTITY
Tue Nov 17 23:03:51 2015
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk66'
  7. Clock Hold: 'clk66'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages
 12. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                        ; To                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.804 ns                         ; botao3                                                      ; FILTRO_BOTAO:FILTRO_B3|shift_reg[7]                          ; --         ; clk66    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.661 ns                        ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7] ; sens[7]                                                      ; clk66      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.286 ns                         ; ADC_SSTRB                                                   ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] ; --         ; clk66    ; 0            ;
; Clock Setup: 'clk66'         ; N/A                                      ; None          ; 47.48 MHz ( period = 21.060 ns ) ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]             ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A                    ; clk66      ; clk66    ; 0            ;
; Clock Hold: 'clk66'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg                 ; CONTADOR_30SEG:TIMER|a2[2]                                   ; clk66      ; clk66    ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                             ;                                                              ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------+--------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270F256C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk66           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk66'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                             ; To                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 47.48 MHz ( period = 21.060 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.351 ns               ;
; N/A                                     ; 47.62 MHz ( period = 21.000 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.291 ns               ;
; N/A                                     ; 47.77 MHz ( period = 20.935 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.226 ns               ;
; N/A                                     ; 47.97 MHz ( period = 20.846 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.137 ns               ;
; N/A                                     ; 48.19 MHz ( period = 20.753 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.044 ns               ;
; N/A                                     ; 48.23 MHz ( period = 20.734 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 20.025 ns               ;
; N/A                                     ; 48.71 MHz ( period = 20.530 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.821 ns               ;
; N/A                                     ; 48.75 MHz ( period = 20.513 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.804 ns               ;
; N/A                                     ; 48.81 MHz ( period = 20.486 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.777 ns               ;
; N/A                                     ; 48.87 MHz ( period = 20.462 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.753 ns               ;
; N/A                                     ; 48.90 MHz ( period = 20.449 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.740 ns               ;
; N/A                                     ; 49.01 MHz ( period = 20.402 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.693 ns               ;
; N/A                                     ; 49.09 MHz ( period = 20.372 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.663 ns               ;
; N/A                                     ; 49.17 MHz ( period = 20.337 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.628 ns               ;
; N/A                                     ; 49.22 MHz ( period = 20.315 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.606 ns               ;
; N/A                                     ; 49.23 MHz ( period = 20.312 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.603 ns               ;
; N/A                                     ; 49.39 MHz ( period = 20.248 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.539 ns               ;
; N/A                                     ; 49.39 MHz ( period = 20.247 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.538 ns               ;
; N/A                                     ; 49.39 MHz ( period = 20.247 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.538 ns               ;
; N/A                                     ; 49.53 MHz ( period = 20.191 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.482 ns               ;
; N/A                                     ; 49.61 MHz ( period = 20.158 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.449 ns               ;
; N/A                                     ; 49.62 MHz ( period = 20.155 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.446 ns               ;
; N/A                                     ; 49.66 MHz ( period = 20.136 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.427 ns               ;
; N/A                                     ; 49.75 MHz ( period = 20.101 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.392 ns               ;
; N/A                                     ; 49.84 MHz ( period = 20.065 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.356 ns               ;
; N/A                                     ; 49.88 MHz ( period = 20.048 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.339 ns               ;
; N/A                                     ; 49.89 MHz ( period = 20.046 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.337 ns               ;
; N/A                                     ; 49.92 MHz ( period = 20.032 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.323 ns               ;
; N/A                                     ; 49.93 MHz ( period = 20.030 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.321 ns               ;
; N/A                                     ; 50.03 MHz ( period = 19.988 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.279 ns               ;
; N/A                                     ; 50.07 MHz ( period = 19.972 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.263 ns               ;
; N/A                                     ; 50.17 MHz ( period = 19.932 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.223 ns               ;
; N/A                                     ; 50.19 MHz ( period = 19.923 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.214 ns               ;
; N/A                                     ; 50.21 MHz ( period = 19.915 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.206 ns               ;
; N/A                                     ; 50.23 MHz ( period = 19.907 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.198 ns               ;
; N/A                                     ; 50.28 MHz ( period = 19.888 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.179 ns               ;
; N/A                                     ; 50.31 MHz ( period = 19.876 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.167 ns               ;
; N/A                                     ; 50.38 MHz ( period = 19.851 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.142 ns               ;
; N/A                                     ; 50.40 MHz ( period = 19.842 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.133 ns               ;
; N/A                                     ; 50.42 MHz ( period = 19.834 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.125 ns               ;
; N/A                                     ; 50.44 MHz ( period = 19.825 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.116 ns               ;
; N/A                                     ; 50.46 MHz ( period = 19.818 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.109 ns               ;
; N/A                                     ; 50.48 MHz ( period = 19.810 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.101 ns               ;
; N/A                                     ; 50.51 MHz ( period = 19.798 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.089 ns               ;
; N/A                                     ; 50.51 MHz ( period = 19.797 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[18] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.088 ns               ;
; N/A                                     ; 50.54 MHz ( period = 19.788 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 19.079 ns               ;
; N/A                                     ; 50.55 MHz ( period = 19.781 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.072 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.770 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 19.061 ns               ;
; N/A                                     ; 50.60 MHz ( period = 19.761 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 19.052 ns               ;
; N/A                                     ; 50.62 MHz ( period = 19.756 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 19.047 ns               ;
; N/A                                     ; 50.66 MHz ( period = 19.741 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.032 ns               ;
; N/A                                     ; 50.69 MHz ( period = 19.728 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 19.019 ns               ;
; N/A                                     ; 50.70 MHz ( period = 19.725 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 19.016 ns               ;
; N/A                                     ; 50.70 MHz ( period = 19.722 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 19.013 ns               ;
; N/A                                     ; 50.71 MHz ( period = 19.721 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 19.012 ns               ;
; N/A                                     ; 50.72 MHz ( period = 19.717 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 19.008 ns               ;
; N/A                                     ; 50.75 MHz ( period = 19.706 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.997 ns               ;
; N/A                                     ; 50.77 MHz ( period = 19.696 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.987 ns               ;
; N/A                                     ; 50.85 MHz ( period = 19.666 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[19] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.957 ns               ;
; N/A                                     ; 50.86 MHz ( period = 19.663 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.954 ns               ;
; N/A                                     ; 50.88 MHz ( period = 19.656 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.947 ns               ;
; N/A                                     ; 50.89 MHz ( period = 19.649 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.940 ns               ;
; N/A                                     ; 50.94 MHz ( period = 19.631 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.922 ns               ;
; N/A                                     ; 50.95 MHz ( period = 19.627 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.918 ns               ;
; N/A                                     ; 50.98 MHz ( period = 19.617 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[21] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.908 ns               ;
; N/A                                     ; 51.04 MHz ( period = 19.593 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.884 ns               ;
; N/A                                     ; 51.09 MHz ( period = 19.574 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.865 ns               ;
; N/A                                     ; 51.11 MHz ( period = 19.567 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.858 ns               ;
; N/A                                     ; 51.13 MHz ( period = 19.559 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.850 ns               ;
; N/A                                     ; 51.17 MHz ( period = 19.542 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.833 ns               ;
; N/A                                     ; 51.23 MHz ( period = 19.518 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.809 ns               ;
; N/A                                     ; 51.27 MHz ( period = 19.503 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.794 ns               ;
; N/A                                     ; 51.27 MHz ( period = 19.503 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.794 ns               ;
; N/A                                     ; 51.28 MHz ( period = 19.502 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.793 ns               ;
; N/A                                     ; 51.28 MHz ( period = 19.501 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.792 ns               ;
; N/A                                     ; 51.32 MHz ( period = 19.485 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.776 ns               ;
; N/A                                     ; 51.33 MHz ( period = 19.481 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.772 ns               ;
; N/A                                     ; 51.35 MHz ( period = 19.474 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.765 ns               ;
; N/A                                     ; 51.35 MHz ( period = 19.474 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.765 ns               ;
; N/A                                     ; 51.38 MHz ( period = 19.462 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.753 ns               ;
; N/A                                     ; 51.39 MHz ( period = 19.458 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.749 ns               ;
; N/A                                     ; 51.40 MHz ( period = 19.457 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[22] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.748 ns               ;
; N/A                                     ; 51.40 MHz ( period = 19.455 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.746 ns               ;
; N/A                                     ; 51.42 MHz ( period = 19.449 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.740 ns               ;
; N/A                                     ; 51.45 MHz ( period = 19.437 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.728 ns               ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.723 ns               ;
; N/A                                     ; 51.47 MHz ( period = 19.430 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[20] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.721 ns               ;
; N/A                                     ; 51.47 MHz ( period = 19.430 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.721 ns               ;
; N/A                                     ; 51.49 MHz ( period = 19.421 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.712 ns               ;
; N/A                                     ; 51.51 MHz ( period = 19.413 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.704 ns               ;
; N/A                                     ; 51.66 MHz ( period = 19.359 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[23] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.650 ns               ;
; N/A                                     ; 51.68 MHz ( period = 19.349 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.640 ns               ;
; N/A                                     ; 51.68 MHz ( period = 19.349 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.640 ns               ;
; N/A                                     ; 51.68 MHz ( period = 19.349 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.640 ns               ;
; N/A                                     ; 51.70 MHz ( period = 19.342 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.633 ns               ;
; N/A                                     ; 51.80 MHz ( period = 19.305 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[24] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.596 ns               ;
; N/A                                     ; 51.81 MHz ( period = 19.303 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.594 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.580 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.580 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[7]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.580 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[14]                      ; clk66      ; clk66    ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[7]                       ; clk66      ; clk66    ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[8]                       ; clk66      ; clk66    ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[9]                       ; clk66      ; clk66    ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[10]                      ; clk66      ; clk66    ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[11]                      ; clk66      ; clk66    ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 51.84 MHz ( period = 19.289 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[12]                      ; clk66      ; clk66    ; None                        ; None                      ; 13.095 ns               ;
; N/A                                     ; 51.85 MHz ( period = 19.287 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.578 ns               ;
; N/A                                     ; 51.87 MHz ( period = 19.278 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.569 ns               ;
; N/A                                     ; 51.93 MHz ( period = 19.258 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.549 ns               ;
; N/A                                     ; 51.95 MHz ( period = 19.251 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.542 ns               ;
; N/A                                     ; 51.97 MHz ( period = 19.241 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.532 ns               ;
; N/A                                     ; 51.99 MHz ( period = 19.235 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.526 ns               ;
; N/A                                     ; 51.99 MHz ( period = 19.234 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.525 ns               ;
; N/A                                     ; 52.01 MHz ( period = 19.226 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.517 ns               ;
; N/A                                     ; 52.02 MHz ( period = 19.224 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.515 ns               ;
; N/A                                     ; 52.02 MHz ( period = 19.224 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.515 ns               ;
; N/A                                     ; 52.02 MHz ( period = 19.224 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[6]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.515 ns               ;
; N/A                                     ; 52.03 MHz ( period = 19.219 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.510 ns               ;
; N/A                                     ; 52.05 MHz ( period = 19.214 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.505 ns               ;
; N/A                                     ; 52.05 MHz ( period = 19.212 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.503 ns               ;
; N/A                                     ; 52.06 MHz ( period = 19.209 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.500 ns               ;
; N/A                                     ; 52.06 MHz ( period = 19.208 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[25] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A        ; clk66      ; clk66    ; None                        ; None                      ; 18.499 ns               ;
; N/A                                     ; 52.06 MHz ( period = 19.207 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.498 ns               ;
; N/A                                     ; 52.09 MHz ( period = 19.199 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[18] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.490 ns               ;
; N/A                                     ; 52.12 MHz ( period = 19.188 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.479 ns               ;
; N/A                                     ; 52.13 MHz ( period = 19.182 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.473 ns               ;
; N/A                                     ; 52.14 MHz ( period = 19.179 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.470 ns               ;
; N/A                                     ; 52.15 MHz ( period = 19.177 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.468 ns               ;
; N/A                                     ; 52.16 MHz ( period = 19.172 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.463 ns               ;
; N/A                                     ; 52.16 MHz ( period = 19.170 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.461 ns               ;
; N/A                                     ; 52.18 MHz ( period = 19.163 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.454 ns               ;
; N/A                                     ; 52.23 MHz ( period = 19.145 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[1]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.436 ns               ;
; N/A                                     ; 52.26 MHz ( period = 19.135 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.426 ns               ;
; N/A                                     ; 52.26 MHz ( period = 19.135 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.426 ns               ;
; N/A                                     ; 52.26 MHz ( period = 19.135 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[8]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.426 ns               ;
; N/A                                     ; 52.28 MHz ( period = 19.129 ns )                    ; CONTADOR_30SEG:TIMER|a2[2]                       ; FREQ_ALARME:ALARME|cont[14]                      ; clk66      ; clk66    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 52.28 MHz ( period = 19.129 ns )                    ; CONTADOR_30SEG:TIMER|a2[2]                       ; FREQ_ALARME:ALARME|cont[7]                       ; clk66      ; clk66    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 52.28 MHz ( period = 19.129 ns )                    ; CONTADOR_30SEG:TIMER|a2[2]                       ; FREQ_ALARME:ALARME|cont[8]                       ; clk66      ; clk66    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 52.28 MHz ( period = 19.129 ns )                    ; CONTADOR_30SEG:TIMER|a2[2]                       ; FREQ_ALARME:ALARME|cont[9]                       ; clk66      ; clk66    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 52.28 MHz ( period = 19.129 ns )                    ; CONTADOR_30SEG:TIMER|a2[2]                       ; FREQ_ALARME:ALARME|cont[10]                      ; clk66      ; clk66    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 52.28 MHz ( period = 19.129 ns )                    ; CONTADOR_30SEG:TIMER|a2[2]                       ; FREQ_ALARME:ALARME|cont[11]                      ; clk66      ; clk66    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 52.28 MHz ( period = 19.129 ns )                    ; CONTADOR_30SEG:TIMER|a2[2]                       ; FREQ_ALARME:ALARME|cont[12]                      ; clk66      ; clk66    ; None                        ; None                      ; 12.935 ns               ;
; N/A                                     ; 52.30 MHz ( period = 19.122 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.413 ns               ;
; N/A                                     ; 52.33 MHz ( period = 19.109 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[18] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.400 ns               ;
; N/A                                     ; 52.38 MHz ( period = 19.092 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[21] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.383 ns               ;
; N/A                                     ; 52.39 MHz ( period = 19.089 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.380 ns               ;
; N/A                                     ; 52.41 MHz ( period = 19.082 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.373 ns               ;
; N/A                                     ; 52.43 MHz ( period = 19.073 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.364 ns               ;
; N/A                                     ; 52.44 MHz ( period = 19.068 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[19] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.359 ns               ;
; N/A                                     ; 52.51 MHz ( period = 19.043 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.334 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.333 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.333 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[11] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.333 ns               ;
; N/A                                     ; 52.53 MHz ( period = 19.036 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.327 ns               ;
; N/A                                     ; 52.57 MHz ( period = 19.023 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.314 ns               ;
; N/A                                     ; 52.57 MHz ( period = 19.023 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.314 ns               ;
; N/A                                     ; 52.57 MHz ( period = 19.023 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[9]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.314 ns               ;
; N/A                                     ; 52.58 MHz ( period = 19.018 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.309 ns               ;
; N/A                                     ; 52.60 MHz ( period = 19.011 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[13] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.302 ns               ;
; N/A                                     ; 52.63 MHz ( period = 19.002 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.293 ns               ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[19] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.269 ns               ;
; N/A                                     ; 52.70 MHz ( period = 18.975 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.266 ns               ;
; N/A                                     ; 52.72 MHz ( period = 18.968 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.259 ns               ;
; N/A                                     ; 52.79 MHz ( period = 18.943 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[15] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.234 ns               ;
; N/A                                     ; 52.82 MHz ( period = 18.932 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[22] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.223 ns               ;
; N/A                                     ; 52.83 MHz ( period = 18.929 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[21] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.220 ns               ;
; N/A                                     ; 52.86 MHz ( period = 18.919 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.210 ns               ;
; N/A                                     ; 52.88 MHz ( period = 18.912 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.203 ns               ;
; N/A                                     ; 52.95 MHz ( period = 18.887 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[14] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.178 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.864 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.155 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.848 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[4]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.139 ns               ;
; N/A                                     ; 53.10 MHz ( period = 18.834 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[23] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.125 ns               ;
; N/A                                     ; 53.10 MHz ( period = 18.832 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[20] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.123 ns               ;
; N/A                                     ; 53.11 MHz ( period = 18.829 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.120 ns               ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.113 ns               ;
; N/A                                     ; 53.14 MHz ( period = 18.819 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.110 ns               ;
; N/A                                     ; 53.14 MHz ( period = 18.819 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.110 ns               ;
; N/A                                     ; 53.14 MHz ( period = 18.819 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[10] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.110 ns               ;
; N/A                                     ; 53.19 MHz ( period = 18.802 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.093 ns               ;
; N/A                                     ; 53.19 MHz ( period = 18.802 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.093 ns               ;
; N/A                                     ; 53.19 MHz ( period = 18.802 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[12] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.093 ns               ;
; N/A                                     ; 53.20 MHz ( period = 18.798 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.089 ns               ;
; N/A                                     ; 53.20 MHz ( period = 18.797 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[16] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B        ; clk66      ; clk66    ; None                        ; None                      ; 18.088 ns               ;
; N/A                                     ; 53.23 MHz ( period = 18.785 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[18] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.076 ns               ;
; N/A                                     ; 53.24 MHz ( period = 18.782 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[5]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.073 ns               ;
; N/A                                     ; 53.25 MHz ( period = 18.780 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[24] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G        ; clk66      ; clk66    ; None                        ; None                      ; 18.071 ns               ;
; N/A                                     ; 53.26 MHz ( period = 18.775 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1 ; clk66      ; clk66    ; None                        ; None                      ; 18.066 ns               ;
; N/A                                     ; 53.26 MHz ( period = 18.775 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2 ; clk66      ; clk66    ; None                        ; None                      ; 18.066 ns               ;
; N/A                                     ; 53.26 MHz ( period = 18.775 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[2]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4 ; clk66      ; clk66    ; None                        ; None                      ; 18.066 ns               ;
; N/A                                     ; 53.28 MHz ( period = 18.769 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[22] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D        ; clk66      ; clk66    ; None                        ; None                      ; 18.060 ns               ;
; N/A                                     ; 53.28 MHz ( period = 18.769 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[18] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F        ; clk66      ; clk66    ; None                        ; None                      ; 18.060 ns               ;
; N/A                                     ; 53.31 MHz ( period = 18.758 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[17] ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E        ; clk66      ; clk66    ; None                        ; None                      ; 18.049 ns               ;
; N/A                                     ; 53.31 MHz ( period = 18.758 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3 ; clk66      ; clk66    ; None                        ; None                      ; 18.049 ns               ;
; N/A                                     ; 53.33 MHz ( period = 18.751 ns )                    ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[0]  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C        ; clk66      ; clk66    ; None                        ; None                      ; 18.042 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.747 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[16]                      ; clk66      ; clk66    ; None                        ; None                      ; 12.553 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.747 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[17]                      ; clk66      ; clk66    ; None                        ; None                      ; 12.553 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.747 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[2]                       ; clk66      ; clk66    ; None                        ; None                      ; 12.553 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.747 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[3]                       ; clk66      ; clk66    ; None                        ; None                      ; 12.553 ns               ;
; N/A                                     ; 53.34 MHz ( period = 18.747 ns )                    ; CONTADOR_30SEG:TIMER|a2[0]                       ; FREQ_ALARME:ALARME|cont[6]                       ; clk66      ; clk66    ; None                        ; None                      ; 12.553 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                  ;                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk66'                                                                                                                                                                                                                             ;
+------------------------------------------+---------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                        ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a2[2]                ; clk66      ; clk66    ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a1[0]                ; clk66      ; clk66    ; None                       ; None                       ; 3.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a2[0]                ; clk66      ; clk66    ; None                       ; None                       ; 3.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a2[1]                ; clk66      ; clk66    ; None                       ; None                       ; 4.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; MONITORADOR:MONITORADOR_DISTANCIA|cont30seg ; CONTADOR_30SEG:TIMER|a1[3]                ; clk66      ; clk66    ; None                       ; None                       ; 4.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; SELETOR:DISPLAY_SELECT|disp2[2]             ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B ; clk66      ; clk66    ; None                       ; None                       ; 4.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; SELETOR:DISPLAY_SELECT|disp2[2]             ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C ; clk66      ; clk66    ; None                       ; None                       ; 4.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; SELETOR:DISPLAY_SELECT|disp2[2]             ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D ; clk66      ; clk66    ; None                       ; None                       ; 4.786 ns                 ;
+------------------------------------------+---------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                     ;
+-------+--------------+------------+-----------+--------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                           ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------+----------+
; N/A   ; None         ; 1.804 ns   ; botao3    ; FILTRO_BOTAO:FILTRO_B3|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.780 ns   ; botao5    ; FILTRO_BOTAO:FILTRO_B5|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.766 ns   ; botao1    ; FILTRO_BOTAO:FILTRO_B1|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.358 ns   ; botao2    ; FILTRO_BOTAO:FILTRO_B2|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.333 ns   ; botao4    ; FILTRO_BOTAO:FILTRO_B4|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; 1.263 ns   ; botao0    ; FILTRO_BOTAO:FILTRO_B0|shift_reg[7]                          ; clk66    ;
; N/A   ; None         ; -1.330 ns  ; ADC_DATA  ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0] ; clk66    ;
; N/A   ; None         ; -1.732 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[1] ; clk66    ;
; N/A   ; None         ; -1.732 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] ; clk66    ;
+-------+--------------+------------+-----------+--------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                             ;
+-------+--------------+------------+-----------------------------------------------------------------------+------------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                  ; To                     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------+------------------------+------------+
; N/A   ; None         ; 14.661 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]           ; sens[7]                ; clk66      ;
; N/A   ; None         ; 14.303 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control2                      ; controle2              ; clk66      ;
; N/A   ; None         ; 14.301 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control1                      ; controle1              ; clk66      ;
; N/A   ; None         ; 14.257 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A                             ; A                      ; clk66      ;
; N/A   ; None         ; 14.182 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|D                             ; D                      ; clk66      ;
; N/A   ; None         ; 13.676 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|B                             ; B                      ; clk66      ;
; N/A   ; None         ; 13.647 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control4                      ; controle4              ; clk66      ;
; N/A   ; None         ; 13.625 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|F                             ; F                      ; clk66      ;
; N/A   ; None         ; 13.589 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|control3                      ; controle3              ; clk66      ;
; N/A   ; None         ; 13.562 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|G                             ; G                      ; clk66      ;
; N/A   ; None         ; 13.554 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|C                             ; C                      ; clk66      ;
; N/A   ; None         ; 13.494 ns  ; FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|E                             ; E                      ; clk66      ;
; N/A   ; None         ; 13.424 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[5]           ; led3                   ; clk66      ;
; N/A   ; None         ; 13.041 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[6]           ; sens[6]                ; clk66      ;
; N/A   ; None         ; 13.041 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[6]           ; led2                   ; clk66      ;
; N/A   ; None         ; 13.005 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]           ; led1                   ; clk66      ;
; N/A   ; None         ; 12.888 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[4]           ; sens[4]                ; clk66      ;
; N/A   ; None         ; 12.888 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[4]           ; led4                   ; clk66      ;
; N/A   ; None         ; 12.737 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[1]           ; sens[1]                ; clk66      ;
; N/A   ; None         ; 12.720 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[5]           ; sens[5]                ; clk66      ;
; N/A   ; None         ; 12.718 ns  ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|ADC_CNTRL_DATA         ; ADC_CNTRL_DATA         ; clk66      ;
; N/A   ; None         ; 11.660 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[3]           ; sens[3]                ; clk66      ;
; N/A   ; None         ; 11.623 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[2]           ; sens[2]                ; clk66      ;
; N/A   ; None         ; 11.623 ns  ; CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[0]           ; sens[0]                ; clk66      ;
; N/A   ; None         ; 11.143 ns  ; VERIFICADOR_SENHA:VERIFICADOR_GERAL|enable                            ; led_requerimento_senha ; clk66      ;
; N/A   ; None         ; 11.033 ns  ; BEEP:BEEP_BOTAO|enable                                                ; led_alarme             ; clk66      ;
; N/A   ; None         ; 11.033 ns  ; BEEP:BEEP_BOTAO|enable                                                ; buzzer                 ; clk66      ;
; N/A   ; None         ; 10.945 ns  ; TROCA_SENHA:TROCA_A_SENHA|enable                                      ; led_requerimento_senha ; clk66      ;
; N/A   ; None         ; 10.693 ns  ; FREQ_ALARME:ALARME|saida                                              ; led_alarme             ; clk66      ;
; N/A   ; None         ; 10.693 ns  ; FREQ_ALARME:ALARME|saida                                              ; buzzer                 ; clk66      ;
; N/A   ; None         ; 10.582 ns  ; MONITORADOR:MONITORADOR_DISTANCIA|VERIFICADOR_SENHA:VERIF|enable      ; led_requerimento_senha ; clk66      ;
; N/A   ; None         ; 10.069 ns  ; CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk ; clk260khz              ; clk66      ;
; N/A   ; None         ; 9.832 ns   ; TROCA_ESTADO:ESTADO|aux                                               ; led_verde              ; clk66      ;
; N/A   ; None         ; 9.161 ns   ; TROCA_ESTADO:ESTADO|aux                                               ; led_vermelho           ; clk66      ;
; N/A   ; None         ; 8.658 ns   ; CONTADOR_ANEL_3BITS:TROCA_DISTANCIA|s0                                ; leds_distancia[0]      ; clk66      ;
; N/A   ; None         ; 7.309 ns   ; CONTADOR_ANEL_3BITS:TROCA_DISTANCIA|s2                                ; leds_distancia[2]      ; clk66      ;
; N/A   ; None         ; 7.290 ns   ; CONTADOR_ANEL_3BITS:TROCA_DISTANCIA|s1                                ; leds_distancia[1]      ; clk66      ;
+-------+--------------+------------+-----------------------------------------------------------------------+------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                            ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                           ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------+----------+
; N/A           ; None        ; 2.286 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[1] ; clk66    ;
; N/A           ; None        ; 2.286 ns  ; ADC_SSTRB ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[0] ; clk66    ;
; N/A           ; None        ; 1.884 ns  ; ADC_DATA  ; CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|DIG_RESULT[0] ; clk66    ;
; N/A           ; None        ; -0.709 ns ; botao0    ; FILTRO_BOTAO:FILTRO_B0|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -0.779 ns ; botao4    ; FILTRO_BOTAO:FILTRO_B4|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -0.804 ns ; botao2    ; FILTRO_BOTAO:FILTRO_B2|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -1.212 ns ; botao1    ; FILTRO_BOTAO:FILTRO_B1|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -1.226 ns ; botao5    ; FILTRO_BOTAO:FILTRO_B5|shift_reg[7]                          ; clk66    ;
; N/A           ; None        ; -1.250 ns ; botao3    ; FILTRO_BOTAO:FILTRO_B3|shift_reg[7]                          ; clk66    ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 17 23:03:45 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Alarme_de_casa -c TOP_ENTITY
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CONTADOR_30SEG:TIMER|clk1s" as buffer
    Info: Detected ripple clock "CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk" as buffer
    Info: Detected ripple clock "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk" as buffer
Info: Clock "clk66" has Internal fmax of 47.48 MHz between source register "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]" and destination register "FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A" (period= 21.06 ns)
    Info: + Longest register to register delay is 20.351 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y10_N9; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]'
        Info: 2: + IC(1.977 ns) + CELL(0.747 ns) = 2.724 ns; Loc. = LC_X4_Y9_N7; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~27'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.847 ns; Loc. = LC_X4_Y9_N8; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~12'
        Info: 4: + IC(0.000 ns) + CELL(0.399 ns) = 3.246 ns; Loc. = LC_X4_Y9_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~17'
        Info: 5: + IC(0.000 ns) + CELL(0.246 ns) = 3.492 ns; Loc. = LC_X5_Y9_N4; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~97'
        Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 3.841 ns; Loc. = LC_X5_Y9_N9; Fanout = 6; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~122'
        Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 5.075 ns; Loc. = LC_X6_Y9_N4; Fanout = 2; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|Add0~45'
        Info: 8: + IC(2.515 ns) + CELL(0.740 ns) = 8.330 ns; Loc. = LC_X5_Y8_N4; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~0'
        Info: 9: + IC(0.806 ns) + CELL(0.511 ns) = 9.647 ns; Loc. = LC_X5_Y8_N5; Fanout = 8; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan10~2'
        Info: 10: + IC(0.836 ns) + CELL(0.511 ns) = 10.994 ns; Loc. = LC_X5_Y8_N7; Fanout = 5; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan8~13'
        Info: 11: + IC(2.085 ns) + CELL(0.200 ns) = 13.279 ns; Loc. = LC_X4_Y7_N0; Fanout = 7; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|LessThan6~1'
        Info: 12: + IC(1.968 ns) + CELL(0.200 ns) = 15.447 ns; Loc. = LC_X5_Y5_N4; Fanout = 3; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~10'
        Info: 13: + IC(0.534 ns) + CELL(0.200 ns) = 16.181 ns; Loc. = LC_X5_Y5_N5; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~18'
        Info: 14: + IC(2.084 ns) + CELL(0.511 ns) = 18.776 ns; Loc. = LC_X4_Y7_N5; Fanout = 1; COMB Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A~12'
        Info: 15: + IC(0.771 ns) + CELL(0.804 ns) = 20.351 ns; Loc. = LC_X4_Y7_N3; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A'
        Info: Total cell delay = 6.775 ns ( 33.29 % )
        Info: Total interconnect delay = 13.576 ns ( 66.71 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk66" to destination register is 8.910 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N0; Fanout = 44; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk'
            Info: 3: + IC(3.797 ns) + CELL(0.918 ns) = 8.910 ns; Loc. = LC_X4_Y7_N3; Fanout = 2; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|A'
            Info: Total cell delay = 3.375 ns ( 37.88 % )
            Info: Total interconnect delay = 5.535 ns ( 62.12 % )
        Info: - Longest clock path from clock "clk66" to source register is 8.910 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N0; Fanout = 44; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|DIVISOR_DE_FREQUENCIA:DIV_FREQ|clk'
            Info: 3: + IC(3.797 ns) + CELL(0.918 ns) = 8.910 ns; Loc. = LC_X5_Y10_N9; Fanout = 3; REG Node = 'FOUR_DISPLAYS_TO_ONE:DISPLAY_CONTROLLER|cont[3]'
            Info: Total cell delay = 3.375 ns ( 37.88 % )
            Info: Total interconnect delay = 5.535 ns ( 62.12 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clk66" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "MONITORADOR:MONITORADOR_DISTANCIA|cont30seg" and destination pin or register "CONTADOR_30SEG:TIMER|a2[2]" for clock "clk66" (Hold time is 2.193 ns)
    Info: + Largest clock skew is 5.485 ns
        Info: + Longest clock path from clock "clk66" to destination register is 9.304 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y5_N9; Fanout = 8; REG Node = 'CONTADOR_30SEG:TIMER|clk1s'
            Info: 3: + IC(4.191 ns) + CELL(0.918 ns) = 9.304 ns; Loc. = LC_X4_Y10_N7; Fanout = 9; REG Node = 'CONTADOR_30SEG:TIMER|a2[2]'
            Info: Total cell delay = 3.375 ns ( 36.27 % )
            Info: Total interconnect delay = 5.929 ns ( 63.73 % )
        Info: - Shortest clock path from clock "clk66" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y9_N8; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA|cont30seg'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 3.137 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y9_N8; Fanout = 8; REG Node = 'MONITORADOR:MONITORADOR_DISTANCIA|cont30seg'
        Info: 2: + IC(2.546 ns) + CELL(0.591 ns) = 3.137 ns; Loc. = LC_X4_Y10_N7; Fanout = 9; REG Node = 'CONTADOR_30SEG:TIMER|a2[2]'
        Info: Total cell delay = 0.591 ns ( 18.84 % )
        Info: Total interconnect delay = 2.546 ns ( 81.16 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "FILTRO_BOTAO:FILTRO_B3|shift_reg[7]" (data pin = "botao3", clock pin = "clk66") is 1.804 ns
    Info: + Longest pin to register delay is 5.290 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_G2; Fanout = 1; PIN Node = 'botao3'
        Info: 2: + IC(2.975 ns) + CELL(1.183 ns) = 5.290 ns; Loc. = LC_X1_Y10_N8; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B3|shift_reg[7]'
        Info: Total cell delay = 2.315 ns ( 43.76 % )
        Info: Total interconnect delay = 2.975 ns ( 56.24 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk66" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y10_N8; Fanout = 3; REG Node = 'FILTRO_BOTAO:FILTRO_B3|shift_reg[7]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk66" to destination pin "sens[7]" through register "CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]" is 14.661 ns
    Info: + Longest clock path from clock "clk66" to source register is 8.151 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 74; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk'
        Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X1_Y9_N5; Fanout = 6; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]'
        Info: Total cell delay = 3.375 ns ( 41.41 % )
        Info: Total interconnect delay = 4.776 ns ( 58.59 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 6.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N5; Fanout = 6; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|PULSO_24:PUL_24|sensor_data[7]'
        Info: 2: + IC(3.812 ns) + CELL(2.322 ns) = 6.134 ns; Loc. = PIN_T7; Fanout = 0; PIN Node = 'sens[7]'
        Info: Total cell delay = 2.322 ns ( 37.85 % )
        Info: Total interconnect delay = 3.812 ns ( 62.15 % )
Info: th for register "CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[1]" (data pin = "ADC_SSTRB", clock pin = "clk66") is 2.286 ns
    Info: + Longest clock path from clock "clk66" to destination register is 8.151 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 385; CLK Node = 'clk66'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 74; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|DIVISOR_DE_FREQUENCIA:GERADOR_260KHz|clk'
        Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X9_Y10_N5; Fanout = 1; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[1]'
        Info: Total cell delay = 3.375 ns ( 41.41 % )
        Info: Total interconnect delay = 4.776 ns ( 58.59 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 6.086 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_A12; Fanout = 2; PIN Node = 'ADC_SSTRB'
        Info: 2: + IC(4.363 ns) + CELL(0.591 ns) = 6.086 ns; Loc. = LC_X9_Y10_N5; Fanout = 1; REG Node = 'CONVERSOR_COMPLETO:CONVERSAO|ADC_INTERFACE:ADC|SR_CAPTURE[1]'
        Info: Total cell delay = 1.723 ns ( 28.31 % )
        Info: Total interconnect delay = 4.363 ns ( 71.69 % )
Info: Generated suppressed messages file C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/TOP_ENTITY.tan.smsg
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Tue Nov 17 23:03:51 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in C:/Users/Raul/Desktop/ALARME 3.0 (WITH BUGS)/TOP_ENTITY.tan.smsg.


