{
    "description": "量子门合并规则优化测试电路",
    "n_qubits": 4,
    "gates": [
        {"gate": "H", "qubits": [0]},
        {"gate": "H", "qubits": [0]},
        {"gate": "H", "qubits": [0]},
        {"gate": "H", "qubits": [0]},
        {"gate": "T", "qubits": [0]},
        {"gate": "T", "qubits": [0]},
        {"gate": "T", "qubits": [0]},
        {"gate": "T", "qubits": [0]},
        {"gate": "S", "qubits": [0]},
        {"gate": "Sdg", "qubits": [0]},
        {"gate": "H", "qubits": [1]},
        {"gate": "H", "qubits": [1]},
        {"gate": "T", "qubits": [1]},
        {"gate": "Tdg", "qubits": [1]},
        {"gate": "X", "qubits": [1]},
        {"gate": "X", "qubits": [1]},
        {"gate": "CX", "qubits": [0, 1]},
        {"gate": "CX", "qubits": [0, 1]},
        {"gate": "H", "qubits": [2]},
        {"gate": "H", "qubits": [2]},
        {"gate": "S", "qubits": [2]},
        {"gate": "S", "qubits": [2]},
        {"gate": "S", "qubits": [2]},
        {"gate": "S", "qubits": [2]},
        {"gate": "T", "qubits": [2]},
        {"gate": "T", "qubits": [2]},
        {"gate": "T", "qubits": [2]},
        {"gate": "T", "qubits": [2]},
        {"gate": "CX", "qubits": [1, 2]},
        {"gate": "CX", "qubits": [1, 2]},
        {"gate": "H", "qubits": [3]},
        {"gate": "H", "qubits": [3]},
        {"gate": "Y", "qubits": [3]},
        {"gate": "Y", "qubits": [3]},
        {"gate": "Z", "qubits": [3]},
        {"gate": "Z", "qubits": [3]},
        {"gate": "T", "qubits": [3]},
        {"gate": "Tdg", "qubits": [3]},
        {"gate": "S", "qubits": [3]},
        {"gate": "Sdg", "qubits": [3]}
    ]
}
