#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Nov 13 21:51:17 2022
# Process ID: 7376
# Current directory: D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/cordiccart2pol/xsim_script.tcl}
# Log file: D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/xsim.log
# Journal file: D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog\xsim.jou
# Running On: LAPTOP-P5G6NA7F, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16931 MB
#-----------------------------------------------------------
source xsim.dir/cordiccart2pol/xsim_script.tcl
# xsim {cordiccart2pol} -view {{cordiccart2pol_dataflow_ana.wcfg}} -tclbatch {cordiccart2pol.tcl} -protoinst {cordiccart2pol.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file cordiccart2pol.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol//AESL_inst_cordiccart2pol_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/Block_entry4452_proc_U0/Block_entry4452_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/Block_entry44_proc9_U0/Block_entry44_proc9_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/cordic_cr_unsigned_short_1_U0/cordic_cr_unsigned_short_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/cordic_cr_unsigned_short_2_U0/cordic_cr_unsigned_short_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/cordic_cr_unsigned_short_3_U0/cordic_cr_unsigned_short_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/cordic_cr_unsigned_short_4_U0/cordic_cr_unsigned_short_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/cordic_cr_unsigned_short_5_U0/cordic_cr_unsigned_short_5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/cordic_cr_unsigned_short_6_U0/cordic_cr_unsigned_short_6_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ini_trans_U0/ini_trans_U0_activity
Time resolution is 1 ps
open_wave_config cordiccart2pol_dataflow_ana.wcfg
source cordiccart2pol.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/theta_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/r_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/theta -into $return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/r -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set x__y_group [add_wave_group x__y(axi_slave) -into $cinputgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_BRESP -into $x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_BREADY -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_BVALID -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_RRESP -into $x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_RDATA -into $x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_RREADY -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_RVALID -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_ARREADY -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_ARVALID -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_ARADDR -into $x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_WSTRB -into $x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_WDATA -into $x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_WREADY -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_WVALID -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_AWREADY -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_AWVALID -into $x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/s_axi_control_AWADDR -into $x__y_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_start -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_done -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_ready -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_idle -into $blocksiggroup
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_continue -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cordiccart2pol_top/AESL_inst_cordiccart2pol/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cordiccart2pol_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordiccart2pol_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordiccart2pol_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_x -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_y -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_cordiccart2pol_top/LENGTH_theta -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_cordiccart2pol_top/theta_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/r_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/theta -into $tb_return_group -radix hex
## add_wave /apatb_cordiccart2pol_top/r -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_x__y_group [add_wave_group x__y(axi_slave) -into $tbcinputgroup]
## add_wave /apatb_cordiccart2pol_top/control_BRESP -into $tb_x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/control_BREADY -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_BVALID -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_RRESP -into $tb_x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/control_RDATA -into $tb_x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/control_RREADY -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_RVALID -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_ARREADY -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_ARVALID -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_ARADDR -into $tb_x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/control_WSTRB -into $tb_x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/control_WDATA -into $tb_x__y_group -radix hex
## add_wave /apatb_cordiccart2pol_top/control_WREADY -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_WVALID -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_AWREADY -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_AWVALID -into $tb_x__y_group -color #ffff00 -radix hex
## add_wave /apatb_cordiccart2pol_top/control_AWADDR -into $tb_x__y_group -radix hex
## save_wave_config cordiccart2pol.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "115000"
// RTL Simulation : 1 / 4 [97.67%] @ "425000"
// RTL Simulation : 2 / 4 [97.67%] @ "734000"
// RTL Simulation : 3 / 4 [97.67%] @ "1044000"
// RTL Simulation : 4 / 4 [100.00%] @ "1354000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1385730 ps : File "D:/Documents/HLS/LabC/cordic_orig-20221113T132330Z-001/cordic_orig/CORDIC_original/solution1/sim/verilog/cordiccart2pol.autotb.v" Line 458
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 21:51:22 2022...
