// Seed: 3040135861
module module_0 (
    input wor id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wand id_5,
    input supply1 id_6,
    output wand id_7
);
endmodule
module module_1 #(
    parameter id_0  = 32'd6,
    parameter id_10 = 32'd1,
    parameter id_4  = 32'd13,
    parameter id_6  = 32'd72
) (
    output wire _id_0,
    input supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 _id_4,
    input tri0 id_5,
    input tri _id_6,
    input wand id_7,
    input tri0 id_8,
    output uwire id_9,
    output tri0 _id_10,
    input wor id_11
);
  tri0 id_13 = 1;
  wire [id_4 : ""] id_14;
  logic [id_10  &&  id_0 : id_6] id_15;
  wire id_16 = id_11;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_9,
      id_8,
      id_9,
      id_3,
      id_2,
      id_9
  );
  assign modCall_1.id_5 = 0;
  logic [-1 : 1] id_17;
endmodule
