Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:17:10
gem5 executing on mnemosyne.ecn.purdue.edu, pid 21953
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec dedup -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4ab0eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4ab4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4ac0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4ac9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4ad2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a5bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a65f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a6ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a77f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a7ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a89f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a91f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a1af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a23f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a2cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a36f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a3ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a48f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a51f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49dbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49e3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49edf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49f5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49fff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a08f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4a11f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e499af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49a2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49acf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49b5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49c0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49c8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e49d2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e495af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4963f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e496cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4974f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e497ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4986f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4990f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4998f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4922f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e492bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4935f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e493ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4947f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4951f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4959f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48e4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48ecf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48f6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48fef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4907f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4910f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e489af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48a3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48acf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48b6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48bef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48c7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48cff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e48d8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e4861f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f43e486af28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4873c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e487c6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4886128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4886b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e488e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4898080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4898ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4820550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4820f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4828a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e48324a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4832ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e483a978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4844400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4844e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e484d8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4855358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4855da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47df828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47e82b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47e8cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47f1780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47fb208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47fbc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e48036d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e480d160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e480dba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4815630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e479e0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e479eb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47a8588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47a8fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47b0a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47ba4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47baf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47c39b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47c9438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47c9e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47d4908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e475d390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e475ddd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4766860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47702e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4770d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47777b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4781240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4781c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e478a710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4792198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4792be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e471c668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47240f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4724b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e472c5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4737048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4737a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e473f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e473ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e47499e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4753470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e4753eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e46db940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e46e43c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f43e46e4e10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46ec780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46ec9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46ecbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46ece10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f8080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f82b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f84e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f8710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f8940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f8b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f8da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e46f8fd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e4702240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e4702470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e47026a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e47028d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e4702b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e4702d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e4702f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e470e1d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e470e400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e470e630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e470e860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e470ea90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e470ecc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e470eef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e469a160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e469a390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e469a5c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e469a7f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e469aa20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f43e469ac50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f43e467f630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f43e467fc50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_dedup
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/dedup/cpt.650011112985500
Real time: 195.11s
Total real time: 195.11s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/dedup/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025254972500.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255585488.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 650025255585488 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025255585488  simulated seconds
Real time: 1.03s
Total real time: 196.14s
Dumping and resetting stats...
Switched CPUS @ tick 650025255585488
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 650025255586540.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 650025258767525 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  650.025258767525  simulated seconds
Real time: 5.67s
Total real time: 208.35s
Dumping and resetting stats...
Done with simulation! Completely exiting...
