[11:26:22.863] <TB3>     INFO: *** Welcome to pxar ***
[11:26:22.863] <TB3>     INFO: *** Today: 2016/07/11
[11:26:22.870] <TB3>     INFO: *** Version: b2a7-dirty
[11:26:22.870] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:26:22.870] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:26:22.871] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//defaultMaskFile.dat
[11:26:22.871] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters_C15.dat
[11:26:22.951] <TB3>     INFO:         clk: 4
[11:26:22.951] <TB3>     INFO:         ctr: 4
[11:26:22.951] <TB3>     INFO:         sda: 19
[11:26:22.951] <TB3>     INFO:         tin: 9
[11:26:22.951] <TB3>     INFO:         level: 15
[11:26:22.951] <TB3>     INFO:         triggerdelay: 0
[11:26:22.951] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:26:22.951] <TB3>     INFO: Log level: DEBUG
[11:26:22.962] <TB3>     INFO: Found DTB DTB_WRE7QJ
[11:26:22.978] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[11:26:22.981] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[11:26:22.983] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[11:26:24.548] <TB3>     INFO: DUT info: 
[11:26:24.548] <TB3>     INFO: The DUT currently contains the following objects:
[11:26:24.548] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:26:24.548] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[11:26:24.549] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[11:26:24.549] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:26:24.549] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:26:24.549] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:26:24.550] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:26:24.551] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:26:24.552] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:26:24.553] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:26:24.556] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[11:26:24.556] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x17eaf20
[11:26:24.556] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1761770
[11:26:24.556] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd9d5d94010
[11:26:24.556] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd9dbfff510
[11:26:24.556] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7fd9d5d94010
[11:26:24.557] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 377mA
[11:26:24.558] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 471.9mA
[11:26:24.558] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[11:26:24.558] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:26:24.959] <TB3>     INFO: enter 'restricted' command line mode
[11:26:24.959] <TB3>     INFO: enter test to run
[11:26:24.959] <TB3>     INFO:   test: FPIXTest no parameter change
[11:26:24.959] <TB3>     INFO:   running: fpixtest
[11:26:24.959] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:26:24.962] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:26:24.962] <TB3>     INFO: ######################################################################
[11:26:24.962] <TB3>     INFO: PixTestFPIXTest::doTest()
[11:26:24.962] <TB3>     INFO: ######################################################################
[11:26:24.965] <TB3>     INFO: ######################################################################
[11:26:24.965] <TB3>     INFO: PixTestPretest::doTest()
[11:26:24.965] <TB3>     INFO: ######################################################################
[11:26:24.968] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:24.968] <TB3>     INFO:    PixTestPretest::programROC() 
[11:26:24.968] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:42.985] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:26:42.985] <TB3>     INFO: IA differences per ROC:  18.5 17.7 18.5 20.1 20.9 20.1 18.5 19.3 18.5 18.5 19.3 16.1 17.7 20.1 17.7 19.3
[11:26:43.057] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:43.057] <TB3>     INFO:    PixTestPretest::checkIdig() 
[11:26:43.057] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:44.311] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[11:26:44.813] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[11:26:45.314] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[11:26:45.816] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[11:26:46.318] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[11:26:46.820] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[11:26:47.321] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[11:26:47.824] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[11:26:48.325] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[11:26:48.827] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[11:26:49.329] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[11:26:49.831] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[11:26:50.332] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[11:26:50.834] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[11:26:51.343] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[11:26:51.845] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[11:26:52.098] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 2.4 1.6 1.6 1.6 2.4 1.6 1.6 1.6 1.6 1.6 2.4 1.6 
[11:26:52.098] <TB3>     INFO: Test took 9044 ms.
[11:26:52.098] <TB3>     INFO: PixTestPretest::checkIdig() done.
[11:26:52.134] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:52.134] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:26:52.134] <TB3>     INFO:    ----------------------------------------------------------------------
[11:26:52.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[11:26:52.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.8687 mA
[11:26:52.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[11:26:52.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  88 Ia 24.6688 mA
[11:26:52.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  85 Ia 23.8687 mA
[11:26:52.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[11:26:52.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6688 mA
[11:26:52.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8687 mA
[11:26:53.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.8687 mA
[11:26:53.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 26.2687 mA
[11:26:53.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  65 Ia 23.0687 mA
[11:26:53.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  71 Ia 24.6688 mA
[11:26:53.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  68 Ia 23.0687 mA
[11:26:53.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  74 Ia 24.6688 mA
[11:26:53.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  71 Ia 24.6688 mA
[11:26:53.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  68 Ia 23.0687 mA
[11:26:53.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  74 Ia 24.6688 mA
[11:26:53.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  71 Ia 23.8687 mA
[11:26:54.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.6688 mA
[11:26:54.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  75 Ia 23.8687 mA
[11:26:54.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[11:26:54.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[11:26:54.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  81 Ia 24.6688 mA
[11:26:54.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  78 Ia 23.0687 mA
[11:26:54.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 25.4688 mA
[11:26:54.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  76 Ia 23.0687 mA
[11:26:54.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  82 Ia 24.6688 mA
[11:26:54.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  79 Ia 23.8687 mA
[11:26:55.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8687 mA
[11:26:55.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0687 mA
[11:26:55.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6688 mA
[11:26:55.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 24.6688 mA
[11:26:55.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 23.0687 mA
[11:26:55.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  84 Ia 24.6688 mA
[11:26:55.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  81 Ia 24.6688 mA
[11:26:55.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 23.0687 mA
[11:26:55.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  84 Ia 24.6688 mA
[11:26:55.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  81 Ia 24.6688 mA
[11:26:56.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  78 Ia 23.0687 mA
[11:26:56.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  84 Ia 25.4688 mA
[11:26:56.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  76 Ia 23.0687 mA
[11:26:56.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[11:26:56.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[11:26:56.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 23.8687 mA
[11:26:56.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.8687 mA
[11:26:56.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 20.6688 mA
[11:26:56.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  98 Ia 25.4688 mA
[11:26:56.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  90 Ia 23.8687 mA
[11:26:57.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.2688 mA
[11:26:57.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 23.8687 mA
[11:26:57.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[11:26:57.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[11:26:57.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2688 mA
[11:26:57.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  88 Ia 24.6688 mA
[11:26:57.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  85 Ia 24.6688 mA
[11:26:57.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 23.8687 mA
[11:26:57.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[11:26:57.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 25.4688 mA
[11:26:58.096] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.0687 mA
[11:26:58.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.6688 mA
[11:26:58.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 23.8687 mA
[11:26:58.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  78
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  71
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  75
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  79
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  76
[11:26:58.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[11:26:58.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[11:26:58.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  90
[11:26:58.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  88
[11:26:58.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  75
[11:26:58.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[11:26:58.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  79
[11:27:00.156] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[11:27:00.156] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.1  20.9  20.1  19.3  19.3  20.1  18.5  20.1  19.3  19.3  19.3  19.3  20.1  19.3
[11:27:00.190] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:00.190] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[11:27:00.190] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:00.326] <TB3>     INFO: Expecting 231680 events.
[11:27:08.585] <TB3>     INFO: 231680 events read in total (7542ms).
[11:27:08.733] <TB3>     INFO: Test took 8540ms.
[11:27:08.935] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 84 and Delta(CalDel) = 59
[11:27:08.939] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 62
[11:27:08.943] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 65
[11:27:08.946] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 63
[11:27:08.950] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 61
[11:27:08.953] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 81 and Delta(CalDel) = 65
[11:27:08.959] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 60
[11:27:08.963] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 61
[11:27:08.967] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 63 and Delta(CalDel) = 60
[11:27:08.970] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 119 and Delta(CalDel) = 55
[11:27:08.974] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 109 and Delta(CalDel) = 59
[11:27:08.979] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 62
[11:27:08.983] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 98 and Delta(CalDel) = 57
[11:27:08.986] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 60
[11:27:08.995] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 91 and Delta(CalDel) = 58
[11:27:08.999] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 81 and Delta(CalDel) = 59
[11:27:09.042] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:27:09.074] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:09.074] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:27:09.074] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:09.212] <TB3>     INFO: Expecting 231680 events.
[11:27:17.489] <TB3>     INFO: 231680 events read in total (7562ms).
[11:27:17.494] <TB3>     INFO: Test took 8415ms.
[11:27:17.518] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 28.5
[11:27:17.829] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31
[11:27:17.833] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 32
[11:27:17.836] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32.5
[11:27:17.840] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[11:27:17.843] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 32.5
[11:27:17.847] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[11:27:17.850] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[11:27:17.859] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30
[11:27:17.862] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29
[11:27:17.866] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 28.5
[11:27:17.869] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[11:27:17.873] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[11:27:17.876] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31
[11:27:17.880] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29.5
[11:27:17.883] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 28.5
[11:27:17.919] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:27:17.919] <TB3>     INFO: CalDel:      133   147   144   145   141   163   126   129   140   109   114   134   126   143   120   136
[11:27:17.919] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:27:17.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C0.dat
[11:27:17.923] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C1.dat
[11:27:17.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C2.dat
[11:27:17.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C3.dat
[11:27:17.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C4.dat
[11:27:17.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C5.dat
[11:27:17.924] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C6.dat
[11:27:17.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C7.dat
[11:27:17.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C8.dat
[11:27:17.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C9.dat
[11:27:17.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C10.dat
[11:27:17.925] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C11.dat
[11:27:17.926] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C12.dat
[11:27:17.926] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C13.dat
[11:27:17.926] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C14.dat
[11:27:17.926] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters_C15.dat
[11:27:17.926] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:27:17.926] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:27:17.927] <TB3>     INFO: PixTestPretest::doTest() done, duration: 52 seconds
[11:27:17.927] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:27:18.014] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:27:18.014] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:27:18.014] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:27:18.014] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:27:18.018] <TB3>     INFO: ######################################################################
[11:27:18.018] <TB3>     INFO: PixTestTiming::doTest()
[11:27:18.018] <TB3>     INFO: ######################################################################
[11:27:18.018] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:18.018] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[11:27:18.018] <TB3>     INFO:    ----------------------------------------------------------------------
[11:27:18.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:27:20.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:27:23.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:27:25.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:27:27.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:27:29.946] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:27:32.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:27:34.494] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:27:36.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:27:39.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:27:41.317] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:27:43.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:27:45.867] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:27:48.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:27:50.413] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:27:52.686] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:27:54.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:28:07.483] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:28:08.003] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:28:10.524] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:28:12.046] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:28:13.565] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:28:15.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:28:16.605] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:28:18.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:28:20.397] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:28:21.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:28:23.438] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:28:24.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:28:26.479] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:28:27.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:28:29.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:28:31.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:28:36.246] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:28:37.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:28:39.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:28:40.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:28:42.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:28:43.857] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:28:45.377] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:28:46.898] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:28:51.616] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:28:53.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:28:56.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:28:58.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:29:00.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:29:02.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:29:05.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:29:07.532] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:29:09.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:29:11.517] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:29:13.790] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:29:16.064] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:29:18.337] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:29:20.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:29:22.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:29:25.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:29:27.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:29:29.704] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:29:31.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:29:34.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:29:36.526] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:29:38.801] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:29:41.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:29:43.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:29:45.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:29:48.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:29:50.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:29:52.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:29:54.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:29:57.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:29:59.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:30:01.728] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:30:03.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:30:05.710] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:30:07.984] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:30:10.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:30:12.538] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:30:14.812] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:30:17.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:30:19.359] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:30:21.257] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:30:22.776] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:30:24.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:30:25.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:30:27.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:30:28.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:30:30.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:30:31.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:30:33.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:30:34.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:30:36.464] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:30:37.989] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:30:39.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:30:41.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:30:42.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:30:44.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:30:45.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:30:47.121] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:30:48.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:30:50.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:30:51.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:30:53.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:30:54.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:30:56.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:30:57.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:31:00.235] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:31:02.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:31:04.787] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:31:07.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:31:09.334] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:31:11.608] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:31:13.882] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:31:16.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:31:18.617] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:31:20.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:31:23.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:31:25.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:31:27.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:31:29.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:31:32.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:31:34.717] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:31:36.993] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:31:39.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:31:41.541] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:31:43.814] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:31:46.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:31:48.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:31:51.032] <TB3>     INFO: TBM Phase Settings: 240
[11:31:51.032] <TB3>     INFO: 400MHz Phase: 4
[11:31:51.032] <TB3>     INFO: 160MHz Phase: 7
[11:31:51.032] <TB3>     INFO: Functional Phase Area: 5
[11:31:51.036] <TB3>     INFO: Test took 273018 ms.
[11:31:51.037] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:31:51.037] <TB3>     INFO:    ----------------------------------------------------------------------
[11:31:51.037] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[11:31:51.037] <TB3>     INFO:    ----------------------------------------------------------------------
[11:31:51.037] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:31:52.179] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:31:54.265] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:31:55.784] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:31:57.306] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:31:58.825] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:32:00.345] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:32:01.865] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:32:03.384] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:32:05.092] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:32:07.554] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:32:09.638] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:32:12.287] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:32:16.064] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:32:18.338] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:32:20.234] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:32:22.130] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:32:23.650] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:32:25.170] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:32:27.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:32:29.716] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:32:31.991] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:32:34.264] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:32:36.539] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:32:38.059] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:32:39.578] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:32:41.098] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:32:43.373] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:32:45.650] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:32:47.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:32:50.198] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:32:52.471] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:32:53.990] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:32:55.509] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:32:57.029] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:32:59.303] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:33:01.577] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:33:03.851] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:33:06.130] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:33:08.404] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[11:33:09.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[11:33:11.446] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[11:33:12.966] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[11:33:15.240] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[11:33:17.513] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[11:33:19.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[11:33:22.060] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[11:33:24.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[11:33:25.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[11:33:27.372] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[11:33:28.893] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[11:33:31.167] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[11:33:33.440] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[11:33:35.713] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[11:33:37.988] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[11:33:40.262] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[11:33:41.785] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[11:33:43.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[11:33:44.824] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[11:33:47.097] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[11:33:49.371] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[11:33:51.649] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[11:33:53.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[11:33:56.196] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[11:33:58.099] <TB3>     INFO: ROC Delay Settings: 228
[11:33:58.100] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[11:33:58.100] <TB3>     INFO: ROC Port 0 Delay: 4
[11:33:58.100] <TB3>     INFO: ROC Port 1 Delay: 4
[11:33:58.100] <TB3>     INFO: Functional ROC Area: 5
[11:33:58.104] <TB3>     INFO: Test took 127067 ms.
[11:33:58.104] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[11:33:58.104] <TB3>     INFO:    ----------------------------------------------------------------------
[11:33:58.104] <TB3>     INFO:    PixTestTiming::TimingTest()
[11:33:58.104] <TB3>     INFO:    ----------------------------------------------------------------------
[11:33:59.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 80b1 4c08 4c08 4c08 4c09 4c08 4c08 4c08 4c08 e062 c000 
[11:33:59.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 a102 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c09 e022 c000 
[11:33:59.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4c09 4c09 4c09 4c09 4c09 4c09 4c09 4c09 e022 c000 a103 8000 4c09 4c09 4c09 4c08 4c09 4c09 4c09 4c09 e022 c000 
[11:33:59.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[11:34:13.480] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:13.480] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[11:34:27.719] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:27.719] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[11:34:42.340] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:42.340] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[11:34:56.684] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:34:56.684] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[11:35:10.957] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:10.957] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[11:35:25.169] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:25.169] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[11:35:39.306] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:39.306] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[11:35:53.419] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:35:53.419] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[11:36:07.519] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:07.519] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[11:36:21.677] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:22.056] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:22.068] <TB3>     INFO: Decoding statistics:
[11:36:22.069] <TB3>     INFO:   General information:
[11:36:22.069] <TB3>     INFO: 	 16bit words read:         240000000
[11:36:22.069] <TB3>     INFO: 	 valid events total:       20000000
[11:36:22.069] <TB3>     INFO: 	 empty events:             20000000
[11:36:22.069] <TB3>     INFO: 	 valid events with pixels: 0
[11:36:22.069] <TB3>     INFO: 	 valid pixel hits:         0
[11:36:22.069] <TB3>     INFO:   Event errors: 	           0
[11:36:22.069] <TB3>     INFO: 	 start marker:             0
[11:36:22.069] <TB3>     INFO: 	 stop marker:              0
[11:36:22.069] <TB3>     INFO: 	 overflow:                 0
[11:36:22.069] <TB3>     INFO: 	 invalid 5bit words:       0
[11:36:22.069] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[11:36:22.069] <TB3>     INFO:   TBM errors: 		           0
[11:36:22.069] <TB3>     INFO: 	 flawed TBM headers:       0
[11:36:22.069] <TB3>     INFO: 	 flawed TBM trailers:      0
[11:36:22.069] <TB3>     INFO: 	 event ID mismatches:      0
[11:36:22.069] <TB3>     INFO:   ROC errors: 		           0
[11:36:22.069] <TB3>     INFO: 	 missing ROC header(s):    0
[11:36:22.069] <TB3>     INFO: 	 misplaced readback start: 0
[11:36:22.069] <TB3>     INFO:   Pixel decoding errors:	   0
[11:36:22.069] <TB3>     INFO: 	 pixel data incomplete:    0
[11:36:22.069] <TB3>     INFO: 	 pixel address:            0
[11:36:22.069] <TB3>     INFO: 	 pulse height fill bit:    0
[11:36:22.069] <TB3>     INFO: 	 buffer corruption:        0
[11:36:22.069] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.069] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[11:36:22.069] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.069] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.069] <TB3>     INFO:    Read back bit status: 1
[11:36:22.069] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.069] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.069] <TB3>     INFO:    Timings are good!
[11:36:22.069] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.069] <TB3>     INFO: Test took 143965 ms.
[11:36:22.069] <TB3>     INFO: PixTestTiming::TimingTest() done.
[11:36:22.069] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:36:22.069] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:36:22.069] <TB3>     INFO: PixTestTiming::doTest took 544055 ms.
[11:36:22.069] <TB3>     INFO: PixTestTiming::doTest() done
[11:36:22.070] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[11:36:22.070] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[11:36:22.070] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[11:36:22.070] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[11:36:22.070] <TB3>     INFO: Write out ROCDelayScan3_V0
[11:36:22.070] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[11:36:22.070] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[11:36:22.423] <TB3>     INFO: ######################################################################
[11:36:22.423] <TB3>     INFO: PixTestAlive::doTest()
[11:36:22.423] <TB3>     INFO: ######################################################################
[11:36:22.426] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.426] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:22.426] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:22.427] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:22.772] <TB3>     INFO: Expecting 41600 events.
[11:36:26.850] <TB3>     INFO: 41600 events read in total (3364ms).
[11:36:26.851] <TB3>     INFO: Test took 4423ms.
[11:36:26.860] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:26.860] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:36:26.860] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[11:36:27.235] <TB3>     INFO: PixTestAlive::aliveTest() done
[11:36:27.235] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:27.235] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:27.238] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:27.238] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:27.238] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:27.239] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:27.585] <TB3>     INFO: Expecting 41600 events.
[11:36:30.568] <TB3>     INFO: 41600 events read in total (2268ms).
[11:36:30.568] <TB3>     INFO: Test took 3329ms.
[11:36:30.568] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:30.569] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[11:36:30.569] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[11:36:30.569] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[11:36:30.974] <TB3>     INFO: PixTestAlive::maskTest() done
[11:36:30.974] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:30.977] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:30.977] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[11:36:30.977] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:30.979] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[11:36:31.324] <TB3>     INFO: Expecting 41600 events.
[11:36:35.427] <TB3>     INFO: 41600 events read in total (3388ms).
[11:36:35.428] <TB3>     INFO: Test took 4449ms.
[11:36:35.436] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:36:35.436] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[11:36:35.436] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[11:36:35.812] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[11:36:35.813] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[11:36:35.813] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[11:36:35.813] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[11:36:35.821] <TB3>     INFO: ######################################################################
[11:36:35.821] <TB3>     INFO: PixTestTrim::doTest()
[11:36:35.821] <TB3>     INFO: ######################################################################
[11:36:35.823] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:35.823] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[11:36:35.823] <TB3>     INFO:    ----------------------------------------------------------------------
[11:36:35.904] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[11:36:35.904] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:36:35.930] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:36:35.931] <TB3>     INFO:     run 1 of 1
[11:36:35.931] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:36:36.274] <TB3>     INFO: Expecting 5025280 events.
[11:37:21.277] <TB3>     INFO: 1390136 events read in total (44288ms).
[11:38:05.409] <TB3>     INFO: 2766312 events read in total (88420ms).
[11:38:49.943] <TB3>     INFO: 4151344 events read in total (132955ms).
[11:39:17.281] <TB3>     INFO: 5025280 events read in total (160292ms).
[11:39:17.324] <TB3>     INFO: Test took 161393ms.
[11:39:17.384] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:39:17.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:39:18.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:39:20.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:39:21.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:39:22.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:39:24.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:39:25.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:39:27.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:39:28.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:39:29.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:39:31.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:39:32.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:39:33.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:39:35.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:39:36.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:39:37.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:39:39.315] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210116608
[11:39:39.320] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2334 minThrLimit = 88.1977 minThrNLimit = 118.136 -> result = 88.2334 -> 88
[11:39:39.321] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2443 minThrLimit = 87.0559 minThrNLimit = 108.305 -> result = 87.2443 -> 87
[11:39:39.321] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5697 minThrLimit = 90.5561 minThrNLimit = 110.729 -> result = 90.5697 -> 90
[11:39:39.321] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.196 minThrLimit = 102.178 minThrNLimit = 127.732 -> result = 102.196 -> 102
[11:39:39.322] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7508 minThrLimit = 89.7329 minThrNLimit = 122.316 -> result = 89.7508 -> 89
[11:39:39.322] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1006 minThrLimit = 87.0724 minThrNLimit = 104.736 -> result = 87.1006 -> 87
[11:39:39.323] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2037 minThrLimit = 91.1983 minThrNLimit = 118.697 -> result = 91.2037 -> 91
[11:39:39.323] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.756 minThrLimit = 87.7522 minThrNLimit = 117.019 -> result = 87.756 -> 87
[11:39:39.323] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.003 minThrLimit = 75.0016 minThrNLimit = 99.7994 -> result = 75.003 -> 75
[11:39:39.324] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.523 minThrLimit = 92.4549 minThrNLimit = 121.794 -> result = 92.523 -> 92
[11:39:39.324] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.564 minThrLimit = 100.562 minThrNLimit = 128.758 -> result = 100.564 -> 100
[11:39:39.324] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4175 minThrLimit = 89.3662 minThrNLimit = 113.525 -> result = 89.4175 -> 89
[11:39:39.325] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.0282 minThrLimit = 94.9586 minThrNLimit = 118.139 -> result = 95.0282 -> 95
[11:39:39.325] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.824 minThrLimit = 88.7863 minThrNLimit = 111.249 -> result = 88.824 -> 88
[11:39:39.326] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6072 minThrLimit = 92.604 minThrNLimit = 114.791 -> result = 92.6072 -> 92
[11:39:39.326] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.56 minThrLimit = 85.4836 minThrNLimit = 108.342 -> result = 85.56 -> 85
[11:39:39.326] <TB3>     INFO: ROC 0 VthrComp = 88
[11:39:39.328] <TB3>     INFO: ROC 1 VthrComp = 87
[11:39:39.329] <TB3>     INFO: ROC 2 VthrComp = 90
[11:39:39.329] <TB3>     INFO: ROC 3 VthrComp = 102
[11:39:39.329] <TB3>     INFO: ROC 4 VthrComp = 89
[11:39:39.329] <TB3>     INFO: ROC 5 VthrComp = 87
[11:39:39.329] <TB3>     INFO: ROC 6 VthrComp = 91
[11:39:39.329] <TB3>     INFO: ROC 7 VthrComp = 87
[11:39:39.330] <TB3>     INFO: ROC 8 VthrComp = 75
[11:39:39.330] <TB3>     INFO: ROC 9 VthrComp = 92
[11:39:39.330] <TB3>     INFO: ROC 10 VthrComp = 100
[11:39:39.330] <TB3>     INFO: ROC 11 VthrComp = 89
[11:39:39.331] <TB3>     INFO: ROC 12 VthrComp = 95
[11:39:39.331] <TB3>     INFO: ROC 13 VthrComp = 88
[11:39:39.331] <TB3>     INFO: ROC 14 VthrComp = 92
[11:39:39.331] <TB3>     INFO: ROC 15 VthrComp = 85
[11:39:39.331] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[11:39:39.331] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[11:39:39.351] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:39:39.352] <TB3>     INFO:     run 1 of 1
[11:39:39.352] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:39:39.703] <TB3>     INFO: Expecting 5025280 events.
[11:40:16.046] <TB3>     INFO: 884944 events read in total (35628ms).
[11:40:51.710] <TB3>     INFO: 1767360 events read in total (71292ms).
[11:41:27.433] <TB3>     INFO: 2649712 events read in total (107016ms).
[11:42:02.933] <TB3>     INFO: 3523632 events read in total (142515ms).
[11:42:38.459] <TB3>     INFO: 4393288 events read in total (178041ms).
[11:43:03.238] <TB3>     INFO: 5025280 events read in total (202820ms).
[11:43:03.306] <TB3>     INFO: Test took 203955ms.
[11:43:03.492] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:43:03.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:43:05.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:43:07.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:43:08.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:43:10.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:43:12.154] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:43:13.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:43:15.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:43:17.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:43:18.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:43:20.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:43:21.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:43:23.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:43:25.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:43:26.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:43:28.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:43:30.151] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287272960
[11:43:30.155] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 65.0575 for pixel 0/42 mean/min/max = 47.0783/28.9203/65.2364
[11:43:30.156] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.6565 for pixel 9/1 mean/min/max = 45.0993/31.4954/58.7033
[11:43:30.156] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.4693 for pixel 24/2 mean/min/max = 47.0806/32.6344/61.5269
[11:43:30.156] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.1808 for pixel 29/8 mean/min/max = 43.4497/31.5012/55.3981
[11:43:30.157] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.9939 for pixel 0/16 mean/min/max = 44.5463/33.9926/55.1
[11:43:30.157] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.9503 for pixel 51/4 mean/min/max = 44.4919/32.4323/56.5515
[11:43:30.157] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.3036 for pixel 24/79 mean/min/max = 44.3615/33.3684/55.3546
[11:43:30.158] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.5135 for pixel 0/7 mean/min/max = 44.1793/32.8248/55.5338
[11:43:30.158] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.4523 for pixel 7/3 mean/min/max = 45.331/35.2081/55.454
[11:43:30.159] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.5228 for pixel 11/16 mean/min/max = 45.0357/33.5362/56.5352
[11:43:30.159] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.2992 for pixel 0/49 mean/min/max = 43.84/32.3142/55.3658
[11:43:30.159] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 60.4163 for pixel 0/4 mean/min/max = 46.6132/32.7908/60.4356
[11:43:30.160] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.2886 for pixel 28/79 mean/min/max = 43.6638/32.0178/55.3098
[11:43:30.160] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.7851 for pixel 51/5 mean/min/max = 44.7708/34.5/55.0416
[11:43:30.160] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.5602 for pixel 14/72 mean/min/max = 44.7844/33.9836/55.5852
[11:43:30.161] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.4985 for pixel 51/77 mean/min/max = 43.8201/32.497/55.1432
[11:43:30.161] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[11:43:30.295] <TB3>     INFO: Expecting 411648 events.
[11:43:37.977] <TB3>     INFO: 411648 events read in total (6957ms).
[11:43:37.983] <TB3>     INFO: Expecting 411648 events.
[11:43:45.611] <TB3>     INFO: 411648 events read in total (6960ms).
[11:43:45.620] <TB3>     INFO: Expecting 411648 events.
[11:43:53.348] <TB3>     INFO: 411648 events read in total (7065ms).
[11:43:53.358] <TB3>     INFO: Expecting 411648 events.
[11:44:00.769] <TB3>     INFO: 411648 events read in total (6884ms).
[11:44:00.782] <TB3>     INFO: Expecting 411648 events.
[11:44:08.316] <TB3>     INFO: 411648 events read in total (6876ms).
[11:44:08.332] <TB3>     INFO: Expecting 411648 events.
[11:44:15.832] <TB3>     INFO: 411648 events read in total (6842ms).
[11:44:15.849] <TB3>     INFO: Expecting 411648 events.
[11:44:23.537] <TB3>     INFO: 411648 events read in total (7027ms).
[11:44:23.557] <TB3>     INFO: Expecting 411648 events.
[11:44:31.270] <TB3>     INFO: 411648 events read in total (7063ms).
[11:44:31.293] <TB3>     INFO: Expecting 411648 events.
[11:44:39.012] <TB3>     INFO: 411648 events read in total (7075ms).
[11:44:39.039] <TB3>     INFO: Expecting 411648 events.
[11:44:46.750] <TB3>     INFO: 411648 events read in total (7072ms).
[11:44:46.781] <TB3>     INFO: Expecting 411648 events.
[11:44:54.473] <TB3>     INFO: 411648 events read in total (7057ms).
[11:44:54.504] <TB3>     INFO: Expecting 411648 events.
[11:45:02.186] <TB3>     INFO: 411648 events read in total (7043ms).
[11:45:02.218] <TB3>     INFO: Expecting 411648 events.
[11:45:09.870] <TB3>     INFO: 411648 events read in total (7014ms).
[11:45:09.905] <TB3>     INFO: Expecting 411648 events.
[11:45:17.578] <TB3>     INFO: 411648 events read in total (7029ms).
[11:45:17.617] <TB3>     INFO: Expecting 411648 events.
[11:45:25.312] <TB3>     INFO: 411648 events read in total (7058ms).
[11:45:25.356] <TB3>     INFO: Expecting 411648 events.
[11:45:32.910] <TB3>     INFO: 411648 events read in total (6926ms).
[11:45:32.954] <TB3>     INFO: Test took 122793ms.
[11:45:33.443] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8106 < 35 for itrim+1 = 103; old thr = 34.5819 ... break
[11:45:33.475] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4158 < 35 for itrim+1 = 106; old thr = 34.8396 ... break
[11:45:33.504] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5336 < 35 for itrim+1 = 113; old thr = 34.8683 ... break
[11:45:33.542] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0307 < 35 for itrim = 102; old thr = 33.5398 ... break
[11:45:33.580] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1099 < 35 for itrim+1 = 94; old thr = 34.9024 ... break
[11:45:33.611] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 87; old thr = 34.3629 ... break
[11:45:33.657] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0164 < 35 for itrim = 106; old thr = 34.5754 ... break
[11:45:33.698] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5115 < 35 for itrim+1 = 90; old thr = 34.7616 ... break
[11:45:33.737] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7428 < 35 for itrim+1 = 98; old thr = 34.5525 ... break
[11:45:33.779] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2179 < 35 for itrim = 107; old thr = 33.8731 ... break
[11:45:33.821] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8162 < 35 for itrim+1 = 98; old thr = 34.6355 ... break
[11:45:33.855] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 116; old thr = 34.3904 ... break
[11:45:33.885] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0446 < 35 for itrim = 87; old thr = 34.1649 ... break
[11:45:33.916] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1509 < 35 for itrim = 83; old thr = 34.3457 ... break
[11:45:33.947] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1892 < 35 for itrim = 91; old thr = 34.7433 ... break
[11:45:33.974] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5956 < 35 for itrim = 84; old thr = 33.4393 ... break
[11:45:34.054] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[11:45:34.067] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:45:34.067] <TB3>     INFO:     run 1 of 1
[11:45:34.067] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:45:34.410] <TB3>     INFO: Expecting 5025280 events.
[11:46:10.291] <TB3>     INFO: 873392 events read in total (35166ms).
[11:46:45.670] <TB3>     INFO: 1744208 events read in total (70545ms).
[11:47:21.106] <TB3>     INFO: 2614736 events read in total (105981ms).
[11:47:56.299] <TB3>     INFO: 3475032 events read in total (141174ms).
[11:48:31.582] <TB3>     INFO: 4330736 events read in total (176458ms).
[11:48:59.324] <TB3>     INFO: 5025280 events read in total (204199ms).
[11:48:59.412] <TB3>     INFO: Test took 205345ms.
[11:48:59.597] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:49:00.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:49:01.605] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:49:03.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:49:04.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:49:06.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:49:07.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:49:09.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:49:10.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:49:12.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:49:13.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:49:15.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:49:16.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:49:18.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:49:20.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:49:21.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:49:23.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:49:24.754] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258150400
[11:49:24.755] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.923107 .. 70.133081
[11:49:24.830] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 80 (-1/-1) hits flags = 528 (plus default)
[11:49:24.841] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:49:24.841] <TB3>     INFO:     run 1 of 1
[11:49:24.841] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:49:25.185] <TB3>     INFO: Expecting 2662400 events.
[11:50:03.992] <TB3>     INFO: 1020576 events read in total (38092ms).
[11:50:42.129] <TB3>     INFO: 2037976 events read in total (76229ms).
[11:51:04.996] <TB3>     INFO: 2662400 events read in total (99096ms).
[11:51:05.030] <TB3>     INFO: Test took 100190ms.
[11:51:05.108] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:51:05.257] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:51:06.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:51:07.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:51:08.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:51:09.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:51:11.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:51:12.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:51:13.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:51:14.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:51:15.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:51:16.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:51:18.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:51:19.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:51:20.420] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:51:21.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:51:22.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:51:23.927] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238206976
[11:51:24.012] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.148339 .. 58.758677
[11:51:24.087] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 68 (-1/-1) hits flags = 528 (plus default)
[11:51:24.098] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:51:24.098] <TB3>     INFO:     run 1 of 1
[11:51:24.098] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:51:24.446] <TB3>     INFO: Expecting 2030080 events.
[11:52:03.226] <TB3>     INFO: 1031368 events read in total (38065ms).
[11:52:40.195] <TB3>     INFO: 2030080 events read in total (75035ms).
[11:52:40.226] <TB3>     INFO: Test took 76129ms.
[11:52:40.293] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:52:40.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:52:41.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:52:42.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:52:43.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:52:44.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:52:45.850] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:52:46.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:52:48.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:52:49.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:52:50.156] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:52:51.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:52:52.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:52:53.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:52:54.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:52:55.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:52:56.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:52:57.753] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302759936
[11:52:57.834] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.835701 .. 50.722888
[11:52:57.911] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 60 (-1/-1) hits flags = 528 (plus default)
[11:52:57.922] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:52:57.922] <TB3>     INFO:     run 1 of 1
[11:52:57.922] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:52:58.269] <TB3>     INFO: Expecting 1630720 events.
[11:53:37.989] <TB3>     INFO: 1056456 events read in total (39005ms).
[11:53:59.780] <TB3>     INFO: 1630720 events read in total (60797ms).
[11:53:59.801] <TB3>     INFO: Test took 61880ms.
[11:53:59.844] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:53:59.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:54:01.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:54:02.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:54:03.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:54:04.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:54:05.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:54:06.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:54:07.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:54:08.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:54:09.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:54:10.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:54:11.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:54:12.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:54:13.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:54:14.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:54:15.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:54:17.015] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289685504
[11:54:17.097] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.821910 .. 49.422359
[11:54:17.173] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 59 (-1/-1) hits flags = 528 (plus default)
[11:54:17.183] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:54:17.183] <TB3>     INFO:     run 1 of 1
[11:54:17.183] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:54:17.533] <TB3>     INFO: Expecting 1497600 events.
[11:54:56.780] <TB3>     INFO: 1038496 events read in total (38532ms).
[11:55:14.334] <TB3>     INFO: 1497600 events read in total (56087ms).
[11:55:14.363] <TB3>     INFO: Test took 57180ms.
[11:55:14.405] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:55:14.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:55:15.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:55:16.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:55:17.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:55:18.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:55:19.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:55:20.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:55:21.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:55:22.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:55:23.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:55:24.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:55:25.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:55:26.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:55:27.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:55:28.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:55:29.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:55:30.854] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280104960
[11:55:30.937] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[11:55:30.937] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[11:55:30.948] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[11:55:30.948] <TB3>     INFO:     run 1 of 1
[11:55:30.948] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:55:31.291] <TB3>     INFO: Expecting 1364480 events.
[11:56:11.508] <TB3>     INFO: 1075736 events read in total (39500ms).
[11:56:21.849] <TB3>     INFO: 1364480 events read in total (49841ms).
[11:56:21.862] <TB3>     INFO: Test took 50914ms.
[11:56:21.896] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:56:21.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:56:22.944] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:56:23.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:56:24.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:56:25.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:56:26.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:56:27.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:56:28.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:56:29.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:56:30.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:56:31.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:56:32.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:56:33.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:56:34.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:56:35.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:56:36.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[11:56:37.577] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272633856
[11:56:37.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[11:56:37.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[11:56:37.620] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[11:56:37.621] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[11:56:37.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[11:56:37.622] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[11:56:37.622] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C0.dat
[11:56:37.629] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C1.dat
[11:56:37.636] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C2.dat
[11:56:37.643] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C3.dat
[11:56:37.650] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C4.dat
[11:56:37.657] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C5.dat
[11:56:37.663] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C6.dat
[11:56:37.670] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C7.dat
[11:56:37.677] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C8.dat
[11:56:37.684] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C9.dat
[11:56:37.690] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C10.dat
[11:56:37.697] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C11.dat
[11:56:37.704] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C12.dat
[11:56:37.711] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C13.dat
[11:56:37.717] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C14.dat
[11:56:37.724] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//trimParameters35_C15.dat
[11:56:37.731] <TB3>     INFO: PixTestTrim::trimTest() done
[11:56:37.731] <TB3>     INFO: vtrim:     103 106 113 102  94  87 106  90  98 107  98 116  87  83  91  84 
[11:56:37.731] <TB3>     INFO: vthrcomp:   88  87  90 102  89  87  91  87  75  92 100  89  95  88  92  85 
[11:56:37.731] <TB3>     INFO: vcal mean:  35.06  35.05  35.00  34.99  35.00  34.97  34.90  34.99  34.97  35.02  34.98  35.00  34.98  35.03  35.02  35.04 
[11:56:37.731] <TB3>     INFO: vcal RMS:    1.10   0.93   0.88   0.82   0.70   0.80   0.80   0.75   0.74   0.76   0.81   0.84   0.80   0.74   0.81   0.79 
[11:56:37.731] <TB3>     INFO: bits mean:   8.69   9.44   9.29  10.31   9.10   9.46   9.55   9.51   9.03   9.63   9.95   9.04   9.88   9.03   9.44   9.03 
[11:56:37.731] <TB3>     INFO: bits RMS:    2.82   2.78   2.58   2.53   2.65   2.81   2.60   2.74   2.50   2.53   2.59   2.77   2.70   2.57   2.48   3.02 
[11:56:37.743] <TB3>     INFO:    ----------------------------------------------------------------------
[11:56:37.743] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[11:56:37.743] <TB3>     INFO:    ----------------------------------------------------------------------
[11:56:37.746] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[11:56:37.746] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[11:56:37.759] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[11:56:37.759] <TB3>     INFO:     run 1 of 1
[11:56:37.759] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[11:56:38.103] <TB3>     INFO: Expecting 4160000 events.
[11:57:23.476] <TB3>     INFO: 1106600 events read in total (44658ms).
[11:58:08.709] <TB3>     INFO: 2204875 events read in total (89891ms).
[11:58:53.596] <TB3>     INFO: 3293610 events read in total (134779ms).
[11:59:29.571] <TB3>     INFO: 4160000 events read in total (170753ms).
[11:59:29.649] <TB3>     INFO: Test took 171890ms.
[11:59:29.788] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[11:59:30.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[11:59:32.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[11:59:33.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[11:59:35.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[11:59:37.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[11:59:39.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[11:59:41.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[11:59:43.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[11:59:45.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[11:59:46.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[11:59:48.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[11:59:50.684] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[11:59:52.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[11:59:54.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[11:59:56.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[11:59:58.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:00:00.015] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263270400
[12:00:00.016] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:00:00.090] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:00:00.090] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 208 (-1/-1) hits flags = 528 (plus default)
[12:00:00.102] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:00:00.102] <TB3>     INFO:     run 1 of 1
[12:00:00.102] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:00:00.453] <TB3>     INFO: Expecting 4347200 events.
[12:00:44.576] <TB3>     INFO: 1050320 events read in total (43408ms).
[12:01:28.141] <TB3>     INFO: 2095050 events read in total (86973ms).
[12:02:11.742] <TB3>     INFO: 3130175 events read in total (130574ms).
[12:02:55.482] <TB3>     INFO: 4163800 events read in total (174314ms).
[12:03:03.687] <TB3>     INFO: 4347200 events read in total (182519ms).
[12:03:03.752] <TB3>     INFO: Test took 183651ms.
[12:03:03.930] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:04.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:03:06.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:03:08.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:03:10.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:03:12.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:03:14.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:03:16.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:03:18.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:03:20.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:03:22.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:03:24.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:03:26.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:03:28.290] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:03:30.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:03:32.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:03:34.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:03:36.967] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258752512
[12:03:36.969] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:03:37.088] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:03:37.088] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[12:03:37.099] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:03:37.099] <TB3>     INFO:     run 1 of 1
[12:03:37.099] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:37.509] <TB3>     INFO: Expecting 4201600 events.
[12:04:22.069] <TB3>     INFO: 1064490 events read in total (43845ms).
[12:05:06.551] <TB3>     INFO: 2121975 events read in total (88328ms).
[12:05:50.860] <TB3>     INFO: 3169475 events read in total (132636ms).
[12:06:35.293] <TB3>     INFO: 4201600 events read in total (177069ms).
[12:06:35.398] <TB3>     INFO: Test took 178299ms.
[12:06:35.576] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:06:35.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:06:39.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:06:42.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:06:43.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:06:45.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:06:47.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:06:50.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:06:52.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:06:54.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:56.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:06:58.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:07:00.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:07:02.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:07:04.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:07:06.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:07:08.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:07:10.351] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343236608
[12:07:10.352] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:07:10.429] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:07:10.429] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 224 (-1/-1) hits flags = 528 (plus default)
[12:07:10.440] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:07:10.440] <TB3>     INFO:     run 1 of 1
[12:07:10.440] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:07:10.799] <TB3>     INFO: Expecting 4680000 events.
[12:07:54.787] <TB3>     INFO: 1022565 events read in total (43263ms).
[12:08:37.976] <TB3>     INFO: 2039605 events read in total (86452ms).
[12:09:23.776] <TB3>     INFO: 3050315 events read in total (132257ms).
[12:10:06.838] <TB3>     INFO: 4057475 events read in total (175314ms).
[12:10:33.555] <TB3>     INFO: 4680000 events read in total (202031ms).
[12:10:33.634] <TB3>     INFO: Test took 203194ms.
[12:10:33.823] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:10:34.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:10:36.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:10:38.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:10:40.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:10:42.204] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:10:44.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:10:46.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:10:48.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:10:50.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:10:52.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:10:54.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:10:56.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:10:58.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:11:00.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:11:02.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:11:04.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:11:06.221] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260853760
[12:11:06.222] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:11:06.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:11:06.296] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 215 (-1/-1) hits flags = 528 (plus default)
[12:11:06.308] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:11:06.308] <TB3>     INFO:     run 1 of 1
[12:11:06.308] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:11:06.661] <TB3>     INFO: Expecting 4492800 events.
[12:11:51.181] <TB3>     INFO: 1037240 events read in total (43805ms).
[12:12:33.642] <TB3>     INFO: 2068465 events read in total (86266ms).
[12:13:17.115] <TB3>     INFO: 3091415 events read in total (129739ms).
[12:14:00.547] <TB3>     INFO: 4112350 events read in total (173171ms).
[12:14:17.188] <TB3>     INFO: 4492800 events read in total (189812ms).
[12:14:17.258] <TB3>     INFO: Test took 190951ms.
[12:14:17.435] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:17.829] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:14:19.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:14:21.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:14:23.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:14:25.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:14:27.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:14:29.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:14:31.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:14:33.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:14:35.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:14:37.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:14:39.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:14:41.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:14:43.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:14:45.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:14:47.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:14:48.982] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267235328
[12:14:48.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.56522, thr difference RMS: 1.70207
[12:14:48.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.58257, thr difference RMS: 1.46707
[12:14:48.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.41946, thr difference RMS: 1.73674
[12:14:48.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.56479, thr difference RMS: 1.71622
[12:14:48.983] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.39895, thr difference RMS: 1.14798
[12:14:48.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.94331, thr difference RMS: 1.54211
[12:14:48.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.4279, thr difference RMS: 1.23701
[12:14:48.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.60297, thr difference RMS: 1.3052
[12:14:48.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.99641, thr difference RMS: 1.59244
[12:14:48.984] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.78857, thr difference RMS: 1.28558
[12:14:48.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.0382, thr difference RMS: 1.69721
[12:14:48.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.59491, thr difference RMS: 1.68976
[12:14:48.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.41987, thr difference RMS: 1.56716
[12:14:48.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.47547, thr difference RMS: 1.23791
[12:14:48.985] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.62474, thr difference RMS: 1.51306
[12:14:48.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.76375, thr difference RMS: 1.22995
[12:14:48.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.53131, thr difference RMS: 1.69346
[12:14:48.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.35882, thr difference RMS: 1.46249
[12:14:48.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.34081, thr difference RMS: 1.72951
[12:14:48.986] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.58845, thr difference RMS: 1.7422
[12:14:48.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.39269, thr difference RMS: 1.13415
[12:14:48.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.93765, thr difference RMS: 1.5386
[12:14:48.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.32856, thr difference RMS: 1.22556
[12:14:48.987] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.64613, thr difference RMS: 1.30595
[12:14:48.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.96642, thr difference RMS: 1.55471
[12:14:48.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.81275, thr difference RMS: 1.30564
[12:14:48.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.14275, thr difference RMS: 1.68896
[12:14:48.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.49444, thr difference RMS: 1.64942
[12:14:48.988] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.43709, thr difference RMS: 1.53914
[12:14:48.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.47276, thr difference RMS: 1.24156
[12:14:48.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.74237, thr difference RMS: 1.50837
[12:14:48.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.75757, thr difference RMS: 1.21498
[12:14:48.989] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.59746, thr difference RMS: 1.70684
[12:14:48.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.32785, thr difference RMS: 1.46345
[12:14:48.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.39182, thr difference RMS: 1.73216
[12:14:48.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.63756, thr difference RMS: 1.73894
[12:14:48.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.47747, thr difference RMS: 1.13258
[12:14:48.990] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.94498, thr difference RMS: 1.53586
[12:14:48.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.32946, thr difference RMS: 1.23316
[12:14:48.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.74669, thr difference RMS: 1.30738
[12:14:48.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.96859, thr difference RMS: 1.54803
[12:14:48.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.90296, thr difference RMS: 1.29703
[12:14:48.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.32759, thr difference RMS: 1.68223
[12:14:48.991] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.53198, thr difference RMS: 1.64845
[12:14:48.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.51251, thr difference RMS: 1.54506
[12:14:48.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.61868, thr difference RMS: 1.22793
[12:14:48.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.82801, thr difference RMS: 1.51203
[12:14:48.992] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.8475, thr difference RMS: 1.21744
[12:14:48.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.68009, thr difference RMS: 1.71962
[12:14:48.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.17624, thr difference RMS: 1.43133
[12:14:48.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.47419, thr difference RMS: 1.73563
[12:14:48.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.70479, thr difference RMS: 1.72956
[12:14:48.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.63743, thr difference RMS: 1.14051
[12:14:48.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.94941, thr difference RMS: 1.52827
[12:14:48.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.43201, thr difference RMS: 1.24587
[12:14:48.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.91222, thr difference RMS: 1.29819
[12:14:48.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.04046, thr difference RMS: 1.5698
[12:14:48.994] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.08446, thr difference RMS: 1.2878
[12:14:48.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.45023, thr difference RMS: 1.68721
[12:14:48.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.52164, thr difference RMS: 1.62924
[12:14:48.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.56819, thr difference RMS: 1.53654
[12:14:48.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.67688, thr difference RMS: 1.22837
[12:14:48.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.00756, thr difference RMS: 1.52197
[12:14:48.995] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.90802, thr difference RMS: 1.22088
[12:14:49.110] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[12:14:49.114] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2293 seconds
[12:14:49.115] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:14:49.820] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:14:49.821] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:14:49.824] <TB3>     INFO: ######################################################################
[12:14:49.824] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[12:14:49.824] <TB3>     INFO: ######################################################################
[12:14:49.825] <TB3>     INFO:    ----------------------------------------------------------------------
[12:14:49.825] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:14:49.825] <TB3>     INFO:    ----------------------------------------------------------------------
[12:14:49.825] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:14:49.838] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:14:49.838] <TB3>     INFO:     run 1 of 1
[12:14:49.838] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:14:50.188] <TB3>     INFO: Expecting 59072000 events.
[12:15:19.641] <TB3>     INFO: 1073000 events read in total (28738ms).
[12:15:48.171] <TB3>     INFO: 2141400 events read in total (57268ms).
[12:16:16.714] <TB3>     INFO: 3210600 events read in total (85811ms).
[12:16:45.085] <TB3>     INFO: 4282600 events read in total (114182ms).
[12:17:13.709] <TB3>     INFO: 5350800 events read in total (142806ms).
[12:17:42.220] <TB3>     INFO: 6419600 events read in total (171317ms).
[12:18:10.672] <TB3>     INFO: 7491400 events read in total (199769ms).
[12:18:39.210] <TB3>     INFO: 8559800 events read in total (228307ms).
[12:19:07.827] <TB3>     INFO: 9628600 events read in total (256924ms).
[12:19:36.483] <TB3>     INFO: 10700400 events read in total (285580ms).
[12:20:05.004] <TB3>     INFO: 11768600 events read in total (314101ms).
[12:20:33.283] <TB3>     INFO: 12836800 events read in total (342380ms).
[12:21:01.985] <TB3>     INFO: 13909600 events read in total (371082ms).
[12:21:30.652] <TB3>     INFO: 14978200 events read in total (399750ms).
[12:21:58.961] <TB3>     INFO: 16047000 events read in total (428058ms).
[12:22:27.525] <TB3>     INFO: 17118800 events read in total (456622ms).
[12:22:56.270] <TB3>     INFO: 18187000 events read in total (485367ms).
[12:23:24.534] <TB3>     INFO: 19255400 events read in total (513631ms).
[12:23:53.105] <TB3>     INFO: 20327600 events read in total (542202ms).
[12:24:21.497] <TB3>     INFO: 21396000 events read in total (570594ms).
[12:24:49.653] <TB3>     INFO: 22464200 events read in total (598750ms).
[12:25:18.165] <TB3>     INFO: 23536000 events read in total (627262ms).
[12:25:46.627] <TB3>     INFO: 24604800 events read in total (655724ms).
[12:26:15.174] <TB3>     INFO: 25673600 events read in total (684271ms).
[12:26:43.707] <TB3>     INFO: 26746200 events read in total (712804ms).
[12:27:12.264] <TB3>     INFO: 27814200 events read in total (741361ms).
[12:27:40.769] <TB3>     INFO: 28882400 events read in total (769866ms).
[12:28:09.467] <TB3>     INFO: 29954400 events read in total (798564ms).
[12:28:38.035] <TB3>     INFO: 31023000 events read in total (827132ms).
[12:29:06.560] <TB3>     INFO: 32091400 events read in total (855657ms).
[12:29:35.185] <TB3>     INFO: 33162600 events read in total (884282ms).
[12:30:03.894] <TB3>     INFO: 34231600 events read in total (912991ms).
[12:30:32.501] <TB3>     INFO: 35299800 events read in total (941599ms).
[12:31:01.208] <TB3>     INFO: 36370000 events read in total (970306ms).
[12:31:29.783] <TB3>     INFO: 37440400 events read in total (998880ms).
[12:31:58.195] <TB3>     INFO: 38508400 events read in total (1027292ms).
[12:32:26.841] <TB3>     INFO: 39577600 events read in total (1055938ms).
[12:32:55.403] <TB3>     INFO: 40648600 events read in total (1084500ms).
[12:33:24.053] <TB3>     INFO: 41716800 events read in total (1113150ms).
[12:33:52.640] <TB3>     INFO: 42785600 events read in total (1141737ms).
[12:34:21.165] <TB3>     INFO: 43857000 events read in total (1170262ms).
[12:34:49.646] <TB3>     INFO: 44924600 events read in total (1198743ms).
[12:35:18.170] <TB3>     INFO: 45992200 events read in total (1227267ms).
[12:35:46.703] <TB3>     INFO: 47062400 events read in total (1255800ms).
[12:36:14.931] <TB3>     INFO: 48132400 events read in total (1284028ms).
[12:36:43.265] <TB3>     INFO: 49200200 events read in total (1312362ms).
[12:37:11.740] <TB3>     INFO: 50267600 events read in total (1340837ms).
[12:37:40.080] <TB3>     INFO: 51337200 events read in total (1369177ms).
[12:38:08.664] <TB3>     INFO: 52406800 events read in total (1397761ms).
[12:38:37.098] <TB3>     INFO: 53474600 events read in total (1426195ms).
[12:39:04.942] <TB3>     INFO: 54542200 events read in total (1454039ms).
[12:39:33.425] <TB3>     INFO: 55613400 events read in total (1482522ms).
[12:40:01.885] <TB3>     INFO: 56681400 events read in total (1510982ms).
[12:40:30.255] <TB3>     INFO: 57749600 events read in total (1539352ms).
[12:40:58.611] <TB3>     INFO: 58819800 events read in total (1567708ms).
[12:41:05.564] <TB3>     INFO: 59072000 events read in total (1574661ms).
[12:41:05.590] <TB3>     INFO: Test took 1575752ms.
[12:41:05.650] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:05.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:41:05.816] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:07.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:41:07.048] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:08.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:41:08.286] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:09.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:41:09.511] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:10.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:41:10.754] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:11.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:41:11.984] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:13.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:41:13.224] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:14.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:41:14.454] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:15.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:41:15.649] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:16.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:41:16.900] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:18.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:41:18.123] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:19.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:41:19.343] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:20.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:41:20.582] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:21.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:41:21.828] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:23.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:41:23.037] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:24.285] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:41:24.285] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[12:41:25.535] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 494907392
[12:41:25.572] <TB3>     INFO: PixTestScurves::scurves() done 
[12:41:25.572] <TB3>     INFO: Vcal mean:  35.21  35.17  35.07  35.00  35.04  35.05  35.07  35.08  35.05  35.08  35.05  35.02  35.03  35.09  35.07  35.11 
[12:41:25.572] <TB3>     INFO: Vcal RMS:    1.12   0.80   0.76   0.72   0.55   0.66   0.67   0.62   0.63   0.64   0.68   0.72   0.67   0.59   0.67   0.66 
[12:41:25.572] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[12:41:25.645] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[12:41:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[12:41:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[12:41:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[12:41:25.645] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[12:41:25.645] <TB3>     INFO: ######################################################################
[12:41:25.645] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[12:41:25.645] <TB3>     INFO: ######################################################################
[12:41:25.649] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:41:25.991] <TB3>     INFO: Expecting 41600 events.
[12:41:30.069] <TB3>     INFO: 41600 events read in total (3348ms).
[12:41:30.069] <TB3>     INFO: Test took 4420ms.
[12:41:30.077] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:30.078] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:41:30.078] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:41:30.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[12:41:30.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[12:41:30.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[12:41:30.086] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[12:41:30.426] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:41:30.783] <TB3>     INFO: Expecting 41600 events.
[12:41:34.929] <TB3>     INFO: 41600 events read in total (3431ms).
[12:41:34.929] <TB3>     INFO: Test took 4503ms.
[12:41:34.937] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:34.937] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:41:34.937] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.326
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.161
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.115
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.751
[12:41:34.942] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.368
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.444
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.242
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.809
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.095
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.771
[12:41:34.943] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.001
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.315
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 161
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.997
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.248
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.899
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 164
[12:41:34.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.061
[12:41:34.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[12:41:34.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[12:41:34.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[12:41:34.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[12:41:35.028] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[12:41:35.380] <TB3>     INFO: Expecting 41600 events.
[12:41:39.529] <TB3>     INFO: 41600 events read in total (3434ms).
[12:41:39.530] <TB3>     INFO: Test took 4502ms.
[12:41:39.538] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:39.538] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[12:41:39.538] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[12:41:39.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 11
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7825
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 64
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.105
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 81
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9744
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 63
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9596
[12:41:39.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,30] phvalue 72
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.9628
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 83
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0984
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 76
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6809
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 63
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8555
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1896
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 65
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8598
[12:41:39.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8604
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.421
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 55
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0084
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 70
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4099
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.1308
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 60
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7824
[12:41:39.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 82
[12:41:39.547] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[12:41:39.953] <TB3>     INFO: Expecting 2560 events.
[12:41:40.913] <TB3>     INFO: 2560 events read in total (245ms).
[12:41:40.914] <TB3>     INFO: Test took 1367ms.
[12:41:40.914] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:40.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 1 1
[12:41:41.425] <TB3>     INFO: Expecting 2560 events.
[12:41:42.382] <TB3>     INFO: 2560 events read in total (243ms).
[12:41:42.382] <TB3>     INFO: Test took 1467ms.
[12:41:42.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:42.383] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 2 2
[12:41:42.891] <TB3>     INFO: Expecting 2560 events.
[12:41:43.849] <TB3>     INFO: 2560 events read in total (243ms).
[12:41:43.849] <TB3>     INFO: Test took 1466ms.
[12:41:43.851] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:43.851] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 30, 3 3
[12:41:44.358] <TB3>     INFO: Expecting 2560 events.
[12:41:45.317] <TB3>     INFO: 2560 events read in total (244ms).
[12:41:45.317] <TB3>     INFO: Test took 1466ms.
[12:41:45.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:45.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[12:41:45.825] <TB3>     INFO: Expecting 2560 events.
[12:41:46.784] <TB3>     INFO: 2560 events read in total (244ms).
[12:41:46.784] <TB3>     INFO: Test took 1465ms.
[12:41:46.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:46.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 5 5
[12:41:47.292] <TB3>     INFO: Expecting 2560 events.
[12:41:48.251] <TB3>     INFO: 2560 events read in total (244ms).
[12:41:48.251] <TB3>     INFO: Test took 1466ms.
[12:41:48.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:48.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 6 6
[12:41:48.759] <TB3>     INFO: Expecting 2560 events.
[12:41:49.716] <TB3>     INFO: 2560 events read in total (243ms).
[12:41:49.716] <TB3>     INFO: Test took 1465ms.
[12:41:49.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:49.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[12:41:50.224] <TB3>     INFO: Expecting 2560 events.
[12:41:51.182] <TB3>     INFO: 2560 events read in total (243ms).
[12:41:51.182] <TB3>     INFO: Test took 1466ms.
[12:41:51.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:51.183] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 8 8
[12:41:51.690] <TB3>     INFO: Expecting 2560 events.
[12:41:52.651] <TB3>     INFO: 2560 events read in total (246ms).
[12:41:52.651] <TB3>     INFO: Test took 1468ms.
[12:41:52.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:52.652] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[12:41:53.159] <TB3>     INFO: Expecting 2560 events.
[12:41:54.117] <TB3>     INFO: 2560 events read in total (243ms).
[12:41:54.118] <TB3>     INFO: Test took 1466ms.
[12:41:54.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:54.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[12:41:54.626] <TB3>     INFO: Expecting 2560 events.
[12:41:55.585] <TB3>     INFO: 2560 events read in total (245ms).
[12:41:55.585] <TB3>     INFO: Test took 1467ms.
[12:41:55.585] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:55.586] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[12:41:56.093] <TB3>     INFO: Expecting 2560 events.
[12:41:57.051] <TB3>     INFO: 2560 events read in total (243ms).
[12:41:57.051] <TB3>     INFO: Test took 1465ms.
[12:41:57.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:57.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 12 12
[12:41:57.559] <TB3>     INFO: Expecting 2560 events.
[12:41:58.518] <TB3>     INFO: 2560 events read in total (244ms).
[12:41:58.518] <TB3>     INFO: Test took 1466ms.
[12:41:58.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:58.518] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[12:41:59.026] <TB3>     INFO: Expecting 2560 events.
[12:41:59.985] <TB3>     INFO: 2560 events read in total (244ms).
[12:41:59.985] <TB3>     INFO: Test took 1467ms.
[12:41:59.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:41:59.985] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 14 14
[12:42:00.493] <TB3>     INFO: Expecting 2560 events.
[12:42:01.452] <TB3>     INFO: 2560 events read in total (244ms).
[12:42:01.453] <TB3>     INFO: Test took 1468ms.
[12:42:01.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:42:01.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 15 15
[12:42:01.960] <TB3>     INFO: Expecting 2560 events.
[12:42:02.919] <TB3>     INFO: 2560 events read in total (244ms).
[12:42:02.919] <TB3>     INFO: Test took 1463ms.
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC5
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[12:42:02.919] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[12:42:02.923] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:42:03.428] <TB3>     INFO: Expecting 655360 events.
[12:42:15.290] <TB3>     INFO: 655360 events read in total (11147ms).
[12:42:15.300] <TB3>     INFO: Expecting 655360 events.
[12:42:26.892] <TB3>     INFO: 655360 events read in total (11065ms).
[12:42:26.909] <TB3>     INFO: Expecting 655360 events.
[12:42:38.449] <TB3>     INFO: 655360 events read in total (10990ms).
[12:42:38.470] <TB3>     INFO: Expecting 655360 events.
[12:42:50.136] <TB3>     INFO: 655360 events read in total (11115ms).
[12:42:50.162] <TB3>     INFO: Expecting 655360 events.
[12:43:01.745] <TB3>     INFO: 655360 events read in total (11034ms).
[12:43:01.774] <TB3>     INFO: Expecting 655360 events.
[12:43:13.490] <TB3>     INFO: 655360 events read in total (11178ms).
[12:43:13.521] <TB3>     INFO: Expecting 655360 events.
[12:43:25.179] <TB3>     INFO: 655360 events read in total (11117ms).
[12:43:25.217] <TB3>     INFO: Expecting 655360 events.
[12:43:36.863] <TB3>     INFO: 655360 events read in total (11116ms).
[12:43:36.903] <TB3>     INFO: Expecting 655360 events.
[12:43:48.621] <TB3>     INFO: 655360 events read in total (11185ms).
[12:43:48.666] <TB3>     INFO: Expecting 655360 events.
[12:44:00.349] <TB3>     INFO: 655360 events read in total (11153ms).
[12:44:00.398] <TB3>     INFO: Expecting 655360 events.
[12:44:12.169] <TB3>     INFO: 655360 events read in total (11245ms).
[12:44:12.225] <TB3>     INFO: Expecting 655360 events.
[12:44:23.881] <TB3>     INFO: 655360 events read in total (11130ms).
[12:44:23.938] <TB3>     INFO: Expecting 655360 events.
[12:44:35.622] <TB3>     INFO: 655360 events read in total (11157ms).
[12:44:35.683] <TB3>     INFO: Expecting 655360 events.
[12:44:47.380] <TB3>     INFO: 655360 events read in total (11172ms).
[12:44:47.447] <TB3>     INFO: Expecting 655360 events.
[12:44:59.099] <TB3>     INFO: 655360 events read in total (11125ms).
[12:44:59.171] <TB3>     INFO: Expecting 655360 events.
[12:45:11.039] <TB3>     INFO: 655360 events read in total (11342ms).
[12:45:11.114] <TB3>     INFO: Test took 188191ms.
[12:45:11.208] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:45:11.516] <TB3>     INFO: Expecting 655360 events.
[12:45:23.265] <TB3>     INFO: 655360 events read in total (11034ms).
[12:45:23.276] <TB3>     INFO: Expecting 655360 events.
[12:45:34.904] <TB3>     INFO: 655360 events read in total (11070ms).
[12:45:34.922] <TB3>     INFO: Expecting 655360 events.
[12:45:46.561] <TB3>     INFO: 655360 events read in total (11085ms).
[12:45:46.581] <TB3>     INFO: Expecting 655360 events.
[12:45:58.171] <TB3>     INFO: 655360 events read in total (11034ms).
[12:45:58.200] <TB3>     INFO: Expecting 655360 events.
[12:46:09.983] <TB3>     INFO: 655360 events read in total (11237ms).
[12:46:10.012] <TB3>     INFO: Expecting 655360 events.
[12:46:21.650] <TB3>     INFO: 655360 events read in total (11099ms).
[12:46:21.684] <TB3>     INFO: Expecting 655360 events.
[12:46:33.083] <TB3>     INFO: 655360 events read in total (10859ms).
[12:46:33.121] <TB3>     INFO: Expecting 655360 events.
[12:46:44.800] <TB3>     INFO: 655360 events read in total (11149ms).
[12:46:44.842] <TB3>     INFO: Expecting 655360 events.
[12:46:56.346] <TB3>     INFO: 655360 events read in total (10973ms).
[12:46:56.391] <TB3>     INFO: Expecting 655360 events.
[12:47:08.042] <TB3>     INFO: 655360 events read in total (11121ms).
[12:47:08.092] <TB3>     INFO: Expecting 655360 events.
[12:47:19.786] <TB3>     INFO: 655360 events read in total (11168ms).
[12:47:19.839] <TB3>     INFO: Expecting 655360 events.
[12:47:31.664] <TB3>     INFO: 655360 events read in total (11298ms).
[12:47:31.722] <TB3>     INFO: Expecting 655360 events.
[12:47:43.365] <TB3>     INFO: 655360 events read in total (11116ms).
[12:47:43.427] <TB3>     INFO: Expecting 655360 events.
[12:47:55.164] <TB3>     INFO: 655360 events read in total (11210ms).
[12:47:55.230] <TB3>     INFO: Expecting 655360 events.
[12:48:06.930] <TB3>     INFO: 655360 events read in total (11173ms).
[12:48:07.000] <TB3>     INFO: Expecting 655360 events.
[12:48:18.708] <TB3>     INFO: 655360 events read in total (11181ms).
[12:48:18.783] <TB3>     INFO: Test took 187575ms.
[12:48:18.962] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[12:48:18.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[12:48:18.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[12:48:18.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[12:48:18.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[12:48:18.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[12:48:18.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[12:48:18.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[12:48:18.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[12:48:18.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[12:48:18.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[12:48:18.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[12:48:18.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[12:48:18.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[12:48:18.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[12:48:18.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[12:48:18.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[12:48:18.969] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:18.977] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:18.985] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:18.992] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:18.000] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[12:48:19.007] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.015] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.022] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.029] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.037] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.044] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.052] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.059] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.067] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.074] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.081] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.089] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[12:48:19.096] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[12:48:19.129] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C0.dat
[12:48:19.129] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C1.dat
[12:48:19.130] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C2.dat
[12:48:19.130] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C3.dat
[12:48:19.130] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C4.dat
[12:48:19.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C5.dat
[12:48:19.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C6.dat
[12:48:19.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C7.dat
[12:48:19.131] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C8.dat
[12:48:19.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C9.dat
[12:48:19.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C10.dat
[12:48:19.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C11.dat
[12:48:19.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C12.dat
[12:48:19.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C13.dat
[12:48:19.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C14.dat
[12:48:19.132] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//dacParameters35_C15.dat
[12:48:19.479] <TB3>     INFO: Expecting 41600 events.
[12:48:23.339] <TB3>     INFO: 41600 events read in total (3145ms).
[12:48:23.339] <TB3>     INFO: Test took 4204ms.
[12:48:23.987] <TB3>     INFO: Expecting 41600 events.
[12:48:27.823] <TB3>     INFO: 41600 events read in total (3121ms).
[12:48:27.823] <TB3>     INFO: Test took 4182ms.
[12:48:28.470] <TB3>     INFO: Expecting 41600 events.
[12:48:32.300] <TB3>     INFO: 41600 events read in total (3115ms).
[12:48:32.301] <TB3>     INFO: Test took 4177ms.
[12:48:32.604] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:32.738] <TB3>     INFO: Expecting 2560 events.
[12:48:33.695] <TB3>     INFO: 2560 events read in total (242ms).
[12:48:33.696] <TB3>     INFO: Test took 1092ms.
[12:48:33.697] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:34.205] <TB3>     INFO: Expecting 2560 events.
[12:48:35.162] <TB3>     INFO: 2560 events read in total (243ms).
[12:48:35.163] <TB3>     INFO: Test took 1466ms.
[12:48:35.165] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:35.671] <TB3>     INFO: Expecting 2560 events.
[12:48:36.629] <TB3>     INFO: 2560 events read in total (243ms).
[12:48:36.630] <TB3>     INFO: Test took 1465ms.
[12:48:36.631] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:37.138] <TB3>     INFO: Expecting 2560 events.
[12:48:38.095] <TB3>     INFO: 2560 events read in total (242ms).
[12:48:38.095] <TB3>     INFO: Test took 1464ms.
[12:48:38.097] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:38.604] <TB3>     INFO: Expecting 2560 events.
[12:48:39.562] <TB3>     INFO: 2560 events read in total (243ms).
[12:48:39.562] <TB3>     INFO: Test took 1465ms.
[12:48:39.565] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:40.070] <TB3>     INFO: Expecting 2560 events.
[12:48:41.027] <TB3>     INFO: 2560 events read in total (242ms).
[12:48:41.028] <TB3>     INFO: Test took 1463ms.
[12:48:41.030] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:41.539] <TB3>     INFO: Expecting 2560 events.
[12:48:42.496] <TB3>     INFO: 2560 events read in total (242ms).
[12:48:42.496] <TB3>     INFO: Test took 1466ms.
[12:48:42.498] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:43.005] <TB3>     INFO: Expecting 2560 events.
[12:48:43.963] <TB3>     INFO: 2560 events read in total (243ms).
[12:48:43.963] <TB3>     INFO: Test took 1465ms.
[12:48:43.965] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:44.474] <TB3>     INFO: Expecting 2560 events.
[12:48:45.430] <TB3>     INFO: 2560 events read in total (241ms).
[12:48:45.431] <TB3>     INFO: Test took 1466ms.
[12:48:45.433] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:45.939] <TB3>     INFO: Expecting 2560 events.
[12:48:46.895] <TB3>     INFO: 2560 events read in total (241ms).
[12:48:46.896] <TB3>     INFO: Test took 1463ms.
[12:48:46.898] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:47.405] <TB3>     INFO: Expecting 2560 events.
[12:48:48.364] <TB3>     INFO: 2560 events read in total (245ms).
[12:48:48.364] <TB3>     INFO: Test took 1466ms.
[12:48:48.366] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:48.872] <TB3>     INFO: Expecting 2560 events.
[12:48:49.831] <TB3>     INFO: 2560 events read in total (244ms).
[12:48:49.831] <TB3>     INFO: Test took 1465ms.
[12:48:49.833] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:50.340] <TB3>     INFO: Expecting 2560 events.
[12:48:51.299] <TB3>     INFO: 2560 events read in total (245ms).
[12:48:51.300] <TB3>     INFO: Test took 1467ms.
[12:48:51.301] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:51.809] <TB3>     INFO: Expecting 2560 events.
[12:48:52.769] <TB3>     INFO: 2560 events read in total (246ms).
[12:48:52.769] <TB3>     INFO: Test took 1468ms.
[12:48:52.771] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:53.278] <TB3>     INFO: Expecting 2560 events.
[12:48:54.235] <TB3>     INFO: 2560 events read in total (242ms).
[12:48:54.236] <TB3>     INFO: Test took 1465ms.
[12:48:54.238] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:54.744] <TB3>     INFO: Expecting 2560 events.
[12:48:55.703] <TB3>     INFO: 2560 events read in total (244ms).
[12:48:55.704] <TB3>     INFO: Test took 1466ms.
[12:48:55.706] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:56.212] <TB3>     INFO: Expecting 2560 events.
[12:48:57.169] <TB3>     INFO: 2560 events read in total (242ms).
[12:48:57.170] <TB3>     INFO: Test took 1464ms.
[12:48:57.171] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:57.678] <TB3>     INFO: Expecting 2560 events.
[12:48:58.635] <TB3>     INFO: 2560 events read in total (242ms).
[12:48:58.636] <TB3>     INFO: Test took 1465ms.
[12:48:58.638] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:48:59.148] <TB3>     INFO: Expecting 2560 events.
[12:49:00.105] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:00.105] <TB3>     INFO: Test took 1467ms.
[12:49:00.107] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:00.615] <TB3>     INFO: Expecting 2560 events.
[12:49:01.574] <TB3>     INFO: 2560 events read in total (245ms).
[12:49:01.574] <TB3>     INFO: Test took 1467ms.
[12:49:01.576] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:02.084] <TB3>     INFO: Expecting 2560 events.
[12:49:03.041] <TB3>     INFO: 2560 events read in total (243ms).
[12:49:03.042] <TB3>     INFO: Test took 1466ms.
[12:49:03.044] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:03.551] <TB3>     INFO: Expecting 2560 events.
[12:49:04.508] <TB3>     INFO: 2560 events read in total (243ms).
[12:49:04.508] <TB3>     INFO: Test took 1464ms.
[12:49:04.510] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:05.017] <TB3>     INFO: Expecting 2560 events.
[12:49:05.975] <TB3>     INFO: 2560 events read in total (243ms).
[12:49:05.976] <TB3>     INFO: Test took 1466ms.
[12:49:05.978] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:06.485] <TB3>     INFO: Expecting 2560 events.
[12:49:07.442] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:07.443] <TB3>     INFO: Test took 1465ms.
[12:49:07.446] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:07.952] <TB3>     INFO: Expecting 2560 events.
[12:49:08.909] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:08.910] <TB3>     INFO: Test took 1464ms.
[12:49:08.911] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:09.418] <TB3>     INFO: Expecting 2560 events.
[12:49:10.375] <TB3>     INFO: 2560 events read in total (241ms).
[12:49:10.376] <TB3>     INFO: Test took 1465ms.
[12:49:10.380] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:10.884] <TB3>     INFO: Expecting 2560 events.
[12:49:11.841] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:11.842] <TB3>     INFO: Test took 1462ms.
[12:49:11.843] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:12.350] <TB3>     INFO: Expecting 2560 events.
[12:49:13.307] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:13.307] <TB3>     INFO: Test took 1464ms.
[12:49:13.311] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:13.816] <TB3>     INFO: Expecting 2560 events.
[12:49:14.774] <TB3>     INFO: 2560 events read in total (243ms).
[12:49:14.774] <TB3>     INFO: Test took 1463ms.
[12:49:14.777] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:15.284] <TB3>     INFO: Expecting 2560 events.
[12:49:16.241] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:16.241] <TB3>     INFO: Test took 1464ms.
[12:49:16.244] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:16.753] <TB3>     INFO: Expecting 2560 events.
[12:49:17.709] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:17.710] <TB3>     INFO: Test took 1466ms.
[12:49:17.712] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:49:18.218] <TB3>     INFO: Expecting 2560 events.
[12:49:19.175] <TB3>     INFO: 2560 events read in total (242ms).
[12:49:19.175] <TB3>     INFO: Test took 1464ms.
[12:49:20.217] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[12:49:20.217] <TB3>     INFO: PH scale (per ROC):    79  69  65  77  83  78  81  82  83  88  82  78  86  78  78  80
[12:49:20.217] <TB3>     INFO: PH offset (per ROC):  181 174 191 176 162 172 179 174 177 175 175 191 173 173 187 168
[12:49:20.389] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[12:49:20.393] <TB3>     INFO: ######################################################################
[12:49:20.393] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[12:49:20.393] <TB3>     INFO: ######################################################################
[12:49:20.393] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[12:49:20.410] <TB3>     INFO: scanning low vcal = 10
[12:49:20.762] <TB3>     INFO: Expecting 41600 events.
[12:49:24.476] <TB3>     INFO: 41600 events read in total (2999ms).
[12:49:24.476] <TB3>     INFO: Test took 4066ms.
[12:49:24.480] <TB3>     INFO: scanning low vcal = 20
[12:49:24.984] <TB3>     INFO: Expecting 41600 events.
[12:49:28.687] <TB3>     INFO: 41600 events read in total (2987ms).
[12:49:28.687] <TB3>     INFO: Test took 4207ms.
[12:49:28.689] <TB3>     INFO: scanning low vcal = 30
[12:49:29.195] <TB3>     INFO: Expecting 41600 events.
[12:49:32.911] <TB3>     INFO: 41600 events read in total (2997ms).
[12:49:32.912] <TB3>     INFO: Test took 4223ms.
[12:49:32.916] <TB3>     INFO: scanning low vcal = 40
[12:49:33.417] <TB3>     INFO: Expecting 41600 events.
[12:49:37.640] <TB3>     INFO: 41600 events read in total (3508ms).
[12:49:37.641] <TB3>     INFO: Test took 4725ms.
[12:49:37.646] <TB3>     INFO: scanning low vcal = 50
[12:49:38.061] <TB3>     INFO: Expecting 41600 events.
[12:49:42.277] <TB3>     INFO: 41600 events read in total (3501ms).
[12:49:42.277] <TB3>     INFO: Test took 4631ms.
[12:49:42.281] <TB3>     INFO: scanning low vcal = 60
[12:49:42.700] <TB3>     INFO: Expecting 41600 events.
[12:49:46.936] <TB3>     INFO: 41600 events read in total (3521ms).
[12:49:46.939] <TB3>     INFO: Test took 4658ms.
[12:49:46.943] <TB3>     INFO: scanning low vcal = 70
[12:49:47.358] <TB3>     INFO: Expecting 41600 events.
[12:49:51.601] <TB3>     INFO: 41600 events read in total (3527ms).
[12:49:51.602] <TB3>     INFO: Test took 4659ms.
[12:49:51.605] <TB3>     INFO: scanning low vcal = 80
[12:49:52.021] <TB3>     INFO: Expecting 41600 events.
[12:49:56.249] <TB3>     INFO: 41600 events read in total (3513ms).
[12:49:56.250] <TB3>     INFO: Test took 4645ms.
[12:49:56.253] <TB3>     INFO: scanning low vcal = 90
[12:49:56.673] <TB3>     INFO: Expecting 41600 events.
[12:50:00.904] <TB3>     INFO: 41600 events read in total (3516ms).
[12:50:00.905] <TB3>     INFO: Test took 4652ms.
[12:50:00.910] <TB3>     INFO: scanning low vcal = 100
[12:50:01.327] <TB3>     INFO: Expecting 41600 events.
[12:50:05.686] <TB3>     INFO: 41600 events read in total (3644ms).
[12:50:05.686] <TB3>     INFO: Test took 4776ms.
[12:50:05.690] <TB3>     INFO: scanning low vcal = 110
[12:50:06.110] <TB3>     INFO: Expecting 41600 events.
[12:50:10.375] <TB3>     INFO: 41600 events read in total (3551ms).
[12:50:10.375] <TB3>     INFO: Test took 4685ms.
[12:50:10.378] <TB3>     INFO: scanning low vcal = 120
[12:50:10.793] <TB3>     INFO: Expecting 41600 events.
[12:50:15.084] <TB3>     INFO: 41600 events read in total (3576ms).
[12:50:15.085] <TB3>     INFO: Test took 4707ms.
[12:50:15.087] <TB3>     INFO: scanning low vcal = 130
[12:50:15.503] <TB3>     INFO: Expecting 41600 events.
[12:50:19.790] <TB3>     INFO: 41600 events read in total (3572ms).
[12:50:19.791] <TB3>     INFO: Test took 4703ms.
[12:50:19.794] <TB3>     INFO: scanning low vcal = 140
[12:50:20.213] <TB3>     INFO: Expecting 41600 events.
[12:50:24.472] <TB3>     INFO: 41600 events read in total (3544ms).
[12:50:24.472] <TB3>     INFO: Test took 4678ms.
[12:50:24.475] <TB3>     INFO: scanning low vcal = 150
[12:50:24.892] <TB3>     INFO: Expecting 41600 events.
[12:50:29.164] <TB3>     INFO: 41600 events read in total (3557ms).
[12:50:29.165] <TB3>     INFO: Test took 4690ms.
[12:50:29.168] <TB3>     INFO: scanning low vcal = 160
[12:50:29.585] <TB3>     INFO: Expecting 41600 events.
[12:50:33.849] <TB3>     INFO: 41600 events read in total (3549ms).
[12:50:33.850] <TB3>     INFO: Test took 4681ms.
[12:50:33.853] <TB3>     INFO: scanning low vcal = 170
[12:50:34.272] <TB3>     INFO: Expecting 41600 events.
[12:50:38.531] <TB3>     INFO: 41600 events read in total (3544ms).
[12:50:38.531] <TB3>     INFO: Test took 4678ms.
[12:50:38.536] <TB3>     INFO: scanning low vcal = 180
[12:50:38.952] <TB3>     INFO: Expecting 41600 events.
[12:50:43.210] <TB3>     INFO: 41600 events read in total (3543ms).
[12:50:43.211] <TB3>     INFO: Test took 4674ms.
[12:50:43.214] <TB3>     INFO: scanning low vcal = 190
[12:50:43.630] <TB3>     INFO: Expecting 41600 events.
[12:50:47.890] <TB3>     INFO: 41600 events read in total (3545ms).
[12:50:47.891] <TB3>     INFO: Test took 4677ms.
[12:50:47.894] <TB3>     INFO: scanning low vcal = 200
[12:50:48.316] <TB3>     INFO: Expecting 41600 events.
[12:50:52.557] <TB3>     INFO: 41600 events read in total (3526ms).
[12:50:52.558] <TB3>     INFO: Test took 4664ms.
[12:50:52.562] <TB3>     INFO: scanning low vcal = 210
[12:50:52.979] <TB3>     INFO: Expecting 41600 events.
[12:50:57.203] <TB3>     INFO: 41600 events read in total (3509ms).
[12:50:57.203] <TB3>     INFO: Test took 4641ms.
[12:50:57.206] <TB3>     INFO: scanning low vcal = 220
[12:50:57.624] <TB3>     INFO: Expecting 41600 events.
[12:51:01.847] <TB3>     INFO: 41600 events read in total (3508ms).
[12:51:01.848] <TB3>     INFO: Test took 4642ms.
[12:51:01.851] <TB3>     INFO: scanning low vcal = 230
[12:51:02.270] <TB3>     INFO: Expecting 41600 events.
[12:51:06.503] <TB3>     INFO: 41600 events read in total (3518ms).
[12:51:06.504] <TB3>     INFO: Test took 4653ms.
[12:51:06.507] <TB3>     INFO: scanning low vcal = 240
[12:51:06.925] <TB3>     INFO: Expecting 41600 events.
[12:51:11.215] <TB3>     INFO: 41600 events read in total (3575ms).
[12:51:11.216] <TB3>     INFO: Test took 4709ms.
[12:51:11.218] <TB3>     INFO: scanning low vcal = 250
[12:51:11.636] <TB3>     INFO: Expecting 41600 events.
[12:51:15.922] <TB3>     INFO: 41600 events read in total (3571ms).
[12:51:15.922] <TB3>     INFO: Test took 4703ms.
[12:51:15.927] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[12:51:16.346] <TB3>     INFO: Expecting 41600 events.
[12:51:20.640] <TB3>     INFO: 41600 events read in total (3579ms).
[12:51:20.641] <TB3>     INFO: Test took 4714ms.
[12:51:20.644] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[12:51:21.061] <TB3>     INFO: Expecting 41600 events.
[12:51:25.331] <TB3>     INFO: 41600 events read in total (3555ms).
[12:51:25.332] <TB3>     INFO: Test took 4688ms.
[12:51:25.335] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[12:51:25.755] <TB3>     INFO: Expecting 41600 events.
[12:51:30.028] <TB3>     INFO: 41600 events read in total (3558ms).
[12:51:30.029] <TB3>     INFO: Test took 4694ms.
[12:51:30.033] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[12:51:30.447] <TB3>     INFO: Expecting 41600 events.
[12:51:34.704] <TB3>     INFO: 41600 events read in total (3542ms).
[12:51:34.704] <TB3>     INFO: Test took 4671ms.
[12:51:34.708] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[12:51:35.125] <TB3>     INFO: Expecting 41600 events.
[12:51:39.394] <TB3>     INFO: 41600 events read in total (3554ms).
[12:51:39.394] <TB3>     INFO: Test took 4686ms.
[12:51:39.948] <TB3>     INFO: PixTestGainPedestal::measure() done 
[12:51:39.952] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[12:51:39.952] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[12:51:39.953] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[12:51:39.953] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[12:51:39.953] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[12:51:39.953] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[12:51:39.953] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[12:51:39.954] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[12:51:39.954] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[12:51:39.954] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[12:51:39.954] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[12:51:39.954] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[12:51:39.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[12:51:39.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[12:51:39.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[12:51:39.955] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[12:52:19.969] <TB3>     INFO: PixTestGainPedestal::fit() done
[12:52:19.969] <TB3>     INFO: non-linearity mean:  0.956 0.956 0.961 0.956 0.953 0.961 0.954 0.962 0.960 0.960 0.952 0.961 0.961 0.963 0.964 0.965
[12:52:19.969] <TB3>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.005 0.006 0.006 0.006 0.004 0.005 0.005 0.007 0.005 0.006 0.005 0.005 0.005
[12:52:19.969] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[12:52:19.992] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[12:52:20.014] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[12:52:20.036] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[12:52:20.058] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[12:52:20.081] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[12:52:20.103] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[12:52:20.127] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[12:52:20.149] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[12:52:20.171] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[12:52:20.194] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[12:52:20.216] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[12:52:20.239] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[12:52:20.267] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[12:52:20.290] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[12:52:20.316] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-1-07_FPIXTest-17C-Nebraska-160711-1123_2016-07-11_11h23m_1468254232//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[12:52:20.346] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[12:52:20.346] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[12:52:20.353] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[12:52:20.353] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[12:52:20.357] <TB3>     INFO: ######################################################################
[12:52:20.357] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[12:52:20.357] <TB3>     INFO: ######################################################################
[12:52:20.359] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[12:52:20.370] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:52:20.370] <TB3>     INFO:     run 1 of 1
[12:52:20.370] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:52:20.715] <TB3>     INFO: Expecting 3120000 events.
[12:53:11.908] <TB3>     INFO: 1280805 events read in total (50477ms).
[12:54:02.017] <TB3>     INFO: 2557765 events read in total (100586ms).
[12:54:24.386] <TB3>     INFO: 3120000 events read in total (122956ms).
[12:54:24.443] <TB3>     INFO: Test took 124074ms.
[12:54:24.528] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:24.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:26.091] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:27.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:28.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:30.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:31.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:33.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:34.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:36.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:37.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:38.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:40.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:41.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:43.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:54:44.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:54:45.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:54:47.346] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 363048960
[12:54:47.379] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[12:54:47.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1379, RMS = 1.34272
[12:54:47.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:54:47.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[12:54:47.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1991, RMS = 1.48361
[12:54:47.380] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:54:47.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[12:54:47.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9269, RMS = 1.55206
[12:54:47.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:54:47.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[12:54:47.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4084, RMS = 1.73587
[12:54:47.381] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:54:47.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[12:54:47.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7051, RMS = 1.34065
[12:54:47.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:54:47.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[12:54:47.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2461, RMS = 1.78568
[12:54:47.383] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:54:47.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[12:54:47.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5404, RMS = 2.11775
[12:54:47.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[12:54:47.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[12:54:47.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2829, RMS = 2.28744
[12:54:47.384] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[12:54:47.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[12:54:47.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9742, RMS = 1.15918
[12:54:47.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[12:54:47.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[12:54:47.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4183, RMS = 1.09308
[12:54:47.385] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:54:47.386] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[12:54:47.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8032, RMS = 1.43108
[12:54:47.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:54:47.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[12:54:47.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4862, RMS = 1.70959
[12:54:47.387] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:54:47.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[12:54:47.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.58, RMS = 0.975441
[12:54:47.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:54:47.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[12:54:47.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3968, RMS = 1.18959
[12:54:47.388] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:54:47.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[12:54:47.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4643, RMS = 1.43538
[12:54:47.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:54:47.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[12:54:47.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6096, RMS = 1.67249
[12:54:47.389] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:54:47.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[12:54:47.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.3295, RMS = 1.19598
[12:54:47.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 70
[12:54:47.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[12:54:47.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.7333, RMS = 1.32452
[12:54:47.390] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[12:54:47.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[12:54:47.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6529, RMS = 1.27409
[12:54:47.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[12:54:47.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[12:54:47.391] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7967, RMS = 1.10753
[12:54:47.392] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[12:54:47.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[12:54:47.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7141, RMS = 1.80714
[12:54:47.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[12:54:47.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[12:54:47.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.7649, RMS = 1.50167
[12:54:47.393] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[12:54:47.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[12:54:47.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8182, RMS = 1.81204
[12:54:47.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:54:47.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[12:54:47.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3706, RMS = 1.40135
[12:54:47.394] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:54:47.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[12:54:47.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3495, RMS = 0.985416
[12:54:47.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[12:54:47.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[12:54:47.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3071, RMS = 1.00482
[12:54:47.395] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[12:54:47.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[12:54:47.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.4355, RMS = 1.61005
[12:54:47.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[12:54:47.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[12:54:47.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3898, RMS = 1.86561
[12:54:47.397] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[12:54:47.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[12:54:47.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1227, RMS = 1.6014
[12:54:47.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[12:54:47.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[12:54:47.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4133, RMS = 1.37404
[12:54:47.398] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[12:54:47.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[12:54:47.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.8002, RMS = 1.94917
[12:54:47.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[12:54:47.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[12:54:47.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9374, RMS = 2.03084
[12:54:47.399] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[12:54:47.402] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 147 seconds
[12:54:47.402] <TB3>     INFO: number of dead bumps (per ROC):    19    2    0    0    0    0    0    0    0    0    0    0    0    2    0    0
[12:54:47.402] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[12:54:47.499] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[12:54:47.499] <TB3>     INFO: enter test to run
[12:54:47.499] <TB3>     INFO:   test:  no parameter change
[12:54:47.500] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.9mA
[12:54:47.500] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[12:54:47.500] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[12:54:47.500] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[12:54:48.018] <TB3>    QUIET: Connection to board 24 closed.
[12:54:48.019] <TB3>     INFO: pXar: this is the end, my friend
[12:54:48.019] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
