Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 25 06:16:32 2022
| Host         : WIN-0865SE62T3L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |           16 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           54 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |             120 |           36 |
| Yes          | No                    | No                     |             200 |           67 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------+-------------------------------------------+------------------+----------------+
|      Clock Signal     |         Enable Signal         |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------+-------------------------------------------+------------------+----------------+
|  sys_clk_in_IBUF_BUFG | uart_tx/baudCacluator/E[0]    | uart_tx/baudCacluator/sys_rst_n           |                1 |              4 |
|  sys_clk_in_IBUF_BUFG | uart_tx/E[0]                  |                                           |                3 |              6 |
|  sys_clk_in_IBUF_BUFG |                               | display_time/segs_division/cnt[0]_i_1_n_0 |                5 |             17 |
|  sys_clk_in_IBUF_BUFG |                               | display_mode_cnt                          |                9 |             20 |
|  sys_clk_in_IBUF_BUFG | timer/delay_cnt[1][0]_i_1_n_0 |                                           |                5 |             20 |
|  sys_clk_in_IBUF_BUFG | timer/delay_cnt[0][0]_i_1_n_0 |                                           |                5 |             20 |
|  sys_clk_in_IBUF_BUFG | timer/delay_cnt[2][0]_i_1_n_0 |                                           |                5 |             20 |
|  sys_clk_in_IBUF_BUFG | timer/delay_cnt[3][0]_i_1_n_0 |                                           |                5 |             20 |
|  sys_clk_in_IBUF_BUFG | delay_cnt[4][0]_i_1_n_0       |                                           |                5 |             20 |
|  clk_out              |                               |                                           |               12 |             23 |
|  sys_clk_in_IBUF_BUFG |                               | timer/second_update/cnt[0]_i_1__1_n_0     |                7 |             27 |
|  sys_clk_in_IBUF_BUFG |                               | ider/second_update/cnt[0]_i_1__0_n_0      |                7 |             27 |
|  sys_clk_in_IBUF_BUFG |                               | uart_tx/baudCacluator/sys_rst_n           |                7 |             27 |
|  clk_out              |                               | display_time/bcd_array_pos[31]_i_1_n_0    |                8 |             29 |
|  sys_clk_in_IBUF_BUFG | ider/second_update/sel        | ider/second_update/head_step              |                8 |             32 |
|  sys_clk_in_IBUF_BUFG | timer/second_update/E[0]      |                                           |               30 |             42 |
|  sys_clk_in_IBUF_BUFG | ider/second_update/sel        |                                           |                9 |             52 |
|  sys_clk_in_IBUF_BUFG |                               |                                           |               42 |             95 |
+-----------------------+-------------------------------+-------------------------------------------+------------------+----------------+


