{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 10:56:05 2017 " "Info: Processing started: Thu Oct 05 10:56:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 3lab -c 3lab --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 3lab -c 3lab --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read/write " "Info: Assuming node \"read/write\" is an undefined clock" {  } { { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 520 1008 1176 536 "read/write" "" } { 240 1664 1721 256 "read/write" "" } { 240 2048 2105 256 "read/write" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "read/write" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "LogicUnit:inst5\|inst23~0 " "Info: Detected gated clock \"LogicUnit:inst5\|inst23~0\" as buffer" {  } { { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0 " "Info: Detected gated clock \"LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0\" as buffer" {  } { { "db/decode_e9f.tdf" "" { Text "E:/Антон/SIFO/3lab/db/decode_e9f.tdf" 46 12 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LogicUnit:inst5\|inst23~1 " "Info: Detected gated clock \"LogicUnit:inst5\|inst23~1\" as buffer" {  } { { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|inst23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LogicUnit:inst5\|inst23 " "Info: Detected gated clock \"LogicUnit:inst5\|inst23\" as buffer" {  } { { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|74393m:inst25\|1 " "Info: Detected ripple clock \"LogicUnit:inst5\|74393m:inst25\|1\" as buffer" {  } { { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 72 440 504 152 "1" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|74393m:inst25\|1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|74393m:inst25\|9 " "Info: Detected ripple clock \"LogicUnit:inst5\|74393m:inst25\|9\" as buffer" {  } { { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 400 440 504 480 "9" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|74393m:inst25\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|74393m:inst25\|5 " "Info: Detected ripple clock \"LogicUnit:inst5\|74393m:inst25\|5\" as buffer" {  } { { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 288 440 504 368 "5" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|74393m:inst25\|5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|74393m:inst25\|3 " "Info: Detected ripple clock \"LogicUnit:inst5\|74393m:inst25\|3\" as buffer" {  } { { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 176 440 504 256 "3" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|74393m:inst25\|3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "E:/Антон/SIFO/3lab/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "E:/Антон/SIFO/3lab/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "E:/Антон/SIFO/3lab/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_e4i.tdf" "" { Text "E:/Антон/SIFO/3lab/db/cntr_e4i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_e4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LogicUnit:inst5\|inst34 " "Info: Detected gated clock \"LogicUnit:inst5\|inst34\" as buffer" {  } { { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 368 1448 1512 416 "inst34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LogicUnit:inst5\|inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] memory lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0 132.03 MHz 7.574 ns Internal " "Info: Clock \"clk\" has Internal fmax of 132.03 MHz between source register \"Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0\" (period= 7.574 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.215 ns + Longest register memory " "Info: + Longest register to memory delay is 1.215 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X27_Y1_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N11; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 0.273 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 2 COMB LCCOMB_X27_Y1_N28 3 " "Info: 2: + IC(0.220 ns) + CELL(0.053 ns) = 0.273 ns; Loc. = LCCOMB_X27_Y1_N28; Fanout = 3; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.134 ns) 1.215 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X24_Y5 1 " "Info: 3: + IC(0.808 ns) + CELL(0.134 ns) = 1.215 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.187 ns ( 15.39 % ) " "Info: Total cell delay = 0.187 ns ( 15.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 84.61 % ) " "Info: Total interconnect delay = 1.028 ns ( 84.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.220ns 0.808ns } { 0.000ns 0.053ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.243 ns - Smallest " "Info: - Smallest clock skew is -6.243 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.323 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.459 ns) 2.323 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X24_Y5 1 " "Info: 3: + IC(0.667 ns) + CELL(0.459 ns) = 2.323 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.52 % ) " "Info: Total cell delay = 1.313 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.010 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.566 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.712 ns) 3.582 ns LogicUnit:inst5\|74393m:inst25\|1 2 REG LCFF_X26_Y25_N27 10 " "Info: 2: + IC(2.016 ns) + CELL(0.712 ns) = 3.582 ns; Loc. = LCFF_X26_Y25_N27; Fanout = 10; REG Node = 'LogicUnit:inst5\|74393m:inst25\|1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { clk LogicUnit:inst5|74393m:inst25|1 } "NODE_NAME" } } { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 72 440 504 152 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.272 ns) 4.216 ns LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0 3 COMB LCCOMB_X25_Y25_N16 1 " "Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 4.216 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 1; COMB Node = 'LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "E:/Антон/SIFO/3lab/db/decode_e9f.tdf" 46 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.228 ns) 4.777 ns LogicUnit:inst5\|inst23~1 4 COMB LCCOMB_X26_Y25_N12 1 " "Info: 4: + IC(0.333 ns) + CELL(0.228 ns) = 4.777 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 5.140 ns LogicUnit:inst5\|inst23 5 COMB LCCOMB_X26_Y25_N28 2 " "Info: 5: + IC(0.209 ns) + CELL(0.154 ns) = 5.140 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 2; COMB Node = 'LogicUnit:inst5\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 7.279 ns LogicUnit:inst5\|inst23~clkctrl 6 COMB CLKCTRL_G0 16 " "Info: 6: + IC(2.139 ns) + CELL(0.000 ns) = 7.279 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'LogicUnit:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 8.566 ns Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 7 REG LCFF_X27_Y1_N11 2 " "Info: 7: + IC(0.669 ns) + CELL(0.618 ns) = 8.566 ns; Loc. = LCFF_X27_Y1_N11; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.838 ns ( 33.13 % ) " "Info: Total cell delay = 2.838 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 66.87 % ) " "Info: Total interconnect delay = 5.728 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.215 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.220ns 0.808ns } { 0.000ns 0.053ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "read/write register register Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] Registers:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 500.0 MHz Internal " "Info: Clock \"read/write\" Internal fmax is restricted to 500.0 MHz between source register \"Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]\" and destination register \"Registers:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.536 ns + Longest register register " "Info: + Longest register to register delay is 0.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X27_Y1_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N7; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.309 ns) 0.536 ns Registers:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X27_Y1_N23 2 " "Info: 2: + IC(0.227 ns) + CELL(0.309 ns) = 0.536 ns; Loc. = LCFF_X27_Y1_N23; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 57.65 % ) " "Info: Total cell delay = 0.309 ns ( 57.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.227 ns ( 42.35 % ) " "Info: Total interconnect delay = 0.227 ns ( 42.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.227ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read/write destination 5.917 ns + Shortest register " "Info: + Shortest clock path from clock \"read/write\" to destination register is 5.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read/write 1 CLK PIN_D10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 6; CLK Node = 'read/write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read/write } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 520 1008 1176 536 "read/write" "" } { 240 1664 1721 256 "read/write" "" } { 240 2048 2105 256 "read/write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.154 ns) 1.786 ns LogicUnit:inst5\|inst23~0 2 COMB LCCOMB_X25_Y25_N2 1 " "Info: 2: + IC(0.870 ns) + CELL(0.154 ns) = 1.786 ns; Loc. = LCCOMB_X25_Y25_N2; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { read/write LogicUnit:inst5|inst23~0 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.053 ns) 2.128 ns LogicUnit:inst5\|inst23~1 3 COMB LCCOMB_X26_Y25_N12 1 " "Info: 3: + IC(0.289 ns) + CELL(0.053 ns) = 2.128 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.342 ns" { LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 2.491 ns LogicUnit:inst5\|inst23 4 COMB LCCOMB_X26_Y25_N28 2 " "Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 2.491 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 2; COMB Node = 'LogicUnit:inst5\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 4.630 ns LogicUnit:inst5\|inst23~clkctrl 5 COMB CLKCTRL_G0 16 " "Info: 5: + IC(2.139 ns) + CELL(0.000 ns) = 4.630 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'LogicUnit:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.917 ns Registers:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] 6 REG LCFF_X27_Y1_N23 2 " "Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 5.917 ns; Loc. = LCFF_X27_Y1_N23; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 29.42 % ) " "Info: Total cell delay = 1.741 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.176 ns ( 70.58 % ) " "Info: Total interconnect delay = 4.176 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { read/write LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { read/write {} read/write~combout {} LogicUnit:inst5|inst23~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.870ns 0.289ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.762ns 0.154ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read/write source 5.917 ns - Longest register " "Info: - Longest clock path from clock \"read/write\" to source register is 5.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read/write 1 CLK PIN_D10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 6; CLK Node = 'read/write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read/write } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 520 1008 1176 536 "read/write" "" } { 240 1664 1721 256 "read/write" "" } { 240 2048 2105 256 "read/write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.154 ns) 1.786 ns LogicUnit:inst5\|inst23~0 2 COMB LCCOMB_X25_Y25_N2 1 " "Info: 2: + IC(0.870 ns) + CELL(0.154 ns) = 1.786 ns; Loc. = LCCOMB_X25_Y25_N2; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { read/write LogicUnit:inst5|inst23~0 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.053 ns) 2.128 ns LogicUnit:inst5\|inst23~1 3 COMB LCCOMB_X26_Y25_N12 1 " "Info: 3: + IC(0.289 ns) + CELL(0.053 ns) = 2.128 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.342 ns" { LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 2.491 ns LogicUnit:inst5\|inst23 4 COMB LCCOMB_X26_Y25_N28 2 " "Info: 4: + IC(0.209 ns) + CELL(0.154 ns) = 2.491 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 2; COMB Node = 'LogicUnit:inst5\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 4.630 ns LogicUnit:inst5\|inst23~clkctrl 5 COMB CLKCTRL_G0 16 " "Info: 5: + IC(2.139 ns) + CELL(0.000 ns) = 4.630 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'LogicUnit:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 5.917 ns Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\] 6 REG LCFF_X27_Y1_N7 2 " "Info: 6: + IC(0.669 ns) + CELL(0.618 ns) = 5.917 ns; Loc. = LCFF_X27_Y1_N7; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.741 ns ( 29.42 % ) " "Info: Total cell delay = 1.741 ns ( 29.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.176 ns ( 70.58 % ) " "Info: Total interconnect delay = 4.176 ns ( 70.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { read/write LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { read/write {} read/write~combout {} LogicUnit:inst5|inst23~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.870ns 0.289ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.762ns 0.154ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { read/write LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { read/write {} read/write~combout {} LogicUnit:inst5|inst23~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.870ns 0.289ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.762ns 0.154ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { read/write LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { read/write {} read/write~combout {} LogicUnit:inst5|inst23~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.870ns 0.289ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.762ns 0.154ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.536 ns" { Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.227ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { read/write LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { read/write {} read/write~combout {} LogicUnit:inst5|inst23~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.870ns 0.289ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.762ns 0.154ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { read/write LogicUnit:inst5|inst23~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { read/write {} read/write~combout {} LogicUnit:inst5|inst23~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.870ns 0.289ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.762ns 0.154ns 0.053ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Registers:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|q_a\[0\] Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] clk 5.024 ns " "Info: Found hold time violation between source  pin or register \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|q_a\[0\]\" and destination pin or register \"Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" for clock \"clk\" (Hold time is 5.024 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.289 ns + Largest " "Info: + Largest clock skew is 6.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.566 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.712 ns) 3.582 ns LogicUnit:inst5\|74393m:inst25\|1 2 REG LCFF_X26_Y25_N27 10 " "Info: 2: + IC(2.016 ns) + CELL(0.712 ns) = 3.582 ns; Loc. = LCFF_X26_Y25_N27; Fanout = 10; REG Node = 'LogicUnit:inst5\|74393m:inst25\|1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { clk LogicUnit:inst5|74393m:inst25|1 } "NODE_NAME" } } { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 72 440 504 152 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.272 ns) 4.216 ns LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0 3 COMB LCCOMB_X25_Y25_N16 1 " "Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 4.216 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 1; COMB Node = 'LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "E:/Антон/SIFO/3lab/db/decode_e9f.tdf" 46 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.228 ns) 4.777 ns LogicUnit:inst5\|inst23~1 4 COMB LCCOMB_X26_Y25_N12 1 " "Info: 4: + IC(0.333 ns) + CELL(0.228 ns) = 4.777 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 5.140 ns LogicUnit:inst5\|inst23 5 COMB LCCOMB_X26_Y25_N28 2 " "Info: 5: + IC(0.209 ns) + CELL(0.154 ns) = 5.140 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 2; COMB Node = 'LogicUnit:inst5\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 7.279 ns LogicUnit:inst5\|inst23~clkctrl 6 COMB CLKCTRL_G0 16 " "Info: 6: + IC(2.139 ns) + CELL(0.000 ns) = 7.279 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'LogicUnit:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 8.566 ns Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 7 REG LCFF_X27_Y1_N29 2 " "Info: 7: + IC(0.669 ns) + CELL(0.618 ns) = 8.566 ns; Loc. = LCFF_X27_Y1_N29; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.838 ns ( 33.13 % ) " "Info: Total cell delay = 2.838 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 66.87 % ) " "Info: Total interconnect delay = 5.728 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.277 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 2.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.413 ns) 2.277 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|q_a\[0\] 3 MEM M512_X24_Y5 1 " "Info: 3: + IC(0.667 ns) + CELL(0.413 ns) = 2.277 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.64 % ) " "Info: Total cell delay = 1.267 ns ( 55.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 44.36 % ) " "Info: Total interconnect delay = 1.010 ns ( 44.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.274 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|q_a\[0\] 1 MEM M512_X24_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.272 ns) 1.119 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 2 COMB LCCOMB_X27_Y1_N28 3 " "Info: 2: + IC(0.782 ns) + CELL(0.272 ns) = 1.119 ns; Loc. = LCCOMB_X27_Y1_N28; Fanout = 3; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.274 ns Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X27_Y1_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.274 ns; Loc. = LCFF_X27_Y1_N29; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.492 ns ( 38.62 % ) " "Info: Total cell delay = 0.492 ns ( 38.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 61.38 % ) " "Info: Total interconnect delay = 0.782 ns ( 61.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.274 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.782ns 0.000ns } { 0.065ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.274 ns" { lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|q_a[0] {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.782ns 0.000ns } { 0.065ns 0.272ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0 read/write clk 4.499 ns memory " "Info: tsu for memory \"lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"read/write\", clock pin = \"clk\") is 4.499 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.800 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read/write 1 CLK PIN_D10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 6; CLK Node = 'read/write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read/write } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 520 1008 1176 536 "read/write" "" } { 240 1664 1721 256 "read/write" "" } { 240 2048 2105 256 "read/write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.272 ns) 5.858 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 2 COMB LCCOMB_X27_Y1_N28 3 " "Info: 2: + IC(4.824 ns) + CELL(0.272 ns) = 5.858 ns; Loc. = LCCOMB_X27_Y1_N28; Fanout = 3; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { read/write lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.134 ns) 6.800 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X24_Y5 1 " "Info: 3: + IC(0.808 ns) + CELL(0.134 ns) = 6.800 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.168 ns ( 17.18 % ) " "Info: Total cell delay = 1.168 ns ( 17.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 82.82 % ) " "Info: Total interconnect delay = 5.632 ns ( 82.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { read/write lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { read/write {} read/write~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.824ns 0.808ns } { 0.000ns 0.762ns 0.272ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.323 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.459 ns) 2.323 ns lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X24_Y5 1 " "Info: 3: + IC(0.667 ns) + CELL(0.459 ns) = 2.323 ns; Loc. = M512_X24_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_u3a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_u3a1.tdf" "" { Text "E:/Антон/SIFO/3lab/db/altsyncram_u3a1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.52 % ) " "Info: Total cell delay = 1.313 ns ( 56.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 43.48 % ) " "Info: Total interconnect delay = 1.010 ns ( 43.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { read/write lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { read/write {} read/write~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~7 {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.824ns 0.808ns } { 0.000ns 0.762ns 0.272ns 0.134ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.323 ns" { clk clk~clkctrl lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.323 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_u3a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[2\] Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] 13.853 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[2\]\" through register \"Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]\" is 13.853 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.566 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.712 ns) 3.582 ns LogicUnit:inst5\|74393m:inst25\|1 2 REG LCFF_X26_Y25_N27 10 " "Info: 2: + IC(2.016 ns) + CELL(0.712 ns) = 3.582 ns; Loc. = LCFF_X26_Y25_N27; Fanout = 10; REG Node = 'LogicUnit:inst5\|74393m:inst25\|1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { clk LogicUnit:inst5|74393m:inst25|1 } "NODE_NAME" } } { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 72 440 504 152 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.272 ns) 4.216 ns LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0 3 COMB LCCOMB_X25_Y25_N16 1 " "Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 4.216 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 1; COMB Node = 'LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "E:/Антон/SIFO/3lab/db/decode_e9f.tdf" 46 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.228 ns) 4.777 ns LogicUnit:inst5\|inst23~1 4 COMB LCCOMB_X26_Y25_N12 1 " "Info: 4: + IC(0.333 ns) + CELL(0.228 ns) = 4.777 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 5.140 ns LogicUnit:inst5\|inst23 5 COMB LCCOMB_X26_Y25_N28 2 " "Info: 5: + IC(0.209 ns) + CELL(0.154 ns) = 5.140 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 2; COMB Node = 'LogicUnit:inst5\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 7.279 ns LogicUnit:inst5\|inst23~clkctrl 6 COMB CLKCTRL_G0 16 " "Info: 6: + IC(2.139 ns) + CELL(0.000 ns) = 7.279 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'LogicUnit:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 8.566 ns Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] 7 REG LCFF_X27_Y1_N21 2 " "Info: 7: + IC(0.669 ns) + CELL(0.618 ns) = 8.566 ns; Loc. = LCFF_X27_Y1_N21; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.838 ns ( 33.13 % ) " "Info: Total cell delay = 2.838 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 66.87 % ) " "Info: Total interconnect delay = 5.728 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.193 ns + Longest register pin " "Info: + Longest register to pin delay is 5.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] 1 REG LCFF_X27_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N21; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 0.274 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5 2 COMB LCCOMB_X27_Y1_N6 3 " "Info: 2: + IC(0.221 ns) + CELL(0.053 ns) = 0.274 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 3; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.947 ns) + CELL(1.972 ns) 5.193 ns data\[2\] 3 PIN PIN_C8 0 " "Info: 3: + IC(2.947 ns) + CELL(1.972 ns) = 5.193 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 data[2] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 320 2296 2472 336 "data\[3..0\]" "" } { 312 1520 1808 328 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 38.99 % ) " "Info: Total cell delay = 2.025 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.168 ns ( 61.01 % ) " "Info: Total interconnect delay = 3.168 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 {} data[2] {} } { 0.000ns 0.221ns 2.947ns } { 0.000ns 0.053ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.193 ns" { Registers:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 {} data[2] {} } { 0.000ns 0.221ns 2.947ns } { 0.000ns 0.053ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read/write data\[2\] 10.780 ns Longest " "Info: Longest tpd from source pin \"read/write\" to destination pin \"data\[2\]\" is 10.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns read/write 1 CLK PIN_D10 6 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 6; CLK Node = 'read/write'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read/write } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 520 1008 1176 536 "read/write" "" } { 240 1664 1721 256 "read/write" "" } { 240 2048 2105 256 "read/write" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.827 ns) + CELL(0.272 ns) 5.861 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5 2 COMB LCCOMB_X27_Y1_N6 3 " "Info: 2: + IC(4.827 ns) + CELL(0.272 ns) = 5.861 ns; Loc. = LCCOMB_X27_Y1_N6; Fanout = 3; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.099 ns" { read/write lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.947 ns) + CELL(1.972 ns) 10.780 ns data\[2\] 3 PIN PIN_C8 0 " "Info: 3: + IC(2.947 ns) + CELL(1.972 ns) = 10.780 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.919 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 data[2] } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 320 2296 2472 336 "data\[3..0\]" "" } { 312 1520 1808 328 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 27.88 % ) " "Info: Total cell delay = 3.006 ns ( 27.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.774 ns ( 72.12 % ) " "Info: Total interconnect delay = 7.774 ns ( 72.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.780 ns" { read/write lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.780 ns" { read/write {} read/write~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[2]~5 {} data[2] {} } { 0.000ns 0.000ns 4.827ns 2.947ns } { 0.000ns 0.762ns 0.272ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] rom/ram clk 2.871 ns register " "Info: th for register \"Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"rom/ram\", clock pin = \"clk\") is 2.871 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.566 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 11; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 496 1008 1176 512 "clk" "" } { 168 1576 1624 184 "clk" "" } { 152 1880 1936 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.016 ns) + CELL(0.712 ns) 3.582 ns LogicUnit:inst5\|74393m:inst25\|1 2 REG LCFF_X26_Y25_N27 10 " "Info: 2: + IC(2.016 ns) + CELL(0.712 ns) = 3.582 ns; Loc. = LCFF_X26_Y25_N27; Fanout = 10; REG Node = 'LogicUnit:inst5\|74393m:inst25\|1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.728 ns" { clk LogicUnit:inst5|74393m:inst25|1 } "NODE_NAME" } } { "74393m.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74393m.bdf" { { 72 440 504 152 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.272 ns) 4.216 ns LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0 3 COMB LCCOMB_X25_Y25_N16 1 " "Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 4.216 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 1; COMB Node = 'LogicUnit:inst5\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_e9f:auto_generated\|w_anode61w\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 } "NODE_NAME" } } { "db/decode_e9f.tdf" "" { Text "E:/Антон/SIFO/3lab/db/decode_e9f.tdf" 46 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.228 ns) 4.777 ns LogicUnit:inst5\|inst23~1 4 COMB LCCOMB_X26_Y25_N12 1 " "Info: 4: + IC(0.333 ns) + CELL(0.228 ns) = 4.777 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 1; COMB Node = 'LogicUnit:inst5\|inst23~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.154 ns) 5.140 ns LogicUnit:inst5\|inst23 5 COMB LCCOMB_X26_Y25_N28 2 " "Info: 5: + IC(0.209 ns) + CELL(0.154 ns) = 5.140 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 2; COMB Node = 'LogicUnit:inst5\|inst23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.363 ns" { LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.000 ns) 7.279 ns LogicUnit:inst5\|inst23~clkctrl 6 COMB CLKCTRL_G0 16 " "Info: 6: + IC(2.139 ns) + CELL(0.000 ns) = 7.279 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'LogicUnit:inst5\|inst23~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl } "NODE_NAME" } } { "LogicUnit.bdf" "" { Schematic "E:/Антон/SIFO/3lab/LogicUnit.bdf" { { 616 1016 1080 664 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 8.566 ns Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 7 REG LCFF_X27_Y1_N1 2 " "Info: 7: + IC(0.669 ns) + CELL(0.618 ns) = 8.566 ns; Loc. = LCFF_X27_Y1_N1; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.838 ns ( 33.13 % ) " "Info: Total cell delay = 2.838 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 66.87 % ) " "Info: Total interconnect delay = 5.728 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.844 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rom/ram 1 PIN PIN_A10 4 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 4; PIN Node = 'rom/ram'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom/ram } "NODE_NAME" } } { "Main.bdf" "" { Schematic "E:/Антон/SIFO/3lab/Main.bdf" { { 432 1016 1184 448 "rom/ram" "" } { 224 1672 1720 240 "rom/ram" "" } { 224 1944 1995 240 "rom/ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.763 ns) + CELL(0.154 ns) 5.689 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4 2 COMB LCCOMB_X27_Y1_N0 3 " "Info: 2: + IC(4.763 ns) + CELL(0.154 ns) = 5.689 ns; Loc. = LCCOMB_X27_Y1_N0; Fanout = 3; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.917 ns" { rom/ram lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.844 ns Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X27_Y1_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.844 ns; Loc. = LCFF_X27_Y1_N1; Fanout = 2; REG Node = 'Registers:inst1\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 18.50 % ) " "Info: Total cell delay = 1.081 ns ( 18.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.763 ns ( 81.50 % ) " "Info: Total interconnect delay = 4.763 ns ( 81.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { rom/ram lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { rom/ram {} rom/ram~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.763ns 0.000ns } { 0.000ns 0.772ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.566 ns" { clk LogicUnit:inst5|74393m:inst25|1 LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 LogicUnit:inst5|inst23~1 LogicUnit:inst5|inst23 LogicUnit:inst5|inst23~clkctrl Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.566 ns" { clk {} clk~combout {} LogicUnit:inst5|74393m:inst25|1 {} LogicUnit:inst5|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]~0 {} LogicUnit:inst5|inst23~1 {} LogicUnit:inst5|inst23 {} LogicUnit:inst5|inst23~clkctrl {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 2.016ns 0.362ns 0.333ns 0.209ns 2.139ns 0.669ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.228ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.844 ns" { rom/ram lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4 Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.844 ns" { rom/ram {} rom/ram~combout {} lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[3]~4 {} Registers:inst1|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.763ns 0.000ns } { 0.000ns 0.772ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 05 10:56:07 2017 " "Info: Processing ended: Thu Oct 05 10:56:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
