#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x5627386555e0 .scope module, "reg_memory_tb" "reg_memory_tb" 2 6;
 .timescale -9 -12;
P_0x5627386693b0 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 10, +C4<00000000000000000000000000000100>;
P_0x5627386693f0 .param/l "MEMORY_REGISTERS" 1 2 8, +C4<00000000000000000000000000010000>;
P_0x562738669430 .param/l "REGISTER_WIDTH" 1 2 9, +C4<00000000000000000000000000000100>;
v0x562738688c30_0 .var "addr_tb", 3 0;
v0x562738688d10_0 .var "clk_tb", 0 0;
v0x562738688db0_0 .var "data_in_tb", 3 0;
v0x562738688e80_0 .net "data_out_tb", 3 0, v0x562738688520_0;  1 drivers
v0x562738688f50_0 .var/i "i", 31 0;
v0x562738689040_0 .var "read_en_tb", 0 0;
v0x5627386890e0_0 .var "reset_tb", 0 0;
v0x5627386891b0_0 .var "write_en_tb", 0 0;
S_0x562738669520 .scope module, "dut" "reg_memory" 2 26, 3 1 0, S_0x5627386555e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 1 "read_en_i";
    .port_info 4 /INPUT 4 "addr_i";
    .port_info 5 /INPUT 4 "data_i";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x5627386294e0 .param/l "ADD_INSTR" 1 3 23, C4<0100>;
P_0x562738629520 .param/l "AND_INSTR" 1 3 21, C4<0010>;
P_0x562738629560 .param/l "DEC_INSTR" 1 3 25, C4<0110>;
P_0x5627386295a0 .param/l "INC_INSTR" 1 3 24, C4<0101>;
P_0x5627386295e0 .param/l "IN_INSTR" 1 3 32, C4<1101>;
P_0x562738629620 .param/l "JC_INSTR" 1 3 29, C4<1010>;
P_0x562738629660 .param/l "JMP_INSTR" 1 3 27, C4<1000>;
P_0x5627386296a0 .param/l "JZ_INSTR" 1 3 28, C4<1001>;
P_0x5627386296e0 .param/l "LDI_INSTR" 1 3 34, C4<1111>;
P_0x562738629720 .param/l "LD_INSTR" 1 3 30, C4<1011>;
P_0x562738629760 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x5627386297a0 .param/l "MEMORY_REGISTERS" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x5627386297e0 .param/l "NOP_INSTR" 1 3 19, C4<0000>;
P_0x562738629820 .param/l "OR_INSTR" 1 3 22, C4<0011>;
P_0x562738629860 .param/l "OUT_INSTR" 1 3 33, C4<1110>;
P_0x5627386298a0 .param/l "REGISTER_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x5627386298e0 .param/l "ST_INSTR" 1 3 31, C4<1100>;
P_0x562738629920 .param/l "SUB_INSTR" 1 3 26, C4<0111>;
P_0x562738629960 .param/l "XOR_INSTR" 1 3 20, C4<0001>;
v0x562738659030_0 .net "addr_i", 3 0, v0x562738688c30_0;  1 drivers
v0x5627386883a0_0 .net "clk_i", 0 0, v0x562738688d10_0;  1 drivers
v0x562738688460_0 .net "data_i", 3 0, v0x562738688db0_0;  1 drivers
v0x562738688520_0 .var "data_o", 3 0;
v0x562738688600_0 .net "read_en_i", 0 0, v0x562738689040_0;  1 drivers
v0x562738688710 .array "reg_vals", 15 0, 3 0;
v0x5627386889d0_0 .net "reset_i", 0 0, v0x5627386890e0_0;  1 drivers
v0x562738688a90_0 .net "write_en_i", 0 0, v0x5627386891b0_0;  1 drivers
v0x562738688710_0 .array/port v0x562738688710, 0;
v0x562738688710_1 .array/port v0x562738688710, 1;
E_0x56273862a0b0/0 .event anyedge, v0x562738688600_0, v0x562738659030_0, v0x562738688710_0, v0x562738688710_1;
v0x562738688710_2 .array/port v0x562738688710, 2;
v0x562738688710_3 .array/port v0x562738688710, 3;
v0x562738688710_4 .array/port v0x562738688710, 4;
v0x562738688710_5 .array/port v0x562738688710, 5;
E_0x56273862a0b0/1 .event anyedge, v0x562738688710_2, v0x562738688710_3, v0x562738688710_4, v0x562738688710_5;
v0x562738688710_6 .array/port v0x562738688710, 6;
v0x562738688710_7 .array/port v0x562738688710, 7;
v0x562738688710_8 .array/port v0x562738688710, 8;
v0x562738688710_9 .array/port v0x562738688710, 9;
E_0x56273862a0b0/2 .event anyedge, v0x562738688710_6, v0x562738688710_7, v0x562738688710_8, v0x562738688710_9;
v0x562738688710_10 .array/port v0x562738688710, 10;
v0x562738688710_11 .array/port v0x562738688710, 11;
v0x562738688710_12 .array/port v0x562738688710, 12;
v0x562738688710_13 .array/port v0x562738688710, 13;
E_0x56273862a0b0/3 .event anyedge, v0x562738688710_10, v0x562738688710_11, v0x562738688710_12, v0x562738688710_13;
v0x562738688710_14 .array/port v0x562738688710, 14;
v0x562738688710_15 .array/port v0x562738688710, 15;
E_0x56273862a0b0/4 .event anyedge, v0x562738688710_14, v0x562738688710_15;
E_0x56273862a0b0 .event/or E_0x56273862a0b0/0, E_0x56273862a0b0/1, E_0x56273862a0b0/2, E_0x56273862a0b0/3, E_0x56273862a0b0/4;
E_0x562738662440 .event posedge, v0x5627386889d0_0, v0x5627386883a0_0;
    .scope S_0x562738669520;
T_0 ;
    %wait E_0x562738662440;
    %load/vec4 v0x5627386889d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 14, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562738688a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x562738688460_0;
    %load/vec4 v0x562738659030_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562738688710, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562738669520;
T_1 ;
    %wait E_0x56273862a0b0;
    %load/vec4 v0x562738688600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x562738659030_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x562738688710, 4;
    %store/vec4 v0x562738688520_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562738688520_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5627386555e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627386890e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562738688d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627386891b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562738689040_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562738688c30_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x5627386555e0;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x562738688d10_0;
    %inv;
    %store/vec4 v0x562738688d10_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x5627386555e0;
T_4 ;
    %vpi_call 2 42 "$dumpfile", "sim/reg_memory_tb.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562738688f50_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x562738688f50_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x562738688710, v0x562738688f50_0 > {0 0 0};
T_4.2 ; for-loop step statement
    %load/vec4 v0x562738688f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562738688f50_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627386890e0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627386890e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562738688f50_0, 0, 32;
T_4.3 ; Top of for-loop
    %load/vec4 v0x562738688f50_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_4.4, 5;
    %load/vec4 v0x562738688f50_0;
    %pad/s 4;
    %store/vec4 v0x562738688db0_0, 0, 4;
    %load/vec4 v0x562738688f50_0;
    %pad/s 4;
    %store/vec4 v0x562738688c30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627386891b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627386891b0_0, 0, 1;
    %delay 10000, 0;
T_4.5 ; for-loop step statement
    %load/vec4 v0x562738688f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562738688f50_0, 0, 32;
    %jmp T_4.3;
T_4.4 ; for-loop exit label
    %delay 50000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562738688f50_0, 0, 32;
T_4.6 ; Top of for-loop
    %load/vec4 v0x562738688f50_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_4.7, 5;
    %load/vec4 v0x562738688f50_0;
    %pad/s 4;
    %store/vec4 v0x562738688c30_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562738689040_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562738689040_0, 0, 1;
    %delay 10000, 0;
T_4.8 ; for-loop step statement
    %load/vec4 v0x562738688f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562738688f50_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/reg_memory_tb.v";
    "./src/reg_memory.v";
