{
  "module_name": "gaudi2_coresight_regs.h",
  "hash_id": "c00bc6cb535f714b67dc5b359d830ab7f509a22a08f7ef9cda084c03c98e29dc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/gaudi2/gaudi2_coresight_regs.h",
  "human_readable_source": " \n#ifndef GAUDI2_CORESIGHT_REGS_DRV_H_\n#define GAUDI2_CORESIGHT_REGS_DRV_H_\n\n#include \"gaudi2_masks.h\"\n#include \"../include/gaudi2/gaudi2_coresight.h\"\n#include \"gaudi2P.h\"\n\n \n#define mmFUNNEL_CTRL_REG_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_CTRL_REG -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PRIORITY_CTRL_REG_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PRIORITY_CTRL_REG -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_ITATBDATA0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_ITATBDATA0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_ITATBCTR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_ITATBCTR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_ITATBCTR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_ITATBCTR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_ITATBCTR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_ITATBCTR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_ITCTRL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_ITCTRL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_CLAIMSET_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_CLAIMSET -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_CLAIMCLR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_CLAIMCLR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_LOCKACCESS_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_LOCKACCESS -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_LOCKSTATUS_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_LOCKSTATUS -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_AUTHSTATUS_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_AUTHSTATUS -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_DEVID_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_DEVID -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_DEVTYPE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_DEVTYPE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PIDR4_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PIDR4 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PERIPHID5_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PERIPHID5 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PERIPHID6_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PERIPHID6 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PERIPHID7_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PERIPHID7 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PIDR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PIDR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PIDR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PIDR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PIDR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PIDR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_PIDR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_PIDR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_CID0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_CID0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_CID1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_CID1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_CID2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_CID2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n#define mmFUNNEL_CID3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_FUNNEL_CID3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_FUNNEL_BASE)\n\n \n#define mmETF_RSZ_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_RSZ -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_STS_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_STS -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_RRD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_RRD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_RRP_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_RRP -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_RWP_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_RWP -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_TRG_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_TRG -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_CTL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_CTL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_RWD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_RWD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_MODE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_MODE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_LBUFLEVEL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_LBUFLEVEL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_CBUFLEVEL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_CBUFLEVEL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_BUFWM_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_BUFWM -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_FFSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_FFSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_FFCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_FFCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PSCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PSCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBMDATA0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBMDATA0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBMCTR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBMCTR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBMCTR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBMCTR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBMCTR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBMCTR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITMISCOP0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITMISCOP0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITTRFLIN_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITTRFLIN -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBDATA0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBDATA0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBCTR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBCTR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBCTR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBCTR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITATBCTR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITATBCTR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_ITCTRL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_ITCTRL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_CLAIMSET_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_CLAIMSET -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_CLAIMCLR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_CLAIMCLR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_LAR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_LAR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_LSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_LSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_AUTHSTATUS_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_AUTHSTATUS -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_DEVID_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_DEVID -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_DEVTYPE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_DEVTYPE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID4_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID4 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID5_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID5 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID6_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID6 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID7_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID7 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_PERIPHID3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_PERIPHID3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_COMPID0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_COMPID0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_COMPID1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_COMPID1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_COMPID2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_COMPID2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n#define mmETF_COMPID3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_ETF_COMPID3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_ETF_BASE)\n\n\n \n#define mmSTM_STMDMASTARTR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDMASTARTR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMDMASTOPR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDMASTOPR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMDMASTATR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDMASTATR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMDMACTLR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDMACTLR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMDMAIDR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDMAIDR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHEER_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHEER -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHETER_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHETER -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHEBSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHEBSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHEMCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHEMCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHEEXTMUXR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHEEXTMUXR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHEMASTR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHEMASTR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHEFEAT1R_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHEFEAT1R -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMHEIDR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMHEIDR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSPER_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSPER -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSPTER_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSPTER -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSPSCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSPSCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSPMSCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSPMSCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSPOVERRIDER_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSPOVERRIDER -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSPMOVERRIDER_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSPMOVERRIDER -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSPTRIGCSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSPTRIGCSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMTCSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMTCSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMTSSTIMR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMTSSTIMR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMTSFREQR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMTSFREQR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMSYNCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMSYNCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMAUXCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMAUXCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMFEAT1R_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMFEAT1R -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMFEAT2R_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMFEAT2R -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMFEAT3R_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMFEAT3R -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMITTRIGGER_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMITTRIGGER -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMITATBDATA0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMITATBDATA0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMITATBCTR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMITATBCTR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMITATBID_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMITATBID -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMITATBCTR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMITATBCTR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMITCTRL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMITCTRL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMCLAIMSET_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMCLAIMSET -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMCLAIMCLR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMCLAIMCLR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMLAR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMLAR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMLSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMLSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMAUTHSTATUS_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMAUTHSTATUS -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMDEVARCH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDEVARCH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMDEVID_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDEVID -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMDEVTYPE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMDEVTYPE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR4_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR4 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR5_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR5 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR6_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR6 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR7_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR7 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMPIDR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMPIDR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMCIDR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMCIDR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMCIDR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMCIDR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMCIDR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMCIDR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n#define mmSTM_STMCIDR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_STM_STMCIDR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_STM_BASE)\n\n\n \n#define mmSPMU_PMEVCNTR0_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTR0_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTR1_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTR1_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTR2_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTR2_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTR3_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTR3_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTR4_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTR4_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTR5_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTR5_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCCNTR_L_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCCNTR_L_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCCNTR_H_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCCNTR_H_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMTRC_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMTRC -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_TRC_CTRL_HOST_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_TRC_CTRL_HOST -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_TRC_STAT_HOST_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_TRC_STAT_HOST -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_TRC_EN_HOST_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_TRC_EN_HOST -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVTYPER0_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVTYPER0_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVTYPER1_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVTYPER1_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVTYPER2_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVTYPER2_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVTYPER3_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVTYPER3_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVTYPER4_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVTYPER4_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVTYPER5_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVTYPER5_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMSSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMSSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMOVSSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMOVSSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCCNTSR_L_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCCNTSR_L -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCCNTSR_H_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCCNTSR_H -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTSR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTSR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTSR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTSR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTSR4_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR4 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMEVCNTSR5_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMEVCNTSR5 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMSCR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMSCR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMSRR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMSRR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCNTENSET_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCNTENSET_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCNTENCLR_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCNTENCLR_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMINTENSET_EL1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMINTENSET_EL1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMINTENCLR_EL1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMINTENCLR_EL1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMOVSCLR_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMOVSCLR_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMSWINC_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMSWINC_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMOVSSET_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMOVSSET_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCFGR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCFGR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCR_EL0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCR_EL0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMITCTRL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMITCTRL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCLAIMSET_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCLAIMSET -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCLAIMCLR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCLAIMCLR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMDEVAFF0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMDEVAFF0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMDEVAFF1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMDEVAFF1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMLAR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMLAR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMLSR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMLSR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMAUTHSTATUS_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMAUTHSTATUS -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMDEVARCH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMDEVARCH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMDEVID2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMDEVID2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMDEVID1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMDEVID1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMDEVID_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMDEVID -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMDEVTYPE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMDEVTYPE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR4_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR4 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR5_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR5 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR6_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR6 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR7_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR7 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMPIDR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMPIDR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCIDR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCIDR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCIDR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCIDR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCIDR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCIDR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n#define mmSPMU_PMCIDR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_SPMU_PMCIDR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_SPMU_BASE)\n\n\n \n#define mmBMON_CR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_RESET_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_REG_RESET -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_INT_CLR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_INT_CLR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_TRIG_TH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_TRIG_TH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_S0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_S0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_S0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_S0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_E0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_E0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_E0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_E0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_S1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_S1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_S1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_S1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_E1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_E1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_E1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_E1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_S2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_S2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_S2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_S2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_E2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_E2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_E2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_E2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_S3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_S3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_S3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_S3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_E3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_E3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_E3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_E3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_REDUCTION_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_REDUCTION -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_IDL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_IDL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_IDH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_IDH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_IDENL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_IDENL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_IDENH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_IDENH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_LATENCY_SMP_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_LATENCY_SMP -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ATTR_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ATTR -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ATTREN_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ATTREN -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_USRENL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_USRENL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_USRL_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_USRL -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_USRENH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_USRENH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_USRH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_USRH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_CAPTURE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CAPTURE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_RELEASE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_RELEASE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_WIN_CAPTURE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_WIN_CAPTURE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_BW_WIN_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_BW_WIN -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MATCH_CNT_SOD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MATCH_CNT_SOD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MATCH_CNT_WIN_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MATCH_CNT_WIN -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_CYCCNT_L_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CYCCNT_L -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_CYCCNT_H_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CYCCNT_H -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MAXLAT_SOD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MAXLAT_SOD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MINLAT_SOD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MINLAT_SOD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MAXBW_SOD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MAXBW_SOD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MINBW_SOD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MINBW_SOD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MAXOS_SOD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MAXOS_SOD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_MINOS_SOD_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_MINOS_SOD -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRL_SNAPSHOT_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRL_SNAPSHOT -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ADDRH_SNAPSHOT_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ADDRH_SNAPSHOT -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_IDL_SNAPSHOT_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_IDL_SNAPSHOT -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_IDH_SNAPSHOT_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_IDH_SNAPSHOT -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_ATTR_SNAPSHOT_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_ATTR_SNAPSHOT -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_STM_TRC_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_STM_TRC -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_STM_TRC_DROP_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_STM_TRC_DROP -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_DEVARCH_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_DEVARCH -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PMDEVID2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PMDEVID2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PMDEVID1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PMDEVID1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PMDEVID_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PMDEVID -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_DEVTYPE_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_DEVTYPE -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR4_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR4 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR5_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR5 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR6_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR6 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR7_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR7 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_PIDR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_PIDR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_CIDR0_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CIDR0 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_CIDR1_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CIDR1 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_CIDR2_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CIDR2 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n#define mmBMON_CIDR3_OFFSET\t\\\n\t\t\t(mmDCORE0_TPC0_EML_BUSMON_0_CIDR3 -\t\\\n\t\t\t\tmmDCORE0_TPC0_EML_BUSMON_0_BASE)\n\n\n \n#define  mmCORESIGHT_UNLOCK_REGISTER_OFFSET mmSTM_STMLAR_OFFSET\n#define  mmCORESIGHT_UNLOCK_STATUS_REGISTER_OFFSET mmSTM_STMLSR_OFFSET\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}