#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Dec 18 09:41:08 2019
# Process ID: 8724
# Log file: C:/Users/afmhu/P6/planAhead_run_3/planAhead.log
# Journal file: C:/Users/afmhu/P6/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/afmhu/P6/pa.fromNetlist.tcl
# create_project -name P6 -dir "C:/Users/afmhu/P6/planAhead_run_3" -part xc3s500efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/afmhu/P6/P6.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/afmhu/P6} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "P6.ucf" [current_fileset -constrset]
Adding file 'C:/Users/afmhu/P6/P6.ucf' to fileset 'constrs_1'
# add_files [list {P6.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design P6.ngc ...
WARNING:NetListWriters:298 - No output is written to P6.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus F_addsub0002<4 : 2> on block P6 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_F_addsub0003_cy<3 : 0> on block P6
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file P6.edif ...
ngc2edif: Total memory usage is 4310804 kilobytes

Parsing EDIF File [./planAhead_run_3/P6.data/cache/P6_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/P6.data/cache/P6_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/afmhu/P6/P6.ucf]
Finished Parsing UCF File [C:/Users/afmhu/P6/P6.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 235bfa4c
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 549.102 ; gain = 105.184
set_property package_pin "" [get_ports [list  {A[3]}]]
startgroup
set_property package_pin N17 [get_ports {S[2]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {S[1]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {S[0]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {F[4]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {F[3]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {F[0]}]
endgroup
save_constraints
