<h1 class="text-h2-lightblue">Schematic Design Of Transistor Level NAND &amp; NOR Gate.</h1>
<p>(a) To design a 2 input NAND gate using 2 NMOS and 2 PMOS</p>
<p>(b) To design a 2 input NOR gate using 2 NMOS and 2 PMOS</p>