0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.sim/sim_1/synth/func/xsim/test1_tb_func_synth.v,1698121957,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sim_1/new/test1_tb.v,,ALU32Bit;Adder;Controller;EX_MEM_Register;ID_EX_Register;IF_ID_Register;MEM_WB_Register;PCAdder;PCAdder_0;ProgramCounter;RegisterFile;glbl;head,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab4/Lab4Verilog/Lab4Verilog.srcs/sim_1/new/test1_tb.v,1697777993,verilog,,,,test1_tb,,,,,,,,
