

================================================================
== Vitis HLS Report for 'conv4_Pipeline_F2_1'
================================================================
* Date:           Sat Jan 25 18:13:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv4 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1731|     1731|  17.310 us|  17.310 us|  1729|  1729|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F2_1    |     1729|     1729|         3|          1|          1|  1728|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     116|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|      91|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      91|     188|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln168_1_fu_312_p2      |         +|   0|  0|  30|          23|          12|
    |add_ln168_2_fu_273_p2      |         +|   0|  0|  18|          11|           1|
    |add_ln168_fu_263_p2        |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln168_1_fu_279_p2     |      icmp|   0|  0|  18|          11|           4|
    |icmp_ln168_fu_257_p2       |      icmp|   0|  0|  18|          11|          10|
    |select_ln168_fu_285_p3     |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 116|          70|          32|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_1               |   9|          2|   11|         22|
    |ap_sig_allocacmp_phi_urem191_load  |   9|          2|   11|         22|
    |gmem0_blk_n_R                      |   9|          2|    1|          2|
    |h_fu_100                           |   9|          2|   11|         22|
    |phi_mul189_fu_96                   |   9|          2|   23|         46|
    |phi_urem191_fu_92                  |   9|          2|   11|         22|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  72|         16|   70|        140|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem0_addr_read_reg_392                    |  32|   0|   32|          0|
    |h_fu_100                                   |  11|   0|   11|          0|
    |phi_mul189_fu_96                           |  23|   0|   23|          0|
    |phi_urem191_fu_92                          |  11|   0|   11|          0|
    |trunc_ln168_reg_388                        |   4|   0|    4|          0|
    |trunc_ln168_reg_388_pp0_iter1_reg          |   4|   0|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  91|   0|   91|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  conv4_Pipeline_F2_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  conv4_Pipeline_F2_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  conv4_Pipeline_F2_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  conv4_Pipeline_F2_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  conv4_Pipeline_F2_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  conv4_Pipeline_F2_1|  return value|
|m_axi_gmem0_0_AWVALID    |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWREADY    |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWADDR     |  out|   64|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWID       |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWLEN      |  out|   32|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWBURST    |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK     |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE    |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWPROT     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWQOS      |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWREGION   |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_AWUSER     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_WVALID     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_WREADY     |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_WDATA      |  out|   32|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_WSTRB      |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_WLAST      |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_WID        |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_WUSER      |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARVALID    |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARREADY    |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARADDR     |  out|   64|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARID       |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARLEN      |  out|   32|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARBURST    |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK     |  out|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE    |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARPROT     |  out|    3|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARQOS      |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARREGION   |  out|    4|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_ARUSER     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RVALID     |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RREADY     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RDATA      |   in|   32|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RLAST      |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RID        |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM   |   in|    9|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RUSER      |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_RRESP      |   in|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_BVALID     |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_BREADY     |  out|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_BRESP      |   in|    2|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_BID        |   in|    1|       m_axi|                gmem0|       pointer|
|m_axi_gmem0_0_BUSER      |   in|    1|       m_axi|                gmem0|       pointer|
|sext_ln168               |   in|   62|     ap_none|           sext_ln168|        scalar|
|filter_local_8_address0  |  out|    8|   ap_memory|       filter_local_8|         array|
|filter_local_8_ce0       |  out|    1|   ap_memory|       filter_local_8|         array|
|filter_local_8_we0       |  out|    1|   ap_memory|       filter_local_8|         array|
|filter_local_8_d0        |  out|   32|   ap_memory|       filter_local_8|         array|
|filter_local_7_address0  |  out|    8|   ap_memory|       filter_local_7|         array|
|filter_local_7_ce0       |  out|    1|   ap_memory|       filter_local_7|         array|
|filter_local_7_we0       |  out|    1|   ap_memory|       filter_local_7|         array|
|filter_local_7_d0        |  out|   32|   ap_memory|       filter_local_7|         array|
|filter_local_6_address0  |  out|    8|   ap_memory|       filter_local_6|         array|
|filter_local_6_ce0       |  out|    1|   ap_memory|       filter_local_6|         array|
|filter_local_6_we0       |  out|    1|   ap_memory|       filter_local_6|         array|
|filter_local_6_d0        |  out|   32|   ap_memory|       filter_local_6|         array|
|filter_local_5_address0  |  out|    8|   ap_memory|       filter_local_5|         array|
|filter_local_5_ce0       |  out|    1|   ap_memory|       filter_local_5|         array|
|filter_local_5_we0       |  out|    1|   ap_memory|       filter_local_5|         array|
|filter_local_5_d0        |  out|   32|   ap_memory|       filter_local_5|         array|
|filter_local_4_address0  |  out|    8|   ap_memory|       filter_local_4|         array|
|filter_local_4_ce0       |  out|    1|   ap_memory|       filter_local_4|         array|
|filter_local_4_we0       |  out|    1|   ap_memory|       filter_local_4|         array|
|filter_local_4_d0        |  out|   32|   ap_memory|       filter_local_4|         array|
|filter_local_3_address0  |  out|    8|   ap_memory|       filter_local_3|         array|
|filter_local_3_ce0       |  out|    1|   ap_memory|       filter_local_3|         array|
|filter_local_3_we0       |  out|    1|   ap_memory|       filter_local_3|         array|
|filter_local_3_d0        |  out|   32|   ap_memory|       filter_local_3|         array|
|filter_local_2_address0  |  out|    8|   ap_memory|       filter_local_2|         array|
|filter_local_2_ce0       |  out|    1|   ap_memory|       filter_local_2|         array|
|filter_local_2_we0       |  out|    1|   ap_memory|       filter_local_2|         array|
|filter_local_2_d0        |  out|   32|   ap_memory|       filter_local_2|         array|
|filter_local_1_address0  |  out|    8|   ap_memory|       filter_local_1|         array|
|filter_local_1_ce0       |  out|    1|   ap_memory|       filter_local_1|         array|
|filter_local_1_we0       |  out|    1|   ap_memory|       filter_local_1|         array|
|filter_local_1_d0        |  out|   32|   ap_memory|       filter_local_1|         array|
|filter_local_address0    |  out|    8|   ap_memory|         filter_local|         array|
|filter_local_ce0         |  out|    1|   ap_memory|         filter_local|         array|
|filter_local_we0         |  out|    1|   ap_memory|         filter_local|         array|
|filter_local_d0          |  out|   32|   ap_memory|         filter_local|         array|
+-------------------------+-----+-----+------------+---------------------+--------------+

