;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <7, @0
	SUB 10, 287
	SUB 100, 200
	ADD 10, 20
	SUB -207, <-120
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-20
	DJN 0, <2
	MOV -1, <-20
	MOV -1, <-24
	MOV -1, <-20
	ADD 270, 60
	DJN 71, 0
	SPL @121, 106
	SUB -207, <-120
	SUB @-127, 100
	MOV -1, <-19
	SUB @0, @2
	ADD 30, 9
	ADD 30, 9
	DJN @121, 106
	ADD 10, 20
	JMP @72, #200
	SUB <7, @0
	SUB @-127, 100
	SUB @121, 106
	JMZ <121, 146
	DJN 71, 6
	SPL 0, <802
	DAT <121, #106
	SPL <300, 90
	SPL 700, <802
	SPL 0, 302
	SUB @127, 106
	DJN <302, 30
	SPL 0, 302
	MOV -1, <-20
	DAT <121, #106
	SLT 20, @12
	SPL 0, <802
	SLT 20, @12
	SPL <300, 90
	SPL 0, 302
	SPL 0, <802
	SPL 100, 200
