// Mem file initialization records.
//
// SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
// Vivado v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// Created on Wednesday April 20, 2022 - 12:34:28 pm, from:
//
//     Map file     - /home/gabriele97/Repos/MasterThesis/projects/DFX_TEST0/DFX_TEST0.gen/sources_1/bd/design_1/design_1.bmm
//     Data file(s) - /home/gabriele97/Repos/MasterThesis/projects/DFX_TEST0/DFX_TEST0.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'design_1_i_microblaze_0.design_1_i_microblaze_0_local_memory_lmb_bram_64K_4_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
