ModuleName time_part
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 66
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 152 ,X2: 264 ,Y2: 152
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 496 ,Y1: 168 ,X2: 496 ,Y2: 184
Edge X1: 248 ,Y1: 184 ,X2: 496 ,Y2: 184
Edge X1: 248 ,Y1: 168 ,X2: 248 ,Y2: 184
Edge X1: 216 ,Y1: 168 ,X2: 248 ,Y2: 168
Edge X1: 248 ,Y1: 168 ,X2: 264 ,Y2: 168
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 216 ,X2: 1064 ,Y2: 216
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 184 ,X2: 784 ,Y2: 184
Edge X1: 784 ,Y1: 184 ,X2: 784 ,Y2: 344
Edge X1: 784 ,Y1: 344 ,X2: 784 ,Y2: 416
Edge X1: 784 ,Y1: 344 ,X2: 912 ,Y2: 344
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 200 ,X2: 768 ,Y2: 200
Edge X1: 768 ,Y1: 200 ,X2: 768 ,Y2: 360
Edge X1: 768 ,Y1: 360 ,X2: 768 ,Y2: 432
Edge X1: 768 ,Y1: 360 ,X2: 912 ,Y2: 360
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1048 ,Y1: 352 ,X2: 1072 ,Y2: 352
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 120 ,X2: 480 ,Y2: 120
Edge X1: 472 ,Y1: 120 ,X2: 472 ,Y2: 152
Edge X1: 424 ,Y1: 152 ,X2: 472 ,Y2: 152
Edge X1: 472 ,Y1: 152 ,X2: 496 ,Y2: 152
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 680 ,Y1: 152 ,X2: 704 ,Y2: 152
Edge X1: 704 ,Y1: 152 ,X2: 704 ,Y2: 288
Edge X1: 704 ,Y1: 288 ,X2: 720 ,Y2: 288
End
Branches
Branch Left: 704 ,Top: 168
BranchStrList
3
End
Branch Left: 704 ,Top: 216
BranchStrList
0
End
Branch Left: 704 ,Top: 184
BranchStrList
2
End
Branch Left: 704 ,Top: 200
BranchStrList
1
End
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 328 ,X2: 984 ,Y2: 328
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 344 ,X2: 984 ,Y2: 344
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 360 ,X2: 984 ,Y2: 360
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 376 ,X2: 984 ,Y2: 376
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 216 ,X2: 752 ,Y2: 216
Edge X1: 752 ,Y1: 216 ,X2: 752 ,Y2: 224
Edge X1: 752 ,Y1: 224 ,X2: 904 ,Y2: 224
Edge X1: 752 ,Y1: 224 ,X2: 752 ,Y2: 376
Edge X1: 752 ,Y1: 376 ,X2: 752 ,Y2: 456
Edge X1: 752 ,Y1: 376 ,X2: 912 ,Y2: 376
Edge X1: 752 ,Y1: 456 ,X2: 760 ,Y2: 456
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 704 ,Y1: 168 ,X2: 800 ,Y2: 168
Edge X1: 800 ,Y1: 168 ,X2: 800 ,Y2: 208
Edge X1: 800 ,Y1: 208 ,X2: 904 ,Y2: 208
Edge X1: 800 ,Y1: 208 ,X2: 800 ,Y2: 328
Edge X1: 800 ,Y1: 328 ,X2: 912 ,Y2: 328
Edge X1: 800 ,Y1: 328 ,X2: 800 ,Y2: 408
End
Branches
End
End
Ports
Port Left: 176 Top: 152 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 216 Top: 168 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1064 Top: 216 ,Orientation: 0
Portname: minten ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1072 Top: 352 ,Orientation: 0
Portname: zero ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 760 Top: 456 ,Orientation: 0
Portname: LSB ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 480 Top: 120 ,Orientation: 0
Portname: seclock ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 720 Top: 288 ,Orientation: 0
Portname: decimal ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 288 Top: 144
Name: s0
LibraryName: (NoLibraryName)
IpName: ClockDivTen
SymbolParameters
End
Symbol Left: 520 Top: 144
Name: s1
LibraryName: (NoLibraryName)
IpName: Deci_counter
SymbolParameters
End
Symbol Left: 904 Top: 200
Name: s2
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 912 Top: 320
Name: s4
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 912 Top: 336
Name: s5
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 912 Top: 352
Name: s6
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 912 Top: 368
Name: s7
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 984 Top: 328
Name: s8
LibraryName: PNULib
IpName: PNU_AND4
SymbolParameters
End
End
Texts
End
Links
End
