<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\impl\gwsynthesis\TangNanoDCJ11MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\TangNanoDCJ11MEM_project\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 22 15:14:52 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2543</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2687</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>503</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>ALE_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ALE_n_ibuf/I </td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>BUFCTL_n_ibuf/I </td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>SCTL_n_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.000(MHz)</td>
<td>144.413(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>SCTL_n</td>
<td>100.000(MHz)</td>
<td>1180.871(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ALE_n!</h4>
<h4>No timing paths to get frequency of BUFCTL_n!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>BUFCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.666</td>
<td>tape_punch_s2/Q</td>
<td>sdtape_inst/tape_state_0_s1/CE</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>3.074</td>
</tr>
<tr>
<td>2</td>
<td>1.666</td>
<td>tape_punch_s2/Q</td>
<td>sdtape_inst/tape_state_1_s1/CE</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>3.074</td>
</tr>
<tr>
<td>3</td>
<td>1.666</td>
<td>tape_punch_s2/Q</td>
<td>sdtape_inst/tape_state_2_s1/CE</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>3.074</td>
</tr>
<tr>
<td>4</td>
<td>1.816</td>
<td>tape_punch_s2/Q</td>
<td>sdtape_inst/tape_state_2_s1/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>2.924</td>
</tr>
<tr>
<td>5</td>
<td>2.290</td>
<td>tape_punch_s2/Q</td>
<td>sdtape_inst/tape_state_1_s1/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>2.451</td>
</tr>
<tr>
<td>6</td>
<td>2.355</td>
<td>tape_read_s1/Q</td>
<td>sdtape_inst/tape_state_0_s1/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>2.385</td>
</tr>
<tr>
<td>7</td>
<td>2.649</td>
<td>tape_clear_done_s0/Q</td>
<td>sdtape_inst/o_tape_read_done_s0/CE</td>
<td>BUFCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.461</td>
<td>1.821</td>
</tr>
<tr>
<td>8</td>
<td>2.759</td>
<td>sdtape_inst/tape_state_0_s1/Q</td>
<td>tape_read_s1/CE</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.190</td>
<td>2.361</td>
</tr>
<tr>
<td>9</td>
<td>2.830</td>
<td>sdtape_inst/tape_state_0_s1/Q</td>
<td>tape_punch_s2/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.190</td>
<td>2.290</td>
</tr>
<tr>
<td>10</td>
<td>2.859</td>
<td>sdtape_inst/tape_state_0_s1/Q</td>
<td>tape_read_s1/D</td>
<td>sys_clk:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-0.190</td>
<td>2.261</td>
</tr>
<tr>
<td>11</td>
<td>2.889</td>
<td>rx_clear_s0/Q</td>
<td>uart_rx_inst/rx_data_ready_s0/RESET</td>
<td>BUFCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.461</td>
<td>1.580</td>
</tr>
<tr>
<td>12</td>
<td>2.905</td>
<td>tx_send_s2/Q</td>
<td>uart_tx_inst/state_0_s3/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>1.836</td>
</tr>
<tr>
<td>13</td>
<td>2.922</td>
<td>n920_s2/I0</td>
<td>tx_data_2_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.443</td>
</tr>
<tr>
<td>14</td>
<td>2.922</td>
<td>n920_s2/I0</td>
<td>tx_data_3_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.443</td>
</tr>
<tr>
<td>15</td>
<td>2.922</td>
<td>n920_s2/I0</td>
<td>tx_data_4_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.443</td>
</tr>
<tr>
<td>16</td>
<td>2.922</td>
<td>n920_s2/I0</td>
<td>tx_data_5_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.443</td>
</tr>
<tr>
<td>17</td>
<td>2.922</td>
<td>n920_s2/I0</td>
<td>tx_data_6_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.443</td>
</tr>
<tr>
<td>18</td>
<td>2.922</td>
<td>n920_s2/I0</td>
<td>tx_data_7_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.443</td>
</tr>
<tr>
<td>19</td>
<td>2.926</td>
<td>n920_s2/I0</td>
<td>tx_data_0_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.439</td>
</tr>
<tr>
<td>20</td>
<td>2.926</td>
<td>n920_s2/I0</td>
<td>tx_data_1_s0/CE</td>
<td>BUFCTL_n:[R]</td>
<td>SCTL_n:[F]</td>
<td>5.000</td>
<td>-3.435</td>
<td>5.439</td>
</tr>
<tr>
<td>21</td>
<td>3.075</td>
<td>sdtape_inst/clk_cnt_3_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CEA</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.838</td>
</tr>
<tr>
<td>22</td>
<td>3.094</td>
<td>tape_read_s1/Q</td>
<td>sdtape_inst/tape_punch_buf_0_s0/CE</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>1.647</td>
</tr>
<tr>
<td>23</td>
<td>3.094</td>
<td>tape_read_s1/Q</td>
<td>sdtape_inst/tape_punch_buf_4_s0/CE</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>1.647</td>
</tr>
<tr>
<td>24</td>
<td>3.094</td>
<td>tape_read_s1/Q</td>
<td>sdtape_inst/tape_punch_buf_5_s0/CE</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>1.647</td>
</tr>
<tr>
<td>25</td>
<td>3.105</td>
<td>tape_read_s1/Q</td>
<td>sdtape_inst/tape_punch_buf_6_s0/CE</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[R]</td>
<td>5.000</td>
<td>0.190</td>
<td>1.635</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.074</td>
<td>sdtape_inst/read_buf_7_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.199</td>
<td>sdtape_inst/read_buf_4_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[4]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.448</td>
</tr>
<tr>
<td>3</td>
<td>0.215</td>
<td>sdtape_inst/read_buf_6_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[6]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>4</td>
<td>0.215</td>
<td>sdtape_inst/read_buf_5_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[5]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>5</td>
<td>0.215</td>
<td>sdtape_inst/read_buf_2_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[2]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>6</td>
<td>0.215</td>
<td>sdtape_inst/read_buf_1_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[1]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.325</td>
<td>sdtape_inst/read_buf_3_s0/Q</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[3]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>sdtape_inst/read_bit_cnt_0_s2/Q</td>
<td>sdtape_inst/read_bit_cnt_0_s2/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>sdtape_inst/r3_bit_cnt_0_s1/Q</td>
<td>sdtape_inst/r3_bit_cnt_0_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>sdtape_inst/tape_address_30_s1/Q</td>
<td>sdtape_inst/tape_address_30_s1/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>sdtape_inst/write_buf_4_s0/Q</td>
<td>sdtape_inst/write_buf_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>sdtape_inst/write_buf_5_s0/Q</td>
<td>sdtape_inst/write_buf_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>sdtape_inst/write_buf_7_s0/Q</td>
<td>sdtape_inst/write_buf_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>sdtape_inst/write_buf_address_8_s0/Q</td>
<td>sdtape_inst/write_buf_address_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>sdtape_inst/write_byte_cnt_6_s0/Q</td>
<td>sdtape_inst/write_byte_cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>sdtape_inst/write_byte_cnt_8_s0/Q</td>
<td>sdtape_inst/write_byte_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>sdtape_inst/read_bit_cnt_2_s0/Q</td>
<td>sdtape_inst/read_bit_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>sdtape_inst/r3_bit_cnt_2_s0/Q</td>
<td>sdtape_inst/r3_bit_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>sdtape_inst/dummy_bit_cnt_0_s0/Q</td>
<td>sdtape_inst/dummy_bit_cnt_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>sdtape_inst/dummy_bit_cnt_2_s0/Q</td>
<td>sdtape_inst/dummy_bit_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>sdtape_inst/dummy_bit_cnt_6_s0/Q</td>
<td>sdtape_inst/dummy_bit_cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>sdtape_inst/dummy_bit_cnt_8_s0/Q</td>
<td>sdtape_inst/dummy_bit_cnt_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>sdtape_inst/clk_cnt_6_s0/Q</td>
<td>sdtape_inst/clk_cnt_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>sdtape_inst/reset_cnt_0_s0/Q</td>
<td>sdtape_inst/reset_cnt_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>sdtape_inst/reset_cnt_2_s0/Q</td>
<td>sdtape_inst/reset_cnt_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.135</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.830</td>
</tr>
<tr>
<td>2</td>
<td>8.135</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.830</td>
</tr>
<tr>
<td>3</td>
<td>8.135</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.830</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.196</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_1_s4/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>2</td>
<td>1.196</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/state_0_s3/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
<tr>
<td>3</td>
<td>1.196</td>
<td>RESET_n_s0/Q</td>
<td>uart_tx_inst/tx_ready_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.207</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>DAL_latched_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>DAL_latched_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>DAL_latched_13_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>mem_lo_mem_lo_1_2_s</td>
</tr>
<tr>
<td>5</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>mem_lo_mem_lo_1_3_s</td>
</tr>
<tr>
<td>6</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>mem_lo_mem_lo_1_4_s</td>
</tr>
<tr>
<td>7</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>mem_lo_mem_lo_1_5_s</td>
</tr>
<tr>
<td>8</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>mem_lo_mem_lo_1_6_s</td>
</tr>
<tr>
<td>9</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>mem_lo_mem_lo_1_7_s</td>
</tr>
<tr>
<td>10</td>
<td>1.558</td>
<td>2.558</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>ALE_n</td>
<td>DAL_latched_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_punch_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>tape_punch_s2/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">tape_punch_s2/Q</td>
</tr>
<tr>
<td>11.498</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>sdtape_inst/n2013_s31/I2</td>
</tr>
<tr>
<td>11.960</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s31/F</td>
</tr>
<tr>
<td>11.962</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>sdtape_inst/n2013_s29/I0</td>
</tr>
<tr>
<td>12.479</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s29/F</td>
</tr>
<tr>
<td>12.898</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td>sdtape_inst/tape_state_2_s5/I1</td>
</tr>
<tr>
<td>13.447</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C26[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/tape_state_2_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/tape_state_0_s1/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 49.706%; route: 1.314, 42.747%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_punch_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>tape_punch_s2/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">tape_punch_s2/Q</td>
</tr>
<tr>
<td>11.498</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>sdtape_inst/n2013_s31/I2</td>
</tr>
<tr>
<td>11.960</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s31/F</td>
</tr>
<tr>
<td>11.962</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>sdtape_inst/n2013_s29/I0</td>
</tr>
<tr>
<td>12.479</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s29/F</td>
</tr>
<tr>
<td>12.898</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td>sdtape_inst/tape_state_2_s5/I1</td>
</tr>
<tr>
<td>13.447</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C26[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/tape_state_2_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>sdtape_inst/tape_state_1_s1/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_state_1_s1</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>sdtape_inst/tape_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 49.706%; route: 1.314, 42.747%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_punch_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>tape_punch_s2/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">tape_punch_s2/Q</td>
</tr>
<tr>
<td>11.498</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>sdtape_inst/n2013_s31/I2</td>
</tr>
<tr>
<td>11.960</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s31/F</td>
</tr>
<tr>
<td>11.962</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>sdtape_inst/n2013_s29/I0</td>
</tr>
<tr>
<td>12.479</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s29/F</td>
</tr>
<tr>
<td>12.898</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[3][A]</td>
<td>sdtape_inst/tape_state_2_s5/I1</td>
</tr>
<tr>
<td>13.447</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R25C26[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/tape_state_2_s5/F</td>
</tr>
<tr>
<td>13.597</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>sdtape_inst/tape_state_2_s1/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_state_2_s1</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>sdtape_inst/tape_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 49.706%; route: 1.314, 42.747%; tC2Q: 0.232, 7.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_punch_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>tape_punch_s2/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">tape_punch_s2/Q</td>
</tr>
<tr>
<td>11.498</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>sdtape_inst/n2013_s31/I2</td>
</tr>
<tr>
<td>11.960</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s31/F</td>
</tr>
<tr>
<td>11.962</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>sdtape_inst/n2013_s29/I0</td>
</tr>
<tr>
<td>12.479</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s29/F</td>
</tr>
<tr>
<td>12.898</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>sdtape_inst/n2013_s26/I3</td>
</tr>
<tr>
<td>13.447</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2013_s26/F</td>
</tr>
<tr>
<td>13.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>sdtape_inst/tape_state_2_s1/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_state_2_s1</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[1][A]</td>
<td>sdtape_inst/tape_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.528, 52.258%; route: 1.164, 39.808%; tC2Q: 0.232, 7.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_punch_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>tape_punch_s2/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">tape_punch_s2/Q</td>
</tr>
<tr>
<td>11.498</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>sdtape_inst/n2015_s39/I1</td>
</tr>
<tr>
<td>11.960</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2015_s39/F</td>
</tr>
<tr>
<td>12.136</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td>sdtape_inst/n2014_s31/I2</td>
</tr>
<tr>
<td>12.507</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2014_s31/F</td>
</tr>
<tr>
<td>12.512</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>sdtape_inst/n2014_s30/I1</td>
</tr>
<tr>
<td>12.974</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2014_s30/F</td>
</tr>
<tr>
<td>12.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>sdtape_inst/tape_state_1_s1/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_state_1_s1</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][A]</td>
<td>sdtape_inst/tape_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.295, 52.840%; route: 0.924, 37.694%; tC2Q: 0.232, 9.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_read_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">tape_read_s1/Q</td>
</tr>
<tr>
<td>11.267</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td>sdtape_inst/n2015_s38/I3</td>
</tr>
<tr>
<td>11.638</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2015_s38/F</td>
</tr>
<tr>
<td>11.809</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td>sdtape_inst/n2015_s35/I3</td>
</tr>
<tr>
<td>12.358</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2015_s35/F</td>
</tr>
<tr>
<td>12.359</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/n2015_s34/I0</td>
</tr>
<tr>
<td>12.908</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2015_s34/F</td>
</tr>
<tr>
<td>12.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/tape_state_0_s1/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 61.587%; route: 0.684, 28.687%; tC2Q: 0.232, 9.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_clear_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/o_tape_read_done_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.794</td>
<td>3.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td>tape_clear_done_s0/CLK</td>
</tr>
<tr>
<td>11.026</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][A]</td>
<td style=" font-weight:bold;">tape_clear_done_s0/Q</td>
</tr>
<tr>
<td>11.179</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>sdtape_inst/o_tape_read_done_s5/I1</td>
</tr>
<tr>
<td>11.728</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/o_tape_read_done_s5/F</td>
</tr>
<tr>
<td>11.900</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>sdtape_inst/o_tape_read_done_s4/I1</td>
</tr>
<tr>
<td>12.470</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/o_tape_read_done_s4/F</td>
</tr>
<tr>
<td>12.614</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/o_tape_read_done_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>sdtape_inst/o_tape_read_done_s0/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/o_tape_read_done_s0</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>sdtape_inst/o_tape_read_done_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.461</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 39.940%; route: 3.480, 60.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 61.455%; route: 0.470, 25.803%; tC2Q: 0.232, 12.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tape_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/tape_state_0_s1/CLK</td>
</tr>
<tr>
<td>5.565</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R25C26[0][B]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_0_s1/Q</td>
</tr>
<tr>
<td>6.026</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>n958_s3/I2</td>
</tr>
<tr>
<td>6.543</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">n958_s3/F</td>
</tr>
<tr>
<td>7.223</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td>tape_read_s3/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][A]</td>
<td style=" background: #97FFFF;">tape_read_s3/F</td>
</tr>
<tr>
<td>7.694</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">tape_read_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tape_read_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.844, 35.745%; route: 1.285, 54.429%; tC2Q: 0.232, 9.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tape_punch_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/tape_state_0_s1/CLK</td>
</tr>
<tr>
<td>5.565</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R25C26[0][B]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_0_s1/Q</td>
</tr>
<tr>
<td>6.026</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>n958_s3/I2</td>
</tr>
<tr>
<td>6.543</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">n958_s3/F</td>
</tr>
<tr>
<td>7.074</td>
<td>0.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>n998_s5/I3</td>
</tr>
<tr>
<td>7.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" background: #97FFFF;">n998_s5/F</td>
</tr>
<tr>
<td>7.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">tape_punch_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>tape_punch_s2/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tape_punch_s2</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>tape_punch_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 46.558%; route: 0.992, 43.309%; tC2Q: 0.232, 10.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/tape_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>tape_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td>sdtape_inst/tape_state_0_s1/CLK</td>
</tr>
<tr>
<td>5.565</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R25C26[0][B]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_state_0_s1/Q</td>
</tr>
<tr>
<td>6.026</td>
<td>0.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>n958_s3/I2</td>
</tr>
<tr>
<td>6.543</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C27[2][A]</td>
<td style=" background: #97FFFF;">n958_s3/F</td>
</tr>
<tr>
<td>7.223</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>n958_s0/I1</td>
</tr>
<tr>
<td>7.594</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">n958_s0/F</td>
</tr>
<tr>
<td>7.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">tape_read_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tape_read_s1</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 39.275%; route: 1.141, 50.464%; tC2Q: 0.232, 10.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_clear_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.794</td>
<td>3.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>rx_clear_s0/CLK</td>
</tr>
<tr>
<td>11.026</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">rx_clear_s0/Q</td>
</tr>
<tr>
<td>11.680</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>uart_rx_inst/n50_s1/I0</td>
</tr>
<tr>
<td>12.229</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">uart_rx_inst/n50_s1/F</td>
</tr>
<tr>
<td>12.374</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td style=" font-weight:bold;">uart_rx_inst/rx_data_ready_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>uart_rx_inst/rx_data_ready_s0/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>uart_rx_inst/rx_data_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.461</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 39.940%; route: 3.480, 60.060%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 34.747%; route: 0.799, 50.569%; tC2Q: 0.232, 14.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_send_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[0][A]</td>
<td>tx_send_s2/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R26C31[0][A]</td>
<td style=" font-weight:bold;">tx_send_s2/Q</td>
</tr>
<tr>
<td>11.521</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[3][A]</td>
<td>uart_tx_inst/n24_s7/I1</td>
</tr>
<tr>
<td>11.892</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C29[3][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n24_s7/F</td>
</tr>
<tr>
<td>11.896</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>uart_tx_inst/n24_s6/I0</td>
</tr>
<tr>
<td>12.358</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n24_s6/F</td>
</tr>
<tr>
<td>12.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 45.381%; route: 0.771, 41.980%; tC2Q: 0.232, 12.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td style=" font-weight:bold;">tx_data_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_2_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][A]</td>
<td>tx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.560%; route: 0.907, 16.671%; tC2Q: 3.416, 62.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td style=" font-weight:bold;">tx_data_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_3_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][A]</td>
<td>tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.560%; route: 0.907, 16.671%; tC2Q: 3.416, 62.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td style=" font-weight:bold;">tx_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_4_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[0][B]</td>
<td>tx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.560%; route: 0.907, 16.671%; tC2Q: 3.416, 62.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">tx_data_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_5_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.560%; route: 0.907, 16.671%; tC2Q: 3.416, 62.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td style=" font-weight:bold;">tx_data_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_6_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[2][B]</td>
<td>tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.560%; route: 0.907, 16.671%; tC2Q: 3.416, 62.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.531</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td style=" font-weight:bold;">tx_data_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_7_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][B]</td>
<td>tx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.560%; route: 0.907, 16.671%; tC2Q: 3.416, 62.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.527</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td style=" font-weight:bold;">tx_data_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_0_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[0][A]</td>
<td>tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.574%; route: 0.904, 16.615%; tC2Q: 3.416, 62.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.453</td>
</tr>
<tr>
<td class="label">From</td>
<td>n920_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>BUFCTL_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>BUFCTL_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT4[A]</td>
<td>BUFCTL_n_ibuf/O</td>
</tr>
<tr>
<td>5.504</td>
<td>3.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[0][B]</td>
<td style=" font-weight:bold;">n920_s2/I0</td>
</tr>
<tr>
<td>6.053</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C30[0][B]</td>
<td style=" background: #97FFFF;">n920_s2/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>n920_s7/I1</td>
</tr>
<tr>
<td>6.800</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">n920_s7/F</td>
</tr>
<tr>
<td>7.527</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">tx_data_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>10.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tx_data_1_s0</td>
</tr>
<tr>
<td>10.453</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>tx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.435</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.119, 20.574%; route: 0.904, 16.615%; tC2Q: 3.416, 62.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/clk_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[1][B]</td>
<td>sdtape_inst/clk_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>5.565</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R26C24[1][B]</td>
<td style=" font-weight:bold;">sdtape_inst/clk_cnt_3_s0/Q</td>
</tr>
<tr>
<td>6.461</td>
<td>0.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[1][A]</td>
<td>sdtape_inst/n294_s2/I2</td>
</tr>
<tr>
<td>6.914</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C24[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n294_s2/F</td>
</tr>
<tr>
<td>7.353</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[1][B]</td>
<td>sdtape_inst/n222_s3/I3</td>
</tr>
<tr>
<td>7.724</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C25[1][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n222_s3/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][A]</td>
<td>sdtape_inst/read_bit_cnt_2_s3/I1</td>
</tr>
<tr>
<td>8.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R27C22[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/read_bit_cnt_2_s3/F</td>
</tr>
<tr>
<td>9.399</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[2][B]</td>
<td>sdtape_inst/read_byte_cnt_9_s4/I2</td>
</tr>
<tr>
<td>9.770</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C21[2][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/read_byte_cnt_9_s4/F</td>
</tr>
<tr>
<td>10.834</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td>sdtape_inst/n977_s2/I2</td>
</tr>
<tr>
<td>11.383</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">sdtape_inst/n977_s2/F</td>
</tr>
<tr>
<td>12.171</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>15.246</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.115, 30.932%; route: 4.491, 65.675%; tC2Q: 0.232, 3.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_read_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_punch_buf_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">tape_read_s1/Q</td>
</tr>
<tr>
<td>11.278</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>sdtape_inst/n2138_s3/I2</td>
</tr>
<tr>
<td>11.827</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2138_s3/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_punch_buf_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>sdtape_inst/tape_punch_buf_0_s0/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_punch_buf_0_s0</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>sdtape_inst/tape_punch_buf_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 33.338%; route: 0.866, 52.573%; tC2Q: 0.232, 14.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_read_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_punch_buf_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">tape_read_s1/Q</td>
</tr>
<tr>
<td>11.278</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>sdtape_inst/n2138_s3/I2</td>
</tr>
<tr>
<td>11.827</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2138_s3/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_punch_buf_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>sdtape_inst/tape_punch_buf_4_s0/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_punch_buf_4_s0</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>sdtape_inst/tape_punch_buf_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 33.338%; route: 0.866, 52.573%; tC2Q: 0.232, 14.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_read_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_punch_buf_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">tape_read_s1/Q</td>
</tr>
<tr>
<td>11.278</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>sdtape_inst/n2138_s3/I2</td>
</tr>
<tr>
<td>11.827</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2138_s3/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_punch_buf_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>sdtape_inst/tape_punch_buf_5_s0/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_punch_buf_5_s0</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>sdtape_inst/tape_punch_buf_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 33.338%; route: 0.866, 52.573%; tC2Q: 0.232, 14.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>tape_read_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_punch_buf_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>10.523</td>
<td>3.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>tape_read_s1/CLK</td>
</tr>
<tr>
<td>10.755</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">tape_read_s1/Q</td>
</tr>
<tr>
<td>11.278</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][A]</td>
<td>sdtape_inst/n2138_s3/I2</td>
</tr>
<tr>
<td>11.827</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R26C27[3][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n2138_s3/F</td>
</tr>
<tr>
<td>12.158</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_punch_buf_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>sdtape_inst/tape_punch_buf_6_s0/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sdtape_inst/tape_punch_buf_6_s0</td>
</tr>
<tr>
<td>15.263</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[0][A]</td>
<td>sdtape_inst/tape_punch_buf_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.314, 41.899%; route: 3.209, 58.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 33.578%; route: 0.854, 52.232%; tC2Q: 0.232, 14.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>sdtape_inst/read_buf_7_s0/CLK</td>
</tr>
<tr>
<td>3.800</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_7_s0/Q</td>
</tr>
<tr>
<td>3.922</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.848</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>sdtape_inst/read_buf_4_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C30[2][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_4_s0/Q</td>
</tr>
<tr>
<td>4.047</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.848</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[2][B]</td>
<td>sdtape_inst/read_buf_6_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[2][B]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_6_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.848</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][A]</td>
<td>sdtape_inst/read_buf_5_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C30[2][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_5_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.848</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>sdtape_inst/read_buf_2_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_2_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.848</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][B]</td>
<td>sdtape_inst/read_buf_1_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C32[2][B]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_1_s0/Q</td>
</tr>
<tr>
<td>4.063</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.848</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.848</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_buf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[2][B]</td>
<td>sdtape_inst/read_buf_3_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R26C30[2][B]</td>
<td style=" font-weight:bold;">sdtape_inst/read_buf_3_s0/Q</td>
</tr>
<tr>
<td>4.173</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.848</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>sdtape_inst/mem_readbuf_mem_readbuf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/read_bit_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>sdtape_inst/read_bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R34C21[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_bit_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>sdtape_inst/n1011_s7/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1011_s7/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_bit_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>sdtape_inst/read_bit_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>sdtape_inst/read_bit_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/r3_bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/r3_bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>sdtape_inst/r3_bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/r3_bit_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>sdtape_inst/n729_s5/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n729_s5/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/r3_bit_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>sdtape_inst/r3_bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C20[0][A]</td>
<td>sdtape_inst/r3_bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/tape_address_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/tape_address_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>sdtape_inst/tape_address_30_s1/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_address_30_s1/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>sdtape_inst/n1904_s2/I3</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1904_s2/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/tape_address_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>sdtape_inst/tape_address_30_s1/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>sdtape_inst/tape_address_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/write_buf_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/write_buf_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>sdtape_inst/write_buf_4_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_4_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>sdtape_inst/n1265_s0/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1265_s0/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>sdtape_inst/write_buf_4_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>sdtape_inst/write_buf_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/write_buf_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/write_buf_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>sdtape_inst/write_buf_5_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_5_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>sdtape_inst/n1264_s0/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1264_s0/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>sdtape_inst/write_buf_5_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>sdtape_inst/write_buf_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/write_buf_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/write_buf_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>sdtape_inst/write_buf_7_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_7_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>sdtape_inst/n1262_s0/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1262_s0/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>sdtape_inst/write_buf_7_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C23[1][A]</td>
<td>sdtape_inst/write_buf_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/write_buf_address_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/write_buf_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>sdtape_inst/write_buf_address_8_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_address_8_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>sdtape_inst/n1181_s4/I0</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1181_s4/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_buf_address_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>sdtape_inst/write_buf_address_8_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>sdtape_inst/write_buf_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/write_byte_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/write_byte_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>sdtape_inst/write_byte_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_byte_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C24[0][A]</td>
<td>sdtape_inst/n1306_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1306_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_byte_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>sdtape_inst/write_byte_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>sdtape_inst/write_byte_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/write_byte_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/write_byte_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>sdtape_inst/write_byte_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_byte_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C24[1][A]</td>
<td>sdtape_inst/n1304_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1304_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/write_byte_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>sdtape_inst/write_byte_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C24[1][A]</td>
<td>sdtape_inst/write_byte_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/read_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/read_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>sdtape_inst/read_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>sdtape_inst/n1009_s2/I2</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n1009_s2/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/read_bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>sdtape_inst/read_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>sdtape_inst/read_bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/r3_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/r3_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>sdtape_inst/r3_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/r3_bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C20[1][A]</td>
<td>sdtape_inst/n727_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n727_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/r3_bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>sdtape_inst/r3_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>sdtape_inst/r3_bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/dummy_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/dummy_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>sdtape_inst/dummy_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C20[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>sdtape_inst/n244_s2/I0</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n244_s2/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>sdtape_inst/dummy_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[0][A]</td>
<td>sdtape_inst/dummy_bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/dummy_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/dummy_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>sdtape_inst/dummy_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C20[1][A]</td>
<td>sdtape_inst/n242_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n242_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>sdtape_inst/dummy_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>sdtape_inst/dummy_bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/dummy_bit_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/dummy_bit_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>sdtape_inst/dummy_bit_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C21[0][A]</td>
<td>sdtape_inst/n238_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n238_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>sdtape_inst/dummy_bit_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>sdtape_inst/dummy_bit_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/dummy_bit_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/dummy_bit_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>sdtape_inst/dummy_bit_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C21[1][A]</td>
<td>sdtape_inst/n236_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n236_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/dummy_bit_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>sdtape_inst/dummy_bit_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>sdtape_inst/dummy_bit_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/clk_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>sdtape_inst/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/clk_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C25[0][A]</td>
<td>sdtape_inst/n188_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n188_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td style=" font-weight:bold;">sdtape_inst/clk_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>sdtape_inst/clk_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C25[0][A]</td>
<td>sdtape_inst/clk_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/reset_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sdtape_inst/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/reset_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sdtape_inst/n108_s2/I0</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n108_s2/F</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/reset_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sdtape_inst/reset_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sdtape_inst/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdtape_inst/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdtape_inst/reset_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>sdtape_inst/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/reset_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.803</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C20[1][A]</td>
<td>sdtape_inst/n106_s/I1</td>
</tr>
<tr>
<td>4.035</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" background: #97FFFF;">sdtape_inst/n106_s/SUM</td>
</tr>
<tr>
<td>4.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">sdtape_inst/reset_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>sdtape_inst/reset_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>sdtape_inst/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>5.565</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>179</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>7.163</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>5.565</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>179</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>7.163</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>5.565</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>179</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>7.163</td>
<td>1.598</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>15.333</td>
<td>3.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>15.298</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.598, 87.325%; tC2Q: 0.232, 12.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.152%; route: 3.245, 60.848%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>179</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>uart_tx_inst/state_1_s4/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C30[2][B]</td>
<td>uart_tx_inst/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>179</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/state_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>uart_tx_inst/state_0_s3/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C29[1][A]</td>
<td>uart_tx_inst/state_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>RESET_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C36[0][B]</td>
<td>RESET_n_s0/CLK</td>
</tr>
<tr>
<td>3.801</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>179</td>
<td>R31C36[0][B]</td>
<td style=" font-weight:bold;">RESET_n_s0/Q</td>
</tr>
<tr>
<td>4.806</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>528</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>3.599</td>
<td>2.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>uart_tx_inst/tx_ready_s0/CLK</td>
</tr>
<tr>
<td>3.610</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C30[2][A]</td>
<td>uart_tx_inst/tx_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.005, 83.264%; tC2Q: 0.202, 16.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.677%; route: 2.207, 61.323%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAL_latched_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>DAL_latched_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>DAL_latched_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAL_latched_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>DAL_latched_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>DAL_latched_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAL_latched_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>DAL_latched_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>DAL_latched_13_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_lo_mem_lo_1_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>mem_lo_mem_lo_1_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>mem_lo_mem_lo_1_2_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_lo_mem_lo_1_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>mem_lo_mem_lo_1_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>mem_lo_mem_lo_1_3_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_lo_mem_lo_1_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>mem_lo_mem_lo_1_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>mem_lo_mem_lo_1_4_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_lo_mem_lo_1_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>mem_lo_mem_lo_1_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>mem_lo_mem_lo_1_5_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_lo_mem_lo_1_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>mem_lo_mem_lo_1_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>mem_lo_mem_lo_1_6_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_lo_mem_lo_1_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>mem_lo_mem_lo_1_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>mem_lo_mem_lo_1_7_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.558</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ALE_n</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAL_latched_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>11.350</td>
<td>4.036</td>
<td>tNET</td>
<td>FF</td>
<td>DAL_latched_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>13.909</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>DAL_latched_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>528</td>
<td>sys_clk_d</td>
<td>2.759</td>
<td>3.480</td>
</tr>
<tr>
<td>179</td>
<td>RESET_n</td>
<td>5.484</td>
<td>1.997</td>
</tr>
<tr>
<td>77</td>
<td>newstate</td>
<td>3.865</td>
<td>2.385</td>
</tr>
<tr>
<td>58</td>
<td>state[0]</td>
<td>3.949</td>
<td>0.970</td>
</tr>
<tr>
<td>55</td>
<td>n3392_4</td>
<td>4.522</td>
<td>1.323</td>
</tr>
<tr>
<td>50</td>
<td>command_load</td>
<td>7.783</td>
<td>0.779</td>
</tr>
<tr>
<td>48</td>
<td>DAL_latched[2]</td>
<td>6.390</td>
<td>1.650</td>
</tr>
<tr>
<td>48</td>
<td>send_buf_47_10</td>
<td>4.781</td>
<td>0.702</td>
</tr>
<tr>
<td>45</td>
<td>DAL_latched[1]</td>
<td>6.359</td>
<td>1.645</td>
</tr>
<tr>
<td>41</td>
<td>state[1]</td>
<td>3.988</td>
<td>1.195</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C24</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C28</td>
<td>83.33%</td>
</tr>
<tr>
<td>R31C26</td>
<td>81.94%</td>
</tr>
<tr>
<td>R32C27</td>
<td>81.94%</td>
</tr>
<tr>
<td>R33C30</td>
<td>81.94%</td>
</tr>
<tr>
<td>R30C39</td>
<td>80.56%</td>
</tr>
<tr>
<td>R24C38</td>
<td>79.17%</td>
</tr>
<tr>
<td>R30C34</td>
<td>79.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
