{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669747356030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669747356030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 03:42:35 2022 " "Processing started: Wed Nov 30 03:42:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669747356030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747356030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week11 -c week11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off week11 -c week11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747356030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669747356314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669747356315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b " "Found entity 1: d2b" {  } { { "d2b.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/d2b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Led " "Found entity 1: Led" {  } { { "Led.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_week_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ten_week_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ten_week_2 " "Found entity 1: ten_week_2" {  } { { "ten_week_2.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/ten_week_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg_ce " "Found entity 1: four_bit_reg_ce" {  } { { "four_bit_reg_ce.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/four_bit_reg_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg_bus " "Found entity 1: b2seg_bus" {  } { { "b2seg_bus.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/b2seg_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do.bdf 1 1 " "Found 1 design units, including 1 entities, in source file do.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 do " "Found entity 1: do" {  } { { "do.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piezo_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 piezo_mux " "Found entity 1: piezo_mux" {  } { { "piezo_mux.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/piezo_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "re.bdf 1 1 " "Found 1 design units, including 1 entities, in source file re.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 re " "Found entity 1: re" {  } { { "re.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 E " "Found entity 1: E" {  } { { "E.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F " "Found entity 1: F" {  } { { "F.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Found entity 1: G" {  } { { "G.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piezo_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Piezo_module " "Found entity 1: Piezo_module" {  } { { "Piezo_module.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpiezo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testpiezo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testPiezo " "Found entity 1: testPiezo" {  } { { "testPiezo.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/testPiezo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pink_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pink_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pink_1 " "Found entity 1: pink_1" {  } { { "pink_1.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pink_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "purple.bdf 1 1 " "Found 1 design units, including 1 entities, in source file purple.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 purple " "Found entity 1: purple" {  } { { "purple.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/purple.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blue.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blue.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blue " "Found entity 1: blue" {  } { { "blue.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/blue.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "green.bdf 1 1 " "Found 1 design units, including 1 entities, in source file green.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 green " "Found entity 1: green" {  } { { "green.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/green.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yellow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file yellow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yellow " "Found entity 1: yellow" {  } { { "yellow.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/yellow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orange.bdf 1 1 " "Found 1 design units, including 1 entities, in source file orange.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 orange " "Found entity 1: orange" {  } { { "orange.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/orange.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.bdf 1 1 " "Found 1 design units, including 1 entities, in source file red.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 red " "Found entity 1: red" {  } { { "red.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/red.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitbinaryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitbinaryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 threeBitBinaryAdder " "Found entity 1: threeBitBinaryAdder" {  } { { "threeBitBinaryAdder.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/threeBitBinaryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file threebitreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 threeBitReg " "Found entity 1: threeBitReg" {  } { { "threeBitReg.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/threeBitReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747363286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669747363324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Piezo_module Piezo_module:inst " "Elaborating entity \"Piezo_module\" for hierarchy \"Piezo_module:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/main.bdf" { { 320 928 1080 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A Piezo_module:inst\|A:inst " "Elaborating entity \"A\" for hierarchy \"Piezo_module:inst\|A:inst\"" {  } { { "Piezo_module.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { { 96 752 936 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piezo_mux Piezo_module:inst\|A:inst\|piezo_mux:inst7 " "Elaborating entity \"piezo_mux\" for hierarchy \"Piezo_module:inst\|A:inst\|piezo_mux:inst7\"" {  } { { "A.bdf" "inst7" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 248 1240 1392 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363332 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT not1 " "Block or symbol \"NOT\" of instance \"not1\" overlaps another block or symbol" {  } { { "piezo_mux.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/piezo_mux.bdf" { { 128 160 208 160 "not1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1669747363333 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pnu_clk_div.v 1 1 " "Using design file pnu_clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PNU_CLK_DIV " "Found entity 1: PNU_CLK_DIV" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669747363342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669747363342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst\"" {  } { { "A.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 104 600 752 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363343 "|A|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst1\"" {  } { { "A.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 216 600 752 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363344 "|A|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst2\"" {  } { { "A.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 328 600 752 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363345 "|Piezo_module|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst3\"" {  } { { "A.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 440 600 752 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363346 "|A|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst4\"" {  } { { "A.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 552 600 752 664 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363348 "|A|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst5\"" {  } { { "A.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 664 600 752 776 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363349 "|A|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|A:inst\|PNU_CLK_DIV:inst6\"" {  } { { "A.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/A.bdf" { { 776 600 752 888 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363350 "|A|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "do Piezo_module:inst\|do:inst2 " "Elaborating entity \"do\" for hierarchy \"Piezo_module:inst\|do:inst2\"" {  } { { "Piezo_module.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { { 352 752 936 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst\"" {  } { { "do.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { { 112 768 920 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363351 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363352 "|do|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst1\"" {  } { { "do.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { { 224 768 920 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363353 "|do|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst2\"" {  } { { "do.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { { 336 768 920 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363354 "|Piezo_module|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst3\"" {  } { { "do.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { { 448 768 920 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363355 "|Piezo_module|PNU_CLK_DIV:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst4\"" {  } { { "do.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { { 560 768 920 672 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363356 "|do|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst5\"" {  } { { "do.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { { 672 768 920 784 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363356 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363357 "|do|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|do:inst2\|PNU_CLK_DIV:inst6\"" {  } { { "do.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/do.bdf" { { 784 768 920 896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363358 "|do|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B Piezo_module:inst\|B:inst1 " "Elaborating entity \"B\" for hierarchy \"Piezo_module:inst\|B:inst1\"" {  } { { "Piezo_module.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { { 224 752 936 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst\"" {  } { { "B.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { { 128 664 816 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363360 "|Piezo_module|B:inst1|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst1\"" {  } { { "B.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { { 240 664 816 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363362 "|Piezo_module|B:inst1|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst2\"" {  } { { "B.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { { 352 664 816 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363363 "|Piezo_module|B:inst1|PNU_CLK_DIV:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst3\"" {  } { { "B.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { { 464 664 816 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363364 "|Piezo_module|B:inst1|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst4\"" {  } { { "B.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { { 576 664 816 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363366 "|Piezo_module|B:inst1|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst5\"" {  } { { "B.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { { 688 664 816 800 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363367 "|Piezo_module|B:inst1|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|B:inst1\|PNU_CLK_DIV:inst6\"" {  } { { "B.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/B.bdf" { { 800 664 816 912 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363369 "|Piezo_module|B:inst1|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "re Piezo_module:inst\|re:inst3 " "Elaborating entity \"re\" for hierarchy \"Piezo_module:inst\|re:inst3\"" {  } { { "Piezo_module.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { { 480 752 936 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst\"" {  } { { "re.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { { 128 640 792 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363371 "|re|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst1\"" {  } { { "re.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { { 240 640 792 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363372 "|re|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst2\"" {  } { { "re.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { { 352 640 792 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363373 "|Piezo_module|PNU_CLK_DIV:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst3\"" {  } { { "re.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { { 464 640 792 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363375 "|Piezo_module|PNU_CLK_DIV:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst4\"" {  } { { "re.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { { 576 640 792 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363375 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363376 "|re|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst5\"" {  } { { "re.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { { 688 640 792 800 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363378 "|re|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|re:inst3\|PNU_CLK_DIV:inst6\"" {  } { { "re.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/re.bdf" { { 800 640 792 912 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363379 "|re|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F Piezo_module:inst\|F:inst5 " "Elaborating entity \"F\" for hierarchy \"Piezo_module:inst\|F:inst5\"" {  } { { "Piezo_module.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { { 736 752 936 864 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst\"" {  } { { "F.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { { 120 616 768 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363382 "|F|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst1\"" {  } { { "F.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { { 232 616 768 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363382 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363383 "|F|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst2\"" {  } { { "F.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { { 344 616 768 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363384 "|Piezo_module|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst3\"" {  } { { "F.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { { 456 616 768 568 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363385 "|F|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst4\"" {  } { { "F.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { { 568 616 768 680 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363387 "|F|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst5\"" {  } { { "F.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { { 680 616 768 792 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363388 "|F|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|F:inst5\|PNU_CLK_DIV:inst6\"" {  } { { "F.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/F.bdf" { { 792 616 768 904 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363390 "|F|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E Piezo_module:inst\|E:inst4 " "Elaborating entity \"E\" for hierarchy \"Piezo_module:inst\|E:inst4\"" {  } { { "Piezo_module.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { { 608 752 936 736 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst\"" {  } { { "E.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { { 136 624 776 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363393 "|E|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst1\"" {  } { { "E.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { { 248 624 776 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363394 "|E|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst2\"" {  } { { "E.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { { 360 624 776 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363395 "|Piezo_module|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst3\"" {  } { { "E.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { { 472 624 776 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363396 "|E|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst4\"" {  } { { "E.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { { 584 624 776 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363397 "|E|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst5\"" {  } { { "E.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { { 696 624 776 808 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363399 "|E|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|E:inst4\|PNU_CLK_DIV:inst6\"" {  } { { "E.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/E.bdf" { { 808 624 776 920 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363400 "|E|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G Piezo_module:inst\|G:inst6 " "Elaborating entity \"G\" for hierarchy \"Piezo_module:inst\|G:inst6\"" {  } { { "Piezo_module.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Piezo_module.bdf" { { 872 752 936 1000 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst\"" {  } { { "G.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { { 128 616 768 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363403 "|G|PNU_CLK_DIV:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst1 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst1\"" {  } { { "G.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { { 240 616 768 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363405 "|G|PNU_CLK_DIV:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst2 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst2\"" {  } { { "G.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { { 352 616 768 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363406 "|Piezo_module|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst3 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst3\"" {  } { { "G.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { { 464 616 768 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363408 "|G|PNU_CLK_DIV:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst4 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst4\"" {  } { { "G.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { { 576 616 768 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363408 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363410 "|G|PNU_CLK_DIV:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst5 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst5\"" {  } { { "G.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { { 688 616 768 800 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363412 "|G|PNU_CLK_DIV:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNU_CLK_DIV Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst6 " "Elaborating entity \"PNU_CLK_DIV\" for hierarchy \"Piezo_module:inst\|G:inst6\|PNU_CLK_DIV:inst6\"" {  } { { "G.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/G.bdf" { { 800 616 768 912 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669747363414 "|G|PNU_CLK_DIV:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitReg threeBitReg:inst7 " "Elaborating entity \"threeBitReg\" for hierarchy \"threeBitReg:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/main.bdf" { { 144 720 864 240 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst4 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/main.bdf" { { 264 664 776 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeBitBinaryAdder threeBitBinaryAdder:inst1 " "Elaborating entity \"threeBitBinaryAdder\" for hierarchy \"threeBitBinaryAdder:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/main.bdf" { { 176 480 608 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA threeBitBinaryAdder:inst1\|FA:inst6 " "Elaborating entity \"FA\" for hierarchy \"threeBitBinaryAdder:inst1\|FA:inst6\"" {  } { { "threeBitBinaryAdder.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/threeBitBinaryAdder.bdf" { { 280 1112 1208 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Led Led:inst5 " "Elaborating entity \"Led\" for hierarchy \"Led:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/main.bdf" { { 696 736 992 816 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363417 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pink_1 inst " "Block or symbol \"pink_1\" of instance \"inst\" overlaps another block or symbol" {  } { { "Led.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 40 536 656 296 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1669747363418 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "blue inst2 " "Block or symbol \"blue\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Led.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 536 536 656 792 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1669747363418 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "green inst3 " "Block or symbol \"green\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Led.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 792 536 656 1048 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1669747363418 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "orange inst5 " "Block or symbol \"orange\" of instance \"inst5\" overlaps another block or symbol" {  } { { "Led.bdf" "" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 1296 536 656 1552 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1669747363418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "purple Led:inst5\|purple:inst1 " "Elaborating entity \"purple\" for hierarchy \"Led:inst5\|purple:inst1\"" {  } { { "Led.bdf" "inst1" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 288 536 656 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pink_1 Led:inst5\|pink_1:inst " "Elaborating entity \"pink_1\" for hierarchy \"Led:inst5\|pink_1:inst\"" {  } { { "Led.bdf" "inst" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 40 536 656 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blue Led:inst5\|blue:inst2 " "Elaborating entity \"blue\" for hierarchy \"Led:inst5\|blue:inst2\"" {  } { { "Led.bdf" "inst2" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 536 536 656 792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellow Led:inst5\|yellow:inst4 " "Elaborating entity \"yellow\" for hierarchy \"Led:inst5\|yellow:inst4\"" {  } { { "Led.bdf" "inst4" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 1040 536 656 1296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "green Led:inst5\|green:inst3 " "Elaborating entity \"green\" for hierarchy \"Led:inst5\|green:inst3\"" {  } { { "Led.bdf" "inst3" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 792 536 656 1048 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orange Led:inst5\|orange:inst5 " "Elaborating entity \"orange\" for hierarchy \"Led:inst5\|orange:inst5\"" {  } { { "Led.bdf" "inst5" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 1296 536 656 1552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red Led:inst5\|red:inst6 " "Elaborating entity \"red\" for hierarchy \"Led:inst5\|red:inst6\"" {  } { { "Led.bdf" "inst6" { Schematic "C:/Users/bazoo/Documents/lessons/2022-2/logic lab/Project/Led.bdf" { { 1544 536 656 1800 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669747363423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1564 " "Implemented 1564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669747365121 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669747365121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1536 " "Implemented 1536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669747365121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669747365121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669747365224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 03:42:45 2022 " "Processing ended: Wed Nov 30 03:42:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669747365224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669747365224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669747365224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669747365224 ""}
