$date
   Sat Apr 27 19:05:37 2024
$end

$version
  2023.2
  $dumpfile ("Controller.vcd") 
$end

$timescale
  1ps
$end

$scope module Controller_tb $end
$var reg 5 ! OPcode [4:0] $end
$var reg 3 " Fun3 [2:0] $end
$var reg 1 # Fun7 $end
$var wire 2 $ Jump [1:0] $end
$var wire 1 % RegWrite $end
$var wire 1 & ALUSrc_B $end
$var wire 2 ' Store_len [1:0] $end
$var wire 4 ( ALU_Control [3:0] $end
$var wire 3 ) MemtoReg [2:0] $end
$var wire 1 * MemRW $end
$var wire 3 + Load_len [2:0] $end
$var wire 1 , Branch $end
$var wire 1 - BranchN $end
$var reg 32 . inst_for_test [31:0] $end
$upscope $end
$scope module glbl $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
bx !
bx "
x#
bx $
x%
x&
bx '
bx (
bx )
x*
bx +
x,
x-
bx .
$end

#5000
b1100 !
b0 "
0#
b0 $
1%
0&
b0 (
b0 )
0*
0,
0-
b100010000000010110011 .

#10000
1#
b1 (
b1000000000000001000000010110011 .

#15000
b100 "
0#
b101 (
b1000010100000010110011 .

#20000
b110 "
b1000 (
b1000010110000010110011 .

#25000
b111 "
b1001 (
b1000010111000010110011 .

#30000
b1 "
b10 (
b1000010001000010110011 .

#35000
b101 "
b110 (
b1000010101000010110011 .

#40000
1#
b111 (
b1000000001000010101000010110011 .

#45000
b10 "
0#
b11 (
b1000010010000010110011 .

#50000
b11 "
b100 (
b1000010011000010110011 .

#60000
b100 !
b0 "
1&
b0 (
b111110100000010000000010010011 .

#65000
b100 "
b101 (
b101000010100000010010011 .

#70000
b110 "
b1000 (
b100010110000010010011 .

#75000
b111 "
b1001 (
b10111000010010011 .

#80000
b1 "
b10 (
b10001000010010011 .

#85000
b101 "
b110 (
b10100010101000010010011 .

#90000
1#
b111 (
b1000000010100010101000010010011 .

#95000
b10 "
b11 (
b11111111111100010010000010010011 .

#100000
b11 "
b100 (
b11111111111100010011000010010011 .

#110000
b0 !
b10 "
0#
b0 (
b1 )
b100 +
b100000010010000010000011 .

#115000
b1 "
b10 +
b101000010001000010000011 .

#120000
b0 "
b0 +
b110000010000000010000011 .

#125000
b101 "
b11 +
b1101000010101000010000011 .

#130000
b100 "
b1 +
b1110000010100000010000011 .

#135000
b1000 !
b10 "
0%
b10 '
1*
b110000001010100000100011 .

#140000
b1 "
b1 '
b100010001011100100011 .

#145000
b0 "
b0 '
b100010000100100100011 .

#155000
b11000 !
0&
b1 (
1,
b100001000010101100011 .

#160000
b1 "
0,
1-
b100001001011001100011 .

#165000
b100 "
b11 (
b100001100011101100011 .

#170000
b101 "
1,
0-
b100001101100001100011 .

#175000
b110 "
b100 (
0,
1-
b100001110100101100011 .

#180000
b111 "
1,
0-
b100001111101001100011 .

#190000
b11011 !
1#
b1 $
1%
b10 )
0,
b11111001110111111111000001101111 .

#200000
b11001 !
b0 "
0#
b10 $
1&
b0 (
b111111111100010000000011100111 .

#210000
b1101 !
b111 "
b0 $
b11 )
b1111111111000010110111 .

#220000
b101 !
b100 )
b1111111111000010010111 .
