Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/hwone/encoder4to3/test_encoder_isim_beh.exe -prj D:/hwone/encoder4to3/test_encoder_beh.prj work.test_encoder 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/hwone/encoder4to3/encoder4to3.vhd" into library work
Parsing VHDL file "D:/hwone/encoder4to3/test_encoder.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity encoder4to3 [encoder4to3_default]
Compiling architecture behavior of entity test_encoder
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/hwone/encoder4to3/test_encoder_isim_beh.exe
Fuse Memory Usage: 30008 KB
Fuse CPU Usage: 374 ms
