<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Nov 27 14:33:02 2024" VIVADOVERSION="2024.1.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z007s" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CLA_4bit_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CLA_4bit_0" PORT="B"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="External_Ports_Cin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CLA_4bit_0" PORT="Cin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_0" PORT="rst"/>
        <CONNECTION INSTANCE="decoder_0" PORT="rst"/>
        <CONNECTION INSTANCE="display_decoder_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="seg_an" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_Y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="decoder_0" PORT="Y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="seg_cat" RIGHT="0" SIGIS="undef" SIGNAME="display_decoder_0_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="display_decoder_0" PORT="out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CLA_4bit_0" HWVERSION="1.0" INSTANCE="CLA_4bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CLA_4bit" VLNV="xilinx.com:module_ref:CLA_4bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_CLA_4bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Cin" SIGIS="undef" SIGNAME="External_Ports_Cin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Cin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Cout" SIGIS="undef" SIGNAME="CLA_4bit_0_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concatmodule_0" PORT="Cout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="S" RIGHT="0" SIGIS="undef" SIGNAME="CLA_4bit_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concatmodule_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_divider_0" HWVERSION="1.0" INSTANCE="clock_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_divider" VLNV="xilinx.com:module_ref:clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clock_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="16" NAME="terminalcount" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/concatmodule_0" HWVERSION="1.0" INSTANCE="concatmodule_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="concatmodule" VLNV="xilinx.com:module_ref:concatmodule:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_concatmodule_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Cout" SIGIS="undef" SIGNAME="CLA_4bit_0_Cout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLA_4bit_0" PORT="Cout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S" RIGHT="0" SIGIS="undef" SIGNAME="CLA_4bit_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CLA_4bit_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="concatmodule_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="split_digit_0" PORT="full_result"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/counter_0" HWVERSION="1.0" INSTANCE="counter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="counter" VLNV="xilinx.com:module_ref:counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="Y" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="decoder_0" PORT="I"/>
            <CONNECTION INSTANCE="mux_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/decoder_0" HWVERSION="1.0" INSTANCE="decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="decoder" VLNV="xilinx.com:module_ref:decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="I" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="Y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Y" RIGHT="0" SIGIS="undef" SIGNAME="decoder_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_an"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/display_decoder_0" HWVERSION="1.0" INSTANCE="display_decoder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="display_decoder" VLNV="xilinx.com:module_ref:display_decoder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_display_decoder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="in" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="Y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="display_decoder_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_cat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux_0" HWVERSION="1.0" INSTANCE="mux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux" VLNV="xilinx.com:module_ref:mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="I0" RIGHT="0" SIGIS="undef" SIGNAME="split_digit_0_right_digit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="split_digit_0" PORT="right_digit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="I1" RIGHT="0" SIGIS="undef" SIGNAME="split_digit_0_left_digit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="split_digit_0" PORT="left_digit"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="I2" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="I3" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="S" RIGHT="0" SIGIS="undef" SIGNAME="counter_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="counter_0" PORT="Y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Y" RIGHT="0" SIGIS="undef" SIGNAME="mux_0_Y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="display_decoder_0" PORT="in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/split_digit_0" HWVERSION="1.0" INSTANCE="split_digit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="split_digit" VLNV="xilinx.com:module_ref:split_digit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_split_digit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="full_result" RIGHT="0" SIGIS="undef" SIGNAME="concatmodule_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="concatmodule_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="left_digit" RIGHT="0" SIGIS="undef" SIGNAME="split_digit_0_left_digit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="I1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="right_digit" RIGHT="0" SIGIS="undef" SIGNAME="split_digit_0_right_digit">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux_0" PORT="I0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x04E1F"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="17"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="16" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="terminalcount"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
