<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_i_t_m___type" xml:lang="en-US">
<title>ITM_Type Struct Reference</title>
<indexterm><primary>ITM_Type</primary></indexterm>
<para>

<para>Structure type to access the Instrumentation Trace Macrocell Register (ITM). </para>
 
</para>
<para>
<computeroutput>#include &lt;core_cm3.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   <link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0374c0b98ab9de6f71fabff7412df832">u8</link></para>
</listitem>
            <listitem><para>   <link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae8d499140220fa6d4eab1da7262bf08e">u16</link></para>
</listitem>
            <listitem><para>   <link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacaf6d0e14a3d4b541c624913b4a1931e">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaac185c3215457883396ae15f47be9bec">PORT</link> [32]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga63deb05e7a614fd290562e511a2979ff">RESERVED0</link> [864]</para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8ffb3c6b706b03334f6fe37ef5d8b165">TER</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga162d8d4bcf80ad9b8f01af570ed81058">RESERVED1</link> [15]</para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga72bb9b7d61fe3262cd2a6070a7bd5b69">TPR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gade93d21b11103a1e89c36b9120b4cbf0">RESERVED2</link> [15]</para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae9dd9282fab299d0cd6e119564688e53">TCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5f6279765c35211755691cab040f7cbd">RESERVED3</link> [29]</para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae13374b53589f16b2fc2c868d779a9c7">IWR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga5f1859b657556cbeeb743b0da2e71654">IRR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa75460116777434aebcd8698b46514cd">IMCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga1f593ff98d0afd4a9f02de33304fe38d">RESERVED4</link> [43]</para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaa2c0f411bbcc7b7c7a558a964996dc11">LAR</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga8387dc0dc9f45c8a81cfc98bfff7ae32">LSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga2e4356b97fabed41bcbf29ec48cdb3de">RESERVED5</link> [6]</para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad75960b83ea47a469e6a1406dd9eefa6">PID4</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga7276a30c464f0b34944b6eb16d3df077">PID5</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae5d83564471b76d88088a949ca67ac9b">PID6</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga247fae2f4a140d4da5e8a044370dedec">PID7</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad6c87ae4ca1aa56b4369a97fca639926">PID0</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae554433b6f6c4733d222bcb2c75ccb39">PID1</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gaf07d9a44e0188d55742f5d6a8752cd2c">PID2</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga510fcf8ad6966fdfb0767e624b74c64f">PID3</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gad613e91338bb994bde578b1a2fcbc1ec">CID0</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga67f499e16728f744c73dad3784d898d7">CID1</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gab36bf4236041f727b3e5cf2cfaa2aa04">CID2</link></para>
</listitem>
            <listitem><para><link linkend="_core__cm4_8h_1af63697ed9952cc71e1225efe205f6cd3">__I</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacb2fedfd1da6ff2a57d25fec513ffe25">CID3</link></para>
</listitem>
            <listitem><para>union {</para>
        <itemizedlist>
            <listitem><para>   <link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint8_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga0374c0b98ab9de6f71fabff7412df832">u8</link></para>
</listitem>
            <listitem><para>   <link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint16_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gae8d499140220fa6d4eab1da7262bf08e">u16</link></para>
</listitem>
            <listitem><para>   <link linkend="_core__cm4_8h_1a7e25d9380f9ef903923964322e71f2f6">__O</link> uint32_t <link linkend="_group___c_m_s_i_s__core___debug_functions_1gacaf6d0e14a3d4b541c624913b4a1931e">u32</link></para>
</listitem>
        </itemizedlist>
</listitem>
            <listitem><para>} <link linkend="_group___c_m_s_i_s__core___debug_functions_1ga533c61111d0fb3ff88d13ef4ac36b54b">PORT</link> [32]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Structure type to access the Instrumentation Trace Macrocell Register (ITM). </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l00640">640</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
<para>
The documentation for this struct was generated from the following files:</para>
C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/<link linkend="_core__cm3_8h">core_cm3.h</link>C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/<link linkend="_core__cm4_8h">core_cm4.h</link></section>
</section>
