-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXIRangeDetectorModuleB4_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXIRangeDetectorModuleB4_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		RangeFrom : in unsigned (31 downto 0);
		RangeTo : in unsigned (31 downto 0);
		Value : in unsigned (31 downto 0);
		IsActive : out std_logic
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXIRangeDetectorModuleB4_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	signal Inputs_RangeFrom : unsigned(31 downto 0) := (others => '0');
	signal Inputs_RangeTo : unsigned(31 downto 0) := (others => '0');
	signal Inputs_Value : unsigned(31 downto 0) := (others => '0');
	signal AXIRangeDetectorModule_L28F33T99_Expr : std_logic := '0';
	signal AXIRangeDetectorModule_L28F33T99_Expr_1 : std_logic := '0';
	signal AXIRangeDetectorModule_L28F33T99_Expr_2 : std_logic := '0';
	signal AXIRangeDetectorModule_L28F33T65_Expr : std_logic := '0';
	signal AXIRangeDetectorModule_L28F33T65_ExprLhs : signed(32 downto 0) := "000000000000000000000000000000000";
	signal AXIRangeDetectorModule_L28F33T65_ExprRhs : signed(32 downto 0) := "000000000000000000000000000000000";
	signal AXIRangeDetectorModule_L28F69T99_Expr : std_logic := '0';
	signal AXIRangeDetectorModule_L28F69T99_ExprLhs : signed(32 downto 0) := "000000000000000000000000000000000";
	signal AXIRangeDetectorModule_L28F69T99_ExprRhs : signed(32 downto 0) := "000000000000000000000000000000000";
begin
	AXIRangeDetectorModule_L28F33T65_Expr <= '1' when (signed(resize(AXIRangeDetectorModule_L28F33T65_ExprLhs, AXIRangeDetectorModule_L28F33T65_ExprLhs'length + 1)) >= signed(resize(AXIRangeDetectorModule_L28F33T65_ExprRhs, AXIRangeDetectorModule_L28F33T65_ExprRhs'length + 1))) else '0';
	AXIRangeDetectorModule_L28F69T99_Expr <= '1' when (signed(resize(AXIRangeDetectorModule_L28F69T99_ExprLhs, AXIRangeDetectorModule_L28F69T99_ExprLhs'length + 1)) <= signed(resize(AXIRangeDetectorModule_L28F69T99_ExprRhs, AXIRangeDetectorModule_L28F69T99_ExprRhs'length + 1))) else '0';
	process (AXIRangeDetectorModule_L28F33T99_Expr_1, AXIRangeDetectorModule_L28F33T99_Expr_2)
	begin
		AXIRangeDetectorModule_L28F33T99_Expr <= AXIRangeDetectorModule_L28F33T99_Expr_1 AND AXIRangeDetectorModule_L28F33T99_Expr_2;
	end process;
	process (AXIRangeDetectorModule_L28F33T65_Expr, AXIRangeDetectorModule_L28F33T99_Expr, AXIRangeDetectorModule_L28F69T99_Expr, Inputs_RangeFrom, Inputs_RangeTo, Inputs_Value, RangeFrom, RangeTo, Value)
	begin
		AXIRangeDetectorModule_L28F33T65_ExprLhs(32) <= '0';
		AXIRangeDetectorModule_L28F33T65_ExprLhs(31 downto 0) <= signed(Inputs_Value);
		AXIRangeDetectorModule_L28F33T65_ExprRhs(32) <= '0';
		AXIRangeDetectorModule_L28F33T65_ExprRhs(31 downto 0) <= signed(Inputs_RangeFrom);
		AXIRangeDetectorModule_L28F69T99_ExprLhs(32) <= '0';
		AXIRangeDetectorModule_L28F69T99_ExprLhs(31 downto 0) <= signed(Inputs_Value);
		AXIRangeDetectorModule_L28F69T99_ExprRhs(32) <= '0';
		AXIRangeDetectorModule_L28F69T99_ExprRhs(31 downto 0) <= signed(Inputs_RangeTo);
		AXIRangeDetectorModule_L28F33T99_Expr_1 <= AXIRangeDetectorModule_L28F33T65_Expr;
		AXIRangeDetectorModule_L28F33T99_Expr_2 <= AXIRangeDetectorModule_L28F69T99_Expr;
		Inputs_RangeFrom <= RangeFrom;
		Inputs_RangeTo <= RangeTo;
		Inputs_Value <= Value;
		IsActive <= AXIRangeDetectorModule_L28F33T99_Expr;
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
