<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a href="dir_30168dac808c8ac2b97106172ddd8c3b.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_fmc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__fmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal_8h.html">stm32f4xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#if defined(HAL_NOR_MODULE_ENABLED) || (defined(HAL_NAND_MODULE_ENABLED)) || defined(HAL_PCCARD_MODULE_ENABLED) || defined(HAL_SDRAM_MODULE_ENABLED)\</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">    || defined(HAL_SRAM_MODULE_ENABLED)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/* ----------------------- FMC registers bit mask --------------------------- */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#if defined(FMC_Bank1)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/* --- BCR Register ---*/</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">/* BCR register clear mask */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/* --- BTR Register ---*/</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* BTR register clear mask */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTR1_ADDSET | FMC_BTR1_ADDHLD  |\</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">                                      FMC_BTR1_DATAST | FMC_BTR1_BUSTURN |\</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">                                      FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT  |\</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">                                      FMC_BTR1_ACCMOD))</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/* --- BWTR Register ---*/</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/* BWTR register clear mask */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTR1_ADDSET | FMC_BWTR1_ADDHLD  |\</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">                                      FMC_BWTR1_DATAST | FMC_BWTR1_BUSTURN |\</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">                                      FMC_BWTR1_ACCMOD))</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#if defined (FMC_PCR_PWAITEN)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">                                      FMC_PCR_PTYP    | FMC_PCR_PWID   | \</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">                                      FMC_PCR_ECCEN   | FMC_PCR_TCLR   | \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">                                      FMC_PCR_TAR     | FMC_PCR_ECCPS))</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET2  | FMC_PMEM_MEMWAIT2 |\</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">                                      FMC_PMEM_MEMHOLD2 | FMC_PMEM_MEMHIZ2))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET2  | FMC_PATT_ATTWAIT2 |\</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">                                      FMC_PATT_ATTHOLD2 | FMC_PATT_ATTHIZ2))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR2_PWAITEN | FMC_PCR2_PBKEN  | \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">                                      FMC_PCR2_PTYP    | FMC_PCR2_PWID   | \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">                                      FMC_PCR2_ECCEN   | FMC_PCR2_TCLR   | \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                      FMC_PCR2_TAR     | FMC_PCR2_ECCPS))</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM2_MEMSET2  | FMC_PMEM2_MEMWAIT2 |\</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                                      FMC_PMEM2_MEMHOLD2 | FMC_PMEM2_MEMHIZ2))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT2_ATTSET2  | FMC_PATT2_ATTWAIT2 |\</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">                                      FMC_PATT2_ATTHOLD2 | FMC_PATT2_ATTHIZ2))</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_PCR_PWAITEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#if defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* --- PCR Register ---*/</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* PCR register clear mask */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define PCR4_CLEAR_MASK   ((uint32_t)(FMC_PCR4_PWAITEN | FMC_PCR4_PBKEN  | \</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">                                      FMC_PCR4_PTYP    | FMC_PCR4_PWID   | \</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">                                      FMC_PCR4_ECCEN   | FMC_PCR4_TCLR   | \</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">                                      FMC_PCR4_TAR     | FMC_PCR4_ECCPS))</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* --- PMEM Register ---*/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* PMEM register clear mask */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define PMEM4_CLEAR_MASK  ((uint32_t)(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 |\</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">                                      FMC_PMEM4_MEMHOLD4 | FMC_PMEM4_MEMHIZ4))</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* --- PATT Register ---*/</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* PATT register clear mask */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define PATT4_CLEAR_MASK  ((uint32_t)(FMC_PATT4_ATTSET4  | FMC_PATT4_ATTWAIT4 |\</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">                                      FMC_PATT4_ATTHOLD4 | FMC_PATT4_ATTHIZ4))</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* --- PIO4 Register ---*/</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/* PIO4 register clear mask */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define PIO4_CLEAR_MASK   ((uint32_t)(FMC_PIO4_IOSET4  | FMC_PIO4_IOWAIT4 | \</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">                                      FMC_PIO4_IOHOLD4 | FMC_PIO4_IOHIZ4))</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">/* --- SDCR Register ---*/</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* SDCR register clear mask */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCR1_NC    | FMC_SDCR1_NR     | \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">                                      FMC_SDCR1_MWID  | FMC_SDCR1_NB     | \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                      FMC_SDCR1_CAS   | FMC_SDCR1_WP     | \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">                                      FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">                                      FMC_SDCR1_RPIPE))</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* --- SDTR Register ---*/</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/* SDTR register clear mask */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR   | \</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">                                      FMC_SDTR1_TRAS  | FMC_SDTR1_TRC    | \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">                                      FMC_SDTR1_TWR   | FMC_SDTR1_TRP    | \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                                      FMC_SDTR1_TRCD))</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#if defined(FMC_Bank1)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gadcd17e1723f3c9ae54fb91c4e209a977">FMC_NORSRAM_Init</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                                    <span class="keyword">const</span> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gad529724fc3960dd8414ada02caa065b2">FMC_NORSRAM_InitTypeDef</a> *Init)</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>{</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  uint32_t flashaccess;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  uint32_t btcr_reg;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  uint32_t mask;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Init-&gt;NSBank));</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_MUX(Init-&gt;DataAddressMux));</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_MEMORY(Init-&gt;MemoryType));</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_BURSTMODE(Init-&gt;BurstAccessMode));</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_POLARITY(Init-&gt;WaitSignalPolarity));</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#if defined(FMC_BCR1_WRAPMOD)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRAP_MODE(Init-&gt;WrapMode));</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WRAPMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_SIGNAL_ACTIVE(Init-&gt;WaitSignalActive));</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_OPERATION(Init-&gt;WriteOperation));</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAITE_SIGNAL(Init-&gt;WaitSignal));</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_EXTENDED_MODE(Init-&gt;ExtendedMode));</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ASYNWAIT(Init-&gt;AsynchronousWait));</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_BURST(Init-&gt;WriteBurst));</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#if defined(FMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_CONTINOUS_CLOCK(Init-&gt;ContinuousClock));</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#if defined(FMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_FIFO(Init-&gt;WriteFifo));</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_PAGESIZE(Init-&gt;PageSize));</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">/* Disable NORSRAM Device */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga8d77627d08b6f6d2f5e7e0d8d0ecbc82">__FMC_NORSRAM_DISABLE</a>(Device, Init-&gt;NSBank);</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">/* Set NORSRAM device control parameters */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="keywordflow">if</span> (Init-&gt;MemoryType == FMC_MEMORY_TYPE_NOR)</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  {</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  }</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  {</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  }</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  btcr_reg = (flashaccess                   | \</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>              Init-&gt;DataAddressMux          | \</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>              Init-&gt;MemoryType              | \</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>              Init-&gt;MemoryDataWidth         | \</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>              Init-&gt;BurstAccessMode         | \</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>              Init-&gt;WaitSignalPolarity      | \</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>              Init-&gt;WaitSignalActive        | \</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>              Init-&gt;WriteOperation          | \</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>              Init-&gt;WaitSignal              | \</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>              Init-&gt;ExtendedMode            | \</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>              Init-&gt;AsynchronousWait        | \</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>              Init-&gt;WriteBurst);</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#if defined(FMC_BCR1_WRAPMOD)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  btcr_reg |= Init-&gt;WrapMode;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WRAPMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#if defined(FMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  btcr_reg |= Init-&gt;ContinuousClock;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#if defined(FMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  btcr_reg |= Init-&gt;WriteFifo;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  btcr_reg |= Init-&gt;PageSize;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  mask = (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8071c51a621c27198498af06ea0adf15">FMC_BCR1_MBKEN</a>                |</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga264e6e4d5724db35b934f697b0a0cbba">FMC_BCR1_MUXEN</a>                |</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaead0f00cdc16a6c8d50d5b9e51d5e38">FMC_BCR1_MTYP</a>                 |</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5cf441da43ab55821ee7274c2eff4951">FMC_BCR1_MWID</a>                 |</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d2399e833b0d207fafa5ba6d9dfb5e0">FMC_BCR1_FACCEN</a>               |</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9eddbefa7bf439fb39ef0d9a2debac76">FMC_BCR1_BURSTEN</a>              |</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga884394e393c0b7719ee4297989690956">FMC_BCR1_WAITPOL</a>              |</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c3965a2c338566154c6fe79c5d07989">FMC_BCR1_WAITCFG</a>              |</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga48d44d438efe1c501fe1705b8c24674a">FMC_BCR1_WREN</a>                 |</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4203a3390f8eb0fc6064f7fc23c22b98">FMC_BCR1_WAITEN</a>               |</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a1fcf43df17e45825939c7839de4f8d">FMC_BCR1_EXTMOD</a>               |</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga19306ae46c68880f1e10ad7e973a329f">FMC_BCR1_ASYNCWAIT</a>            |</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>          <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0cedbd16af9eadf6b20ff39bc5bfcc87">FMC_BCR1_CBURSTRW</a>);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#if defined(FMC_BCR1_WRAPMOD)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4887574d60a2d62134710aafea506486">FMC_BCR1_WRAPMOD</a>;</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WRAPMOD */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#if defined(FMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#if defined(FMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  mask |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac648a5eb8b02da6f44559de903bcef5f">FMC_BCR1_CPSIZE</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[Init-&gt;NSBank], mask, btcr_reg);</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#if defined(FMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <span class="comment">/* Configure synchronous mode when Continuous clock is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordflow">if</span> ((Init-&gt;ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) &amp;&amp; (Init-&gt;NSBank != <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>))</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  {</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>, Init-&gt;ContinuousClock);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  }</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#if defined(FMC_BCR1_WFDIS)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keywordflow">if</span> (Init-&gt;NSBank != <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>)</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  {</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>    <span class="comment">/* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], (uint32_t)(Init-&gt;WriteFifo));</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  }</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_WFDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>}</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga287693ca1f2a4b4b70fa5657645a1d92">FMC_NORSRAM_DeInit</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>                                     <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *ExDevice, uint32_t Bank)</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>{</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="comment">/* Disable the FMC_NORSRAM device */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga8d77627d08b6f6d2f5e7e0d8d0ecbc82">__FMC_NORSRAM_DISABLE</a>(Device, Bank);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="comment">/* De-initialize the FMC_NORSRAM device */</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="comment">/* FMC_NORSRAM_BANK1 */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">if</span> (Bank == <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>)</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  {</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    Device-&gt;BTCR[Bank] = 0x000030DBU;</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  }</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="comment">/* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  {</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    Device-&gt;BTCR[Bank] = 0x000030D2U;</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  }</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  Device-&gt;BTCR[Bank + 1U] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  ExDevice-&gt;BWTR[Bank]   = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>}</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga536dc9a6ede50df68d55d8460e23c8e7">FMC_NORSRAM_Timing_Init</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device,</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                                          <span class="keyword">const</span> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga11bfe33266edbe384abe8942a1c9eaaf">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>{</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">#if defined(FMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  uint32_t tmpr;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_CLK_DIV(Timing-&gt;CLKDivision));</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATA_LATENCY(Timing-&gt;DataLatency));</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="comment">/* Set FMC_NORSRAM device timing parameters */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  Device-&gt;BTCR[Bank + 1U] =</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>    (Timing-&gt;AddressSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f8561b012e0e7cb62858c6892d60246">FMC_BTR1_ADDSET_Pos</a>) |</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>    (Timing-&gt;AddressHoldTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga43a2ed87e91bb85b86b0a09cf3c259de">FMC_BTR1_ADDHLD_Pos</a>) |</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    (Timing-&gt;DataSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaacf32b91bfd7822a6c1b6ff4ca17bdc">FMC_BTR1_DATAST_Pos</a>) |</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>    (Timing-&gt;BusTurnAroundDuration &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7da82962fb40a544f3ffc70d3db9c4bd">FMC_BTR1_BUSTURN_Pos</a>) |</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    ((Timing-&gt;CLKDivision - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a>) |</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    ((Timing-&gt;DataLatency - 2U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3b816b8cf4b3cf96f31e6970024dd2db">FMC_BTR1_DATLAT_Pos</a>) |</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    Timing-&gt;AccessMode;</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="preprocessor">#if defined(FMC_BCR1_CCLKEN)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="comment">/* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a>], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a>))</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  {</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    tmpr = (uint32_t)(Device-&gt;BTCR[<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a> + 1U] &amp; ~((0x0FU) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a>));</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    tmpr |= (uint32_t)(((Timing-&gt;CLKDivision) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a>);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BTCR[<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a> + 1U], <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad2da3afe5989bb714b10d6b5a608e8a1">FMC_BTR1_CLKDIV</a>, tmpr);</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  }</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_BCR1_CCLKEN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>}</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga94507a9a975471fca77486a27c2fd5af">FMC_NORSRAM_Extended_Timing_Init</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *Device,</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>                                                   <span class="keyword">const</span> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga11bfe33266edbe384abe8942a1c9eaaf">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank,</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                                                   uint32_t ExtendedMode)</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>{</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_EXTENDED_MODE(ExtendedMode));</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="keywordflow">if</span> (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  {</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_SETUP_TIME(Timing-&gt;AddressSetupTime));</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ADDRESS_HOLD_TIME(Timing-&gt;AddressHoldTime));</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_DATASETUP_TIME(Timing-&gt;DataSetupTime));</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TURNAROUND_TIME(Timing-&gt;BusTurnAroundDuration));</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ACCESS_MODE(Timing-&gt;AccessMode));</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    <span class="comment">/* Set NORSRAM device timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;BWTR[Bank], BWTR_CLEAR_MASK, (Timing-&gt;AddressSetupTime                                    |</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>                                                     ((Timing-&gt;AddressHoldTime)        &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga70a8344e3ddf226b5613f4b777e1095e">FMC_BWTR1_ADDHLD_Pos</a>)  |</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>                                                     ((Timing-&gt;DataSetupTime)          &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacc9e343d436bb974eabe79e165d1372c">FMC_BWTR1_DATAST_Pos</a>)  |</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>                                                     Timing-&gt;AccessMode                                          |</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>                                                     ((Timing-&gt;BusTurnAroundDuration)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga155239c6574221c6fbb99fe2cd7a644a">FMC_BWTR1_BUSTURN_Pos</a>)));</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  }</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  {</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    Device-&gt;BWTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  }</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>}</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga80b74385930a4c50e0fbfa499419c791">FMC_NORSRAM_WriteOperation_Enable</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>{</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="comment">/* Enable write operation */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;BTCR[Bank], <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a>);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>}</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga78715eb3516afb14dd90863df43388cf">FMC_NORSRAM_WriteOperation_Disable</a>(<a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>{</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_DEVICE(Device));</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NORSRAM_BANK(Bank));</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="comment">/* Disable write operation */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;BTCR[Bank], <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a>);</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>}</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_Init(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <span class="keyword">const</span> FMC_NAND_InitTypeDef *Init)</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>{</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Init-&gt;NandBank));</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_FEATURE(Init-&gt;Waitfeature));</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_MEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ECC_STATE(Init-&gt;EccComputation));</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ECCPAGE_SIZE(Init-&gt;ECCPageSize));</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TCLR_TIME(Init-&gt;TCLRSetupTime));</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TAR_TIME(Init-&gt;TARSetupTime));</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="comment">/* Set NAND device control parameters */</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <span class="keywordflow">if</span> (Init-&gt;NandBank == FMC_NAND_BANK2)</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  {</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR2, PCR_CLEAR_MASK, (Init-&gt;Waitfeature                                      |</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                                              FMC_PCR_MEMORY_TYPE_NAND                               |</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                                              Init-&gt;MemoryDataWidth                                  |</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>                                              Init-&gt;EccComputation                                   |</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>                                              Init-&gt;ECCPageSize                                      |</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>                                              ((Init-&gt;TCLRSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga375bc4fe8e5150be0dd86406fdc62444">FMC_PCR2_TCLR_Pos</a>)  |</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>                                              ((Init-&gt;TARSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b49c1a36eacd502e13a5f59ff1df488">FMC_PCR2_TAR_Pos</a>)));</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  }</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  {</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR3, PCR_CLEAR_MASK, (Init-&gt;Waitfeature                                      |</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                                              FMC_PCR_MEMORY_TYPE_NAND                               |</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                                              Init-&gt;MemoryDataWidth                                  |</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>                                              Init-&gt;EccComputation                                   |</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>                                              Init-&gt;ECCPageSize                                      |</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>                                              ((Init-&gt;TCLRSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga375bc4fe8e5150be0dd86406fdc62444">FMC_PCR2_TCLR_Pos</a>)  |</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>                                              ((Init-&gt;TARSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b49c1a36eacd502e13a5f59ff1df488">FMC_PCR2_TAR_Pos</a>)));</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  }</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR, PCR_CLEAR_MASK, (Init-&gt;Waitfeature                            |</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>                                           FMC_PCR_MEMORY_TYPE_NAND                     |</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                                           Init-&gt;MemoryDataWidth                        |</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                                           Init-&gt;EccComputation                         |</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>                                           Init-&gt;ECCPageSize                            |</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>                                           ((Init-&gt;TCLRSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a>)  |</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>                                           ((Init-&gt;TARSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a>)));</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>}</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_CommonSpace_Timing_Init(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>                                                   <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>{</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  <span class="comment">/* Set FMC_NAND device timing parameters */</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="keywordflow">if</span> (Bank == FMC_NAND_BANK2)</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  {</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM2, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga735eac7327fefc68c0646f8e8ade5e92">FMC_PMEM2_MEMWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7ba96e8cb0a802ba522975ffb5def0b3">FMC_PMEM2_MEMHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8795f03d046b058f1245581094517441">FMC_PMEM2_MEMHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  }</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  {</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM3, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga735eac7327fefc68c0646f8e8ade5e92">FMC_PMEM2_MEMWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7ba96e8cb0a802ba522975ffb5def0b3">FMC_PMEM2_MEMHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8795f03d046b058f1245581094517441">FMC_PMEM2_MEMHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  }</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  Device-&gt;PMEM = (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                  ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga015876258277f50b1d1fdc964f1a40d9">FMC_PMEM_MEMWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>                  ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga819d9f2795966647f0b28208270b346f">FMC_PMEM_MEMHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>                  ((Timing-&gt;HiZSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga66694a4cffec4dcd9cf0017c263fcb99">FMC_PMEM_MEMHIZ2_Pos</a>));</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>}</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_AttributeSpace_Timing_Init(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device,</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>                                                      <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>{</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <span class="comment">/* Set FMC_NAND device timing parameters */</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <span class="keywordflow">if</span> (Bank == FMC_NAND_BANK2)</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  {</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    <span class="comment">/* NAND bank 2 registers configuration */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT2, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac767111588aef026ac668c4fa72daa9a">FMC_PATT2_ATTWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga63da8319bcffad3d2b0c95e2e533d1a7">FMC_PATT2_ATTHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga001018b6765e727c5effac2f81d952ce">FMC_PATT2_ATTHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  }</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  {</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>    <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT3, (Timing-&gt;SetupTime                                             |</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>                              ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac767111588aef026ac668c4fa72daa9a">FMC_PATT2_ATTWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>                              ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga63da8319bcffad3d2b0c95e2e533d1a7">FMC_PATT2_ATTHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>                              ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga001018b6765e727c5effac2f81d952ce">FMC_PATT2_ATTHIZ2_Pos</a>)));</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  }</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="comment">/* NAND bank 3 registers configuration */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  Device-&gt;PATT = (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>                  ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga77c751839a3660bc23c69aa3ae8b5b3c">FMC_PATT_ATTWAIT2_Pos</a>) |</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>                  ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gadbf3b29945079df63e0455841d5dfcc3">FMC_PATT_ATTHOLD2_Pos</a>) |</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                  ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6db1634b8f0f7c3e9726b80c4bba41e8">FMC_PATT_ATTHIZ2_Pos</a>));</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>}</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_DeInit(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>{</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  <span class="comment">/* Disable the NAND Bank */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  __FMC_NAND_DISABLE(Device, Bank);</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="comment">/* De-initialize the NAND Bank */</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  <span class="keywordflow">if</span> (Bank == FMC_NAND_BANK2)</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  {</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>    <span class="comment">/* Set the FMC_NAND_BANK2 registers to their reset values */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR2,  0x00000018U);</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR2,   0x00000040U);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM2, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT2, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  }</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  <span class="comment">/* FMC_Bank3_NAND */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  {</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    <span class="comment">/* Set the FMC_NAND_BANK3 registers to their reset values */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR3,  0x00000018U);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR3,   0x00000040U);</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM3, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>    <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT3, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  }</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="comment">/* Set the FMC_NAND_BANK3 registers to their reset values */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PCR,  0x00000018U);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;SR,   0x00000040U);</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT, 0xFCFCFCFCU);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>}</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_ECC_Enable(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>{</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="comment">/* Enable ECC feature */</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <span class="keywordflow">if</span> (Bank == FMC_NAND_BANK2)</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  {</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6f4b3b688d1f4520c952db8b71f1ff96">FMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  }</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>  {</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR3, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6f4b3b688d1f4520c952db8b71f1ff96">FMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  }</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;PCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>}</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_ECC_Disable(<a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank)</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>{</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="comment">/* Disable ECC feature */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <span class="keywordflow">if</span> (Bank == FMC_NAND_BANK2)</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  {</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR2, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6f4b3b688d1f4520c952db8b71f1ff96">FMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  }</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  {</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR3, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6f4b3b688d1f4520c952db8b71f1ff96">FMC_PCR2_ECCEN</a>);</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  }</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>  <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span> </div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;PCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a>);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>}</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_NAND_GetECC(<span class="keyword">const</span> <a class="code hl_define" href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t *ECCval, uint32_t Bank,</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>                                  uint32_t Timeout)</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>{</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_DEVICE(Device));</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_NAND_BANK(Bank));</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="comment">/* Get tick */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>();</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <span class="comment">/* Wait until FIFO is empty */</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <span class="keywordflow">while</span> (__FMC_NAND_GET_FLAG(Device, Bank, <a class="code hl_define" href="group___f_s_m_c___l_l___alias__definition.html#gaea0e27112081804b8a00a6d1d51e3787">FMC_FLAG_FEMPT</a>) == <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  {</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    <span class="keywordflow">if</span> (Timeout != <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>    {</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>      <span class="keywordflow">if</span> (((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart) &gt; Timeout) || (Timeout == 0U))</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>      {</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>      }</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>    }</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  }</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#if defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <span class="keywordflow">if</span> (Bank == FMC_NAND_BANK2)</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  {</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>    <span class="comment">/* Get the ECCR2 register value */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>    *ECCval = (uint32_t)Device-&gt;ECCR2;</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  }</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  {</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>    <span class="comment">/* Get the ECCR3 register value */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>    *ECCval = (uint32_t)Device-&gt;ECCR3;</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  }</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <span class="comment">/* Prevent unused argument(s) compilation warning if no assert_param check */</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a>(Bank);</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <span class="comment">/* Get the ECCR register value */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  *ECCval = (uint32_t)Device-&gt;ECCR;</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>}</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#if defined(FMC_Bank4)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_PCCARD_Init(FMC_PCCARD_TypeDef *Device, <span class="keyword">const</span> FMC_PCCARD_InitTypeDef *Init)</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>{</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_FEATURE(Init-&gt;Waitfeature));</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TCLR_TIME(Init-&gt;TCLRSetupTime));</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_TAR_TIME(Init-&gt;TARSetupTime));</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <span class="comment">/* Set FMC_PCCARD device control parameters */</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;PCR4,</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>             (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf130064786fdb2145b9240ae03c6a7b2">FMC_PCR4_PTYP</a>                                          |</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9a7a631edbb1a25c0dd96466dc45888c">FMC_PCR4_PWAITEN</a>                                       |</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga23cd022db4204699aaf2f25ae387bdfb">FMC_PCR4_PWID</a>                                          |</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga803b1da8df325713466cea7132dd743f">FMC_PCR4_TCLR</a>                                          |</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>              <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga90cc6b09328f71e2dbf38953bf9c7af5">FMC_PCR4_TAR</a>),</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>             (FMC_PCR_MEMORY_TYPE_PCCARD                             |</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>              Init-&gt;Waitfeature                                      |</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>              FMC_NAND_PCC_MEM_BUS_WIDTH_16                          |</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>              (Init-&gt;TCLRSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0df61249a053f661341cd560ff7be60d">FMC_PCR4_TCLR_Pos</a>)   |</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>              (Init-&gt;TARSetupTime  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga607f46f961bfcc180fd3f69286c630bc">FMC_PCR4_TAR_Pos</a>)));</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>}</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>                                                     <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>{</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <span class="comment">/* Set PCCARD timing parameters */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PMEM4, (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>                            ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacf1075851a44e1e4c848a3bbb99ca937">FMC_PMEM4_MEMWAIT4_Pos</a>)  |</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>                            ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e51baa05b2831619ef9b54fd43ad508">FMC_PMEM4_MEMHOLD4_Pos</a>)  |</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>                            ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac74fc4a5ffced434705d3e4357cd9cab">FMC_PMEM4_MEMHIZ4_Pos</a>)));</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>}</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>                                                        <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>{</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span> </div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <span class="comment">/* Set PCCARD timing parameters */</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PATT4, (Timing-&gt;SetupTime                                                 |</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>                            ((Timing-&gt;WaitSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9e363ddd7db75ca9a938e7fabcd0ab7d">FMC_PATT4_ATTWAIT4_Pos</a>)  |</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>                            ((Timing-&gt;HoldSetupTime) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7ccae2b75a7cecbe4c64ab027d084947">FMC_PATT4_ATTHOLD4_Pos</a>)  |</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>                            ((Timing-&gt;HiZSetupTime)  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6b2c183ef2d30248fda0a8732975acac">FMC_PATT4_ATTHIZ4_Pos</a>)));</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>}</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef *Device,</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>                                                 <span class="keyword">const</span> FMC_NAND_PCC_TimingTypeDef *Timing)</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>{</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#if defined(FMC_Bank3) || defined(FMC_Bank2_3)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SETUP_TIME(Timing-&gt;SetupTime));</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WAIT_TIME(Timing-&gt;WaitSetupTime));</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HOLD_TIME(Timing-&gt;HoldSetupTime));</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_HIZ_TIME(Timing-&gt;HiZSetupTime));</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank3) || defined(FMC_Bank2_3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <span class="comment">/* Set FMC_PCCARD device timing parameters */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <a class="code hl_define" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(Device-&gt;PIO4, (Timing-&gt;SetupTime |</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>                           (Timing-&gt;WaitSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1cab5bce7aef1ff327f47da110b14b1d">FMC_PIO4_IOWAIT4_Pos</a>) |</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>                           (Timing-&gt;HoldSetupTime &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa62421cbd6176a934a1861814ccd0b26">FMC_PIO4_IOHOLD4_Pos</a>) |</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>                           (Timing-&gt;HiZSetupTime  &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae326228826c6dfdb1a800444b3e230c4">FMC_PIO4_IOHIZ4_Pos</a>)));</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>}</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device)</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>{</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_PCCARD_DEVICE(Device));</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  <span class="comment">/* Disable the FMC_PCCARD device */</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  __FMC_PCCARD_DISABLE(Device);</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  <span class="comment">/* De-initialize the FMC_PCCARD device */</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  Device-&gt;PCR4    = 0x00000018U;</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  Device-&gt;SR4     = 0x00000040U;</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  Device-&gt;PMEM4   = 0xFCFCFCFCU;</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  Device-&gt;PATT4   = 0xFCFCFCFCU;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>  Device-&gt;PIO4    = 0xFCFCFCFCU;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>}</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span> </div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#if defined(FMC_Bank5_6)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, <span class="keyword">const</span> FMC_SDRAM_InitTypeDef *Init)</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>{</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Init-&gt;SDBank));</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_COLUMNBITS_NUMBER(Init-&gt;ColumnBitsNumber));</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ROWBITS_NUMBER(Init-&gt;RowBitsNumber));</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDMEMORY_WIDTH(Init-&gt;MemoryDataWidth));</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_INTERNALBANK_NUMBER(Init-&gt;InternalBankNumber));</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_CAS_LATENCY(Init-&gt;CASLatency));</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_PROTECTION(Init-&gt;WriteProtection));</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDCLOCK_PERIOD(Init-&gt;SDClockPeriod));</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_READ_BURST(Init-&gt;ReadBurst));</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_READPIPE_DELAY(Init-&gt;ReadPipeDelay));</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="comment">/* Set SDRAM bank configuration parameters */</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  <span class="keywordflow">if</span> (Init-&gt;SDBank == FMC_SDRAM_BANK1)</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  {</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>               SDCR_CLEAR_MASK,</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>               (Init-&gt;ColumnBitsNumber   |</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>                Init-&gt;RowBitsNumber      |</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>                Init-&gt;MemoryDataWidth    |</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>                Init-&gt;InternalBankNumber |</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>                Init-&gt;CASLatency         |</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>                Init-&gt;WriteProtection    |</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>                Init-&gt;SDClockPeriod      |</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>                Init-&gt;ReadBurst          |</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>                Init-&gt;ReadPipeDelay));</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  }</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>  {</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4">FMC_SDCR1_SDCLK</a>           |</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga334057f73f228afd64d153cd8f1ac262">FMC_SDCR1_RBURST</a>          |</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafcbd27dae5f45c02cdc1b27d2838d767">FMC_SDCR1_RPIPE</a>,</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>               (Init-&gt;SDClockPeriod      |</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>                Init-&gt;ReadBurst          |</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>                Init-&gt;ReadPipeDelay));</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCR[FMC_SDRAM_BANK2],</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>               SDCR_CLEAR_MASK,</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>               (Init-&gt;ColumnBitsNumber   |</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>                Init-&gt;RowBitsNumber      |</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>                Init-&gt;MemoryDataWidth    |</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>                Init-&gt;InternalBankNumber |</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>                Init-&gt;CASLatency         |</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>                Init-&gt;WriteProtection));</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  }</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>}</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>                                        <span class="keyword">const</span> FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>{</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_LOADTOACTIVE_DELAY(Timing-&gt;LoadToActiveDelay));</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_EXITSELFREFRESH_DELAY(Timing-&gt;ExitSelfRefreshDelay));</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SELFREFRESH_TIME(Timing-&gt;SelfRefreshTime));</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_ROWCYCLE_DELAY(Timing-&gt;RowCycleDelay));</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_WRITE_RECOVERY_TIME(Timing-&gt;WriteRecoveryTime));</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_RP_DELAY(Timing-&gt;RPDelay));</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_RCD_DELAY(Timing-&gt;RCDDelay));</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  <span class="comment">/* Set SDRAM device timing parameters */</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>  <span class="keywordflow">if</span> (Bank == FMC_SDRAM_BANK1)</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>  {</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>               SDTR_CLEAR_MASK,</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>               (((Timing-&gt;LoadToActiveDelay) - 1U)                                      |</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>                (((Timing-&gt;ExitSelfRefreshDelay) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb6cc0f05478c4c4b0b3faffd33ec6d8">FMC_SDTR1_TXSR_Pos</a>) |</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>                (((Timing-&gt;SelfRefreshTime) - 1U)      &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae546be91aa380817edf5600fc8b8b696">FMC_SDTR1_TRAS_Pos</a>) |</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>                (((Timing-&gt;RowCycleDelay) - 1U)        &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeec6a4430bb44009476e5b4ef4e8f1c">FMC_SDTR1_TRC_Pos</a>)  |</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>                (((Timing-&gt;WriteRecoveryTime) - 1U)    &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0a70a8dbb5650fd6686fb2c6a13aa4bb">FMC_SDTR1_TWR_Pos</a>)  |</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>                (((Timing-&gt;RPDelay) - 1U)              &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e5937db65bb16c973a8a9a97fd67c76">FMC_SDTR1_TRP_Pos</a>)  |</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>                (((Timing-&gt;RCDDelay) - 1U)             &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa264455fe0e24525aec435236fc502a1">FMC_SDTR1_TRCD_Pos</a>)));</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>  }</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>  <span class="keywordflow">else</span> <span class="comment">/* FMC_Bank2_SDRAM */</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>  {</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[FMC_SDRAM_BANK1],</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d0123ad7b93374bbc08987a4143bcd3">FMC_SDTR1_TRC</a> |</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>               <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c">FMC_SDTR1_TRP</a>,</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>               (((Timing-&gt;RowCycleDelay) - 1U)         &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaeec6a4430bb44009476e5b4ef4e8f1c">FMC_SDTR1_TRC_Pos</a>)  |</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>               (((Timing-&gt;RPDelay) - 1U)               &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e5937db65bb16c973a8a9a97fd67c76">FMC_SDTR1_TRP_Pos</a>));</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>    <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDTR[FMC_SDRAM_BANK2],</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>               SDTR_CLEAR_MASK,</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>               (((Timing-&gt;LoadToActiveDelay) - 1U)                                      |</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>                (((Timing-&gt;ExitSelfRefreshDelay) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeb6cc0f05478c4c4b0b3faffd33ec6d8">FMC_SDTR1_TXSR_Pos</a>) |</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>                (((Timing-&gt;SelfRefreshTime) - 1U)      &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae546be91aa380817edf5600fc8b8b696">FMC_SDTR1_TRAS_Pos</a>) |</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>                (((Timing-&gt;WriteRecoveryTime) - 1U)    &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0a70a8dbb5650fd6686fb2c6a13aa4bb">FMC_SDTR1_TWR_Pos</a>)  |</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>                (((Timing-&gt;RCDDelay) - 1U)             &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa264455fe0e24525aec435236fc502a1">FMC_SDTR1_TRCD_Pos</a>)));</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  }</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>}</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>{</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  <span class="comment">/* De-initialize the SDRAM device */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  Device-&gt;SDCR[Bank] = 0x000002D0U;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  Device-&gt;SDTR[Bank] = 0x0FFFFFFFU;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  Device-&gt;SDCMR      = 0x00000000U;</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  Device-&gt;SDRTR      = 0x00000000U;</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  Device-&gt;SDSR       = 0x00000000U;</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span> </div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>}</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span>{</div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  <span class="comment">/* Enable write protection */</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  <a class="code hl_define" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(Device-&gt;SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span> </div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>}</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>{</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="comment">/* Disable write protection */</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(Device-&gt;SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>}</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>                                        <span class="keyword">const</span> FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>{</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>  uint32_t tickstart = 0U;</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_COMMAND_MODE(Command-&gt;CommandMode));</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_COMMAND_TARGET(Command-&gt;CommandTarget));</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_AUTOREFRESH_NUMBER(Command-&gt;AutoRefreshNumber));</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_MODE_REGISTER(Command-&gt;ModeRegisterDefinition));</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>  <span class="comment">/* Set command register */</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a>),</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>             ((Command-&gt;CommandMode) | (Command-&gt;CommandTarget) |</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>              (((Command-&gt;AutoRefreshNumber) - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>) |</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>              ((Command-&gt;ModeRegisterDefinition) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a>)));</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>  <span class="comment">/* Get tick */</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  tickstart = <a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>();</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  <span class="comment">/* wait until command is send */</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  <span class="keywordflow">while</span> (<a class="code hl_define" href="stm32f4xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(Device-&gt;SDSR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a1fac2c6ca51889b974cae07f51839b">FMC_SDSR_BUSY</a>))</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>  {</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>    <span class="comment">/* Check for the Timeout */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    <span class="keywordflow">if</span> (Timeout != <a class="code hl_define" href="stm32f4xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>    {</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>      <span class="keywordflow">if</span> ((Timeout == 0U) || ((<a class="code hl_function" href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a>() - tickstart) &gt; Timeout))</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>      {</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>      }</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>    }</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  }</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>}</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>{</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_REFRESH_RATE(RefreshRate));</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span> </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="comment">/* Set the refresh rate in command register */</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDRTR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a>, (RefreshRate &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a>));</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>}</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><a class="code hl_enumeration" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device,</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>                                                 uint32_t AutoRefreshNumber)</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>{</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>  <span class="comment">/* Set the Auto-refresh number in command register */</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(Device-&gt;SDCMR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a>, ((AutoRefreshNumber - 1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a>));</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span> </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>}</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>uint32_t FMC_SDRAM_GetModeStatus(<span class="keyword">const</span> FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>{</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  uint32_t tmpreg;</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_DEVICE(Device));</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <a class="code hl_define" href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FMC_SDRAM_BANK(Bank));</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  <span class="comment">/* Get the corresponding bank mode */</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="keywordflow">if</span> (Bank == FMC_SDRAM_BANK1)</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  {</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>    tmpreg = (uint32_t)(Device-&gt;SDSR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a>);</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  }</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  {</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>    tmpreg = ((uint32_t)(Device-&gt;SDSR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a>) &gt;&gt; 2U);</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  }</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  <span class="comment">/* Return the mode status */</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>  <span class="keywordflow">return</span> tmpreg;</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>}</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#endif </span><span class="comment">/* FMC_Bank5_6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span> </div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_NOR_MODULE_ENABLED */</span><span class="preprocessor"></span><span class="preprocessor"></span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00213">stm32f4xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00211">stm32f4xx.h:211</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00219">stm32f4xx.h:219</a></div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00223">stm32f4xx.h:223</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00186">stm32f4xx.h:186</a></div></div>
<div class="ttc" id="agroup___f_m_c___l_l___exported__typedef_html_ga6d8a647bc5306f6eed892982ffc88158"><div class="ttname"><a href="group___f_m_c___l_l___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a></div><div class="ttdeci">#define FMC_NAND_TypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fmc_8h_source.html#l00203">stm32f4xx_ll_fmc.h:203</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga11bfe33266edbe384abe8942a1c9eaaf"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga11bfe33266edbe384abe8942a1c9eaaf">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TimingTypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00669">stm32f4xx_ll_fsmc.h:669</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga287693ca1f2a4b4b70fa5657645a1d92"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga287693ca1f2a4b4b70fa5657645a1d92">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">#define FMC_NORSRAM_DeInit</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00674">stm32f4xx_ll_fsmc.h:674</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00666">stm32f4xx_ll_fsmc.h:666</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga536dc9a6ede50df68d55d8460e23c8e7"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga536dc9a6ede50df68d55d8460e23c8e7">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">#define FMC_NORSRAM_Timing_Init</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00672">stm32f4xx_ll_fsmc.h:672</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00667">stm32f4xx_ll_fsmc.h:667</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga78715eb3516afb14dd90863df43388cf"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga78715eb3516afb14dd90863df43388cf">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">#define FMC_NORSRAM_WriteOperation_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00676">stm32f4xx_ll_fsmc.h:676</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga80b74385930a4c50e0fbfa499419c791"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga80b74385930a4c50e0fbfa499419c791">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">#define FMC_NORSRAM_WriteOperation_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00675">stm32f4xx_ll_fsmc.h:675</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga80e96126e1aa1194164504b1e76b5fb6"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga80e96126e1aa1194164504b1e76b5fb6">FMC_WRITE_OPERATION_ENABLE</a></div><div class="ttdeci">#define FMC_WRITE_OPERATION_ENABLE</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00660">stm32f4xx_ll_fsmc.h:660</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga8d77627d08b6f6d2f5e7e0d8d0ecbc82"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga8d77627d08b6f6d2f5e7e0d8d0ecbc82">__FMC_NORSRAM_DISABLE</a></div><div class="ttdeci">#define __FMC_NORSRAM_DISABLE</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00679">stm32f4xx_ll_fsmc.h:679</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_ga94507a9a975471fca77486a27c2fd5af"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#ga94507a9a975471fca77486a27c2fd5af">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">#define FMC_NORSRAM_Extended_Timing_Init</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00673">stm32f4xx_ll_fsmc.h:673</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_gad529724fc3960dd8414ada02caa065b2"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#gad529724fc3960dd8414ada02caa065b2">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_InitTypeDef</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00668">stm32f4xx_ll_fsmc.h:668</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_gadcd17e1723f3c9ae54fb91c4e209a977"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#gadcd17e1723f3c9ae54fb91c4e209a977">FMC_NORSRAM_Init</a></div><div class="ttdeci">#define FMC_NORSRAM_Init</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00671">stm32f4xx_ll_fsmc.h:671</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_gae21fc4cb32bdf66a091f9b07542128c0"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#gae21fc4cb32bdf66a091f9b07542128c0">FMC_NORSRAM_BANK1</a></div><div class="ttdeci">#define FMC_NORSRAM_BANK1</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00729">stm32f4xx_ll_fsmc.h:729</a></div></div>
<div class="ttc" id="agroup___f_s_m_c___l_l___alias__definition_html_gaea0e27112081804b8a00a6d1d51e3787"><div class="ttname"><a href="group___f_s_m_c___l_l___alias__definition.html#gaea0e27112081804b8a00a6d1d51e3787">FMC_FLAG_FEMPT</a></div><div class="ttdeci">#define FMC_FLAG_FEMPT</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__ll__fsmc_8h_source.html#l00741">stm32f4xx_ll_fsmc.h:741</a></div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac9b3a85a73735ac840d0dcb59bc0fdd6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal_8c_source.html#l00323">stm32f4xx_hal.c:323</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga001018b6765e727c5effac2f81d952ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga001018b6765e727c5effac2f81d952ce">FMC_PATT2_ATTHIZ2_Pos</a></div><div class="ttdeci">#define FMC_PATT2_ATTHIZ2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08273">stm32f427xx.h:8273</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga002da315c29cdb3bfd54e7599be390e2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga002da315c29cdb3bfd54e7599be390e2">FMC_PCR_ECCEN</a></div><div class="ttdeci">#define FMC_PCR_ECCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07675">stm32f446xx.h:7675</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga015876258277f50b1d1fdc964f1a40d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga015876258277f50b1d1fdc964f1a40d9">FMC_PMEM_MEMWAIT2_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMWAIT2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07736">stm32f446xx.h:7736</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a70a8dbb5650fd6686fb2c6a13aa4bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a70a8dbb5650fd6686fb2c6a13aa4bb">FMC_SDTR1_TWR_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TWR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08573">stm32f427xx.h:8573</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0cedbd16af9eadf6b20ff39bc5bfcc87"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cedbd16af9eadf6b20ff39bc5bfcc87">FMC_BCR1_CBURSTRW</a></div><div class="ttdeci">#define FMC_BCR1_CBURSTRW</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07303">stm32f427xx.h:7303</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d2399e833b0d207fafa5ba6d9dfb5e0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d2399e833b0d207fafa5ba6d9dfb5e0">FMC_BCR1_FACCEN</a></div><div class="ttdeci">#define FMC_BCR1_FACCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07270">stm32f427xx.h:7270</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0df61249a053f661341cd560ff7be60d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0df61249a053f661341cd560ff7be60d">FMC_PCR4_TCLR_Pos</a></div><div class="ttdeci">#define FMC_PCR4_TCLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07997">stm32f427xx.h:7997</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f8561b012e0e7cb62858c6892d60246"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f8561b012e0e7cb62858c6892d60246">FMC_BTR1_ADDSET_Pos</a></div><div class="ttdeci">#define FMC_BTR1_ADDSET_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07480">stm32f427xx.h:7480</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga10c0603a55b13a06b5100bd9bf970238"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga10c0603a55b13a06b5100bd9bf970238">FMC_SDSR_MODES2</a></div><div class="ttdeci">#define FMC_SDSR_MODES2</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08701">stm32f427xx.h:8701</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga155239c6574221c6fbb99fe2cd7a644a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga155239c6574221c6fbb99fe2cd7a644a">FMC_BWTR1_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BWTR1_BUSTURN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07744">stm32f427xx.h:7744</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19306ae46c68880f1e10ad7e973a329f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19306ae46c68880f1e10ad7e973a329f">FMC_BCR1_ASYNCWAIT</a></div><div class="ttdeci">#define FMC_BCR1_ASYNCWAIT</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07294">stm32f427xx.h:7294</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1c5b44117bbf7b621b5372ad66f6c7f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1c5b44117bbf7b621b5372ad66f6c7f2">FMC_BTR1_CLKDIV_Pos</a></div><div class="ttdeci">#define FMC_BTR1_CLKDIV_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07516">stm32f427xx.h:7516</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1cab5bce7aef1ff327f47da110b14b1d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1cab5bce7aef1ff327f47da110b14b1d">FMC_PIO4_IOWAIT4_Pos</a></div><div class="ttdeci">#define FMC_PIO4_IOWAIT4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08396">stm32f427xx.h:8396</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1d22db08969e3e4c2f5026ba7d909fc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1d22db08969e3e4c2f5026ba7d909fc4">FMC_SDCR1_SDCLK</a></div><div class="ttdeci">#define FMC_SDCR1_SDCLK</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08478">stm32f427xx.h:8478</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23cd022db4204699aaf2f25ae387bdfb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23cd022db4204699aaf2f25ae387bdfb">FMC_PCR4_PWID</a></div><div class="ttdeci">#define FMC_PCR4_PWID</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07989">stm32f427xx.h:7989</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga258c6e1bc24052baac9319394072e929"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga258c6e1bc24052baac9319394072e929">FMC_SDSR_MODES1</a></div><div class="ttdeci">#define FMC_SDSR_MODES1</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08695">stm32f427xx.h:8695</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga264e6e4d5724db35b934f697b0a0cbba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga264e6e4d5724db35b934f697b0a0cbba">FMC_BCR1_MUXEN</a></div><div class="ttdeci">#define FMC_BCR1_MUXEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07254">stm32f427xx.h:7254</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b49c1a36eacd502e13a5f59ff1df488"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b49c1a36eacd502e13a5f59ff1df488">FMC_PCR2_TAR_Pos</a></div><div class="ttdeci">#define FMC_PCR2_TAR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07917">stm32f427xx.h:7917</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d38e79e4fb3d46eb4e989d3898521b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d38e79e4fb3d46eb4e989d3898521b9">FMC_SDCMR_MRD_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_MRD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08671">stm32f427xx.h:8671</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga334057f73f228afd64d153cd8f1ac262"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga334057f73f228afd64d153cd8f1ac262">FMC_SDCR1_RBURST</a></div><div class="ttdeci">#define FMC_SDCR1_RBURST</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08484">stm32f427xx.h:8484</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga375bc4fe8e5150be0dd86406fdc62444"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga375bc4fe8e5150be0dd86406fdc62444">FMC_PCR2_TCLR_Pos</a></div><div class="ttdeci">#define FMC_PCR2_TCLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07909">stm32f427xx.h:7909</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga38d24d604092db07d03256b149437920"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga38d24d604092db07d03256b149437920">FMC_SDCMR_MRD</a></div><div class="ttdeci">#define FMC_SDCMR_MRD</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08673">stm32f427xx.h:8673</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b816b8cf4b3cf96f31e6970024dd2db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b816b8cf4b3cf96f31e6970024dd2db">FMC_BTR1_DATLAT_Pos</a></div><div class="ttdeci">#define FMC_BTR1_DATLAT_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07524">stm32f427xx.h:7524</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c3965a2c338566154c6fe79c5d07989"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c3965a2c338566154c6fe79c5d07989">FMC_BCR1_WAITCFG</a></div><div class="ttdeci">#define FMC_BCR1_WAITCFG</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07282">stm32f427xx.h:7282</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3d0123ad7b93374bbc08987a4143bcd3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d0123ad7b93374bbc08987a4143bcd3">FMC_SDTR1_TRC</a></div><div class="ttdeci">#define FMC_SDTR1_TRC</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08568">stm32f427xx.h:8568</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4203a3390f8eb0fc6064f7fc23c22b98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4203a3390f8eb0fc6064f7fc23c22b98">FMC_BCR1_WAITEN</a></div><div class="ttdeci">#define FMC_BCR1_WAITEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07288">stm32f427xx.h:7288</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga43a2ed87e91bb85b86b0a09cf3c259de"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga43a2ed87e91bb85b86b0a09cf3c259de">FMC_BTR1_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BTR1_ADDHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07488">stm32f427xx.h:7488</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga481bad1d54c3eae0b2581c867b5e0e68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga481bad1d54c3eae0b2581c867b5e0e68">FMC_SDRTR_COUNT</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08682">stm32f427xx.h:8682</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4887574d60a2d62134710aafea506486"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4887574d60a2d62134710aafea506486">FMC_BCR1_WRAPMOD</a></div><div class="ttdeci">#define FMC_BCR1_WRAPMOD</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07279">stm32f427xx.h:7279</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga48d44d438efe1c501fe1705b8c24674a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga48d44d438efe1c501fe1705b8c24674a">FMC_BCR1_WREN</a></div><div class="ttdeci">#define FMC_BCR1_WREN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07285">stm32f427xx.h:7285</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a1fac2c6ca51889b974cae07f51839b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a1fac2c6ca51889b974cae07f51839b">FMC_SDSR_BUSY</a></div><div class="ttdeci">#define FMC_SDSR_BUSY</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08706">stm32f427xx.h:8706</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a1fcf43df17e45825939c7839de4f8d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a1fcf43df17e45825939c7839de4f8d">FMC_BCR1_EXTMOD</a></div><div class="ttdeci">#define FMC_BCR1_EXTMOD</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07291">stm32f427xx.h:7291</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e5ca0bd4982c8354c021b53ef8e65e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e5ca0bd4982c8354c021b53ef8e65e9">FMC_SDCMR_CTB1</a></div><div class="ttdeci">#define FMC_SDCMR_CTB1</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08661">stm32f427xx.h:8661</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga51b461484a0933d1a4986e421e5d526f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51b461484a0933d1a4986e421e5d526f">FMC_SDCMR_MODE</a></div><div class="ttdeci">#define FMC_SDCMR_MODE</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08650">stm32f427xx.h:8650</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5cf441da43ab55821ee7274c2eff4951"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5cf441da43ab55821ee7274c2eff4951">FMC_BCR1_MWID</a></div><div class="ttdeci">#define FMC_BCR1_MWID</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07264">stm32f427xx.h:7264</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga607f46f961bfcc180fd3f69286c630bc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga607f46f961bfcc180fd3f69286c630bc">FMC_PCR4_TAR_Pos</a></div><div class="ttdeci">#define FMC_PCR4_TAR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08005">stm32f427xx.h:8005</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga63da8319bcffad3d2b0c95e2e533d1a7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga63da8319bcffad3d2b0c95e2e533d1a7">FMC_PATT2_ATTHOLD2_Pos</a></div><div class="ttdeci">#define FMC_PATT2_ATTHOLD2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08261">stm32f427xx.h:8261</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66694a4cffec4dcd9cf0017c263fcb99"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66694a4cffec4dcd9cf0017c263fcb99">FMC_PMEM_MEMHIZ2_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHIZ2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07760">stm32f446xx.h:7760</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6b2c183ef2d30248fda0a8732975acac"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6b2c183ef2d30248fda0a8732975acac">FMC_PATT4_ATTHIZ4_Pos</a></div><div class="ttdeci">#define FMC_PATT4_ATTHIZ4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08371">stm32f427xx.h:8371</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6da70cd6989ab65f6581bb09a4cb4770"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6da70cd6989ab65f6581bb09a4cb4770">FMC_PCR_TAR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TAR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07685">stm32f446xx.h:7685</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6db1634b8f0f7c3e9726b80c4bba41e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6db1634b8f0f7c3e9726b80c4bba41e8">FMC_PATT_ATTHIZ2_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHIZ2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07809">stm32f446xx.h:7809</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ec58da17fd13c9ac14223d51803b9bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ec58da17fd13c9ac14223d51803b9bb">FMC_SDCMR_NRFS_Pos</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08663">stm32f427xx.h:8663</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6f4b3b688d1f4520c952db8b71f1ff96"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6f4b3b688d1f4520c952db8b71f1ff96">FMC_PCR2_ECCEN</a></div><div class="ttdeci">#define FMC_PCR2_ECCEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07907">stm32f427xx.h:7907</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70a8344e3ddf226b5613f4b777e1095e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70a8344e3ddf226b5613f4b777e1095e">FMC_BWTR1_ADDHLD_Pos</a></div><div class="ttdeci">#define FMC_BWTR1_ADDHLD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07724">stm32f427xx.h:7724</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga735eac7327fefc68c0646f8e8ade5e92"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga735eac7327fefc68c0646f8e8ade5e92">FMC_PMEM2_MEMWAIT2_Pos</a></div><div class="ttdeci">#define FMC_PMEM2_MEMWAIT2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08102">stm32f427xx.h:8102</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77c751839a3660bc23c69aa3ae8b5b3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77c751839a3660bc23c69aa3ae8b5b3c">FMC_PATT_ATTWAIT2_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTWAIT2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07785">stm32f446xx.h:7785</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ba96e8cb0a802ba522975ffb5def0b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ba96e8cb0a802ba522975ffb5def0b3">FMC_PMEM2_MEMHOLD2_Pos</a></div><div class="ttdeci">#define FMC_PMEM2_MEMHOLD2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08114">stm32f427xx.h:8114</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ccae2b75a7cecbe4c64ab027d084947"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ccae2b75a7cecbe4c64ab027d084947">FMC_PATT4_ATTHOLD4_Pos</a></div><div class="ttdeci">#define FMC_PATT4_ATTHOLD4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08359">stm32f427xx.h:8359</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7da82962fb40a544f3ffc70d3db9c4bd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7da82962fb40a544f3ffc70d3db9c4bd">FMC_BTR1_BUSTURN_Pos</a></div><div class="ttdeci">#define FMC_BTR1_BUSTURN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07508">stm32f427xx.h:7508</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e51baa05b2831619ef9b54fd43ad508"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e51baa05b2831619ef9b54fd43ad508">FMC_PMEM4_MEMHOLD4_Pos</a></div><div class="ttdeci">#define FMC_PMEM4_MEMHOLD4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08212">stm32f427xx.h:8212</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e5937db65bb16c973a8a9a97fd67c76"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e5937db65bb16c973a8a9a97fd67c76">FMC_SDTR1_TRP_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRP_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08580">stm32f427xx.h:8580</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803b1da8df325713466cea7132dd743f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803b1da8df325713466cea7132dd743f">FMC_PCR4_TCLR</a></div><div class="ttdeci">#define FMC_PCR4_TCLR</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07999">stm32f427xx.h:7999</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8071c51a621c27198498af06ea0adf15"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8071c51a621c27198498af06ea0adf15">FMC_BCR1_MBKEN</a></div><div class="ttdeci">#define FMC_BCR1_MBKEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07251">stm32f427xx.h:7251</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga819d9f2795966647f0b28208270b346f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga819d9f2795966647f0b28208270b346f">FMC_PMEM_MEMHOLD2_Pos</a></div><div class="ttdeci">#define FMC_PMEM_MEMHOLD2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07748">stm32f446xx.h:7748</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga82a35b0430898592dfc5332e97d0cf55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga82a35b0430898592dfc5332e97d0cf55">FMC_SDRTR_COUNT_Pos</a></div><div class="ttdeci">#define FMC_SDRTR_COUNT_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08680">stm32f427xx.h:8680</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8795f03d046b058f1245581094517441"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8795f03d046b058f1245581094517441">FMC_PMEM2_MEMHIZ2_Pos</a></div><div class="ttdeci">#define FMC_PMEM2_MEMHIZ2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08126">stm32f427xx.h:8126</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87be0a3520cec2885d2fc16589b97ba0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87be0a3520cec2885d2fc16589b97ba0">FMC_SDCMR_CTB2</a></div><div class="ttdeci">#define FMC_SDCMR_CTB2</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08657">stm32f427xx.h:8657</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga884394e393c0b7719ee4297989690956"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga884394e393c0b7719ee4297989690956">FMC_BCR1_WAITPOL</a></div><div class="ttdeci">#define FMC_BCR1_WAITPOL</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07276">stm32f427xx.h:7276</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga90cc6b09328f71e2dbf38953bf9c7af5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga90cc6b09328f71e2dbf38953bf9c7af5">FMC_PCR4_TAR</a></div><div class="ttdeci">#define FMC_PCR4_TAR</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08007">stm32f427xx.h:8007</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9126627358994c4a4957d22187bb173d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9126627358994c4a4957d22187bb173d">FMC_BCR1_WFDIS</a></div><div class="ttdeci">#define FMC_BCR1_WFDIS</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07102">stm32f446xx.h:7102</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a7a631edbb1a25c0dd96466dc45888c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a7a631edbb1a25c0dd96466dc45888c">FMC_PCR4_PWAITEN</a></div><div class="ttdeci">#define FMC_PCR4_PWAITEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07979">stm32f427xx.h:7979</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e363ddd7db75ca9a938e7fabcd0ab7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e363ddd7db75ca9a938e7fabcd0ab7d">FMC_PATT4_ATTWAIT4_Pos</a></div><div class="ttdeci">#define FMC_PATT4_ATTWAIT4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08347">stm32f427xx.h:8347</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9eddbefa7bf439fb39ef0d9a2debac76"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9eddbefa7bf439fb39ef0d9a2debac76">FMC_BCR1_BURSTEN</a></div><div class="ttdeci">#define FMC_BCR1_BURSTEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07273">stm32f427xx.h:7273</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa264455fe0e24525aec435236fc502a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa264455fe0e24525aec435236fc502a1">FMC_SDTR1_TRCD_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRCD_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08587">stm32f427xx.h:8587</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa62421cbd6176a934a1861814ccd0b26"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa62421cbd6176a934a1861814ccd0b26">FMC_PIO4_IOHOLD4_Pos</a></div><div class="ttdeci">#define FMC_PIO4_IOHOLD4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08408">stm32f427xx.h:8408</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaacf32b91bfd7822a6c1b6ff4ca17bdc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaacf32b91bfd7822a6c1b6ff4ca17bdc">FMC_BTR1_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BTR1_DATAST_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07496">stm32f427xx.h:7496</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaead0f00cdc16a6c8d50d5b9e51d5e38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaead0f00cdc16a6c8d50d5b9e51d5e38">FMC_BCR1_MTYP</a></div><div class="ttdeci">#define FMC_BCR1_MTYP</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07258">stm32f427xx.h:7258</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaeec6a4430bb44009476e5b4ef4e8f1c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeec6a4430bb44009476e5b4ef4e8f1c">FMC_SDTR1_TRC_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRC_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08566">stm32f427xx.h:8566</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9af6578a6b5ed0d0808ef50b6da6334"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9af6578a6b5ed0d0808ef50b6da6334">FMC_PCR_TCLR_Pos</a></div><div class="ttdeci">#define FMC_PCR_TCLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07677">stm32f446xx.h:7677</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabaeb56b5aa330ef73e41e266d097563a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabaeb56b5aa330ef73e41e266d097563a">FMC_SDCMR_NRFS</a></div><div class="ttdeci">#define FMC_SDCMR_NRFS</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08665">stm32f427xx.h:8665</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac584fdb8c76d8407c6653ed8ab97ccef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac584fdb8c76d8407c6653ed8ab97ccef">FMC_BCR1_CCLKEN</a></div><div class="ttdeci">#define FMC_BCR1_CCLKEN</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07306">stm32f427xx.h:7306</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac648a5eb8b02da6f44559de903bcef5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac648a5eb8b02da6f44559de903bcef5f">FMC_BCR1_CPSIZE</a></div><div class="ttdeci">#define FMC_BCR1_CPSIZE</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07297">stm32f427xx.h:7297</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac74fc4a5ffced434705d3e4357cd9cab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac74fc4a5ffced434705d3e4357cd9cab">FMC_PMEM4_MEMHIZ4_Pos</a></div><div class="ttdeci">#define FMC_PMEM4_MEMHIZ4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08224">stm32f427xx.h:8224</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac767111588aef026ac668c4fa72daa9a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac767111588aef026ac668c4fa72daa9a">FMC_PATT2_ATTWAIT2_Pos</a></div><div class="ttdeci">#define FMC_PATT2_ATTWAIT2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08249">stm32f427xx.h:8249</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc9e343d436bb974eabe79e165d1372c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc9e343d436bb974eabe79e165d1372c">FMC_BWTR1_DATAST_Pos</a></div><div class="ttdeci">#define FMC_BWTR1_DATAST_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07732">stm32f427xx.h:7732</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacf1075851a44e1e4c848a3bbb99ca937"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacf1075851a44e1e4c848a3bbb99ca937">FMC_PMEM4_MEMWAIT4_Pos</a></div><div class="ttdeci">#define FMC_PMEM4_MEMWAIT4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08200">stm32f427xx.h:8200</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2da3afe5989bb714b10d6b5a608e8a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2da3afe5989bb714b10d6b5a608e8a1">FMC_BTR1_CLKDIV</a></div><div class="ttdeci">#define FMC_BTR1_CLKDIV</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07518">stm32f427xx.h:7518</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadbf3b29945079df63e0455841d5dfcc3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbf3b29945079df63e0455841d5dfcc3">FMC_PATT_ATTHOLD2_Pos</a></div><div class="ttdeci">#define FMC_PATT_ATTHOLD2_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f446xx_8h_source.html#l07797">stm32f446xx.h:7797</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae326228826c6dfdb1a800444b3e230c4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae326228826c6dfdb1a800444b3e230c4">FMC_PIO4_IOHIZ4_Pos</a></div><div class="ttdeci">#define FMC_PIO4_IOHIZ4_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08420">stm32f427xx.h:8420</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae546be91aa380817edf5600fc8b8b696"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae546be91aa380817edf5600fc8b8b696">FMC_SDTR1_TRAS_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TRAS_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08558">stm32f427xx.h:8558</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb3982d998c6d3fae9db38ff73c6ad2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb3982d998c6d3fae9db38ff73c6ad2c">FMC_SDTR1_TRP</a></div><div class="ttdeci">#define FMC_SDTR1_TRP</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08582">stm32f427xx.h:8582</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb6cc0f05478c4c4b0b3faffd33ec6d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb6cc0f05478c4c4b0b3faffd33ec6d8">FMC_SDTR1_TXSR_Pos</a></div><div class="ttdeci">#define FMC_SDTR1_TXSR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08550">stm32f427xx.h:8550</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf130064786fdb2145b9240ae03c6a7b2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf130064786fdb2145b9240ae03c6a7b2">FMC_PCR4_PTYP</a></div><div class="ttdeci">#define FMC_PCR4_PTYP</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l07985">stm32f427xx.h:7985</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafcbd27dae5f45c02cdc1b27d2838d767"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafcbd27dae5f45c02cdc1b27d2838d767">FMC_SDCR1_RPIPE</a></div><div class="ttdeci">#define FMC_SDCR1_RPIPE</div><div class="ttdef"><b>Definition</b> <a href="stm32f427xx_8h_source.html#l08488">stm32f427xx.h:8488</a></div></div>
<div class="ttc" id="astm32f4xx__hal_8h_html"><div class="ttname"><a href="stm32f4xx__hal_8h.html">stm32f4xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32f4xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module&#39;s header file.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__conf_8h_source.html#l00488">stm32f4xx_hal_conf.h:488</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a5b44dfd2a26f85f7b628b0945daff2c3"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a></div><div class="ttdeci">#define HAL_IS_BIT_SET(REG, BIT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00063">stm32f4xx_hal_def.h:63</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00038">stm32f4xx_hal_def.h:39</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00043">stm32f4xx_hal_def.h:43</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00040">stm32f4xx_hal_def.h:40</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_a6bc306171da085f4c7df2c66d2ff8e47"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a6bc306171da085f4c7df2c66d2ff8e47">UNUSED</a></div><div class="ttdeci">#define UNUSED(X)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00058">stm32f4xx_hal_def.h:58</a></div></div>
<div class="ttc" id="astm32f4xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__hal__def_8h_source.html#l00061">stm32f4xx_hal_def.h:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
