Source Block: hdl/library/jesd204/axi_jesd204_rx/jesd204_up_ilas_mem.v@79:94@HdlStmProcess
    end
  end
end
endgenerate

always @(posedge core_clk) begin
  if (core_reset == 1'b1) begin
    core_ilas_captured = 1'b0;
  end else begin
    if (core_ilas_config_valid == 1'b1 && core_ilas_config_addr == 'h3) begin
      core_ilas_captured <= 1'b1;
    end
  end
end

endmodule

Diff Content:
- 86     core_ilas_captured = 1'b0;
+ 86     core_ilas_captured <= 1'b0;

Clone Blocks:
