From: Chanwoo Choi <cw00.choi@samsung.com>
Subject: Re: [PATCH v2 12/19] ARM: dts: Add bus nodes using VDD_INT for
 Exynos3250
Date: Thu, 10 Dec 2015 11:30:20 +0900
Message-ID: <5668E3BC.7020901@samsung.com>
References: <1449634091-1842-1-git-send-email-cw00.choi@samsung.com>
 <1449634091-1842-13-git-send-email-cw00.choi@samsung.com>
 <5668DED7.3020403@samsung.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: QUOTED-PRINTABLE
Return-path: <linux-samsung-soc-owner@vger.kernel.org>
Received: from mailout2.samsung.com ([203.254.224.25]:54778 "EHLO
	mailout2.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751875AbbLJCaY (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Wed, 9 Dec 2015 21:30:24 -0500
In-reply-to: <5668DED7.3020403@samsung.com>
Sender: linux-samsung-soc-owner@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org
To: Krzysztof Kozlowski <k.kozlowski@samsung.com>, myungjoo.ham@samsung.com, kgene@kernel.org
Cc: kyungmin.park@samsung.com, robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, linux@arm.linux.org.uk, tjakobi@math.uni-bielefeld.de, linux.amoon@gmail.com, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org

On 2015=EB=85=84 12=EC=9B=94 10=EC=9D=BC 11:09, Krzysztof Kozlowski wro=
te:
> On 09.12.2015 13:08, Chanwoo Choi wrote:
>> This patch adds the bus nodes using VDD_INT for Exynos3250 SoC.
>> Exynos3250 has following AXI buses to translate data between
>> DRAM and sub-blocks.
>>
>> Following list specifies the detailed relation between DRAM and sub-=
blocks:
>> - ACLK400 clock for MCUISP
>> - ACLK266 clock for ISP
>> - ACLK200 clock for FSYS
>> - ACLK160 clock for LCD0
>> - ACLK100 clock for PERIL
>> - GDL clock for LEFTBUS
>> - GDR clock for RIGHTBUS
>> - SCLK_MFC clock for MFC
>>
>> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
>> ---
>>  arch/arm/boot/dts/exynos3250.dtsi | 160 +++++++++++++++++++++++++++=
+++++++++++
>>  1 file changed, 160 insertions(+)
>>
>> diff --git a/arch/arm/boot/dts/exynos3250.dtsi b/arch/arm/boot/dts/e=
xynos3250.dtsi
>> index 7214c5e42150..46dee1951ec1 100644
>> --- a/arch/arm/boot/dts/exynos3250.dtsi
>> +++ b/arch/arm/boot/dts/exynos3250.dtsi
>> @@ -721,6 +721,166 @@
>>  				opp-microvolt =3D <875000>;
>>  			};
>>  		};
>> +
>> +		bus_leftbus: bus_leftbus {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_DIV_GDL>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_leftbus_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_rightbus: bus_rightbus {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_DIV_GDR>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_leftbus_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_lcd0: bus_lcd0 {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_DIV_ACLK_160>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_leftbus_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_fsys: bus_fsys {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_DIV_ACLK_200>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_leftbus_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_mcuisp: bus_mcuisp {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_DIV_ACLK_400_MCUISP>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_mcuisp_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_isp: bus_isp {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_DIV_ACLK_266>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_isp_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_peril: bus_peril {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_DIV_ACLK_100>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_peril_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_mfc: bus_mfc {
>> +			compatible =3D "samsung,exynos-bus";
>> +			clocks =3D <&cmu CLK_SCLK_MFC>;
>> +			clock-names =3D "bus";
>> +			operating-points-v2 =3D <&bus_leftbus_opp_table>;
>> +			status =3D "disabled";
>> +		};
>> +
>> +		bus_leftbus_opp_table: opp_table2 {
>> +			compatible =3D "operating-points-v2";
>> +			opp-shared;
>> +
>> +			opp00 {
>> +				opp-hz =3D /bits/ 64 <50000000>;
>> +				opp-microvolt =3D <900000>;
>> +			};
>> +			opp01 {
>> +				opp-hz =3D /bits/ 64 <80000000>;
>> +				opp-microvolt =3D <900000>;
>> +			};
>> +			opp02 {
>> +				opp-hz =3D /bits/ 64 <100000000>;
>> +				opp-microvolt =3D <1000000>;
>> +			};
>> +			opp03 {
>> +				opp-hz =3D /bits/ 64 <134000000>;
>> +				opp-microvolt =3D <1000000>;
>> +			};
>> +			opp04 {
>> +				opp-hz =3D /bits/ 64 <200000000>;
>> +				opp-microvolt =3D <1000000>;
>> +			};
>> +		};
>> +
>> +		bus_mcuisp_opp_table: opp_table3 {
>> +			compatible =3D "operating-points-v2";
>> +			opp-shared;
>> +
>> +			opp00 {
>> +				opp-hz =3D /bits/ 64 <50000000>;
>> +				opp-microvolt =3D <900000>;
>=20
> The voltages for all these INT-block tables have exactly the same val=
ue
> which of course makes sense because this is the same regulator. Howev=
er
> the opp-microvolt property is an optional property. Do you have to
> provide it in each OPP?

I couldn't check whether opp-microvolt property is optional or not.
You're right. Except for the opp-microvolt property of parent device,
I'll remove it on dts file.

Best Regards,
Chanwoo Choi
