

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Wed Jan  8 19:42:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_lenet5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.177 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  1.140 us|  1.140 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.7>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28]   --->   Operation 40 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data = bitcast i64 %t_in_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 41 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 42 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%din_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 43 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%din_sig = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:32]   --->   Operation 44 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln479 = trunc i64 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 45 'trunc' 'trunc_ln479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln479" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 46 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%abst_in = bitcast i64 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:33]   --->   Operation 47 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.63ns)   --->   "%icmp_ln36 = icmp_eq  i11 %din_exp, i11 2047" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:36]   --->   Operation 48 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %if.else5, void %if.then" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:36]   --->   Operation 49 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.63ns)   --->   "%icmp_ln45 = icmp_ult  i11 %din_exp, i11 968" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:45]   --->   Operation 50 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln36)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %lor.lhs.false, void %if.then12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:45]   --->   Operation 51 'br' 'br_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.63ns)   --->   "%icmp_ln46 = icmp_eq  i11 %din_exp, i11 968" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 52 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (3.21ns)   --->   "%icmp_ln46_1 = icmp_eq  i52 %din_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 53 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln46 = and i1 %icmp_ln46, i1 %icmp_ln46_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 54 'and' 'and_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %and_ln46, void %if.else13, void %if.then12" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:46]   --->   Operation 55 'br' 'br_ln46' <Predicate = (!icmp_ln36 & !icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %abst_in, i64 22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 56 'dcmp' 'tmp_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [4/4] (14.7ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 57 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (3.21ns)   --->   "%icmp_ln38 = icmp_ne  i52 %din_sig, i52 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 58 'icmp' 'icmp_ln38' <Predicate = (icmp_ln36)> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 59 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_olt  i64 %abst_in, i64 22" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 59 'dcmp' 'tmp_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.94ns)   --->   "%br_ln51 = br i1 %tmp_2, void %if.end38, void %if.then14" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:51]   --->   Operation 60 'br' 'br_ln51' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46)> <Delay = 1.94>
ST_2 : Operation 61 [1/1] (1.63ns)   --->   "%icmp_ln54 = icmp_ult  i11 %din_exp, i11 1023" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54]   --->   Operation 61 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln55 = or i64 %t, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 62 'or' 'or_ln55' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %or_ln55" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 63 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (14.7ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 64 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [4/4] (14.7ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 65 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln54, void %if.else28, void %if.then25" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:63]   --->   Operation 66 'br' 'br_ln63' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 67 [3/4] (14.7ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 67 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 14.7>
ST_3 : Operation 68 [3/4] (14.7ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 68 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [3/4] (14.7ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 69 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/4] (14.7ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 70 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 14.7>
ST_4 : Operation 71 [2/4] (14.7ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 71 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [2/4] (14.7ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 72 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/4] (14.7ns)   --->   "%add = dadd i64 %abst_in, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 73 'dadd' 'add' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 20.4>
ST_5 : Operation 74 [1/4] (14.7ns)   --->   "%x = dsub i64 %bitcast_ln55, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55]   --->   Operation 74 'dsub' 'x' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/4] (14.7ns)   --->   "%x_1 = dadd i64 %abst_in, i64 %abst_in" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:58]   --->   Operation 75 'dadd' 'x_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.48ns)   --->   "%x_3 = select i1 %icmp_ln54, i64 %x, i64 %x_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54]   --->   Operation 76 'select' 'x_3' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %x_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 77 'bitcast' 'data_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 78 'bitselect' 'xs_sign' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:8->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 79 'partselect' 'xs_exp_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.63ns)   --->   "%icmp_ln9 = icmp_ult  i11 %xs_exp_1, i11 996" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 80 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (1.63ns)   --->   "%icmp_ln9_1 = icmp_ne  i11 %xs_exp_1, i11 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 81 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln9_1)   --->   "%and_ln9 = and i1 %icmp_ln9, i1 %icmp_ln9_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 82 'and' 'and_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln9_1 = and i1 %and_ln9, i1 %xs_sign" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 83 'and' 'and_ln9_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln9 = br i1 %and_ln9_1, void %if.end.i, void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:9->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 84 'br' 'br_ln9' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 1.58>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln10_1)   --->   "%xor_ln10 = xor i1 %xs_sign, i1 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 85 'xor' 'xor_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.63ns)   --->   "%icmp_ln10 = icmp_ult  i11 %xs_exp_1, i11 997" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 86 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln10_1)   --->   "%and_ln10 = and i1 %icmp_ln9_1, i1 %xor_ln10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 87 'and' 'and_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln10_1 = and i1 %and_ln10, i1 %icmp_ln10" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 88 'and' 'and_ln10_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln10 = br i1 %and_ln10_1, void %if.end15.i, void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 89 'br' 'br_ln10' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1)> <Delay = 1.58>
ST_5 : Operation 90 [4/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 90 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.3>
ST_6 : Operation 91 [8/8] (18.3ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 91 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 18.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 92 [3/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 92 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 21.1>
ST_7 : Operation 93 [7/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 93 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 94 [2/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 94 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 21.1>
ST_8 : Operation 95 [6/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 95 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 96 [1/4] (13.9ns)   --->   "%resultf = dmul i64 %abst_in, i64 %add" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49]   --->   Operation 96 'dmul' 'resultf' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (1.94ns)   --->   "%br_ln50 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:50]   --->   Operation 97 'br' 'br_ln50' <Predicate = (!icmp_ln36 & and_ln46) | (!icmp_ln36 & icmp_ln45)> <Delay = 1.94>

State 9 <SV = 8> <Delay = 21.1>
ST_9 : Operation 98 [5/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 98 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 21.1>
ST_10 : Operation 99 [4/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 99 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 21.1>
ST_11 : Operation 100 [3/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 100 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 21.1>
ST_12 : Operation 101 [2/8] (21.1ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 101 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 21.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 20.9>
ST_13 : Operation 102 [1/8] (20.9ns)   --->   "%tmp_4 = call i64 @exp_generic<double>, i64 %x_3, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 102 'call' 'tmp_4' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 20.9> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 14.7>
ST_14 : Operation 103 [4/4] (14.7ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 103 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 14.7>
ST_15 : Operation 104 [3/4] (14.7ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 104 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 14.7>
ST_16 : Operation 105 [2/4] (14.7ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 105 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 16.3>
ST_17 : Operation 106 [1/4] (14.7ns)   --->   "%sub_i = dadd i64 %tmp_4, i64 -1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 106 'dadd' 'sub_i' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln11 = br void %_ZN11exp_reduce_5expm1Ed.exit" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61]   --->   Operation 107 'br' 'br_ln11' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !and_ln9_1 & !and_ln10_1)> <Delay = 1.58>

State 18 <SV = 17> <Delay = 14.7>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%expx = phi i64 %sub_i, void %if.end15.i, i64 %x_3, void %if.then14, i64 %x_3, void %if.end.i"   --->   Operation 108 'phi' 'expx' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 0.00>
ST_18 : Operation 109 [4/4] (14.7ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 109 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 14.7>
ST_19 : Operation 110 [3/4] (14.7ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 110 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 14.7>
ST_20 : Operation 111 [2/4] (14.7ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 111 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 14.7>
ST_21 : Operation 112 [1/4] (14.7ns)   --->   "%add2 = dadd i64 %expx, i64 2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 112 'dadd' 'add2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 20.0>
ST_22 : Operation 113 [14/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 113 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i64 %expx" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 114 'bitcast' 'bitcast_ln66' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.99ns)   --->   "%xor_ln66 = xor i64 %bitcast_ln66, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 115 'xor' 'xor_ln66' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i64 %xor_ln66" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 116 'bitcast' 'bitcast_ln66_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 0.00>
ST_22 : Operation 117 [14/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 117 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 19.0>
ST_23 : Operation 118 [13/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 118 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 119 [13/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 119 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 19.0>
ST_24 : Operation 120 [12/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 120 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 121 [12/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 121 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 19.0>
ST_25 : Operation 122 [11/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 122 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 123 [11/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 123 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 19.0>
ST_26 : Operation 124 [10/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 124 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 125 [10/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 125 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 19.0>
ST_27 : Operation 126 [9/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 126 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 127 [9/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 127 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 19.0>
ST_28 : Operation 128 [8/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 128 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 129 [8/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 129 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 19.0>
ST_29 : Operation 130 [7/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 130 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 131 [7/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 131 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 19.0>
ST_30 : Operation 132 [6/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 132 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 133 [6/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 133 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 19.0>
ST_31 : Operation 134 [5/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 134 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 135 [5/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 135 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 19.0>
ST_32 : Operation 136 [4/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 136 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 137 [4/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 137 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 19.0>
ST_33 : Operation 138 [3/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 138 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 139 [3/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 139 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 19.0>
ST_34 : Operation 140 [2/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 140 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 141 [2/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 141 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 21.0>
ST_35 : Operation 142 [1/14] (19.0ns)   --->   "%div = ddiv i64 2, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 142 'ddiv' 'div' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/14] (19.0ns)   --->   "%resultf_1 = ddiv i64 %bitcast_ln66_1, i64 %add2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66]   --->   Operation 143 'ddiv' 'resultf_1' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 19.0> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 19.0> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 144 [1/1] (1.94ns)   --->   "%br_ln67 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:67]   --->   Operation 144 'br' 'br_ln67' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & icmp_ln54)> <Delay = 1.94>

State 36 <SV = 35> <Delay = 14.7>
ST_36 : Operation 145 [4/4] (14.7ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 145 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 14.7>
ST_37 : Operation 146 [3/4] (14.7ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 146 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 14.7>
ST_38 : Operation 147 [2/4] (14.7ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 147 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 148 [1/1] (1.48ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i64 nan, i64 1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 148 'select' 'select_ln38' <Predicate = (icmp_ln36)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 149 [1/1] (1.94ns)   --->   "%br_ln38 = br void %if.end38" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38]   --->   Operation 149 'br' 'br_ln38' <Predicate = (icmp_ln36)> <Delay = 1.94>

State 39 <SV = 38> <Delay = 18.1>
ST_39 : Operation 150 [1/4] (14.7ns)   --->   "%resultf_2 = dsub i64 1, i64 %div" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71]   --->   Operation 150 'dsub' 'resultf_2' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 14.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 14.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 151 [1/1] (1.94ns)   --->   "%br_ln0 = br void %if.end38"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln36 & !icmp_ln45 & !and_ln46 & tmp_2 & !icmp_ln54)> <Delay = 1.94>
ST_39 : Operation 152 [1/1] (0.00ns)   --->   "%resultf_3 = phi i64 %resultf, void %if.then12, i64 %resultf_1, void %if.then25, i64 %resultf_2, void %if.else28, i64 %select_ln38, void %if.then, i64 1, void %if.else13"   --->   Operation 152 'phi' 'resultf_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%bitcast_ln83 = bitcast i64 %resultf_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 153 'bitcast' 'bitcast_ln83' <Predicate = (din_sign)> <Delay = 0.00>
ST_39 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%xor_ln83 = xor i64 %bitcast_ln83, i64 9223372036854775808" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 154 'xor' 'xor_ln83' <Predicate = (din_sign)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%bitcast_ln83_1 = bitcast i64 %xor_ln83" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:83]   --->   Operation 155 'bitcast' 'bitcast_ln83_1' <Predicate = (din_sign)> <Delay = 0.00>
ST_39 : Operation 156 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %din_sign, i64 %bitcast_ln83_1, i64 %resultf_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 156 'select' 'select_ln79' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln85 = ret i64 %select_ln79" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 157 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 14.773ns
The critical path consists of the following:
	wire read operation ('t_in', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28) on port 't_in' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:28) [5]  (0.000 ns)
	'dadd' operation 64 bit ('add', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49) [66]  (14.773 ns)

 <State 2>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49) [66]  (14.773 ns)

 <State 3>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49) [66]  (14.773 ns)

 <State 4>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49) [66]  (14.773 ns)

 <State 5>: 20.459ns
The critical path consists of the following:
	'dsub' operation 64 bit ('x', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:55) [30]  (14.773 ns)
	'select' operation 64 bit ('x', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54) [32]  (1.481 ns)
	'icmp' operation 1 bit ('icmp_ln10', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [43]  (1.639 ns)
	'and' operation 1 bit ('and_ln10_1', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:10->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [45]  (0.978 ns)
	multiplexor before 'phi' operation 64 bit ('x') with incoming values : ('x', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54) ('sub_i', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [52]  (1.588 ns)

 <State 6>: 18.391ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (18.391 ns)

 <State 7>: 21.177ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (21.177 ns)

 <State 8>: 21.177ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (21.177 ns)

 <State 9>: 21.177ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (21.177 ns)

 <State 10>: 21.177ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (21.177 ns)

 <State 11>: 21.177ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (21.177 ns)

 <State 12>: 21.177ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (21.177 ns)

 <State 13>: 20.978ns
The critical path consists of the following:
	'call' operation 64 bit ('tmp_4', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) to 'exp_generic<double>' [48]  (20.978 ns)

 <State 14>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub_i', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [49]  (14.773 ns)

 <State 15>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub_i', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [49]  (14.773 ns)

 <State 16>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub_i', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [49]  (14.773 ns)

 <State 17>: 16.361ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sub_i', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [49]  (14.773 ns)
	multiplexor before 'phi' operation 64 bit ('x') with incoming values : ('x', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54) ('sub_i', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [52]  (1.588 ns)

 <State 18>: 14.773ns
The critical path consists of the following:
	'phi' operation 64 bit ('x') with incoming values : ('x', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:54) ('sub_i', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_double.cpp:11->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:61) [52]  (0.000 ns)
	'dadd' operation 64 bit ('add2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [53]  (14.773 ns)

 <State 19>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [53]  (14.773 ns)

 <State 20>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [53]  (14.773 ns)

 <State 21>: 14.773ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add2', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [53]  (14.773 ns)

 <State 22>: 20.089ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln66', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66) [61]  (0.990 ns)
	'ddiv' operation 64 bit ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66) [63]  (19.099 ns)

 <State 23>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 24>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 25>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 26>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 27>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 28>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 29>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 30>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 31>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 32>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 33>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 34>: 19.099ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [56]  (19.099 ns)

 <State 35>: 21.045ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66) [63]  (19.099 ns)
	multiplexor before 'phi' operation 64 bit ('resultf') with incoming values : ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66) ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49) ('select_ln38', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38) [74]  (1.946 ns)

 <State 36>: 14.773ns
The critical path consists of the following:
	'dsub' operation 64 bit ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [57]  (14.773 ns)

 <State 37>: 14.773ns
The critical path consists of the following:
	'dsub' operation 64 bit ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [57]  (14.773 ns)

 <State 38>: 14.773ns
The critical path consists of the following:
	'dsub' operation 64 bit ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [57]  (14.773 ns)

 <State 39>: 18.200ns
The critical path consists of the following:
	'dsub' operation 64 bit ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) [57]  (14.773 ns)
	multiplexor before 'phi' operation 64 bit ('resultf') with incoming values : ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66) ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49) ('select_ln38', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38) [74]  (1.946 ns)
	'phi' operation 64 bit ('resultf') with incoming values : ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:71) ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:66) ('resultf', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:49) ('select_ln38', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:38) [74]  (0.000 ns)
	'select' operation 64 bit ('select_ln79', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_tanh.h:79) [78]  (1.481 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
