
usb_kb.elf:     file format elf32-littlenios2
usb_kb.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04000230

Program Header:
    LOAD off    0x00001000 vaddr 0x04000000 paddr 0x04000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x00015d6c memsz 0x00015d6c flags r-x
    LOAD off    0x00016d8c vaddr 0x04015d8c paddr 0x040178f8 align 2**12
         filesz 0x00001b6c memsz 0x00001b6c flags rw-
    LOAD off    0x00019464 vaddr 0x04019464 paddr 0x04019464 align 2**12
         filesz 0x00000000 memsz 0x000002e8 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04000000  04000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00015350  04000230  04000230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000080c  04015580  04015580  00016580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001b6c  04015d8c  040178f8  00016d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002e8  04019464  04019464  00019464  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  0401974c  0401974c  000188f8  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  000188f8  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00001108  00000000  00000000  00018920  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00029201  00000000  00000000  00019a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000a8e2  00000000  00000000  00042c29  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000d0d6  00000000  00000000  0004d50b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00003054  00000000  00000000  0005a5e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00004f61  00000000  00000000  0005d638  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0001910f  00000000  00000000  00062599  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0007b6a8  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001c00  00000000  00000000  0007b6e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00081502  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  00081505  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00081511  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00081512  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00081513  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  00081517  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0008151b  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0008151f  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  00081528  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00081531  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000009  00000000  00000000  0008153a  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000004d  00000000  00000000  00081543  2**0
                  CONTENTS, READONLY
 29 .jdi          00004f6a  00000000  00000000  00081590  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00082a29  00000000  00000000  000864fa  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
04000230 l    d  .text	00000000 .text
04015580 l    d  .rodata	00000000 .rodata
04015d8c l    d  .rwdata	00000000 .rwdata
04019464 l    d  .bss	00000000 .bss
0401974c l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../usb_kb_bsp//obj/HAL/src/crt0.o
04000268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 main.c
040178a0 l     O .rwdata	00000001 addr
00000000 l    df *ABS*	00000000 sgtl5000.c
00000000 l    df *ABS*	00000000 sgtl5000_test.c
00000000 l    df *ABS*	00000000 HID.c
00000000 l    df *ABS*	00000000 MAX3421E.c
00000000 l    df *ABS*	00000000 transfer.c
04019474 l     O .bss	00000004 usb_delay.2608
04019478 l     O .bss	00000001 tmp_addr.2609
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
04015bae l     O .rodata	00000010 zeroes.4404
04006230 l     F .text	000000bc __sbprintf
04015bbe l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
04006440 l     F .text	00000228 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
04007f98 l     F .text	00000008 __fp_unlock
04007fac l     F .text	0000019c __sinit.part.1
04008148 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
04015dbc l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
04016200 l     O .rwdata	00000020 lc_ctype_charset
040161e0 l     O .rwdata	00000020 lc_message_charset
04016220 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
04015bf0 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0400b784 l     F .text	000000fc __sprint_r.part.0
04015d14 l     O .rodata	00000010 zeroes.4349
0400cdc0 l     F .text	000000bc __sbprintf
04015d24 l     O .rodata	00000010 blanks.4348
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
04010bc8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
04010cdc l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
04010d08 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
04010dfc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
04010ee4 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
04010fd0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
040111ac l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
040178e0 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
040115f4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
04011730 l     F .text	00000034 alt_dev_reg
04016808 l     O .rwdata	00000038 i2c_0
04016840 l     O .rwdata	00001060 jtag_uart
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
04011810 l     F .text	00000110 optional_irq_callback
04011970 l     F .text	0000009c alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0401364c l     F .text	0000020c altera_avalon_jtag_uart_irq
04013858 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0401408c l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04014424 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04014914 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04014a74 l     F .text	0000003c alt_get_errno
04014ab0 l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
040194b0 g     O .bss	00000004 alt_instruction_exception_handler
04003db4 g     F .text	00000018 putchar
0400ac60 g     F .text	00000074 _mprec_log10
0400ad4c g     F .text	0000008c __any_on
0400d4cc g     F .text	00000054 _isatty_r
04015bfc g     O .rodata	00000028 __mprec_tinytens
040110e8 g     F .text	0000007c alt_main
040178a4 g     O .rwdata	00000008 ctrl_xfers
04003dcc g     F .text	000000c0 _puts_r
0401964c g     O .bss	00000100 alt_irq
0400d520 g     F .text	00000060 _lseek_r
04002724 g     F .text	00000644 USB_Task
040178f8 g       *ABS*	00000000 __flash_rwdata_start
0400f604 g     F .text	00000088 .hidden __eqdf2
0401974c g       *ABS*	00000000 __alt_heap_start
04003d70 g     F .text	0000003c printf
0400d5e0 g     F .text	0000009c _wcrtomb_r
04001814 g     F .text	00000088 kbdPoll
0400b644 g     F .text	0000005c __sseek
040082f8 g     F .text	00000010 __sinit
0400ce7c g     F .text	00000140 __swbuf_r
04008dcc g     F .text	0000007c _setlocale_r
04008150 g     F .text	00000078 __sfmoreglue
04012068 g     F .text	000000a8 alt_avalon_i2c_rx_read
04011188 g     F .text	00000024 __malloc_unlock
0400026c g     F .text	000001f0 GetDriverandReport
04013280 g     F .text	00000044 alt_avalon_i2c_enabled_ints_get
04011dec g     F .text	00000094 alt_avalon_i2c_master_config_speed_get
04009a9c g     F .text	0000015c memmove
040082e0 g     F .text	00000018 _cleanup
04012ad0 g     F .text	0000020c alt_avalon_i2c_master_transmit_using_interrupts
04009d20 g     F .text	000000a8 _Balloc
04003b7c g     F .text	00000070 .hidden __fixsfsi
04001968 g     F .text	00000090 MAXreg_wr
04015d8c g     O .rwdata	00000030 ClientDriverTable
0400f68c g     F .text	000000dc .hidden __gtdf2
04014f60 g     F .text	00000024 altera_nios2_gen2_irq_init
04002d68 g     F .text	0000002c MSDProbe
04000000 g     F .entry	0000000c __reset
04002224 g     F .text	000000e8 XferCtrlData
04000020 g       *ABS*	00000000 __flash_exceptions_start
040194b4 g     O .bss	00000010 hid_ep
0400d470 g     F .text	0000005c _fstat_r
04019494 g     O .bss	00000004 errno
0400b5c0 g     F .text	00000008 __seofread
0401949c g     O .bss	00000004 alt_argv
0401f8a0 g       *ABS*	00000000 _gp
040115c4 g     F .text	00000030 usleep
040132c4 g     F .text	0000004c alt_avalon_i2c_rx_fifo_threshold_get
04001b68 g     F .text	00000084 MAXreg_rd
04003698 g     F .text	000004e4 .hidden __subsf3
04011f7c g     F .text	00000044 alt_avalon_i2c_is_busy
04016688 g     O .rwdata	00000180 alt_fd_list
0400174c g     F .text	00000040 HID_init
04003dac g     F .text	00000008 _putchar_r
04011d20 g     F .text	000000cc alt_avalon_i2c_master_config_set
040145c4 g     F .text	00000090 alt_find_dev
04009954 g     F .text	00000148 memcpy
04007fa0 g     F .text	0000000c _cleanup_r
04010a44 g     F .text	000000dc .hidden __floatsidf
040149f8 g     F .text	0000007c alt_io_redirect
0400f768 g     F .text	000000f4 .hidden __ltdf2
04015580 g       *ABS*	00000000 __DTOR_END__
04012910 g     F .text	000001c0 alt_avalon_i2c_master_transmit
04003e8c g     F .text	00000014 puts
04015150 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0400b4a4 g     F .text	00000074 __fpclassifyd
0400abbc g     F .text	000000a4 __ratio
0400cda4 g     F .text	0000001c __vfiprintf_internal
04013a50 g     F .text	0000021c altera_avalon_jtag_uart_read
04003d40 g     F .text	00000030 _printf_r
040030c8 g     F .text	00000064 .hidden __udivsi3
04010e38 g     F .text	000000ac isatty
04015c4c g     O .rodata	000000c8 __mprec_tens
04008e48 g     F .text	0000000c __locale_charset
04011b8c g     F .text	00000098 alt_avalon_i2c_enable
04019490 g     O .bss	00000004 __malloc_top_pad
040131b4 g     F .text	00000068 alt_avalon_i2c_int_disable
040178ac g     O .rwdata	00000001 usb_task_state
040178b8 g     O .rwdata	00000004 __mb_cur_max
04008e78 g     F .text	0000000c _localeconv_r
0400a154 g     F .text	0000003c __i2b
0400877c g     F .text	000004c8 __sfvwrite_r
0400b518 g     F .text	00000054 _sbrk_r
0400d580 g     F .text	00000060 _read_r
04001ed8 g     F .text	00000094 MAX3421E_init
04000758 g     F .text	00000038 setKeycode
04000de8 g     F .text	000000b4 SGTL5000_Reg_Rd
040178d8 g     O .rwdata	00000004 alt_max_fd
0400d164 g     F .text	000000f0 _fclose_r
04007f68 g     F .text	00000030 fflush
0401948c g     O .bss	00000004 __malloc_max_sbrked_mem
04012cdc g     F .text	00000210 alt_avalon_i2c_master_receive
0400e388 g     F .text	000008ac .hidden __adddf3
0400a964 g     F .text	0000010c __b2d
0400ddc4 g     F .text	000005c4 .hidden __umoddi3
0401100c g     F .text	000000dc lseek
0401321c g     F .text	00000064 alt_avalon_i2c_int_enable
040178b0 g     O .rwdata	00000004 _global_impure_ptr
0400af40 g     F .text	00000564 _realloc_r
0401974c g       *ABS*	00000000 __bss_end
04014824 g     F .text	000000f0 alt_iic_isr_register
040114bc g     F .text	00000108 alt_tick
0400d7c8 g     F .text	000005fc .hidden __udivdi3
040130dc g     F .text	00000058 alt_avalon_i2c_int_status_get
0400d3cc g     F .text	00000024 _fputwc_r
04015c24 g     O .rodata	00000028 __mprec_bigtens
04009f38 g     F .text	00000104 __s2b
04010b20 g     F .text	000000a8 .hidden __floatunsidf
0400a6a4 g     F .text	00000060 __mcmp
04008318 g     F .text	00000018 __fp_lock_all
040147d8 g     F .text	0000004c alt_ic_irq_enabled
04011420 g     F .text	0000009c alt_alarm_stop
04011a0c g     F .text	00000054 alt_avalon_i2c_register_callback
040194ac g     O .bss	00000004 alt_irq_active
04011a60 g     F .text	000000ec alt_avalon_i2c_init
04002e30 g     F .text	0000002c DummyProbe
040000fc g     F .exceptions	000000d4 alt_irq_handler
04016660 g     O .rwdata	00000028 alt_dev_null
0400178c g     F .text	00000088 mousePoll
04001d2c g     F .text	00000024 Vbus_power
04014404 g     F .text	00000020 alt_dcache_flush_all
0400a03c g     F .text	00000068 __hi0bits
040109c4 g     F .text	00000080 .hidden __fixdfsi
040178f8 g       *ABS*	00000000 __ram_rwdata_end
040178d0 g     O .rwdata	00000008 alt_dev_list
04011630 g     F .text	00000100 write
0400add8 g     F .text	000000a0 _putc_r
0401239c g     F .text	0000004c alt_avalon_i2c_check_arblost
040031ac g     F .text	000000bc .hidden __gtsf2
04013178 g     F .text	0000003c alt_avalon_i2c_int_clear
04015d8c g       *ABS*	00000000 __ram_rodata_end
04019479 g     O .bss	00000001 usb_error
04010d44 g     F .text	000000b8 fstat
0400f768 g     F .text	000000f4 .hidden __ledf2
040178ec g     O .rwdata	00000008 alt_avalon_i2c_list
0400a41c g     F .text	00000140 __pow5mult
0400b898 g     F .text	0000150c ___vfiprintf_internal_r
04019484 g     O .bss	00000004 __nlocale_changed
0400312c g     F .text	00000058 .hidden __umodsi3
0401974c g       *ABS*	00000000 end
0401358c g     F .text	000000c0 altera_avalon_jtag_uart_init
040001d0 g     F .exceptions	00000060 alt_instruction_exception_entry
04011b4c g     F .text	00000040 alt_avalon_i2c_open
04002380 g     F .text	0000017c XferDispatchPkt
04015580 g       *ABS*	00000000 __CTOR_LIST__
08000000 g       *ABS*	00000000 __alt_stack_pointer
04012524 g     F .text	000000e8 alt_avalon_i2c_master_tx
04014104 g     F .text	0000007c alt_avalon_timer_sc_init
04003cdc g     F .text	00000064 .hidden __clzsi2
04013c6c g     F .text	00000224 altera_avalon_jtag_uart_write
04008308 g     F .text	00000004 __sfp_lock_acquire
04009870 g     F .text	000000e4 memchr
04003f38 g     F .text	000022dc ___vfprintf_internal_r
040020a4 g     F .text	00000034 MaxGpxHandler
0400846c g     F .text	00000310 _free_r
04014cf8 g     F .text	0000022c alt_printf
04008e54 g     F .text	00000010 __locale_mb_cur_max
040153cc g     F .text	00000180 __call_exitprocs
04019480 g     O .bss	00000004 __mlocale_changed
04011920 g     F .text	00000050 alt_avalon_i2c_register_optional_irq_handler
040178bc g     O .rwdata	00000004 __malloc_sbrk_base
04000230 g     F .text	0000003c _start
040194a4 g     O .bss	00000004 _alt_tick_rate
04001bec g     F .text	00000098 MAXbytes_rd
04012eec g     F .text	000001f0 alt_avalon_i2c_master_receive_using_interrupts
04013310 g     F .text	00000064 alt_avalon_i2c_rx_fifo_threshold_set
0400a55c g     F .text	00000148 __lshift
04013e90 g     F .text	000001fc alt_avalon_spi_command
040194a8 g     O .bss	00000004 _alt_nticks
040111e8 g     F .text	00000104 read
0401179c g     F .text	00000074 alt_sys_init
04019604 g     O .bss	00000048 devtable
040152b4 g     F .text	00000118 __register_exitproc
04001344 g     F .text	00000408 HIDKProbe
040194c4 g     O .bss	00000018 msd_ep
04012748 g     F .text	000001c8 alt_avalon_i2c_master_tx_rx
0400a190 g     F .text	0000028c __multiply
040138f8 g     F .text	00000068 altera_avalon_jtag_uart_close
0400268c g     F .text	00000098 USB_init
04003184 g     F .text	00000028 .hidden __mulsi3
04019504 g     O .bss	00000100 bigbuf
04015d8c g       *ABS*	00000000 __ram_rwdata_start
04015580 g       *ABS*	00000000 __ram_rodata_start
040194dc g     O .bss	00000028 __malloc_current_mallinfo
04019470 g     O .bss	00000001 last_usb_task_state
0400aa70 g     F .text	0000014c __d2b
04019468 g     O .bss	00000008 dev0ep
040004a8 g     F .text	00000050 clearLED
04013428 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0401508c g     F .text	000000c4 alt_get_fd
040142ac g     F .text	00000158 alt_busy_sleep
04002d94 g     F .text	00000038 MSDEventHandler
0400d034 g     F .text	00000054 _close_r
04015238 g     F .text	0000007c memcmp
04011fc0 g     F .text	000000a8 alt_avalon_i2c_rx_read_available
040134e8 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0401974c g       *ABS*	00000000 __alt_stack_base
04013538 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
040062ec g     F .text	00000154 __swsetup_r
0400ec34 g     F .text	000009d0 .hidden __divdf3
040081c8 g     F .text	00000118 __sfp
0400acd4 g     F .text	00000078 __copybits
04016258 g     O .rwdata	00000408 __malloc_av_
04008314 g     F .text	00000004 __sinit_lock_release
04002df8 g     F .text	00000038 CDCEventHandler
0400f85c g     F .text	0000086c .hidden __muldf3
04002e5c g     F .text	00000038 DummyEventHandler
0400b56c g     F .text	00000054 __sread
04014f84 g     F .text	00000108 alt_find_file
04014460 g     F .text	000000a4 alt_dev_llist_insert
04011164 g     F .text	00000024 __malloc_lock
04011370 g     F .text	000000b0 sbrk
040123e8 g     F .text	0000013c alt_avalon_i2c_interrupt_transaction_status
04012350 g     F .text	0000004c alt_avalon_i2c_check_nack
04007f0c g     F .text	0000005c _fflush_r
0400d088 g     F .text	000000dc _calloc_r
04019464 g       *ABS*	00000000 __bss_start
04001d50 g     F .text	00000188 MAX_busprobe
04019464 g     O .bss	00000002 hid_device
04009bf8 g     F .text	00000128 memset
04000790 g     F .text	00000658 main
04001f6c g     F .text	0000006c MAX3421E_Task
0401231c g     F .text	00000034 alt_avalon_i2c_master_target_set
040194a0 g     O .bss	00000004 alt_envp
04019488 g     O .bss	00000004 __malloc_max_total_mem
04013488 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0400cfbc g     F .text	00000018 __swbuf
04002eec g     F .text	00000084 ConvUTF8ToStr
04013134 g     F .text	00000044 alt_avalon_i2c_int_raw_status_get
0400b6a0 g     F .text	00000008 __sclose
08000000 g       *ABS*	00000000 __alt_heap_limit
0400d254 g     F .text	00000014 fclose
04006668 g     F .text	00001688 _dtoa_r
04009064 g     F .text	0000080c _malloc_r
0400d73c g     F .text	00000030 __ascii_wctomb
040178dc g     O .rwdata	00000004 alt_errno
04008c44 g     F .text	000000c4 _fwalk
0400ae78 g     F .text	000000c8 putc
04002fd0 g     F .text	00000084 .hidden __divsi3
040024fc g     F .text	00000190 XferInTransfer
04000618 g     F .text	00000140 printSignedHex1
04008348 g     F .text	00000124 _malloc_trim_r
04015580 g       *ABS*	00000000 __CTOR_END__
04003268 g     F .text	00000430 .hidden __mulsf3
04002eb4 g     F .text	00000038 GetDevtable
0400b6a8 g     F .text	000000dc strcmp
04015580 g       *ABS*	00000000 __flash_rodata_start
04015580 g       *ABS*	00000000 __DTOR_LIST__
0400230c g     F .text	00000074 XferCtrlND
04000e9c g     F .text	000000a0 SGTL5000_Reg_Wr
0400f604 g     F .text	00000088 .hidden __nedf2
04001c84 g     F .text	000000a8 MAX3421E_reset
04011764 g     F .text	00000038 alt_irq_init
040112ec g     F .text	00000084 alt_release_fd
04015a68 g     O .rodata	00000100 .hidden __clz_tab
0401947c g     O .bss	00000004 _PathLocale
040151ec g     F .text	00000014 atexit
040031ac g     F .text	000000bc .hidden __gesf2
0400cfd4 g     F .text	00000060 _write_r
04008e84 g     F .text	00000018 setlocale
040178b4 g     O .rwdata	00000004 _impure_ptr
04019498 g     O .bss	00000004 alt_argc
04007cf0 g     F .text	0000021c __sflush_r
04014564 g     F .text	00000060 _do_dtors
04008e70 g     F .text	00000008 __locale_cjk_lang
040122e4 g     F .text	00000038 alt_avalon_i2c_master_target_get
040121f4 g     F .text	000000f0 alt_avalon_i2c_send_address
040019f8 g     F .text	00000170 MAXbytes_wr
04000020 g       .exceptions	00000000 alt_irq_entry
0400a900 g     F .text	00000064 __ulp
04008330 g     F .text	00000018 __fp_unlock_all
040178c8 g     O .rwdata	00000008 alt_fs_list
04002dcc g     F .text	0000002c CDCProbe
04000020 g       *ABS*	00000000 __ram_exceptions_start
04008e9c g     F .text	0000000c localeconv
0400045c g     F .text	0000004c setLED
04002e94 g     F .text	00000020 GetUsbTaskState
040133c0 g     F .text	00000068 alt_avalon_i2c_tfr_cmd_fifo_threshold_set
04014674 g     F .text	00000050 alt_ic_isr_register
04011c24 g     F .text	0000004c alt_avalon_i2c_disable
040155bc g     O .rodata	00000010 devclasses
040178f8 g       *ABS*	00000000 _edata
040018d4 g     F .text	00000038 HIDKEventHandler
0401974c g       *ABS*	00000000 _end
04001fd8 g     F .text	000000cc MaxIntHandler
0400d268 g     F .text	00000164 __fputwc
04000230 g       *ABS*	00000000 __ram_exceptions_end
04013960 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
04011c70 g     F .text	000000b0 alt_avalon_i2c_master_config_get
0400190c g     F .text	00000034 SPI_init
0401474c g     F .text	0000008c alt_ic_irq_disable
0400b5c8 g     F .text	0000007c __swrite
040178c0 g     O .rwdata	00000004 __malloc_trim_threshold
04008e64 g     F .text	0000000c __locale_msgcharset
04015200 g     F .text	00000038 exit
04008d08 g     F .text	000000c4 _fwalk_reent
04003bec g     F .text	000000f0 .hidden __floatunsisf
0400a704 g     F .text	000001fc __mdiff
04003054 g     F .text	00000074 .hidden __modsi3
08000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
0400830c g     F .text	00000004 __sfp_lock_release
04000000 g       *ABS*	00000000 __alt_mem_sdram
04011e80 g     F .text	000000fc alt_avalon_i2c_master_config_speed_set
04012110 g     F .text	000000e4 alt_avalon_i2c_cmd_write
04002f70 g     F .text	00000060 .hidden __fixunssfsi
0400189c g     F .text	00000038 HIDMEventHandler
0401554c g     F .text	00000034 _exit
04014180 g     F .text	0000012c alt_alarm_start
040004f8 g     F .text	00000120 printSignedHex0
04008ea8 g     F .text	000001bc __smakebuf_r
04003ea0 g     F .text	00000098 strlen
04014b9c g     F .text	0000015c open
0400f68c g     F .text	000000dc .hidden __gedf2
04014f24 g     F .text	0000003c alt_putchar
040178c4 g     O .rwdata	00000004 __wctomb
0400b880 g     F .text	00000018 __sprint_r
04014654 g     F .text	00000020 alt_icache_flush_all
040178f4 g     O .rwdata	00000004 alt_priority_mask
040146c4 g     F .text	00000088 alt_ic_irq_enable
04006214 g     F .text	0000001c __vfprintf_internal
04000f3c g     F .text	00000408 HIDMProbe
0400d76c g     F .text	0000005c _wctomb_r
04001940 g     F .text	00000028 SPI_wr
040100c8 g     F .text	000008fc .hidden __subdf3
0400a0a4 g     F .text	000000b0 __lo0bits
040178e4 g     O .rwdata	00000008 alt_alarm_list
04014504 g     F .text	00000060 _do_ctors
0400d67c g     F .text	000000c0 wcrtomb
04010c04 g     F .text	000000d8 close
04013374 g     F .text	0000004c alt_avalon_i2c_tfr_cmd_fifo_threshold_get
04010f4c g     F .text	00000084 alt_load
0401260c g     F .text	0000013c alt_avalon_i2c_master_rx
0400d3f0 g     F .text	00000080 fputwc
04008310 g     F .text	00000004 __sinit_lock_acquire
040020d8 g     F .text	0000014c XferCtrlReq
04009df0 g     F .text	00000148 __multadd
04009dc8 g     F .text	00000028 _Bfree



Disassembly of section .entry:

04000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4000000:	00410034 	movhi	at,1024
    ori r1, r1, %lo(_start)
 4000004:	08408c14 	ori	at,at,560
    jmp r1
 4000008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

04000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4000044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000fc0 	call	40000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000706 	br	40000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 400008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4000094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4000098:	40001d00 	call	40001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 400009c:	1000021e 	bne	r2,zero,40000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000f8:	ef80083a 	eret

040000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000fc:	defff904 	addi	sp,sp,-28
 4000100:	dfc00615 	stw	ra,24(sp)
 4000104:	df000515 	stw	fp,20(sp)
 4000108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 400010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000110:	0005313a 	rdctl	r2,ipending
 4000114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4000118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 400011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4000120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000124:	00800044 	movi	r2,1
 4000128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 400012c:	e0fffb17 	ldw	r3,-20(fp)
 4000130:	e0bffc17 	ldw	r2,-16(fp)
 4000134:	1884703a 	and	r2,r3,r2
 4000138:	10001426 	beq	r2,zero,400018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400013c:	008100b4 	movhi	r2,1026
 4000140:	10a59304 	addi	r2,r2,-27060
 4000144:	e0fffd17 	ldw	r3,-12(fp)
 4000148:	180690fa 	slli	r3,r3,3
 400014c:	10c5883a 	add	r2,r2,r3
 4000150:	10c00017 	ldw	r3,0(r2)
 4000154:	008100b4 	movhi	r2,1026
 4000158:	10a59304 	addi	r2,r2,-27060
 400015c:	e13ffd17 	ldw	r4,-12(fp)
 4000160:	200890fa 	slli	r4,r4,3
 4000164:	1105883a 	add	r2,r2,r4
 4000168:	10800104 	addi	r2,r2,4
 400016c:	10800017 	ldw	r2,0(r2)
 4000170:	1009883a 	mov	r4,r2
 4000174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4000178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 400017c:	0005313a 	rdctl	r2,ipending
 4000180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4000184:	e0bfff17 	ldw	r2,-4(fp)
 4000188:	00000706 	br	40001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 400018c:	e0bffc17 	ldw	r2,-16(fp)
 4000190:	1085883a 	add	r2,r2,r2
 4000194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4000198:	e0bffd17 	ldw	r2,-12(fp)
 400019c:	10800044 	addi	r2,r2,1
 40001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40001a4:	003fe106 	br	400012c <__alt_data_end+0xfc00012c>

    active = alt_irq_pending ();
 40001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40001ac:	e0bffb17 	ldw	r2,-20(fp)
 40001b0:	103fdb1e 	bne	r2,zero,4000120 <__alt_data_end+0xfc000120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40001b4:	0001883a 	nop
}
 40001b8:	0001883a 	nop
 40001bc:	e037883a 	mov	sp,fp
 40001c0:	dfc00117 	ldw	ra,4(sp)
 40001c4:	df000017 	ldw	fp,0(sp)
 40001c8:	dec00204 	addi	sp,sp,8
 40001cc:	f800283a 	ret

040001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40001d0:	defffb04 	addi	sp,sp,-20
 40001d4:	dfc00415 	stw	ra,16(sp)
 40001d8:	df000315 	stw	fp,12(sp)
 40001dc:	df000304 	addi	fp,sp,12
 40001e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 40001e4:	00bfffc4 	movi	r2,-1
 40001e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 40001ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 40001f0:	d0a70417 	ldw	r2,-25584(gp)
 40001f4:	10000726 	beq	r2,zero,4000214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 40001f8:	d0a70417 	ldw	r2,-25584(gp)
 40001fc:	e0fffd17 	ldw	r3,-12(fp)
 4000200:	e1bffe17 	ldw	r6,-8(fp)
 4000204:	e17fff17 	ldw	r5,-4(fp)
 4000208:	1809883a 	mov	r4,r3
 400020c:	103ee83a 	callr	r2
 4000210:	00000206 	br	400021c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4000214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 4000218:	0005883a 	mov	r2,zero
}
 400021c:	e037883a 	mov	sp,fp
 4000220:	dfc00117 	ldw	ra,4(sp)
 4000224:	df000017 	ldw	fp,0(sp)
 4000228:	dec00204 	addi	sp,sp,8
 400022c:	f800283a 	ret

Disassembly of section .text:

04000230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4000230:	06c20034 	movhi	sp,2048
    ori sp, sp, %lo(__alt_stack_pointer)
 4000234:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 4000238:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 400023c:	d6be2814 	ori	gp,gp,63648
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4000240:	00810074 	movhi	r2,1025
    ori r2, r2, %lo(__bss_start)
 4000244:	10a51914 	ori	r2,r2,37988

    movhi r3, %hi(__bss_end)
 4000248:	00c10074 	movhi	r3,1025
    ori r3, r3, %lo(__bss_end)
 400024c:	18e5d314 	ori	r3,r3,38732

    beq r2, r3, 1f
 4000250:	10c00326 	beq	r2,r3,4000260 <_start+0x30>

0:
    stw zero, (r2)
 4000254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 4000258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 400025c:	10fffd36 	bltu	r2,r3,4000254 <__alt_data_end+0xfc000254>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4000260:	4010f4c0 	call	4010f4c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4000264:	40110e80 	call	40110e8 <alt_main>

04000268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 4000268:	003fff06 	br	4000268 <__alt_data_end+0xfc000268>

0400026c <GetDriverandReport>:
extern HID_DEVICE hid_device;

static BYTE addr = 1; 				//hard-wired USB address
const char* const devclasses[] = { " Uninitialized", " HID Keyboard", " HID Mouse", " Mass storage" };

BYTE GetDriverandReport() {
 400026c:	defff604 	addi	sp,sp,-40
 4000270:	dfc00915 	stw	ra,36(sp)
 4000274:	df000815 	stw	fp,32(sp)
 4000278:	df000804 	addi	fp,sp,32
	BYTE i;
	BYTE rcode;
	BYTE device = 0xFF;
 400027c:	00bfffc4 	movi	r2,-1
 4000280:	e0bffd45 	stb	r2,-11(fp)
	BYTE tmpbyte;

	DEV_RECORD* tpl_ptr;
	printf("Reached USB_STATE_RUNNING (0x40)\n");
 4000284:	01010074 	movhi	r4,1025
 4000288:	21157304 	addi	r4,r4,21964
 400028c:	4003e8c0 	call	4003e8c <puts>
	for (i = 1; i < USB_NUMDEVICES; i++) {
 4000290:	00800044 	movi	r2,1
 4000294:	e0bffd05 	stb	r2,-12(fp)
 4000298:	00001f06 	br	4000318 <GetDriverandReport+0xac>
		tpl_ptr = GetDevtable(i);
 400029c:	e0bffd03 	ldbu	r2,-12(fp)
 40002a0:	1009883a 	mov	r4,r2
 40002a4:	4002eb40 	call	4002eb4 <GetDevtable>
 40002a8:	e0bffe15 	stw	r2,-8(fp)
		if (tpl_ptr->epinfo != NULL) {
 40002ac:	e0bffe17 	ldw	r2,-8(fp)
 40002b0:	10800017 	ldw	r2,0(r2)
 40002b4:	10001526 	beq	r2,zero,400030c <GetDriverandReport+0xa0>
			printf("Device: %d", i);
 40002b8:	e0bffd03 	ldbu	r2,-12(fp)
 40002bc:	100b883a 	mov	r5,r2
 40002c0:	01010074 	movhi	r4,1025
 40002c4:	21157c04 	addi	r4,r4,22000
 40002c8:	4003d700 	call	4003d70 <printf>
			printf("%s \n", devclasses[tpl_ptr->devclass]);
 40002cc:	e0bffe17 	ldw	r2,-8(fp)
 40002d0:	10800103 	ldbu	r2,4(r2)
 40002d4:	10c03fcc 	andi	r3,r2,255
 40002d8:	00810074 	movhi	r2,1025
 40002dc:	10956f04 	addi	r2,r2,21948
 40002e0:	18c7883a 	add	r3,r3,r3
 40002e4:	18c7883a 	add	r3,r3,r3
 40002e8:	10c5883a 	add	r2,r2,r3
 40002ec:	10800017 	ldw	r2,0(r2)
 40002f0:	100b883a 	mov	r5,r2
 40002f4:	01010074 	movhi	r4,1025
 40002f8:	21157f04 	addi	r4,r4,22012
 40002fc:	4003d700 	call	4003d70 <printf>
			device = tpl_ptr->devclass;
 4000300:	e0bffe17 	ldw	r2,-8(fp)
 4000304:	10800103 	ldbu	r2,4(r2)
 4000308:	e0bffd45 	stb	r2,-11(fp)
	BYTE device = 0xFF;
	BYTE tmpbyte;

	DEV_RECORD* tpl_ptr;
	printf("Reached USB_STATE_RUNNING (0x40)\n");
	for (i = 1; i < USB_NUMDEVICES; i++) {
 400030c:	e0bffd03 	ldbu	r2,-12(fp)
 4000310:	10800044 	addi	r2,r2,1
 4000314:	e0bffd05 	stb	r2,-12(fp)
 4000318:	e0bffd03 	ldbu	r2,-12(fp)
 400031c:	10800230 	cmpltui	r2,r2,8
 4000320:	103fde1e 	bne	r2,zero,400029c <__alt_data_end+0xfc00029c>
			printf("%s \n", devclasses[tpl_ptr->devclass]);
			device = tpl_ptr->devclass;
		}
	}
	//Query rate and protocol
	rcode = XferGetIdle(addr, 0, hid_device.interface, 0, &tmpbyte);
 4000324:	d0a00003 	ldbu	r2,-32768(gp)
 4000328:	11003fcc 	andi	r4,r2,255
 400032c:	d0a6f143 	ldbu	r2,-25659(gp)
 4000330:	10803fcc 	andi	r2,r2,255
 4000334:	e0ffff44 	addi	r3,fp,-3
 4000338:	d8c00415 	stw	r3,16(sp)
 400033c:	00c00044 	movi	r3,1
 4000340:	d8c00315 	stw	r3,12(sp)
 4000344:	d8800215 	stw	r2,8(sp)
 4000348:	d8000115 	stw	zero,4(sp)
 400034c:	d8000015 	stw	zero,0(sp)
 4000350:	01c00084 	movi	r7,2
 4000354:	01802844 	movi	r6,161
 4000358:	000b883a 	mov	r5,zero
 400035c:	40020d80 	call	40020d8 <XferCtrlReq>
 4000360:	e0bfff05 	stb	r2,-4(fp)
	if (rcode) {   //error handling
 4000364:	e0bfff03 	ldbu	r2,-4(fp)
 4000368:	10000926 	beq	r2,zero,4000390 <GetDriverandReport+0x124>
		printf("GetIdle Error. Error code: ");
 400036c:	01010074 	movhi	r4,1025
 4000370:	21158104 	addi	r4,r4,22020
 4000374:	4003d700 	call	4003d70 <printf>
		printf("%x \n", rcode);
 4000378:	e0bfff03 	ldbu	r2,-4(fp)
 400037c:	100b883a 	mov	r5,r2
 4000380:	01010074 	movhi	r4,1025
 4000384:	21158804 	addi	r4,r4,22048
 4000388:	4003d700 	call	4003d70 <printf>
 400038c:	00000906 	br	40003b4 <GetDriverandReport+0x148>
	} else {
		printf("Update rate: ");
 4000390:	01010074 	movhi	r4,1025
 4000394:	21158a04 	addi	r4,r4,22056
 4000398:	4003d700 	call	4003d70 <printf>
		printf("%x \n", tmpbyte);
 400039c:	e0bfff43 	ldbu	r2,-3(fp)
 40003a0:	10803fcc 	andi	r2,r2,255
 40003a4:	100b883a 	mov	r5,r2
 40003a8:	01010074 	movhi	r4,1025
 40003ac:	21158804 	addi	r4,r4,22048
 40003b0:	4003d700 	call	4003d70 <printf>
	}
	printf("Protocol: ");
 40003b4:	01010074 	movhi	r4,1025
 40003b8:	21158e04 	addi	r4,r4,22072
 40003bc:	4003d700 	call	4003d70 <printf>
	rcode = XferGetProto(addr, 0, hid_device.interface, &tmpbyte);
 40003c0:	d0a00003 	ldbu	r2,-32768(gp)
 40003c4:	11003fcc 	andi	r4,r2,255
 40003c8:	d0a6f143 	ldbu	r2,-25659(gp)
 40003cc:	10803fcc 	andi	r2,r2,255
 40003d0:	e0ffff44 	addi	r3,fp,-3
 40003d4:	d8c00415 	stw	r3,16(sp)
 40003d8:	00c00044 	movi	r3,1
 40003dc:	d8c00315 	stw	r3,12(sp)
 40003e0:	d8800215 	stw	r2,8(sp)
 40003e4:	d8000115 	stw	zero,4(sp)
 40003e8:	d8000015 	stw	zero,0(sp)
 40003ec:	01c000c4 	movi	r7,3
 40003f0:	01802844 	movi	r6,161
 40003f4:	000b883a 	mov	r5,zero
 40003f8:	40020d80 	call	40020d8 <XferCtrlReq>
 40003fc:	e0bfff05 	stb	r2,-4(fp)
	if (rcode) {   //error handling
 4000400:	e0bfff03 	ldbu	r2,-4(fp)
 4000404:	10000926 	beq	r2,zero,400042c <GetDriverandReport+0x1c0>
		printf("GetProto Error. Error code ");
 4000408:	01010074 	movhi	r4,1025
 400040c:	21159104 	addi	r4,r4,22084
 4000410:	4003d700 	call	4003d70 <printf>
		printf("%x \n", rcode);
 4000414:	e0bfff03 	ldbu	r2,-4(fp)
 4000418:	100b883a 	mov	r5,r2
 400041c:	01010074 	movhi	r4,1025
 4000420:	21158804 	addi	r4,r4,22048
 4000424:	4003d700 	call	4003d70 <printf>
 4000428:	00000606 	br	4000444 <GetDriverandReport+0x1d8>
	} else {
		printf("%d \n", tmpbyte);
 400042c:	e0bfff43 	ldbu	r2,-3(fp)
 4000430:	10803fcc 	andi	r2,r2,255
 4000434:	100b883a 	mov	r5,r2
 4000438:	01010074 	movhi	r4,1025
 400043c:	21159804 	addi	r4,r4,22112
 4000440:	4003d700 	call	4003d70 <printf>
	}
	return device;
 4000444:	e0bffd43 	ldbu	r2,-11(fp)
}
 4000448:	e037883a 	mov	sp,fp
 400044c:	dfc00117 	ldw	ra,4(sp)
 4000450:	df000017 	ldw	fp,0(sp)
 4000454:	dec00204 	addi	sp,sp,8
 4000458:	f800283a 	ret

0400045c <setLED>:

void setLED(int LED) {
 400045c:	defffe04 	addi	sp,sp,-8
 4000460:	df000115 	stw	fp,4(sp)
 4000464:	df000104 	addi	fp,sp,4
 4000468:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE,
 400046c:	00820034 	movhi	r2,2048
 4000470:	10845004 	addi	r2,r2,4416
 4000474:	10c00037 	ldwio	r3,0(r2)
 4000478:	01000044 	movi	r4,1
 400047c:	e0bfff17 	ldw	r2,-4(fp)
 4000480:	2084983a 	sll	r2,r4,r2
 4000484:	1886b03a 	or	r3,r3,r2
 4000488:	00820034 	movhi	r2,2048
 400048c:	10845004 	addi	r2,r2,4416
 4000490:	10c00035 	stwio	r3,0(r2)
			(IORD_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE) | (0x001 << LED)));
}
 4000494:	0001883a 	nop
 4000498:	e037883a 	mov	sp,fp
 400049c:	df000017 	ldw	fp,0(sp)
 40004a0:	dec00104 	addi	sp,sp,4
 40004a4:	f800283a 	ret

040004a8 <clearLED>:

void clearLED(int LED) {
 40004a8:	defffe04 	addi	sp,sp,-8
 40004ac:	df000115 	stw	fp,4(sp)
 40004b0:	df000104 	addi	fp,sp,4
 40004b4:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE,
 40004b8:	00820034 	movhi	r2,2048
 40004bc:	10845004 	addi	r2,r2,4416
 40004c0:	10c00037 	ldwio	r3,0(r2)
 40004c4:	01000044 	movi	r4,1
 40004c8:	e0bfff17 	ldw	r2,-4(fp)
 40004cc:	2084983a 	sll	r2,r4,r2
 40004d0:	0084303a 	nor	r2,zero,r2
 40004d4:	1886703a 	and	r3,r3,r2
 40004d8:	00820034 	movhi	r2,2048
 40004dc:	10845004 	addi	r2,r2,4416
 40004e0:	10c00035 	stwio	r3,0(r2)
			(IORD_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE) & ~(0x001 << LED)));

}
 40004e4:	0001883a 	nop
 40004e8:	e037883a 	mov	sp,fp
 40004ec:	df000017 	ldw	fp,0(sp)
 40004f0:	dec00104 	addi	sp,sp,4
 40004f4:	f800283a 	ret

040004f8 <printSignedHex0>:

void printSignedHex0(signed char value) {
 40004f8:	defffc04 	addi	sp,sp,-16
 40004fc:	dfc00315 	stw	ra,12(sp)
 4000500:	df000215 	stw	fp,8(sp)
 4000504:	df000204 	addi	fp,sp,8
 4000508:	2005883a 	mov	r2,r4
 400050c:	e0bfff05 	stb	r2,-4(fp)
	BYTE tens = 0;
 4000510:	e03ffe05 	stb	zero,-8(fp)
	BYTE ones = 0;
 4000514:	e03ffe45 	stb	zero,-7(fp)
	WORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE);
 4000518:	00820034 	movhi	r2,2048
 400051c:	10845404 	addi	r2,r2,4432
 4000520:	10800037 	ldwio	r2,0(r2)
 4000524:	e0bffe8d 	sth	r2,-6(fp)
	if (value < 0) {
 4000528:	e0bfff07 	ldb	r2,-4(fp)
 400052c:	1000060e 	bge	r2,zero,4000548 <printSignedHex0+0x50>
		setLED(11);
 4000530:	010002c4 	movi	r4,11
 4000534:	400045c0 	call	400045c <setLED>
		value = -value;
 4000538:	e0bfff03 	ldbu	r2,-4(fp)
 400053c:	0085c83a 	sub	r2,zero,r2
 4000540:	e0bfff05 	stb	r2,-4(fp)
 4000544:	00000206 	br	4000550 <printSignedHex0+0x58>
	} else {
		clearLED(11);
 4000548:	010002c4 	movi	r4,11
 400054c:	40004a80 	call	40004a8 <clearLED>
	}
	//handled hundreds
	if (value / 100)
 4000550:	e0bfff03 	ldbu	r2,-4(fp)
 4000554:	108018c4 	addi	r2,r2,99
 4000558:	10803fcc 	andi	r2,r2,255
 400055c:	108031f0 	cmpltui	r2,r2,199
 4000560:	1000031e 	bne	r2,zero,4000570 <printSignedHex0+0x78>
		setLED(13);
 4000564:	01000344 	movi	r4,13
 4000568:	400045c0 	call	400045c <setLED>
 400056c:	00000206 	br	4000578 <printSignedHex0+0x80>
	else
		clearLED(13);
 4000570:	01000344 	movi	r4,13
 4000574:	40004a80 	call	40004a8 <clearLED>

	value = value % 100;
 4000578:	e0bfff07 	ldb	r2,-4(fp)
 400057c:	01401904 	movi	r5,100
 4000580:	1009883a 	mov	r4,r2
 4000584:	40030540 	call	4003054 <__modsi3>
 4000588:	e0bfff05 	stb	r2,-4(fp)
	tens = value / 10;
 400058c:	e0bfff07 	ldb	r2,-4(fp)
 4000590:	01400284 	movi	r5,10
 4000594:	1009883a 	mov	r4,r2
 4000598:	4002fd00 	call	4002fd0 <__divsi3>
 400059c:	e0bffe05 	stb	r2,-8(fp)
	ones = value % 10;
 40005a0:	e0bfff07 	ldb	r2,-4(fp)
 40005a4:	01400284 	movi	r5,10
 40005a8:	1009883a 	mov	r4,r2
 40005ac:	40030540 	call	4003054 <__modsi3>
 40005b0:	e0bffe45 	stb	r2,-7(fp)

	pio_val &= 0x00FF;
 40005b4:	e0bffe8b 	ldhu	r2,-6(fp)
 40005b8:	10803fcc 	andi	r2,r2,255
 40005bc:	e0bffe8d 	sth	r2,-6(fp)
	pio_val |= (tens << 12);
 40005c0:	e0bffe03 	ldbu	r2,-8(fp)
 40005c4:	1004933a 	slli	r2,r2,12
 40005c8:	1007883a 	mov	r3,r2
 40005cc:	e0bffe8b 	ldhu	r2,-6(fp)
 40005d0:	1884b03a 	or	r2,r3,r2
 40005d4:	e0bffe8d 	sth	r2,-6(fp)
	pio_val |= (ones << 8);
 40005d8:	e0bffe43 	ldbu	r2,-7(fp)
 40005dc:	1004923a 	slli	r2,r2,8
 40005e0:	1007883a 	mov	r3,r2
 40005e4:	e0bffe8b 	ldhu	r2,-6(fp)
 40005e8:	1884b03a 	or	r2,r3,r2
 40005ec:	e0bffe8d 	sth	r2,-6(fp)

	IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
 40005f0:	e0fffe8b 	ldhu	r3,-6(fp)
 40005f4:	00820034 	movhi	r2,2048
 40005f8:	10845404 	addi	r2,r2,4432
 40005fc:	10c00035 	stwio	r3,0(r2)
}
 4000600:	0001883a 	nop
 4000604:	e037883a 	mov	sp,fp
 4000608:	dfc00117 	ldw	ra,4(sp)
 400060c:	df000017 	ldw	fp,0(sp)
 4000610:	dec00204 	addi	sp,sp,8
 4000614:	f800283a 	ret

04000618 <printSignedHex1>:

void printSignedHex1(signed char value) {
 4000618:	defffb04 	addi	sp,sp,-20
 400061c:	dfc00415 	stw	ra,16(sp)
 4000620:	df000315 	stw	fp,12(sp)
 4000624:	df000304 	addi	fp,sp,12
 4000628:	2005883a 	mov	r2,r4
 400062c:	e0bfff05 	stb	r2,-4(fp)
	BYTE tens = 0;
 4000630:	e03ffd05 	stb	zero,-12(fp)
	BYTE ones = 0;
 4000634:	e03ffd45 	stb	zero,-11(fp)
	DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE);
 4000638:	00820034 	movhi	r2,2048
 400063c:	10845404 	addi	r2,r2,4432
 4000640:	10800037 	ldwio	r2,0(r2)
 4000644:	e0bffe15 	stw	r2,-8(fp)
	if (value < 0) {
 4000648:	e0bfff07 	ldb	r2,-4(fp)
 400064c:	1000060e 	bge	r2,zero,4000668 <printSignedHex1+0x50>
		setLED(10);
 4000650:	01000284 	movi	r4,10
 4000654:	400045c0 	call	400045c <setLED>
		value = -value;
 4000658:	e0bfff03 	ldbu	r2,-4(fp)
 400065c:	0085c83a 	sub	r2,zero,r2
 4000660:	e0bfff05 	stb	r2,-4(fp)
 4000664:	00000206 	br	4000670 <printSignedHex1+0x58>
	} else {
		clearLED(10);
 4000668:	01000284 	movi	r4,10
 400066c:	40004a80 	call	40004a8 <clearLED>
	}
	//handled hundreds
	if (value / 100)
 4000670:	e0bfff03 	ldbu	r2,-4(fp)
 4000674:	108018c4 	addi	r2,r2,99
 4000678:	10803fcc 	andi	r2,r2,255
 400067c:	108031f0 	cmpltui	r2,r2,199
 4000680:	1000031e 	bne	r2,zero,4000690 <printSignedHex1+0x78>
		setLED(12);
 4000684:	01000304 	movi	r4,12
 4000688:	400045c0 	call	400045c <setLED>
 400068c:	00000206 	br	4000698 <printSignedHex1+0x80>
	else
		clearLED(12);
 4000690:	01000304 	movi	r4,12
 4000694:	40004a80 	call	40004a8 <clearLED>

	value = value % 100;
 4000698:	e0bfff07 	ldb	r2,-4(fp)
 400069c:	01401904 	movi	r5,100
 40006a0:	1009883a 	mov	r4,r2
 40006a4:	40030540 	call	4003054 <__modsi3>
 40006a8:	e0bfff05 	stb	r2,-4(fp)
	tens = value / 10;
 40006ac:	e0bfff07 	ldb	r2,-4(fp)
 40006b0:	01400284 	movi	r5,10
 40006b4:	1009883a 	mov	r4,r2
 40006b8:	4002fd00 	call	4002fd0 <__divsi3>
 40006bc:	e0bffd05 	stb	r2,-12(fp)
	ones = value % 10;
 40006c0:	e0bfff07 	ldb	r2,-4(fp)
 40006c4:	01400284 	movi	r5,10
 40006c8:	1009883a 	mov	r4,r2
 40006cc:	40030540 	call	4003054 <__modsi3>
 40006d0:	e0bffd45 	stb	r2,-11(fp)
	tens = value / 10;
 40006d4:	e0bfff07 	ldb	r2,-4(fp)
 40006d8:	01400284 	movi	r5,10
 40006dc:	1009883a 	mov	r4,r2
 40006e0:	4002fd00 	call	4002fd0 <__divsi3>
 40006e4:	e0bffd05 	stb	r2,-12(fp)
	ones = value % 10;
 40006e8:	e0bfff07 	ldb	r2,-4(fp)
 40006ec:	01400284 	movi	r5,10
 40006f0:	1009883a 	mov	r4,r2
 40006f4:	40030540 	call	4003054 <__modsi3>
 40006f8:	e0bffd45 	stb	r2,-11(fp)

	pio_val &= 0xFF00;
 40006fc:	e0bffe17 	ldw	r2,-8(fp)
 4000700:	10bfc00c 	andi	r2,r2,65280
 4000704:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= (tens << 4);
 4000708:	e0bffd03 	ldbu	r2,-12(fp)
 400070c:	1004913a 	slli	r2,r2,4
 4000710:	1007883a 	mov	r3,r2
 4000714:	e0bffe17 	ldw	r2,-8(fp)
 4000718:	10c4b03a 	or	r2,r2,r3
 400071c:	e0bffe15 	stw	r2,-8(fp)
	pio_val |= (ones << 0);
 4000720:	e0bffd43 	ldbu	r2,-11(fp)
 4000724:	e0fffe17 	ldw	r3,-8(fp)
 4000728:	1884b03a 	or	r2,r3,r2
 400072c:	e0bffe15 	stw	r2,-8(fp)

	IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
 4000730:	e0fffe17 	ldw	r3,-8(fp)
 4000734:	00820034 	movhi	r2,2048
 4000738:	10845404 	addi	r2,r2,4432
 400073c:	10c00035 	stwio	r3,0(r2)
}
 4000740:	0001883a 	nop
 4000744:	e037883a 	mov	sp,fp
 4000748:	dfc00117 	ldw	ra,4(sp)
 400074c:	df000017 	ldw	fp,0(sp)
 4000750:	dec00204 	addi	sp,sp,8
 4000754:	f800283a 	ret

04000758 <setKeycode>:

void setKeycode(WORD keycode)
{
 4000758:	defffe04 	addi	sp,sp,-8
 400075c:	df000115 	stw	fp,4(sp)
 4000760:	df000104 	addi	fp,sp,4
 4000764:	2005883a 	mov	r2,r4
 4000768:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(0x08001190, keycode);
 400076c:	e0ffff0b 	ldhu	r3,-4(fp)
 4000770:	00820034 	movhi	r2,2048
 4000774:	10846404 	addi	r2,r2,4496
 4000778:	10c00035 	stwio	r3,0(r2)
}
 400077c:	0001883a 	nop
 4000780:	e037883a 	mov	sp,fp
 4000784:	df000017 	ldw	fp,0(sp)
 4000788:	dec00104 	addi	sp,sp,4
 400078c:	f800283a 	ret

04000790 <main>:
int main() {
 4000790:	defff504 	addi	sp,sp,-44
 4000794:	dfc00a15 	stw	ra,40(sp)
 4000798:	df000915 	stw	fp,36(sp)
 400079c:	df000904 	addi	fp,sp,36
	ALT_AVALON_I2C_DEV_t *i2c_dev; //pointer to instance structure
	//get a pointer to the Avalon i2c instance
	i2c_dev = alt_avalon_i2c_open("/dev/i2c_0"); //this has to reflect Platform Designer name
 40007a0:	01010074 	movhi	r4,1025
 40007a4:	21159a04 	addi	r4,r4,22120
 40007a8:	4011b4c0 	call	4011b4c <alt_avalon_i2c_open>
 40007ac:	e0bff915 	stw	r2,-28(fp)
	if (NULL==i2c_dev)						     //check the BSP if unsure
 40007b0:	e0bff917 	ldw	r2,-28(fp)
 40007b4:	1000051e 	bne	r2,zero,40007cc <main+0x3c>
	{
		printf("Error: Cannot find /dev/i2c_0\n");
 40007b8:	01010074 	movhi	r4,1025
 40007bc:	21159d04 	addi	r4,r4,22132
 40007c0:	4003e8c0 	call	4003e8c <puts>
		return 1;
 40007c4:	00800044 	movi	r2,1
 40007c8:	00018206 	br	4000dd4 <main+0x644>
	}
	printf ("I2C Test Program\n");
 40007cc:	01010074 	movhi	r4,1025
 40007d0:	2115a504 	addi	r4,r4,22164
 40007d4:	4003e8c0 	call	4003e8c <puts>

	alt_avalon_i2c_master_target_set(i2c_dev,0xA); //CODEC at address 0b0001010
 40007d8:	01400284 	movi	r5,10
 40007dc:	e13ff917 	ldw	r4,-28(fp)
 40007e0:	401231c0 	call	401231c <alt_avalon_i2c_master_target_set>
	//print device ID (verify I2C is working)
	printf( "Device ID register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ID));
 40007e4:	000b883a 	mov	r5,zero
 40007e8:	e13ff917 	ldw	r4,-28(fp)
 40007ec:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 40007f0:	10bfffcc 	andi	r2,r2,65535
 40007f4:	100b883a 	mov	r5,r2
 40007f8:	01010074 	movhi	r4,1025
 40007fc:	2115aa04 	addi	r4,r4,22184
 4000800:	4003d700 	call	4003d70 <printf>

	//configure PLL, input frequency is 12.5 MHz, output frequency is 180.6336 MHz if 44.1kHz is desired
	//or 196.608 MHz else
	BYTE int_divisor = 180633600/12500000;
 4000804:	00800384 	movi	r2,14
 4000808:	e0bffa05 	stb	r2,-24(fp)
	WORD frac_divisor = (WORD)(((180633600.0f/12500000.0f) - (float)int_divisor) * 2048.0f);
 400080c:	e0bffa03 	ldbu	r2,-24(fp)
 4000810:	1009883a 	mov	r4,r2
 4000814:	4003bec0 	call	4003bec <__floatunsisf>
 4000818:	1007883a 	mov	r3,r2
 400081c:	180b883a 	mov	r5,r3
 4000820:	011059f4 	movhi	r4,16743
 4000824:	210d8144 	addi	r4,r4,13829
 4000828:	40036980 	call	4003698 <__subsf3>
 400082c:	1007883a 	mov	r3,r2
 4000830:	1805883a 	mov	r2,r3
 4000834:	01514034 	movhi	r5,17664
 4000838:	1009883a 	mov	r4,r2
 400083c:	40032680 	call	4003268 <__mulsf3>
 4000840:	1007883a 	mov	r3,r2
 4000844:	1805883a 	mov	r2,r3
 4000848:	1009883a 	mov	r4,r2
 400084c:	4002f700 	call	4002f70 <__fixunssfsi>
 4000850:	e0bffa8d 	sth	r2,-22(fp)
	printf( "Programming PLL with integer divisor: %d, fractional divisor %d\n", int_divisor, frac_divisor);
 4000854:	e0bffa03 	ldbu	r2,-24(fp)
 4000858:	e0fffa8b 	ldhu	r3,-22(fp)
 400085c:	180d883a 	mov	r6,r3
 4000860:	100b883a 	mov	r5,r2
 4000864:	01010074 	movhi	r4,1025
 4000868:	2115b004 	addi	r4,r4,22208
 400086c:	4003d700 	call	4003d70 <printf>
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_PLL_CTRL, \
				int_divisor << SGTL5000_PLL_INT_DIV_SHIFT|
 4000870:	e0bffa03 	ldbu	r2,-24(fp)
 4000874:	100492fa 	slli	r2,r2,11
	//configure PLL, input frequency is 12.5 MHz, output frequency is 180.6336 MHz if 44.1kHz is desired
	//or 196.608 MHz else
	BYTE int_divisor = 180633600/12500000;
	WORD frac_divisor = (WORD)(((180633600.0f/12500000.0f) - (float)int_divisor) * 2048.0f);
	printf( "Programming PLL with integer divisor: %d, fractional divisor %d\n", int_divisor, frac_divisor);
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_PLL_CTRL, \
 4000878:	1007883a 	mov	r3,r2
 400087c:	e0bffa8b 	ldhu	r2,-22(fp)
 4000880:	1884b03a 	or	r2,r3,r2
 4000884:	10bfffcc 	andi	r2,r2,65535
 4000888:	100d883a 	mov	r6,r2
 400088c:	01400c84 	movi	r5,50
 4000890:	e13ff917 	ldw	r4,-28(fp)
 4000894:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
				int_divisor << SGTL5000_PLL_INT_DIV_SHIFT|
				frac_divisor << SGTL5000_PLL_FRAC_DIV_SHIFT);
	printf( "CHIP_PLL_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PLL_CTRL));
 4000898:	01400c84 	movi	r5,50
 400089c:	e13ff917 	ldw	r4,-28(fp)
 40008a0:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 40008a4:	10bfffcc 	andi	r2,r2,65535
 40008a8:	100b883a 	mov	r5,r2
 40008ac:	01010074 	movhi	r4,1025
 40008b0:	2115c104 	addi	r4,r4,22276
 40008b4:	4003d700 	call	4003d70 <printf>

	//configure power control, disable internal VDDD, VDDIO=3.3V, VDDA=VDDD=1.8V (ext)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_POWER, \
 40008b8:	01917f84 	movi	r6,17918
 40008bc:	01400c04 	movi	r5,48
 40008c0:	e13ff917 	ldw	r4,-28(fp)
 40008c4:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
			SGTL5000_REFTOP_POWERUP|
			SGTL5000_HP_POWERUP|
			SGTL5000_DAC_POWERUP|
			SGTL5000_CAPLESS_HP_POWERUP|
			SGTL5000_ADC_POWERUP);
	printf( "CHIP_ANA_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_POWER));
 40008c8:	01400c04 	movi	r5,48
 40008cc:	e13ff917 	ldw	r4,-28(fp)
 40008d0:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 40008d4:	10bfffcc 	andi	r2,r2,65535
 40008d8:	100b883a 	mov	r5,r2
 40008dc:	01010074 	movhi	r4,1025
 40008e0:	2115c804 	addi	r4,r4,22304
 40008e4:	4003d700 	call	4003d70 <printf>

	//select internal ground bias to .9V (1.8V/2)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_REF_CTRL, 0x004E);
 40008e8:	01801384 	movi	r6,78
 40008ec:	01400a04 	movi	r5,40
 40008f0:	e13ff917 	ldw	r4,-28(fp)
 40008f4:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
	printf( "CHIP_REF_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_REF_CTRL));
 40008f8:	01400a04 	movi	r5,40
 40008fc:	e13ff917 	ldw	r4,-28(fp)
 4000900:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 4000904:	10bfffcc 	andi	r2,r2,65535
 4000908:	100b883a 	mov	r5,r2
 400090c:	01010074 	movhi	r4,1025
 4000910:	2115d004 	addi	r4,r4,22336
 4000914:	4003d700 	call	4003d70 <printf>

	//enable core modules
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_DIG_POWER,\
 4000918:	018018c4 	movi	r6,99
 400091c:	01400084 	movi	r5,2
 4000920:	e13ff917 	ldw	r4,-28(fp)
 4000924:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
			SGTL5000_ADC_EN|
			SGTL5000_DAC_EN|
			//SGTL5000_DAP_POWERUP| //disable digital audio processor in CODEC
			SGTL5000_I2S_OUT_POWERUP|
			SGTL5000_I2S_IN_POWERUP);
	printf( "CHIP_DIG_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_DIG_POWER));
 4000928:	01400084 	movi	r5,2
 400092c:	e13ff917 	ldw	r4,-28(fp)
 4000930:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 4000934:	10bfffcc 	andi	r2,r2,65535
 4000938:	100b883a 	mov	r5,r2
 400093c:	01010074 	movhi	r4,1025
 4000940:	2115d704 	addi	r4,r4,22364
 4000944:	4003d700 	call	4003d70 <printf>


	//MCLK is 12.5 MHz, configure clocks to use PLL
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_CLK_CTRL, \
 4000948:	018001c4 	movi	r6,7
 400094c:	01400104 	movi	r5,4
 4000950:	e13ff917 	ldw	r4,-28(fp)
 4000954:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
			SGTL5000_SYS_FS_44_1k << SGTL5000_SYS_FS_SHIFT |
			SGTL5000_MCLK_FREQ_PLL << SGTL5000_MCLK_FREQ_SHIFT);
	printf( "CHIP_CLK_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_CLK_CTRL));
 4000958:	01400104 	movi	r5,4
 400095c:	e13ff917 	ldw	r4,-28(fp)
 4000960:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 4000964:	10bfffcc 	andi	r2,r2,65535
 4000968:	100b883a 	mov	r5,r2
 400096c:	01010074 	movhi	r4,1025
 4000970:	2115df04 	addi	r4,r4,22396
 4000974:	4003d700 	call	4003d70 <printf>

	//Set as I2S master
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_I2S_CTRL, SGTL5000_I2S_MASTER);
 4000978:	01802004 	movi	r6,128
 400097c:	01400184 	movi	r5,6
 4000980:	e13ff917 	ldw	r4,-28(fp)
 4000984:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
	printf( "CHIP_I2S_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_I2S_CTRL));
 4000988:	01400184 	movi	r5,6
 400098c:	e13ff917 	ldw	r4,-28(fp)
 4000990:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 4000994:	10bfffcc 	andi	r2,r2,65535
 4000998:	100b883a 	mov	r5,r2
 400099c:	01010074 	movhi	r4,1025
 40009a0:	2115e604 	addi	r4,r4,22424
 40009a4:	4003d700 	call	4003d70 <printf>

	//ADC input from Line
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_CTRL, \
 40009a8:	01800104 	movi	r6,4
 40009ac:	01400904 	movi	r5,36
 40009b0:	e13ff917 	ldw	r4,-28(fp)
 40009b4:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
			SGTL5000_ADC_SEL_LINE_IN << SGTL5000_ADC_SEL_SHIFT);
	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
 40009b8:	01400904 	movi	r5,36
 40009bc:	e13ff917 	ldw	r4,-28(fp)
 40009c0:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 40009c4:	10bfffcc 	andi	r2,r2,65535
 40009c8:	100b883a 	mov	r5,r2
 40009cc:	01010074 	movhi	r4,1025
 40009d0:	2115ed04 	addi	r4,r4,22452
 40009d4:	4003d700 	call	4003d70 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_SSS_CTRL, \
 40009d8:	01800404 	movi	r6,16
 40009dc:	01400284 	movi	r5,10
 40009e0:	e13ff917 	ldw	r4,-28(fp)
 40009e4:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
			SGTL5000_DAC_SEL_I2S_IN << SGTL5000_DAC_SEL_SHIFT |
			SGTL5000_I2S_OUT_SEL_ADC << SGTL5000_I2S_OUT_SEL_SHIFT);
	printf( "CHIP_SSS_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_SSS_CTRL));
 40009e8:	01400284 	movi	r5,10
 40009ec:	e13ff917 	ldw	r4,-28(fp)
 40009f0:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 40009f4:	10bfffcc 	andi	r2,r2,65535
 40009f8:	100b883a 	mov	r5,r2
 40009fc:	01010074 	movhi	r4,1025
 4000a00:	2115f404 	addi	r4,r4,22480
 4000a04:	4003d700 	call	4003d70 <printf>

	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
 4000a08:	01400904 	movi	r5,36
 4000a0c:	e13ff917 	ldw	r4,-28(fp)
 4000a10:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 4000a14:	10bfffcc 	andi	r2,r2,65535
 4000a18:	100b883a 	mov	r5,r2
 4000a1c:	01010074 	movhi	r4,1025
 4000a20:	2115ed04 	addi	r4,r4,22452
 4000a24:	4003d700 	call	4003d70 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000);
 4000a28:	000d883a 	mov	r6,zero
 4000a2c:	01400384 	movi	r5,14
 4000a30:	e13ff917 	ldw	r4,-28(fp)
 4000a34:	4000e9c0 	call	4000e9c <SGTL5000_Reg_Wr>
	printf( "CHIP_ADCDAC_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL));
 4000a38:	01400384 	movi	r5,14
 4000a3c:	e13ff917 	ldw	r4,-28(fp)
 4000a40:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 4000a44:	10bfffcc 	andi	r2,r2,65535
 4000a48:	100b883a 	mov	r5,r2
 4000a4c:	01010074 	movhi	r4,1025
 4000a50:	2115fb04 	addi	r4,r4,22508
 4000a54:	4003d700 	call	4003d70 <printf>
	printf( "CHIP_PAD_STRENGTH register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PAD_STRENGTH));
 4000a58:	01400504 	movi	r5,20
 4000a5c:	e13ff917 	ldw	r4,-28(fp)
 4000a60:	4000de80 	call	4000de8 <SGTL5000_Reg_Rd>
 4000a64:	10bfffcc 	andi	r2,r2,65535
 4000a68:	100b883a 	mov	r5,r2
 4000a6c:	01010074 	movhi	r4,1025
 4000a70:	21160304 	addi	r4,r4,22540
 4000a74:	4003d700 	call	4003d70 <printf>

	BYTE rcode;
	BOOT_MOUSE_REPORT buf;		//USB mouse report
	BOOT_KBD_REPORT kbdbuf;

	BYTE runningdebugflag = 0;//flag to dump out a bunch of information when we first get to USB_STATE_RUNNING
 4000a78:	e03ff705 	stb	zero,-36(fp)
	BYTE errorflag = 0; //flag once we get an error device so we don't keep dumping out state info
 4000a7c:	e03ff745 	stb	zero,-35(fp)
	BYTE device;
	WORD keycode;

	printf("initializing MAX3421E...\n");
 4000a80:	01010074 	movhi	r4,1025
 4000a84:	21160b04 	addi	r4,r4,22572
 4000a88:	4003e8c0 	call	4003e8c <puts>
	MAX3421E_init();
 4000a8c:	4001ed80 	call	4001ed8 <MAX3421E_init>
	printf("initializing USB...\n");
 4000a90:	01010074 	movhi	r4,1025
 4000a94:	21161204 	addi	r4,r4,22600
 4000a98:	4003e8c0 	call	4003e8c <puts>
	USB_init();
 4000a9c:	400268c0 	call	400268c <USB_init>
	while (1) {
		printf(".");
 4000aa0:	01000b84 	movi	r4,46
 4000aa4:	4003db40 	call	4003db4 <putchar>
		MAX3421E_Task();
 4000aa8:	4001f6c0 	call	4001f6c <MAX3421E_Task>
		USB_Task();
 4000aac:	40027240 	call	4002724 <USB_Task>
		//usleep (500000);
		if (GetUsbTaskState() == USB_STATE_RUNNING) {
 4000ab0:	4002e940 	call	4002e94 <GetUsbTaskState>
 4000ab4:	10803fcc 	andi	r2,r2,255
 4000ab8:	10801018 	cmpnei	r2,r2,64
 4000abc:	1000a11e 	bne	r2,zero,4000d44 <main+0x5b4>
			if (!runningdebugflag) {
 4000ac0:	e0bff703 	ldbu	r2,-36(fp)
 4000ac4:	1000071e 	bne	r2,zero,4000ae4 <main+0x354>
				runningdebugflag = 1;
 4000ac8:	00800044 	movi	r2,1
 4000acc:	e0bff705 	stb	r2,-36(fp)
				setLED(9);
 4000ad0:	01000244 	movi	r4,9
 4000ad4:	400045c0 	call	400045c <setLED>
				device = GetDriverandReport();
 4000ad8:	400026c0 	call	400026c <GetDriverandReport>
 4000adc:	e0bff785 	stb	r2,-34(fp)
 4000ae0:	003fef06 	br	4000aa0 <__alt_data_end+0xfc000aa0>
			} else if (device == 1) {
 4000ae4:	e0bff783 	ldbu	r2,-34(fp)
 4000ae8:	10800058 	cmpnei	r2,r2,1
 4000aec:	1000391e 	bne	r2,zero,4000bd4 <main+0x444>
				//run keyboard debug polling
				rcode = kbdPoll(&kbdbuf);
 4000af0:	e0bffd44 	addi	r2,fp,-11
 4000af4:	1009883a 	mov	r4,r2
 4000af8:	40018140 	call	4001814 <kbdPoll>
 4000afc:	e0bffb05 	stb	r2,-20(fp)
				if (rcode == hrNAK) {
 4000b00:	e0bffb03 	ldbu	r2,-20(fp)
 4000b04:	10800118 	cmpnei	r2,r2,4
 4000b08:	1000ae26 	beq	r2,zero,4000dc4 <main+0x634>
					continue; //NAK means no new data
				} else if (rcode) {
 4000b0c:	e0bffb03 	ldbu	r2,-20(fp)
 4000b10:	10000926 	beq	r2,zero,4000b38 <main+0x3a8>
					printf("Rcode: ");
 4000b14:	01010074 	movhi	r4,1025
 4000b18:	21161704 	addi	r4,r4,22620
 4000b1c:	4003d700 	call	4003d70 <printf>
					printf("%x \n", rcode);
 4000b20:	e0bffb03 	ldbu	r2,-20(fp)
 4000b24:	100b883a 	mov	r5,r2
 4000b28:	01010074 	movhi	r4,1025
 4000b2c:	21158804 	addi	r4,r4,22048
 4000b30:	4003d700 	call	4003d70 <printf>
					continue;
 4000b34:	0000a606 	br	4000dd0 <main+0x640>
				}
				printf("keycodes: ");
 4000b38:	01010074 	movhi	r4,1025
 4000b3c:	21161904 	addi	r4,r4,22628
 4000b40:	4003d700 	call	4003d70 <printf>
				for (int i = 0; i < 6; i++) {
 4000b44:	e03ff815 	stw	zero,-32(fp)
 4000b48:	00000c06 	br	4000b7c <main+0x3ec>
					printf("%x ", kbdbuf.keycode[i]);
 4000b4c:	e0fffdc4 	addi	r3,fp,-9
 4000b50:	e0bff817 	ldw	r2,-32(fp)
 4000b54:	1885883a 	add	r2,r3,r2
 4000b58:	10800003 	ldbu	r2,0(r2)
 4000b5c:	10803fcc 	andi	r2,r2,255
 4000b60:	100b883a 	mov	r5,r2
 4000b64:	01010074 	movhi	r4,1025
 4000b68:	21161c04 	addi	r4,r4,22640
 4000b6c:	4003d700 	call	4003d70 <printf>
					printf("Rcode: ");
					printf("%x \n", rcode);
					continue;
				}
				printf("keycodes: ");
				for (int i = 0; i < 6; i++) {
 4000b70:	e0bff817 	ldw	r2,-32(fp)
 4000b74:	10800044 	addi	r2,r2,1
 4000b78:	e0bff815 	stw	r2,-32(fp)
 4000b7c:	e0bff817 	ldw	r2,-32(fp)
 4000b80:	10800190 	cmplti	r2,r2,6
 4000b84:	103ff11e 	bne	r2,zero,4000b4c <__alt_data_end+0xfc000b4c>
					printf("%x ", kbdbuf.keycode[i]);
				}
				setKeycode(kbdbuf.keycode[0]);
 4000b88:	e0bffdc3 	ldbu	r2,-9(fp)
 4000b8c:	10803fcc 	andi	r2,r2,255
 4000b90:	1009883a 	mov	r4,r2
 4000b94:	40007580 	call	4000758 <setKeycode>
				printSignedHex0(kbdbuf.keycode[0]);
 4000b98:	e0bffdc3 	ldbu	r2,-9(fp)
 4000b9c:	10803fcc 	andi	r2,r2,255
 4000ba0:	1080201c 	xori	r2,r2,128
 4000ba4:	10bfe004 	addi	r2,r2,-128
 4000ba8:	1009883a 	mov	r4,r2
 4000bac:	40004f80 	call	40004f8 <printSignedHex0>
				printSignedHex1(kbdbuf.keycode[1]);
 4000bb0:	e0bffe03 	ldbu	r2,-8(fp)
 4000bb4:	10803fcc 	andi	r2,r2,255
 4000bb8:	1080201c 	xori	r2,r2,128
 4000bbc:	10bfe004 	addi	r2,r2,-128
 4000bc0:	1009883a 	mov	r4,r2
 4000bc4:	40006180 	call	4000618 <printSignedHex1>
				printf("\n");
 4000bc8:	01000284 	movi	r4,10
 4000bcc:	4003db40 	call	4003db4 <putchar>
 4000bd0:	003fb306 	br	4000aa0 <__alt_data_end+0xfc000aa0>
			}

			else if (device == 2) {
 4000bd4:	e0bff783 	ldbu	r2,-34(fp)
 4000bd8:	10800098 	cmpnei	r2,r2,2
 4000bdc:	103fb01e 	bne	r2,zero,4000aa0 <__alt_data_end+0xfc000aa0>
				rcode = mousePoll(&buf);
 4000be0:	e0bffb44 	addi	r2,fp,-19
 4000be4:	1009883a 	mov	r4,r2
 4000be8:	400178c0 	call	400178c <mousePoll>
 4000bec:	e0bffb05 	stb	r2,-20(fp)
				if (rcode == hrNAK) {
 4000bf0:	e0bffb03 	ldbu	r2,-20(fp)
 4000bf4:	10800118 	cmpnei	r2,r2,4
 4000bf8:	10007426 	beq	r2,zero,4000dcc <main+0x63c>
					//NAK means no new data
					continue;
				} else if (rcode) {
 4000bfc:	e0bffb03 	ldbu	r2,-20(fp)
 4000c00:	10000926 	beq	r2,zero,4000c28 <main+0x498>
					printf("Rcode: ");
 4000c04:	01010074 	movhi	r4,1025
 4000c08:	21161704 	addi	r4,r4,22620
 4000c0c:	4003d700 	call	4003d70 <printf>
					printf("%x \n", rcode);
 4000c10:	e0bffb03 	ldbu	r2,-20(fp)
 4000c14:	100b883a 	mov	r5,r2
 4000c18:	01010074 	movhi	r4,1025
 4000c1c:	21158804 	addi	r4,r4,22048
 4000c20:	4003d700 	call	4003d70 <printf>
					continue;
 4000c24:	00006a06 	br	4000dd0 <main+0x640>
				}
				printf("X displacement: ");
 4000c28:	01010074 	movhi	r4,1025
 4000c2c:	21161d04 	addi	r4,r4,22644
 4000c30:	4003d700 	call	4003d70 <printf>
				printf("%d ", (signed char) buf.Xdispl);
 4000c34:	e0bffb83 	ldbu	r2,-18(fp)
 4000c38:	10803fcc 	andi	r2,r2,255
 4000c3c:	1080201c 	xori	r2,r2,128
 4000c40:	10bfe004 	addi	r2,r2,-128
 4000c44:	100b883a 	mov	r5,r2
 4000c48:	01010074 	movhi	r4,1025
 4000c4c:	21162204 	addi	r4,r4,22664
 4000c50:	4003d700 	call	4003d70 <printf>
				printSignedHex0((signed char) buf.Xdispl);
 4000c54:	e0bffb83 	ldbu	r2,-18(fp)
 4000c58:	10803fcc 	andi	r2,r2,255
 4000c5c:	1080201c 	xori	r2,r2,128
 4000c60:	10bfe004 	addi	r2,r2,-128
 4000c64:	1009883a 	mov	r4,r2
 4000c68:	40004f80 	call	40004f8 <printSignedHex0>
				printf("Y displacement: ");
 4000c6c:	01010074 	movhi	r4,1025
 4000c70:	21162304 	addi	r4,r4,22668
 4000c74:	4003d700 	call	4003d70 <printf>
				printf("%d ", (signed char) buf.Ydispl);
 4000c78:	e0bffbc3 	ldbu	r2,-17(fp)
 4000c7c:	10803fcc 	andi	r2,r2,255
 4000c80:	1080201c 	xori	r2,r2,128
 4000c84:	10bfe004 	addi	r2,r2,-128
 4000c88:	100b883a 	mov	r5,r2
 4000c8c:	01010074 	movhi	r4,1025
 4000c90:	21162204 	addi	r4,r4,22664
 4000c94:	4003d700 	call	4003d70 <printf>
				printSignedHex1((signed char) buf.Ydispl);
 4000c98:	e0bffbc3 	ldbu	r2,-17(fp)
 4000c9c:	10803fcc 	andi	r2,r2,255
 4000ca0:	1080201c 	xori	r2,r2,128
 4000ca4:	10bfe004 	addi	r2,r2,-128
 4000ca8:	1009883a 	mov	r4,r2
 4000cac:	40006180 	call	4000618 <printSignedHex1>
				printf("Buttons: ");
 4000cb0:	01010074 	movhi	r4,1025
 4000cb4:	21162804 	addi	r4,r4,22688
 4000cb8:	4003d700 	call	4003d70 <printf>
				printf("%x\n", buf.button);
 4000cbc:	e0bffb43 	ldbu	r2,-19(fp)
 4000cc0:	10803fcc 	andi	r2,r2,255
 4000cc4:	100b883a 	mov	r5,r2
 4000cc8:	01010074 	movhi	r4,1025
 4000ccc:	21162b04 	addi	r4,r4,22700
 4000cd0:	4003d700 	call	4003d70 <printf>
				if (buf.button & 0x04)
 4000cd4:	e0bffb43 	ldbu	r2,-19(fp)
 4000cd8:	10803fcc 	andi	r2,r2,255
 4000cdc:	1080010c 	andi	r2,r2,4
 4000ce0:	10000326 	beq	r2,zero,4000cf0 <main+0x560>
					setLED(2);
 4000ce4:	01000084 	movi	r4,2
 4000ce8:	400045c0 	call	400045c <setLED>
 4000cec:	00000206 	br	4000cf8 <main+0x568>
				else
					clearLED(2);
 4000cf0:	01000084 	movi	r4,2
 4000cf4:	40004a80 	call	40004a8 <clearLED>
				if (buf.button & 0x02)
 4000cf8:	e0bffb43 	ldbu	r2,-19(fp)
 4000cfc:	10803fcc 	andi	r2,r2,255
 4000d00:	1080008c 	andi	r2,r2,2
 4000d04:	10000326 	beq	r2,zero,4000d14 <main+0x584>
					setLED(1);
 4000d08:	01000044 	movi	r4,1
 4000d0c:	400045c0 	call	400045c <setLED>
 4000d10:	00000206 	br	4000d1c <main+0x58c>
				else
					clearLED(1);
 4000d14:	01000044 	movi	r4,1
 4000d18:	40004a80 	call	40004a8 <clearLED>
				if (buf.button & 0x01)
 4000d1c:	e0bffb43 	ldbu	r2,-19(fp)
 4000d20:	10803fcc 	andi	r2,r2,255
 4000d24:	1080004c 	andi	r2,r2,1
 4000d28:	10000326 	beq	r2,zero,4000d38 <main+0x5a8>
					setLED(0);
 4000d2c:	0009883a 	mov	r4,zero
 4000d30:	400045c0 	call	400045c <setLED>
 4000d34:	003f5a06 	br	4000aa0 <__alt_data_end+0xfc000aa0>
				else
					clearLED(0);
 4000d38:	0009883a 	mov	r4,zero
 4000d3c:	40004a80 	call	40004a8 <clearLED>
 4000d40:	003f5706 	br	4000aa0 <__alt_data_end+0xfc000aa0>
			}
		} else if (GetUsbTaskState() == USB_STATE_ERROR) {
 4000d44:	4002e940 	call	4002e94 <GetUsbTaskState>
 4000d48:	10803fcc 	andi	r2,r2,255
 4000d4c:	10803fd8 	cmpnei	r2,r2,255
 4000d50:	10000a1e 	bne	r2,zero,4000d7c <main+0x5ec>
			if (!errorflag) {
 4000d54:	e0bff743 	ldbu	r2,-35(fp)
 4000d58:	103f511e 	bne	r2,zero,4000aa0 <__alt_data_end+0xfc000aa0>
				errorflag = 1;
 4000d5c:	00800044 	movi	r2,1
 4000d60:	e0bff745 	stb	r2,-35(fp)
				clearLED(9);
 4000d64:	01000244 	movi	r4,9
 4000d68:	40004a80 	call	40004a8 <clearLED>
				printf("USB Error State\n");
 4000d6c:	01010074 	movhi	r4,1025
 4000d70:	21162c04 	addi	r4,r4,22704
 4000d74:	4003e8c0 	call	4003e8c <puts>
 4000d78:	003f4906 	br	4000aa0 <__alt_data_end+0xfc000aa0>
				//print out string descriptor here
			}
		} else //not in USB running state
		{

			printf("USB task state: ");
 4000d7c:	01010074 	movhi	r4,1025
 4000d80:	21163004 	addi	r4,r4,22720
 4000d84:	4003d700 	call	4003d70 <printf>
			printf("%x\n", GetUsbTaskState());
 4000d88:	4002e940 	call	4002e94 <GetUsbTaskState>
 4000d8c:	10803fcc 	andi	r2,r2,255
 4000d90:	100b883a 	mov	r5,r2
 4000d94:	01010074 	movhi	r4,1025
 4000d98:	21162b04 	addi	r4,r4,22700
 4000d9c:	4003d700 	call	4003d70 <printf>
			if (runningdebugflag) {	//previously running, reset USB hardware just to clear out any funky state, HS/FS etc
 4000da0:	e0bff703 	ldbu	r2,-36(fp)
 4000da4:	10000326 	beq	r2,zero,4000db4 <main+0x624>
				runningdebugflag = 0;
 4000da8:	e03ff705 	stb	zero,-36(fp)
				MAX3421E_init();
 4000dac:	4001ed80 	call	4001ed8 <MAX3421E_init>
				USB_init();
 4000db0:	400268c0 	call	400268c <USB_init>
			}
			errorflag = 0;
 4000db4:	e03ff745 	stb	zero,-35(fp)
			clearLED(9);
 4000db8:	01000244 	movi	r4,9
 4000dbc:	40004a80 	call	40004a8 <clearLED>
 4000dc0:	003f3706 	br	4000aa0 <__alt_data_end+0xfc000aa0>
				device = GetDriverandReport();
			} else if (device == 1) {
				//run keyboard debug polling
				rcode = kbdPoll(&kbdbuf);
				if (rcode == hrNAK) {
					continue; //NAK means no new data
 4000dc4:	0001883a 	nop
 4000dc8:	003f3506 	br	4000aa0 <__alt_data_end+0xfc000aa0>

			else if (device == 2) {
				rcode = mousePoll(&buf);
				if (rcode == hrNAK) {
					//NAK means no new data
					continue;
 4000dcc:	0001883a 	nop
			}
			errorflag = 0;
			clearLED(9);
		}

	}
 4000dd0:	003f3306 	br	4000aa0 <__alt_data_end+0xfc000aa0>
	return 0;
}
 4000dd4:	e037883a 	mov	sp,fp
 4000dd8:	dfc00117 	ldw	ra,4(sp)
 4000ddc:	df000017 	ldw	fp,0(sp)
 4000de0:	dec00204 	addi	sp,sp,8
 4000de4:	f800283a 	ret

04000de8 <SGTL5000_Reg_Rd>:
#include "sgtl5000.h"
#include "altera_avalon_i2c.h"
#include "altera_avalon_i2c_regs.h"

WORD SGTL5000_Reg_Rd (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR)
{
 4000de8:	defff804 	addi	sp,sp,-32
 4000dec:	dfc00715 	stw	ra,28(sp)
 4000df0:	df000615 	stw	fp,24(sp)
 4000df4:	df000604 	addi	fp,sp,24
 4000df8:	e13ffe15 	stw	r4,-8(fp)
 4000dfc:	2805883a 	mov	r2,r5
 4000e00:	e0bfff0d 	sth	r2,-4(fp)
	BYTE buffer[2];
	WORD value;
	buffer[0] = (ADDR & 0xFF00) >> 8;
 4000e04:	e0bfff0b 	ldhu	r2,-4(fp)
 4000e08:	1004d23a 	srli	r2,r2,8
 4000e0c:	e0bffd85 	stb	r2,-10(fp)
	buffer[1] = (ADDR & 0x00FF);
 4000e10:	e0bfff0b 	ldhu	r2,-4(fp)
 4000e14:	e0bffdc5 	stb	r2,-9(fp)

	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx_rx(dev,buffer,2,buffer,2,0);
 4000e18:	e13ffd84 	addi	r4,fp,-10
 4000e1c:	e0fffd84 	addi	r3,fp,-10
 4000e20:	d8000115 	stw	zero,4(sp)
 4000e24:	00800084 	movi	r2,2
 4000e28:	d8800015 	stw	r2,0(sp)
 4000e2c:	200f883a 	mov	r7,r4
 4000e30:	01800084 	movi	r6,2
 4000e34:	180b883a 	mov	r5,r3
 4000e38:	e13ffe17 	ldw	r4,-8(fp)
 4000e3c:	40127480 	call	4012748 <alt_avalon_i2c_master_tx_rx>
 4000e40:	e0bffc15 	stw	r2,-16(fp)

	if (status != ALT_AVALON_I2C_SUCCESS){
 4000e44:	e0bffc17 	ldw	r2,-16(fp)
 4000e48:	10000626 	beq	r2,zero,4000e64 <SGTL5000_Reg_Rd+0x7c>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
 4000e4c:	e0bfff0b 	ldhu	r2,-4(fp)
 4000e50:	100b883a 	mov	r5,r2
 4000e54:	01010074 	movhi	r4,1025
 4000e58:	21163504 	addi	r4,r4,22740
 4000e5c:	4003d700 	call	4003d70 <printf>
		while (1)
		{
			//hang here
		}
 4000e60:	003fff06 	br	4000e60 <__alt_data_end+0xfc000e60>
	}
	value = (buffer[0] << 8) | buffer[1];
 4000e64:	e0bffd83 	ldbu	r2,-10(fp)
 4000e68:	10803fcc 	andi	r2,r2,255
 4000e6c:	1004923a 	slli	r2,r2,8
 4000e70:	1007883a 	mov	r3,r2
 4000e74:	e0bffdc3 	ldbu	r2,-9(fp)
 4000e78:	10803fcc 	andi	r2,r2,255
 4000e7c:	1884b03a 	or	r2,r3,r2
 4000e80:	e0bffd0d 	sth	r2,-12(fp)
	return value;
 4000e84:	e0bffd0b 	ldhu	r2,-12(fp)
}
 4000e88:	e037883a 	mov	sp,fp
 4000e8c:	dfc00117 	ldw	ra,4(sp)
 4000e90:	df000017 	ldw	fp,0(sp)
 4000e94:	dec00204 	addi	sp,sp,8
 4000e98:	f800283a 	ret

04000e9c <SGTL5000_Reg_Wr>:

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
 4000e9c:	defff904 	addi	sp,sp,-28
 4000ea0:	dfc00615 	stw	ra,24(sp)
 4000ea4:	df000515 	stw	fp,20(sp)
 4000ea8:	df000504 	addi	fp,sp,20
 4000eac:	e13ffd15 	stw	r4,-12(fp)
 4000eb0:	2807883a 	mov	r3,r5
 4000eb4:	3005883a 	mov	r2,r6
 4000eb8:	e0fffe0d 	sth	r3,-8(fp)
 4000ebc:	e0bfff0d 	sth	r2,-4(fp)
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
 4000ec0:	e0bffe0b 	ldhu	r2,-8(fp)
 4000ec4:	1004d23a 	srli	r2,r2,8
 4000ec8:	e0bffc05 	stb	r2,-16(fp)
	buffer[1] = (ADDR & 0x00FF);
 4000ecc:	e0bffe0b 	ldhu	r2,-8(fp)
 4000ed0:	e0bffc45 	stb	r2,-15(fp)
	buffer[2] = (DATA & 0xFF00) >> 8;
 4000ed4:	e0bfff0b 	ldhu	r2,-4(fp)
 4000ed8:	1004d23a 	srli	r2,r2,8
 4000edc:	e0bffc85 	stb	r2,-14(fp)
	buffer[3] = (DATA & 0x00FF);
 4000ee0:	e0bfff0b 	ldhu	r2,-4(fp)
 4000ee4:	e0bffcc5 	stb	r2,-13(fp)


	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx(dev,buffer,4,0);
 4000ee8:	e0bffc04 	addi	r2,fp,-16
 4000eec:	000f883a 	mov	r7,zero
 4000ef0:	01800104 	movi	r6,4
 4000ef4:	100b883a 	mov	r5,r2
 4000ef8:	e13ffd17 	ldw	r4,-12(fp)
 4000efc:	40125240 	call	4012524 <alt_avalon_i2c_master_tx>
 4000f00:	e0bffb15 	stw	r2,-20(fp)

	if (status != ALT_AVALON_I2C_SUCCESS){
 4000f04:	e0bffb17 	ldw	r2,-20(fp)
 4000f08:	10000626 	beq	r2,zero,4000f24 <SGTL5000_Reg_Wr+0x88>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
 4000f0c:	e0bffe0b 	ldhu	r2,-8(fp)
 4000f10:	100b883a 	mov	r5,r2
 4000f14:	01010074 	movhi	r4,1025
 4000f18:	21163504 	addi	r4,r4,22740
 4000f1c:	4003d700 	call	4003d70 <printf>
		while (1)
		{
			//hang here
		}
 4000f20:	003fff06 	br	4000f20 <__alt_data_end+0xfc000f20>
	}
	return DATA;
 4000f24:	e0bfff0b 	ldhu	r2,-4(fp)
}
 4000f28:	e037883a 	mov	sp,fp
 4000f2c:	dfc00117 	ldw	ra,4(sp)
 4000f30:	df000017 	ldw	fp,0(sp)
 4000f34:	dec00204 	addi	sp,sp,8
 4000f38:	f800283a 	ret

04000f3c <HIDMProbe>:
/* HID Mouse probe. Called from USB state machine.                          */
/* assumes configuration length is less than 256 bytes                      */
/* looks for Class:03, Subclass: 01, Protocol: 02 in interface descriptor   */
/* sets mouse in boot protocol                                              */
/* assumes single configuration and interface configuration 0               */
BOOL HIDMProbe(BYTE addr, DWORD flags) {
 4000f3c:	defff204 	addi	sp,sp,-56
 4000f40:	dfc00d15 	stw	ra,52(sp)
 4000f44:	df000c15 	stw	fp,48(sp)
 4000f48:	df000c04 	addi	fp,sp,48
 4000f4c:	2005883a 	mov	r2,r4
 4000f50:	e17fff15 	stw	r5,-4(fp)
 4000f54:	e0bffe05 	stb	r2,-8(fp)
	BYTE tmpbyte;
	BYTE rcode;
	BYTE confvalue;
	WORD total_length;
	USB_DESCR* data_ptr = (USB_DESCR *) &bigbuf;
 4000f58:	008100b4 	movhi	r2,1026
 4000f5c:	10a54104 	addi	r2,r2,-27388
 4000f60:	e0bffa15 	stw	r2,-24(fp)
	BYTE* byte_ptr = bigbuf;
 4000f64:	008100b4 	movhi	r2,1026
 4000f68:	10a54104 	addi	r2,r2,-27388
 4000f6c:	e0bffb15 	stw	r2,-20(fp)
	rcode = XferGetConfDescr(addr, 0, CONF_DESCR_LEN, 0, bigbuf); //get configuration descriptor
 4000f70:	e0fffe03 	ldbu	r3,-8(fp)
 4000f74:	008100b4 	movhi	r2,1026
 4000f78:	10a54104 	addi	r2,r2,-27388
 4000f7c:	d8800415 	stw	r2,16(sp)
 4000f80:	00800244 	movi	r2,9
 4000f84:	d8800315 	stw	r2,12(sp)
 4000f88:	d8000215 	stw	zero,8(sp)
 4000f8c:	00800084 	movi	r2,2
 4000f90:	d8800115 	stw	r2,4(sp)
 4000f94:	d8000015 	stw	zero,0(sp)
 4000f98:	01c00184 	movi	r7,6
 4000f9c:	01802004 	movi	r6,128
 4000fa0:	000b883a 	mov	r5,zero
 4000fa4:	1809883a 	mov	r4,r3
 4000fa8:	40020d80 	call	40020d8 <XferCtrlReq>
 4000fac:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling
 4000fb0:	e0bffc03 	ldbu	r2,-16(fp)
 4000fb4:	10000226 	beq	r2,zero,4000fc0 <HIDMProbe+0x84>
		//printf("unable to get configuration descriptor");
		return (FALSE);
 4000fb8:	0005883a 	mov	r2,zero
 4000fbc:	0000dc06 	br	4001330 <HIDMProbe+0x3f4>
	}
	if (data_ptr->descr.config.wTotalLength > 256) {
 4000fc0:	e0bffa17 	ldw	r2,-24(fp)
 4000fc4:	1080008b 	ldhu	r2,2(r2)
 4000fc8:	10bfffcc 	andi	r2,r2,65535
 4000fcc:	10804070 	cmpltui	r2,r2,257
 4000fd0:	1000031e 	bne	r2,zero,4000fe0 <HIDMProbe+0xa4>
		total_length = 256;
 4000fd4:	00804004 	movi	r2,256
 4000fd8:	e0bff90d 	sth	r2,-28(fp)
 4000fdc:	00000306 	br	4000fec <HIDMProbe+0xb0>
	} else {
		total_length = data_ptr->descr.config.wTotalLength;
 4000fe0:	e0bffa17 	ldw	r2,-24(fp)
 4000fe4:	1080008b 	ldhu	r2,2(r2)
 4000fe8:	e0bff90d 	sth	r2,-28(fp)
	}
	rcode = XferGetConfDescr(addr, 0, total_length, 0, bigbuf); //get the whole configuration
 4000fec:	e13ffe03 	ldbu	r4,-8(fp)
 4000ff0:	e0fff90b 	ldhu	r3,-28(fp)
 4000ff4:	008100b4 	movhi	r2,1026
 4000ff8:	10a54104 	addi	r2,r2,-27388
 4000ffc:	d8800415 	stw	r2,16(sp)
 4001000:	d8c00315 	stw	r3,12(sp)
 4001004:	d8000215 	stw	zero,8(sp)
 4001008:	00800084 	movi	r2,2
 400100c:	d8800115 	stw	r2,4(sp)
 4001010:	d8000015 	stw	zero,0(sp)
 4001014:	01c00184 	movi	r7,6
 4001018:	01802004 	movi	r6,128
 400101c:	000b883a 	mov	r5,zero
 4001020:	40020d80 	call	40020d8 <XferCtrlReq>
 4001024:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling
 4001028:	e0bffc03 	ldbu	r2,-16(fp)
 400102c:	10000226 	beq	r2,zero,4001038 <HIDMProbe+0xfc>
		//printf("unable to get configuration");
		return (FALSE);
 4001030:	0005883a 	mov	r2,zero
 4001034:	0000be06 	br	4001330 <HIDMProbe+0x3f4>
	}
	confvalue = data_ptr->descr.config.bConfigurationValue;
 4001038:	e0bffa17 	ldw	r2,-24(fp)
 400103c:	10800143 	ldbu	r2,5(r2)
 4001040:	e0bffc45 	stb	r2,-15(fp)
	//printf("checking configuration value (length: %d): ",
	//		data_ptr->descr.config.wTotalLength);
	//for (int i = 0; i < data_ptr->descr.config.wTotalLength; i++) {
		//printf("%x ", (unsigned char) (bigbuf[i] & 0xff));
	//}
	while (byte_ptr < bigbuf + total_length) {
 4001044:	0000b306 	br	4001314 <HIDMProbe+0x3d8>
		if (data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE) {
 4001048:	e0bffa17 	ldw	r2,-24(fp)
 400104c:	10800043 	ldbu	r2,1(r2)
 4001050:	10803fcc 	andi	r2,r2,255
 4001054:	10800120 	cmpeqi	r2,r2,4
 4001058:	1000091e 	bne	r2,zero,4001080 <HIDMProbe+0x144>
			byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 400105c:	e0bffa17 	ldw	r2,-24(fp)
 4001060:	10800003 	ldbu	r2,0(r2)
 4001064:	10803fcc 	andi	r2,r2,255
 4001068:	e0fffb17 	ldw	r3,-20(fp)
 400106c:	1885883a 	add	r2,r3,r2
 4001070:	e0bffb15 	stw	r2,-20(fp)
			data_ptr = (USB_DESCR*) byte_ptr;
 4001074:	e0bffb17 	ldw	r2,-20(fp)
 4001078:	e0bffa15 	stw	r2,-24(fp)
 400107c:	0000a506 	br	4001314 <HIDMProbe+0x3d8>
		} // if( data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE
		else {
			//printf("starting interface parsing at byte location %d\n",
			//		data_ptr->descr.config.bLength);
			BYTE class = data_ptr->descr.interface.bInterfaceClass;
 4001080:	e0bffa17 	ldw	r2,-24(fp)
 4001084:	10800143 	ldbu	r2,5(r2)
 4001088:	e0bffc85 	stb	r2,-14(fp)
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
 400108c:	e0bffa17 	ldw	r2,-24(fp)
 4001090:	10800183 	ldbu	r2,6(r2)
 4001094:	e0bffcc5 	stb	r2,-13(fp)
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
 4001098:	e0bffa17 	ldw	r2,-24(fp)
 400109c:	108001c3 	ldbu	r2,7(r2)
 40010a0:	e0bffd05 	stb	r2,-12(fp)
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 40010a4:	e0bffc83 	ldbu	r2,-14(fp)
 40010a8:	108000d8 	cmpnei	r2,r2,3
 40010ac:	1000971e 	bne	r2,zero,400130c <HIDMProbe+0x3d0>
 40010b0:	e0bffcc3 	ldbu	r2,-13(fp)
 40010b4:	10800058 	cmpnei	r2,r2,1
 40010b8:	1000941e 	bne	r2,zero,400130c <HIDMProbe+0x3d0>
					&& protocol == HID_PROTOCOL_MOUSE) {
 40010bc:	e0bffd03 	ldbu	r2,-12(fp)
 40010c0:	10800098 	cmpnei	r2,r2,2
 40010c4:	1000911e 	bne	r2,zero,400130c <HIDMProbe+0x3d0>
				//detected a mouse
				devtable[addr].devclass = HID_M;                  //device class
 40010c8:	e0fffe03 	ldbu	r3,-8(fp)
 40010cc:	008100b4 	movhi	r2,1026
 40010d0:	10a58104 	addi	r2,r2,-27132
 40010d4:	180690fa 	slli	r3,r3,3
 40010d8:	10c5883a 	add	r2,r2,r3
 40010dc:	10800104 	addi	r2,r2,4
 40010e0:	00c00084 	movi	r3,2
 40010e4:	10c00005 	stb	r3,0(r2)
				tmpbyte = devtable[addr].epinfo->MaxPktSize;
 40010e8:	e0fffe03 	ldbu	r3,-8(fp)
 40010ec:	008100b4 	movhi	r2,1026
 40010f0:	10a58104 	addi	r2,r2,-27132
 40010f4:	180690fa 	slli	r3,r3,3
 40010f8:	10c5883a 	add	r2,r2,r3
 40010fc:	10800017 	ldw	r2,0(r2)
 4001100:	1080008b 	ldhu	r2,2(r2)
 4001104:	e0bffd45 	stb	r2,-11(fp)
				HID_init();                         //initialize data structures
 4001108:	400174c0 	call	400174c <HID_init>
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
 400110c:	e0fffe03 	ldbu	r3,-8(fp)
 4001110:	008100b4 	movhi	r2,1026
 4001114:	10a58104 	addi	r2,r2,-27132
 4001118:	180690fa 	slli	r3,r3,3
 400111c:	10c7883a 	add	r3,r2,r3
 4001120:	008100b4 	movhi	r2,1026
 4001124:	10a52d04 	addi	r2,r2,-27468
 4001128:	18800015 	stw	r2,0(r3)
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte;
 400112c:	e0fffe03 	ldbu	r3,-8(fp)
 4001130:	008100b4 	movhi	r2,1026
 4001134:	10a58104 	addi	r2,r2,-27132
 4001138:	180690fa 	slli	r3,r3,3
 400113c:	10c5883a 	add	r2,r2,r3
 4001140:	10800017 	ldw	r2,0(r2)
 4001144:	e0fffd43 	ldbu	r3,-11(fp)
 4001148:	10c0008d 	sth	r3,2(r2)
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber;
 400114c:	e0bffa17 	ldw	r2,-24(fp)
 4001150:	10800083 	ldbu	r2,2(r2)
				devtable[addr].devclass = HID_M;                  //device class
				tmpbyte = devtable[addr].epinfo->MaxPktSize;
				HID_init();                         //initialize data structures
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte;
				hid_device.interface =
 4001154:	d0a6f145 	stb	r2,-25659(gp)
						data_ptr->descr.interface.bInterfaceNumber;
				hid_device.addr = addr;
 4001158:	e0bffe03 	ldbu	r2,-8(fp)
 400115c:	d0a6f105 	stb	r2,-25660(gp)
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 4001160:	e0bffa17 	ldw	r2,-24(fp)
 4001164:	10800003 	ldbu	r2,0(r2)
 4001168:	10803fcc 	andi	r2,r2,255
 400116c:	e0fffb17 	ldw	r3,-20(fp)
 4001170:	1885883a 	add	r2,r3,r2
 4001174:	e0bffb15 	stw	r2,-20(fp)
				data_ptr = (USB_DESCR*) byte_ptr;
 4001178:	e0bffb17 	ldw	r2,-20(fp)
 400117c:	e0bffa15 	stw	r2,-24(fp)
				while (byte_ptr < bigbuf + total_length) {
 4001180:	00005b06 	br	40012f0 <HIDMProbe+0x3b4>
					if (data_ptr->descr.config.bDescriptorType
 4001184:	e0bffa17 	ldw	r2,-24(fp)
 4001188:	10800043 	ldbu	r2,1(r2)
 400118c:	10803fcc 	andi	r2,r2,255
 4001190:	10800160 	cmpeqi	r2,r2,5
 4001194:	1000091e 	bne	r2,zero,40011bc <HIDMProbe+0x280>
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 4001198:	e0bffa17 	ldw	r2,-24(fp)
 400119c:	10800003 	ldbu	r2,0(r2)
 40011a0:	10803fcc 	andi	r2,r2,255
 40011a4:	e0fffb17 	ldw	r3,-20(fp)
 40011a8:	1885883a 	add	r2,r3,r2
 40011ac:	e0bffb15 	stw	r2,-20(fp)
						data_ptr = (USB_DESCR*) byte_ptr;
 40011b0:	e0bffb17 	ldw	r2,-20(fp)
 40011b4:	e0bffa15 	stw	r2,-24(fp)
 40011b8:	00004d06 	br	40012f0 <HIDMProbe+0x3b4>
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 40011bc:	e0fffe03 	ldbu	r3,-8(fp)
 40011c0:	008100b4 	movhi	r2,1026
 40011c4:	10a58104 	addi	r2,r2,-27132
 40011c8:	180690fa 	slli	r3,r3,3
 40011cc:	10c5883a 	add	r2,r2,r3
 40011d0:	10800017 	ldw	r2,0(r2)
 40011d4:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bEndpointAddress;
 40011d8:	e0fffa17 	ldw	r3,-24(fp)
 40011dc:	18c00083 	ldbu	r3,2(r3)
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 40011e0:	10c00005 	stb	r3,0(r2)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 40011e4:	e0fffe03 	ldbu	r3,-8(fp)
 40011e8:	008100b4 	movhi	r2,1026
 40011ec:	10a58104 	addi	r2,r2,-27132
 40011f0:	180690fa 	slli	r3,r3,3
 40011f4:	10c5883a 	add	r2,r2,r3
 40011f8:	10800017 	ldw	r2,0(r2)
 40011fc:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bmAttributes;
 4001200:	e0fffa17 	ldw	r3,-24(fp)
 4001204:	18c000c3 	ldbu	r3,3(r3)
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 4001208:	10c00045 	stb	r3,1(r2)
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 400120c:	e0fffe03 	ldbu	r3,-8(fp)
 4001210:	008100b4 	movhi	r2,1026
 4001214:	10a58104 	addi	r2,r2,-27132
 4001218:	180690fa 	slli	r3,r3,3
 400121c:	10c5883a 	add	r2,r2,r3
 4001220:	10800017 	ldw	r2,0(r2)
 4001224:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.wMaxPacketSize;
 4001228:	e0fffa17 	ldw	r3,-24(fp)
 400122c:	18c0010b 	ldhu	r3,4(r3)
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 4001230:	10c0008d 	sth	r3,2(r2)
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 4001234:	e0fffe03 	ldbu	r3,-8(fp)
 4001238:	008100b4 	movhi	r2,1026
 400123c:	10a58104 	addi	r2,r2,-27132
 4001240:	180690fa 	slli	r3,r3,3
 4001244:	10c5883a 	add	r2,r2,r3
 4001248:	10800017 	ldw	r2,0(r2)
 400124c:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bInterval;
 4001250:	e0fffa17 	ldw	r3,-24(fp)
 4001254:	18c00183 	ldbu	r3,6(r3)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 4001258:	10c00105 	stb	r3,4(r2)
								data_ptr->descr.endpoint.bInterval;
						// devtable[ addr ].epinfo[ 1 ].rcvToggle = bmRCVTOG0;
						/* configure device */
						rcode = XferSetConf(addr, 0, confvalue); //set configuration
 400125c:	e0fffe03 	ldbu	r3,-8(fp)
 4001260:	e0bffc43 	ldbu	r2,-15(fp)
 4001264:	d8000415 	stw	zero,16(sp)
 4001268:	d8000315 	stw	zero,12(sp)
 400126c:	d8000215 	stw	zero,8(sp)
 4001270:	d8000115 	stw	zero,4(sp)
 4001274:	d8800015 	stw	r2,0(sp)
 4001278:	01c00244 	movi	r7,9
 400127c:	000d883a 	mov	r6,zero
 4001280:	000b883a 	mov	r5,zero
 4001284:	1809883a 	mov	r4,r3
 4001288:	40020d80 	call	40020d8 <XferCtrlReq>
 400128c:	e0bffc05 	stb	r2,-16(fp)
						if (rcode) {   //error handling
 4001290:	e0bffc03 	ldbu	r2,-16(fp)
 4001294:	10000226 	beq	r2,zero,40012a0 <HIDMProbe+0x364>
							return (FALSE);
 4001298:	0005883a 	mov	r2,zero
 400129c:	00002406 	br	4001330 <HIDMProbe+0x3f4>
						}
						rcode = XferSetProto(addr, 0, hid_device.interface,
 40012a0:	e0fffe03 	ldbu	r3,-8(fp)
 40012a4:	d0a6f143 	ldbu	r2,-25659(gp)
 40012a8:	10803fcc 	andi	r2,r2,255
 40012ac:	d8000415 	stw	zero,16(sp)
 40012b0:	d8000315 	stw	zero,12(sp)
 40012b4:	d8800215 	stw	r2,8(sp)
 40012b8:	d8000115 	stw	zero,4(sp)
 40012bc:	d8000015 	stw	zero,0(sp)
 40012c0:	01c002c4 	movi	r7,11
 40012c4:	01800844 	movi	r6,33
 40012c8:	000b883a 	mov	r5,zero
 40012cc:	1809883a 	mov	r4,r3
 40012d0:	40020d80 	call	40020d8 <XferCtrlReq>
 40012d4:	e0bffc05 	stb	r2,-16(fp)
								BOOT_PROTOCOL);
						if (rcode) {   //error handling
 40012d8:	e0bffc03 	ldbu	r2,-16(fp)
 40012dc:	10000226 	beq	r2,zero,40012e8 <HIDMProbe+0x3ac>
							return (FALSE);
 40012e0:	0005883a 	mov	r2,zero
 40012e4:	00001206 	br	4001330 <HIDMProbe+0x3f4>
						} else {
							return (TRUE);
 40012e8:	00800044 	movi	r2,1
 40012ec:	00001006 	br	4001330 <HIDMProbe+0x3f4>
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber;
				hid_device.addr = addr;
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
				data_ptr = (USB_DESCR*) byte_ptr;
				while (byte_ptr < bigbuf + total_length) {
 40012f0:	e0fff90b 	ldhu	r3,-28(fp)
 40012f4:	008100b4 	movhi	r2,1026
 40012f8:	10a54104 	addi	r2,r2,-27388
 40012fc:	1885883a 	add	r2,r3,r2
 4001300:	e0fffb17 	ldw	r3,-20(fp)
 4001304:	18bf9f36 	bltu	r3,r2,4001184 <__alt_data_end+0xfc001184>
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 4001308:	00000206 	br	4001314 <HIDMProbe+0x3d8>
						}
					}
				}   //while( byte_ptr....
			}   //if (Class matches
			else { //if class don't match; die on first interface. Not really correct
				return (FALSE);
 400130c:	0005883a 	mov	r2,zero
 4001310:	00000706 	br	4001330 <HIDMProbe+0x3f4>
	//printf("checking configuration value (length: %d): ",
	//		data_ptr->descr.config.wTotalLength);
	//for (int i = 0; i < data_ptr->descr.config.wTotalLength; i++) {
		//printf("%x ", (unsigned char) (bigbuf[i] & 0xff));
	//}
	while (byte_ptr < bigbuf + total_length) {
 4001314:	e0fff90b 	ldhu	r3,-28(fp)
 4001318:	008100b4 	movhi	r2,1026
 400131c:	10a54104 	addi	r2,r2,-27388
 4001320:	1885883a 	add	r2,r3,r2
 4001324:	e0fffb17 	ldw	r3,-20(fp)
 4001328:	18bf4736 	bltu	r3,r2,4001048 <__alt_data_end+0xfc001048>
			else { //if class don't match; die on first interface. Not really correct
				return (FALSE);
			}
		} //else if( data_ptr->
	} // while( byte_ptr < &buf + total_length
	return (FALSE);
 400132c:	0005883a 	mov	r2,zero
}
 4001330:	e037883a 	mov	sp,fp
 4001334:	dfc00117 	ldw	ra,4(sp)
 4001338:	df000017 	ldw	fp,0(sp)
 400133c:	dec00204 	addi	sp,sp,8
 4001340:	f800283a 	ret

04001344 <HIDKProbe>:
/* HID Keyboard probe. Called from USB state machine.                           */
/* assumes configuration length is less than 256 bytes                          */
/* looks for Class:03, Subclass: 01, Protocol: 01 in interface descriptor       */
/* sets keyboard in boot protocol                                               */
/* assumes single configuration, single endpoint, and interface configuration 0 */
BOOL HIDKProbe(BYTE addr, DWORD flags) {
 4001344:	defff204 	addi	sp,sp,-56
 4001348:	dfc00d15 	stw	ra,52(sp)
 400134c:	df000c15 	stw	fp,48(sp)
 4001350:	df000c04 	addi	fp,sp,48
 4001354:	2005883a 	mov	r2,r4
 4001358:	e17fff15 	stw	r5,-4(fp)
 400135c:	e0bffe05 	stb	r2,-8(fp)
	BYTE tmpbyte;
	BYTE rcode;
	BYTE confvalue;
	WORD total_length;
	USB_DESCR* data_ptr = (USB_DESCR *) &bigbuf;
 4001360:	008100b4 	movhi	r2,1026
 4001364:	10a54104 	addi	r2,r2,-27388
 4001368:	e0bffa15 	stw	r2,-24(fp)
	BYTE* byte_ptr = bigbuf;
 400136c:	008100b4 	movhi	r2,1026
 4001370:	10a54104 	addi	r2,r2,-27388
 4001374:	e0bffb15 	stw	r2,-20(fp)
	rcode = XferGetConfDescr(addr, 0, CONF_DESCR_LEN, 0, bigbuf); //get configuration descriptor
 4001378:	e0fffe03 	ldbu	r3,-8(fp)
 400137c:	008100b4 	movhi	r2,1026
 4001380:	10a54104 	addi	r2,r2,-27388
 4001384:	d8800415 	stw	r2,16(sp)
 4001388:	00800244 	movi	r2,9
 400138c:	d8800315 	stw	r2,12(sp)
 4001390:	d8000215 	stw	zero,8(sp)
 4001394:	00800084 	movi	r2,2
 4001398:	d8800115 	stw	r2,4(sp)
 400139c:	d8000015 	stw	zero,0(sp)
 40013a0:	01c00184 	movi	r7,6
 40013a4:	01802004 	movi	r6,128
 40013a8:	000b883a 	mov	r5,zero
 40013ac:	1809883a 	mov	r4,r3
 40013b0:	40020d80 	call	40020d8 <XferCtrlReq>
 40013b4:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling           
 40013b8:	e0bffc03 	ldbu	r2,-16(fp)
 40013bc:	10000226 	beq	r2,zero,40013c8 <HIDKProbe+0x84>
		return (FALSE);
 40013c0:	0005883a 	mov	r2,zero
 40013c4:	0000dc06 	br	4001738 <HIDKProbe+0x3f4>
	}
	if (data_ptr->descr.config.wTotalLength > 256) {
 40013c8:	e0bffa17 	ldw	r2,-24(fp)
 40013cc:	1080008b 	ldhu	r2,2(r2)
 40013d0:	10bfffcc 	andi	r2,r2,65535
 40013d4:	10804070 	cmpltui	r2,r2,257
 40013d8:	1000031e 	bne	r2,zero,40013e8 <HIDKProbe+0xa4>
		total_length = 256;
 40013dc:	00804004 	movi	r2,256
 40013e0:	e0bff90d 	sth	r2,-28(fp)
 40013e4:	00000306 	br	40013f4 <HIDKProbe+0xb0>
	} else {
		total_length = data_ptr->descr.config.wTotalLength;
 40013e8:	e0bffa17 	ldw	r2,-24(fp)
 40013ec:	1080008b 	ldhu	r2,2(r2)
 40013f0:	e0bff90d 	sth	r2,-28(fp)
	}
	rcode = XferGetConfDescr(addr, 0, total_length, 0, bigbuf); //get the whole configuration
 40013f4:	e13ffe03 	ldbu	r4,-8(fp)
 40013f8:	e0fff90b 	ldhu	r3,-28(fp)
 40013fc:	008100b4 	movhi	r2,1026
 4001400:	10a54104 	addi	r2,r2,-27388
 4001404:	d8800415 	stw	r2,16(sp)
 4001408:	d8c00315 	stw	r3,12(sp)
 400140c:	d8000215 	stw	zero,8(sp)
 4001410:	00800084 	movi	r2,2
 4001414:	d8800115 	stw	r2,4(sp)
 4001418:	d8000015 	stw	zero,0(sp)
 400141c:	01c00184 	movi	r7,6
 4001420:	01802004 	movi	r6,128
 4001424:	000b883a 	mov	r5,zero
 4001428:	40020d80 	call	40020d8 <XferCtrlReq>
 400142c:	e0bffc05 	stb	r2,-16(fp)
	if (rcode) {   //error handling
 4001430:	e0bffc03 	ldbu	r2,-16(fp)
 4001434:	10000226 	beq	r2,zero,4001440 <HIDKProbe+0xfc>
		return (FALSE);
 4001438:	0005883a 	mov	r2,zero
 400143c:	0000be06 	br	4001738 <HIDKProbe+0x3f4>
	}
	confvalue = data_ptr->descr.config.bConfigurationValue; //save configuration value to use later
 4001440:	e0bffa17 	ldw	r2,-24(fp)
 4001444:	10800143 	ldbu	r2,5(r2)
 4001448:	e0bffc45 	stb	r2,-15(fp)
	while (byte_ptr < bigbuf + total_length) {             //parse configuration
 400144c:	0000b306 	br	400171c <HIDKProbe+0x3d8>
		if (data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE) { //skip to the next descriptor
 4001450:	e0bffa17 	ldw	r2,-24(fp)
 4001454:	10800043 	ldbu	r2,1(r2)
 4001458:	10803fcc 	andi	r2,r2,255
 400145c:	10800120 	cmpeqi	r2,r2,4
 4001460:	1000091e 	bne	r2,zero,4001488 <HIDKProbe+0x144>
			byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 4001464:	e0bffa17 	ldw	r2,-24(fp)
 4001468:	10800003 	ldbu	r2,0(r2)
 400146c:	10803fcc 	andi	r2,r2,255
 4001470:	e0fffb17 	ldw	r3,-20(fp)
 4001474:	1885883a 	add	r2,r3,r2
 4001478:	e0bffb15 	stw	r2,-20(fp)
			data_ptr = (USB_DESCR*) byte_ptr;
 400147c:	e0bffb17 	ldw	r2,-20(fp)
 4001480:	e0bffa15 	stw	r2,-24(fp)
 4001484:	0000a506 	br	400171c <HIDKProbe+0x3d8>
		} // if( data_ptr->descr.config.bDescriptorType != USB_DESCRIPTOR_INTERFACE
		else {
			//printf("starting interface parsing at byte location %d\n",
			//		data_ptr->descr.config.bLength);
			BYTE class = data_ptr->descr.interface.bInterfaceClass;
 4001488:	e0bffa17 	ldw	r2,-24(fp)
 400148c:	10800143 	ldbu	r2,5(r2)
 4001490:	e0bffc85 	stb	r2,-14(fp)
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
 4001494:	e0bffa17 	ldw	r2,-24(fp)
 4001498:	10800183 	ldbu	r2,6(r2)
 400149c:	e0bffcc5 	stb	r2,-13(fp)
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
 40014a0:	e0bffa17 	ldw	r2,-24(fp)
 40014a4:	108001c3 	ldbu	r2,7(r2)
 40014a8:	e0bffd05 	stb	r2,-12(fp)
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 40014ac:	e0bffc83 	ldbu	r2,-14(fp)
 40014b0:	108000d8 	cmpnei	r2,r2,3
 40014b4:	1000971e 	bne	r2,zero,4001714 <HIDKProbe+0x3d0>
 40014b8:	e0bffcc3 	ldbu	r2,-13(fp)
 40014bc:	10800058 	cmpnei	r2,r2,1
 40014c0:	1000941e 	bne	r2,zero,4001714 <HIDKProbe+0x3d0>
					&& protocol == HID_PROTOCOL_KEYBOARD) {
 40014c4:	e0bffd03 	ldbu	r2,-12(fp)
 40014c8:	10800058 	cmpnei	r2,r2,1
 40014cc:	1000911e 	bne	r2,zero,4001714 <HIDKProbe+0x3d0>
				//detected a keyboard
				devtable[addr].devclass = HID_K;             //fill device class
 40014d0:	e0fffe03 	ldbu	r3,-8(fp)
 40014d4:	008100b4 	movhi	r2,1026
 40014d8:	10a58104 	addi	r2,r2,-27132
 40014dc:	180690fa 	slli	r3,r3,3
 40014e0:	10c5883a 	add	r2,r2,r3
 40014e4:	10800104 	addi	r2,r2,4
 40014e8:	00c00044 	movi	r3,1
 40014ec:	10c00005 	stb	r3,0(r2)
				tmpbyte = devtable[addr].epinfo->MaxPktSize; //save max.packet size
 40014f0:	e0fffe03 	ldbu	r3,-8(fp)
 40014f4:	008100b4 	movhi	r2,1026
 40014f8:	10a58104 	addi	r2,r2,-27132
 40014fc:	180690fa 	slli	r3,r3,3
 4001500:	10c5883a 	add	r2,r2,r3
 4001504:	10800017 	ldw	r2,0(r2)
 4001508:	1080008b 	ldhu	r2,2(r2)
 400150c:	e0bffd45 	stb	r2,-11(fp)
				HID_init();                         //initialize data structures
 4001510:	400174c0 	call	400174c <HID_init>
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
 4001514:	e0fffe03 	ldbu	r3,-8(fp)
 4001518:	008100b4 	movhi	r2,1026
 400151c:	10a58104 	addi	r2,r2,-27132
 4001520:	180690fa 	slli	r3,r3,3
 4001524:	10c7883a 	add	r3,r2,r3
 4001528:	008100b4 	movhi	r2,1026
 400152c:	10a52d04 	addi	r2,r2,-27468
 4001530:	18800015 	stw	r2,0(r3)
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte; //fill in max.packet size
 4001534:	e0fffe03 	ldbu	r3,-8(fp)
 4001538:	008100b4 	movhi	r2,1026
 400153c:	10a58104 	addi	r2,r2,-27132
 4001540:	180690fa 	slli	r3,r3,3
 4001544:	10c5883a 	add	r2,r2,r3
 4001548:	10800017 	ldw	r2,0(r2)
 400154c:	e0fffd43 	ldbu	r3,-11(fp)
 4001550:	10c0008d 	sth	r3,2(r2)
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber; //fill in interface number to be used in HID requests
 4001554:	e0bffa17 	ldw	r2,-24(fp)
 4001558:	10800083 	ldbu	r2,2(r2)
				devtable[addr].devclass = HID_K;             //fill device class
				tmpbyte = devtable[addr].epinfo->MaxPktSize; //save max.packet size
				HID_init();                         //initialize data structures
				devtable[addr].epinfo = hid_ep; //switch endpoint information structure
				devtable[addr].epinfo[0].MaxPktSize = tmpbyte; //fill in max.packet size
				hid_device.interface =
 400155c:	d0a6f145 	stb	r2,-25659(gp)
						data_ptr->descr.interface.bInterfaceNumber; //fill in interface number to be used in HID requests
				hid_device.addr = addr;                        //fill in address
 4001560:	e0bffe03 	ldbu	r2,-8(fp)
 4001564:	d0a6f105 	stb	r2,-25660(gp)
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength; //skip to the next descriptor
 4001568:	e0bffa17 	ldw	r2,-24(fp)
 400156c:	10800003 	ldbu	r2,0(r2)
 4001570:	10803fcc 	andi	r2,r2,255
 4001574:	e0fffb17 	ldw	r3,-20(fp)
 4001578:	1885883a 	add	r2,r3,r2
 400157c:	e0bffb15 	stw	r2,-20(fp)
				data_ptr = (USB_DESCR*) byte_ptr;
 4001580:	e0bffb17 	ldw	r2,-20(fp)
 4001584:	e0bffa15 	stw	r2,-24(fp)
				while (byte_ptr < bigbuf + total_length) {
 4001588:	00005b06 	br	40016f8 <HIDKProbe+0x3b4>
					if (data_ptr->descr.config.bDescriptorType
 400158c:	e0bffa17 	ldw	r2,-24(fp)
 4001590:	10800043 	ldbu	r2,1(r2)
 4001594:	10803fcc 	andi	r2,r2,255
 4001598:	10800160 	cmpeqi	r2,r2,5
 400159c:	1000091e 	bne	r2,zero,40015c4 <HIDKProbe+0x280>
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
 40015a0:	e0bffa17 	ldw	r2,-24(fp)
 40015a4:	10800003 	ldbu	r2,0(r2)
 40015a8:	10803fcc 	andi	r2,r2,255
 40015ac:	e0fffb17 	ldw	r3,-20(fp)
 40015b0:	1885883a 	add	r2,r3,r2
 40015b4:	e0bffb15 	stw	r2,-20(fp)
						data_ptr = (USB_DESCR*) byte_ptr;
 40015b8:	e0bffb17 	ldw	r2,-20(fp)
 40015bc:	e0bffa15 	stw	r2,-24(fp)
 40015c0:	00004d06 	br	40016f8 <HIDKProbe+0x3b4>
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 40015c4:	e0fffe03 	ldbu	r3,-8(fp)
 40015c8:	008100b4 	movhi	r2,1026
 40015cc:	10a58104 	addi	r2,r2,-27132
 40015d0:	180690fa 	slli	r3,r3,3
 40015d4:	10c5883a 	add	r2,r2,r3
 40015d8:	10800017 	ldw	r2,0(r2)
 40015dc:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bEndpointAddress;
 40015e0:	e0fffa17 	ldw	r3,-24(fp)
 40015e4:	18c00083 	ldbu	r3,2(r3)
							!= USB_DESCRIPTOR_ENDPOINT) { //skip to endpoint descriptor
						byte_ptr = byte_ptr + data_ptr->descr.config.bLength;
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
 40015e8:	10c00005 	stb	r3,0(r2)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 40015ec:	e0fffe03 	ldbu	r3,-8(fp)
 40015f0:	008100b4 	movhi	r2,1026
 40015f4:	10a58104 	addi	r2,r2,-27132
 40015f8:	180690fa 	slli	r3,r3,3
 40015fc:	10c5883a 	add	r2,r2,r3
 4001600:	10800017 	ldw	r2,0(r2)
 4001604:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bmAttributes;
 4001608:	e0fffa17 	ldw	r3,-24(fp)
 400160c:	18c000c3 	ldbu	r3,3(r3)
						data_ptr = (USB_DESCR*) byte_ptr;
					} else {
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
 4001610:	10c00045 	stb	r3,1(r2)
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 4001614:	e0fffe03 	ldbu	r3,-8(fp)
 4001618:	008100b4 	movhi	r2,1026
 400161c:	10a58104 	addi	r2,r2,-27132
 4001620:	180690fa 	slli	r3,r3,3
 4001624:	10c5883a 	add	r2,r2,r3
 4001628:	10800017 	ldw	r2,0(r2)
 400162c:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.wMaxPacketSize;
 4001630:	e0fffa17 	ldw	r3,-24(fp)
 4001634:	18c0010b 	ldhu	r3,4(r3)
						/* fill endpoint information structure */
						devtable[addr].epinfo[1].epAddr =
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
 4001638:	10c0008d 	sth	r3,2(r2)
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 400163c:	e0fffe03 	ldbu	r3,-8(fp)
 4001640:	008100b4 	movhi	r2,1026
 4001644:	10a58104 	addi	r2,r2,-27132
 4001648:	180690fa 	slli	r3,r3,3
 400164c:	10c5883a 	add	r2,r2,r3
 4001650:	10800017 	ldw	r2,0(r2)
 4001654:	10800204 	addi	r2,r2,8
								data_ptr->descr.endpoint.bInterval;
 4001658:	e0fffa17 	ldw	r3,-24(fp)
 400165c:	18c00183 	ldbu	r3,6(r3)
								data_ptr->descr.endpoint.bEndpointAddress;
						devtable[addr].epinfo[1].Attr =
								data_ptr->descr.endpoint.bmAttributes;
						devtable[addr].epinfo[1].MaxPktSize =
								data_ptr->descr.endpoint.wMaxPacketSize;
						devtable[addr].epinfo[1].Interval =
 4001660:	10c00105 	stb	r3,4(r2)
								data_ptr->descr.endpoint.bInterval;
						/* configure device */
						rcode = XferSetConf(addr, 0, confvalue); //set configuration
 4001664:	e0fffe03 	ldbu	r3,-8(fp)
 4001668:	e0bffc43 	ldbu	r2,-15(fp)
 400166c:	d8000415 	stw	zero,16(sp)
 4001670:	d8000315 	stw	zero,12(sp)
 4001674:	d8000215 	stw	zero,8(sp)
 4001678:	d8000115 	stw	zero,4(sp)
 400167c:	d8800015 	stw	r2,0(sp)
 4001680:	01c00244 	movi	r7,9
 4001684:	000d883a 	mov	r6,zero
 4001688:	000b883a 	mov	r5,zero
 400168c:	1809883a 	mov	r4,r3
 4001690:	40020d80 	call	40020d8 <XferCtrlReq>
 4001694:	e0bffc05 	stb	r2,-16(fp)
						if (rcode) {   //error handling
 4001698:	e0bffc03 	ldbu	r2,-16(fp)
 400169c:	10000226 	beq	r2,zero,40016a8 <HIDKProbe+0x364>
							return (FALSE);
 40016a0:	0005883a 	mov	r2,zero
 40016a4:	00002406 	br	4001738 <HIDKProbe+0x3f4>
						}
						rcode = XferSetProto(addr, 0, hid_device.interface,
 40016a8:	e0fffe03 	ldbu	r3,-8(fp)
 40016ac:	d0a6f143 	ldbu	r2,-25659(gp)
 40016b0:	10803fcc 	andi	r2,r2,255
 40016b4:	d8000415 	stw	zero,16(sp)
 40016b8:	d8000315 	stw	zero,12(sp)
 40016bc:	d8800215 	stw	r2,8(sp)
 40016c0:	d8000115 	stw	zero,4(sp)
 40016c4:	d8000015 	stw	zero,0(sp)
 40016c8:	01c002c4 	movi	r7,11
 40016cc:	01800844 	movi	r6,33
 40016d0:	000b883a 	mov	r5,zero
 40016d4:	1809883a 	mov	r4,r3
 40016d8:	40020d80 	call	40020d8 <XferCtrlReq>
 40016dc:	e0bffc05 	stb	r2,-16(fp)
								BOOT_PROTOCOL);
						if (rcode) {   //error handling
 40016e0:	e0bffc03 	ldbu	r2,-16(fp)
 40016e4:	10000226 	beq	r2,zero,40016f0 <HIDKProbe+0x3ac>
							return (FALSE);
 40016e8:	0005883a 	mov	r2,zero
 40016ec:	00001206 	br	4001738 <HIDKProbe+0x3f4>
						} else {
							return (TRUE);
 40016f0:	00800044 	movi	r2,1
 40016f4:	00001006 	br	4001738 <HIDKProbe+0x3f4>
				hid_device.interface =
						data_ptr->descr.interface.bInterfaceNumber; //fill in interface number to be used in HID requests
				hid_device.addr = addr;                        //fill in address
				byte_ptr = byte_ptr + data_ptr->descr.config.bLength; //skip to the next descriptor
				data_ptr = (USB_DESCR*) byte_ptr;
				while (byte_ptr < bigbuf + total_length) {
 40016f8:	e0fff90b 	ldhu	r3,-28(fp)
 40016fc:	008100b4 	movhi	r2,1026
 4001700:	10a54104 	addi	r2,r2,-27388
 4001704:	1885883a 	add	r2,r3,r2
 4001708:	e0fffb17 	ldw	r3,-20(fp)
 400170c:	18bf9f36 	bltu	r3,r2,400158c <__alt_data_end+0xfc00158c>
			BYTE subclass = data_ptr->descr.interface.bInterfaceSubClass;
			BYTE protocol = data_ptr->descr.interface.bInterfaceProtocol;
			//printf("class %x, subclass %x, protocol %x,\n", class, subclass,
			//		protocol);
			//interface descriptor
			if (class == HID_INTF && subclass == BOOT_INTF_SUBCLASS
 4001710:	00000206 	br	400171c <HIDKProbe+0x3d8>
						}
					}
				}   //while( byte_ptr....
			}   //if (Class matches
			else { //if class don't match; stop processing after first interface. Not really correct
				return (FALSE);
 4001714:	0005883a 	mov	r2,zero
 4001718:	00000706 	br	4001738 <HIDKProbe+0x3f4>
	rcode = XferGetConfDescr(addr, 0, total_length, 0, bigbuf); //get the whole configuration
	if (rcode) {   //error handling
		return (FALSE);
	}
	confvalue = data_ptr->descr.config.bConfigurationValue; //save configuration value to use later
	while (byte_ptr < bigbuf + total_length) {             //parse configuration
 400171c:	e0fff90b 	ldhu	r3,-28(fp)
 4001720:	008100b4 	movhi	r2,1026
 4001724:	10a54104 	addi	r2,r2,-27388
 4001728:	1885883a 	add	r2,r3,r2
 400172c:	e0fffb17 	ldw	r3,-20(fp)
 4001730:	18bf4736 	bltu	r3,r2,4001450 <__alt_data_end+0xfc001450>
			else { //if class don't match; stop processing after first interface. Not really correct
				return (FALSE);
			}
		} //else if( data_ptr->
	} // while( byte_ptr < &buf + total_length
	return (FALSE);
 4001734:	0005883a 	mov	r2,zero
}
 4001738:	e037883a 	mov	sp,fp
 400173c:	dfc00117 	ldw	ra,4(sp)
 4001740:	df000017 	ldw	fp,0(sp)
 4001744:	dec00204 	addi	sp,sp,8
 4001748:	f800283a 	ret

0400174c <HID_init>:
/* HID data structures initialization */
void HID_init(void) {
 400174c:	deffff04 	addi	sp,sp,-4
 4001750:	df000015 	stw	fp,0(sp)
 4001754:	d839883a 	mov	fp,sp
	hid_ep[1].sndToggle = bmSNDTOG0;
 4001758:	008100b4 	movhi	r2,1026
 400175c:	10a52d04 	addi	r2,r2,-27468
 4001760:	00c01004 	movi	r3,64
 4001764:	10c00345 	stb	r3,13(r2)
	hid_ep[1].rcvToggle = bmRCVTOG0;
 4001768:	008100b4 	movhi	r2,1026
 400176c:	10a52d04 	addi	r2,r2,-27468
 4001770:	00c00404 	movi	r3,16
 4001774:	10c00385 	stb	r3,14(r2)
}
 4001778:	0001883a 	nop
 400177c:	e037883a 	mov	sp,fp
 4001780:	df000017 	ldw	fp,0(sp)
 4001784:	dec00104 	addi	sp,sp,4
 4001788:	f800283a 	ret

0400178c <mousePoll>:
/* poll boot mouse */
BYTE mousePoll(BOOT_MOUSE_REPORT* buf) {
 400178c:	defffb04 	addi	sp,sp,-20
 4001790:	dfc00415 	stw	ra,16(sp)
 4001794:	df000315 	stw	fp,12(sp)
 4001798:	df000304 	addi	fp,sp,12
 400179c:	e13fff15 	stw	r4,-4(fp)
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
 40017a0:	d0a6f103 	ldbu	r2,-25660(gp)
 40017a4:	10803fcc 	andi	r2,r2,255
 40017a8:	100b883a 	mov	r5,r2
 40017ac:	01003804 	movi	r4,224
 40017b0:	40019680 	call	4001968 <MAXreg_wr>
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 40017b4:	d0a6f103 	ldbu	r2,-25660(gp)
 40017b8:	11003fcc 	andi	r4,r2,255
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
 40017bc:	d0a6f103 	ldbu	r2,-25660(gp)
 40017c0:	10c03fcc 	andi	r3,r2,255
 40017c4:	008100b4 	movhi	r2,1026
 40017c8:	10a58104 	addi	r2,r2,-27132
 40017cc:	180690fa 	slli	r3,r3,3
 40017d0:	10c5883a 	add	r2,r2,r3
 40017d4:	10800017 	ldw	r2,0(r2)
 40017d8:	10800204 	addi	r2,r2,8
 40017dc:	1080008b 	ldhu	r2,2(r2)
}
/* poll boot mouse */
BYTE mousePoll(BOOT_MOUSE_REPORT* buf) {
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 40017e0:	10803fcc 	andi	r2,r2,255
 40017e4:	d8800015 	stw	r2,0(sp)
 40017e8:	e1ffff17 	ldw	r7,-4(fp)
 40017ec:	01800204 	movi	r6,8
 40017f0:	01400044 	movi	r5,1
 40017f4:	40024fc0 	call	40024fc <XferInTransfer>
 40017f8:	e0bffe05 	stb	r2,-8(fp)
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
	return (rcode);
 40017fc:	e0bffe03 	ldbu	r2,-8(fp)
}
 4001800:	e037883a 	mov	sp,fp
 4001804:	dfc00117 	ldw	ra,4(sp)
 4001808:	df000017 	ldw	fp,0(sp)
 400180c:	dec00204 	addi	sp,sp,8
 4001810:	f800283a 	ret

04001814 <kbdPoll>:
/* poll boot keyboard */
BYTE kbdPoll(BOOT_KBD_REPORT* buf) {
 4001814:	defffb04 	addi	sp,sp,-20
 4001818:	dfc00415 	stw	ra,16(sp)
 400181c:	df000315 	stw	fp,12(sp)
 4001820:	df000304 	addi	fp,sp,12
 4001824:	e13fff15 	stw	r4,-4(fp)
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
 4001828:	d0a6f103 	ldbu	r2,-25660(gp)
 400182c:	10803fcc 	andi	r2,r2,255
 4001830:	100b883a 	mov	r5,r2
 4001834:	01003804 	movi	r4,224
 4001838:	40019680 	call	4001968 <MAXreg_wr>
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 400183c:	d0a6f103 	ldbu	r2,-25660(gp)
 4001840:	11003fcc 	andi	r4,r2,255
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
 4001844:	d0a6f103 	ldbu	r2,-25660(gp)
 4001848:	10c03fcc 	andi	r3,r2,255
 400184c:	008100b4 	movhi	r2,1026
 4001850:	10a58104 	addi	r2,r2,-27132
 4001854:	180690fa 	slli	r3,r3,3
 4001858:	10c5883a 	add	r2,r2,r3
 400185c:	10800017 	ldw	r2,0(r2)
 4001860:	10800204 	addi	r2,r2,8
 4001864:	1080008b 	ldhu	r2,2(r2)
}
/* poll boot keyboard */
BYTE kbdPoll(BOOT_KBD_REPORT* buf) {
	BYTE rcode;
	MAXreg_wr( rPERADDR, hid_device.addr);    //set peripheral address
	rcode = XferInTransfer(hid_device.addr, 1, 8, (BYTE*) buf,
 4001868:	10803fcc 	andi	r2,r2,255
 400186c:	d8800015 	stw	r2,0(sp)
 4001870:	e1ffff17 	ldw	r7,-4(fp)
 4001874:	01800204 	movi	r6,8
 4001878:	01400044 	movi	r5,1
 400187c:	40024fc0 	call	40024fc <XferInTransfer>
 4001880:	e0bffe05 	stb	r2,-8(fp)
			devtable[hid_device.addr].epinfo[1].MaxPktSize);
	return (rcode);
 4001884:	e0bffe03 	ldbu	r2,-8(fp)
}
 4001888:	e037883a 	mov	sp,fp
 400188c:	dfc00117 	ldw	ra,4(sp)
 4001890:	df000017 	ldw	fp,0(sp)
 4001894:	dec00204 	addi	sp,sp,8
 4001898:	f800283a 	ret

0400189c <HIDMEventHandler>:
BOOL HIDMEventHandler(BYTE address, BYTE event, void *data, DWORD size) {
 400189c:	defffb04 	addi	sp,sp,-20
 40018a0:	df000415 	stw	fp,16(sp)
 40018a4:	df000404 	addi	fp,sp,16
 40018a8:	2007883a 	mov	r3,r4
 40018ac:	2805883a 	mov	r2,r5
 40018b0:	e1bffe15 	stw	r6,-8(fp)
 40018b4:	e1ffff15 	stw	r7,-4(fp)
 40018b8:	e0fffc05 	stb	r3,-16(fp)
 40018bc:	e0bffd05 	stb	r2,-12(fp)
	return (FALSE);
 40018c0:	0005883a 	mov	r2,zero
}
 40018c4:	e037883a 	mov	sp,fp
 40018c8:	df000017 	ldw	fp,0(sp)
 40018cc:	dec00104 	addi	sp,sp,4
 40018d0:	f800283a 	ret

040018d4 <HIDKEventHandler>:
BOOL HIDKEventHandler(BYTE address, BYTE event, void *data, DWORD size) {
 40018d4:	defffb04 	addi	sp,sp,-20
 40018d8:	df000415 	stw	fp,16(sp)
 40018dc:	df000404 	addi	fp,sp,16
 40018e0:	2007883a 	mov	r3,r4
 40018e4:	2805883a 	mov	r2,r5
 40018e8:	e1bffe15 	stw	r6,-8(fp)
 40018ec:	e1ffff15 	stw	r7,-4(fp)
 40018f0:	e0fffc05 	stb	r3,-16(fp)
 40018f4:	e0bffd05 	stb	r2,-12(fp)
	return (FALSE);
 40018f8:	0005883a 	mov	r2,zero
}
 40018fc:	e037883a 	mov	sp,fp
 4001900:	df000017 	ldw	fp,0(sp)
 4001904:	dec00104 	addi	sp,sp,4
 4001908:	f800283a 	ret

0400190c <SPI_init>:
//variables and data structures
//External variables
extern BYTE usb_task_state;

/* Functions    */
void SPI_init(BYTE sync_mode, BYTE bus_mode, BYTE smp_phase) {
 400190c:	defffc04 	addi	sp,sp,-16
 4001910:	df000315 	stw	fp,12(sp)
 4001914:	df000304 	addi	fp,sp,12
 4001918:	2807883a 	mov	r3,r5
 400191c:	3005883a 	mov	r2,r6
 4001920:	e13ffd05 	stb	r4,-12(fp)
 4001924:	e0fffe05 	stb	r3,-8(fp)
 4001928:	e0bfff05 	stb	r2,-4(fp)
	//Don't need to initialize SPI port, already ready to go with BSP
}
 400192c:	0001883a 	nop
 4001930:	e037883a 	mov	sp,fp
 4001934:	df000017 	ldw	fp,0(sp)
 4001938:	dec00104 	addi	sp,sp,4
 400193c:	f800283a 	ret

04001940 <SPI_wr>:

//writes single byte to MAX3421E via SPI, simultanously reads status register and returns it
BYTE SPI_wr(BYTE data) {
 4001940:	defffe04 	addi	sp,sp,-8
 4001944:	df000115 	stw	fp,4(sp)
 4001948:	df000104 	addi	fp,sp,4
 400194c:	2005883a 	mov	r2,r4
 4001950:	e0bfff05 	stb	r2,-4(fp)
	//This function is never used by the code, so you do not need to fill it in
}
 4001954:	0001883a 	nop
 4001958:	e037883a 	mov	sp,fp
 400195c:	df000017 	ldw	fp,0(sp)
 4001960:	dec00104 	addi	sp,sp,4
 4001964:	f800283a 	ret

04001968 <MAXreg_wr>:
//writes register to MAX3421E via SPI
void MAXreg_wr(BYTE reg, BYTE val) {
 4001968:	defff704 	addi	sp,sp,-36
 400196c:	dfc00815 	stw	ra,32(sp)
 4001970:	df000715 	stw	fp,28(sp)
 4001974:	df000704 	addi	fp,sp,28
 4001978:	2007883a 	mov	r3,r4
 400197c:	2805883a 	mov	r2,r5
 4001980:	e0fffe05 	stb	r3,-8(fp)
 4001984:	e0bfff05 	stb	r2,-4(fp)
	//write val via SPI
	//read return code from SPI peripheral (see Intel documentation) 
	//if return code < 0 print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)

	alt_u8 wdata[2] = {reg + 2, val};
 4001988:	e0bffe03 	ldbu	r2,-8(fp)
 400198c:	10800084 	addi	r2,r2,2
 4001990:	e0bffd05 	stb	r2,-12(fp)
 4001994:	e0bfff03 	ldbu	r2,-4(fp)
 4001998:	e0bffd45 	stb	r2,-11(fp)
	int returnCode = alt_avalon_spi_command(0x080010A0, 0, 2, wdata, 0, NULL, 0);
 400199c:	e0bffd04 	addi	r2,fp,-12
 40019a0:	d8000215 	stw	zero,8(sp)
 40019a4:	d8000115 	stw	zero,4(sp)
 40019a8:	d8000015 	stw	zero,0(sp)
 40019ac:	100f883a 	mov	r7,r2
 40019b0:	01800084 	movi	r6,2
 40019b4:	000b883a 	mov	r5,zero
 40019b8:	01020034 	movhi	r4,2048
 40019bc:	21042804 	addi	r4,r4,4256
 40019c0:	4013e900 	call	4013e90 <alt_avalon_spi_command>
 40019c4:	e0bffc15 	stw	r2,-16(fp)
	if(returnCode < 0){
 40019c8:	e0bffc17 	ldw	r2,-16(fp)
 40019cc:	1000040e 	bge	r2,zero,40019e0 <MAXreg_wr+0x78>
		printf("Error Occurred in method MAXreg_wr, Return Code: %x", returnCode);
 40019d0:	e17ffc17 	ldw	r5,-16(fp)
 40019d4:	01010074 	movhi	r4,1025
 40019d8:	21163d04 	addi	r4,r4,22772
 40019dc:	4003d700 	call	4003d70 <printf>
	}

}
 40019e0:	0001883a 	nop
 40019e4:	e037883a 	mov	sp,fp
 40019e8:	dfc00117 	ldw	ra,4(sp)
 40019ec:	df000017 	ldw	fp,0(sp)
 40019f0:	dec00204 	addi	sp,sp,8
 40019f4:	f800283a 	ret

040019f8 <MAXbytes_wr>:
//multiple-byte write
//returns a pointer to a memory position after last written
BYTE* MAXbytes_wr(BYTE reg, BYTE nbytes, BYTE* data) {
 40019f8:	defff304 	addi	sp,sp,-52
 40019fc:	dfc00c15 	stw	ra,48(sp)
 4001a00:	df000b15 	stw	fp,44(sp)
 4001a04:	dc000a15 	stw	r16,40(sp)
 4001a08:	df000b04 	addi	fp,sp,44
 4001a0c:	201b883a 	mov	r13,r4
 4001a10:	2809883a 	mov	r4,r5
 4001a14:	e1bffe15 	stw	r6,-8(fp)
 4001a18:	e37ffc05 	stb	r13,-16(fp)
 4001a1c:	e13ffd05 	stb	r4,-12(fp)
 4001a20:	d809883a 	mov	r4,sp
 4001a24:	2021883a 	mov	r16,r4
	//read return code from SPI peripheral (see Intel documentation) 
	//if return code < 0  print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	//return (data + nbytes);

	alt_u8 wdata[nbytes + 1];
 4001a28:	e13ffd03 	ldbu	r4,-12(fp)
 4001a2c:	21000044 	addi	r4,r4,1
 4001a30:	217fffc4 	addi	r5,r4,-1
 4001a34:	e17ff915 	stw	r5,-28(fp)
 4001a38:	200b883a 	mov	r5,r4
 4001a3c:	2817883a 	mov	r11,r5
 4001a40:	0019883a 	mov	r12,zero
 4001a44:	580ad77a 	srli	r5,r11,29
 4001a48:	601090fa 	slli	r8,r12,3
 4001a4c:	2a10b03a 	or	r8,r5,r8
 4001a50:	580e90fa 	slli	r7,r11,3
 4001a54:	200b883a 	mov	r5,r4
 4001a58:	2813883a 	mov	r9,r5
 4001a5c:	0015883a 	mov	r10,zero
 4001a60:	480ad77a 	srli	r5,r9,29
 4001a64:	500690fa 	slli	r3,r10,3
 4001a68:	28c6b03a 	or	r3,r5,r3
 4001a6c:	480490fa 	slli	r2,r9,3
 4001a70:	2005883a 	mov	r2,r4
 4001a74:	108000c4 	addi	r2,r2,3
 4001a78:	1004d0ba 	srli	r2,r2,2
 4001a7c:	1085883a 	add	r2,r2,r2
 4001a80:	1085883a 	add	r2,r2,r2
 4001a84:	d8b7c83a 	sub	sp,sp,r2
 4001a88:	d8800304 	addi	r2,sp,12
 4001a8c:	1005883a 	mov	r2,r2
 4001a90:	e0bffa15 	stw	r2,-24(fp)
	wdata[0] = reg + 2;
 4001a94:	e0bffc03 	ldbu	r2,-16(fp)
 4001a98:	10800084 	addi	r2,r2,2
 4001a9c:	1007883a 	mov	r3,r2
 4001aa0:	e0bffa17 	ldw	r2,-24(fp)
 4001aa4:	10c00005 	stb	r3,0(r2)

	for(int i = 0; i < nbytes - 1; i++){
 4001aa8:	e03ff815 	stw	zero,-32(fp)
 4001aac:	00000c06 	br	4001ae0 <MAXbytes_wr+0xe8>
		wdata[i+1] = data[i];
 4001ab0:	e0bff817 	ldw	r2,-32(fp)
 4001ab4:	10800044 	addi	r2,r2,1
 4001ab8:	e0fff817 	ldw	r3,-32(fp)
 4001abc:	e13ffe17 	ldw	r4,-8(fp)
 4001ac0:	20c7883a 	add	r3,r4,r3
 4001ac4:	18c00003 	ldbu	r3,0(r3)
 4001ac8:	e13ffa17 	ldw	r4,-24(fp)
 4001acc:	2085883a 	add	r2,r4,r2
 4001ad0:	10c00005 	stb	r3,0(r2)
	//return (data + nbytes);

	alt_u8 wdata[nbytes + 1];
	wdata[0] = reg + 2;

	for(int i = 0; i < nbytes - 1; i++){
 4001ad4:	e0bff817 	ldw	r2,-32(fp)
 4001ad8:	10800044 	addi	r2,r2,1
 4001adc:	e0bff815 	stw	r2,-32(fp)
 4001ae0:	e0bffd03 	ldbu	r2,-12(fp)
 4001ae4:	10bfffc4 	addi	r2,r2,-1
 4001ae8:	e0fff817 	ldw	r3,-32(fp)
 4001aec:	18bff016 	blt	r3,r2,4001ab0 <__alt_data_end+0xfc001ab0>
		wdata[i+1] = data[i];
	}

	int returnCode = alt_avalon_spi_command(0x080010A0, 0, nbytes + 1, wdata, 0, NULL, 0);
 4001af0:	e0bffd03 	ldbu	r2,-12(fp)
 4001af4:	10800044 	addi	r2,r2,1
 4001af8:	1007883a 	mov	r3,r2
 4001afc:	e0bffa17 	ldw	r2,-24(fp)
 4001b00:	d8000215 	stw	zero,8(sp)
 4001b04:	d8000115 	stw	zero,4(sp)
 4001b08:	d8000015 	stw	zero,0(sp)
 4001b0c:	100f883a 	mov	r7,r2
 4001b10:	180d883a 	mov	r6,r3
 4001b14:	000b883a 	mov	r5,zero
 4001b18:	01020034 	movhi	r4,2048
 4001b1c:	21042804 	addi	r4,r4,4256
 4001b20:	4013e900 	call	4013e90 <alt_avalon_spi_command>
 4001b24:	e0bffb15 	stw	r2,-20(fp)
	if(returnCode < 0){
 4001b28:	e0bffb17 	ldw	r2,-20(fp)
 4001b2c:	1000040e 	bge	r2,zero,4001b40 <MAXbytes_wr+0x148>
			printf("Error Occurred in method MAXbytes_wr, Return Code: %x", returnCode);
 4001b30:	e17ffb17 	ldw	r5,-20(fp)
 4001b34:	01010074 	movhi	r4,1025
 4001b38:	21164a04 	addi	r4,r4,22824
 4001b3c:	4003d700 	call	4003d70 <printf>
	}

	return data + nbytes;
 4001b40:	e0bffd03 	ldbu	r2,-12(fp)
 4001b44:	e0fffe17 	ldw	r3,-8(fp)
 4001b48:	1885883a 	add	r2,r3,r2
 4001b4c:	8037883a 	mov	sp,r16
}
 4001b50:	e6ffff04 	addi	sp,fp,-4
 4001b54:	dfc00217 	ldw	ra,8(sp)
 4001b58:	df000117 	ldw	fp,4(sp)
 4001b5c:	dc000017 	ldw	r16,0(sp)
 4001b60:	dec00304 	addi	sp,sp,12
 4001b64:	f800283a 	ret

04001b68 <MAXreg_rd>:

//reads register from MAX3421E via SPI
BYTE MAXreg_rd(BYTE reg) {
 4001b68:	defff804 	addi	sp,sp,-32
 4001b6c:	dfc00715 	stw	ra,28(sp)
 4001b70:	df000615 	stw	fp,24(sp)
 4001b74:	df000604 	addi	fp,sp,24
 4001b78:	2005883a 	mov	r2,r4
 4001b7c:	e0bfff05 	stb	r2,-4(fp)
	//read val via SPI
	//read return code from SPI peripheral (see Intel documentation)
	//if return code < 0 print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	//return val
	alt_u8 wdata[1] = {reg};
 4001b80:	e0bfff03 	ldbu	r2,-4(fp)
 4001b84:	e0bffe05 	stb	r2,-8(fp)
	alt_u8 rdata[1];
	int returnCode = alt_avalon_spi_command(0x080010A0, 0, 1, wdata, 1, rdata, 0);
 4001b88:	e0fffe04 	addi	r3,fp,-8
 4001b8c:	d8000215 	stw	zero,8(sp)
 4001b90:	e0bffe44 	addi	r2,fp,-7
 4001b94:	d8800115 	stw	r2,4(sp)
 4001b98:	00800044 	movi	r2,1
 4001b9c:	d8800015 	stw	r2,0(sp)
 4001ba0:	180f883a 	mov	r7,r3
 4001ba4:	01800044 	movi	r6,1
 4001ba8:	000b883a 	mov	r5,zero
 4001bac:	01020034 	movhi	r4,2048
 4001bb0:	21042804 	addi	r4,r4,4256
 4001bb4:	4013e900 	call	4013e90 <alt_avalon_spi_command>
 4001bb8:	e0bffd15 	stw	r2,-12(fp)
	if(returnCode < 0){
 4001bbc:	e0bffd17 	ldw	r2,-12(fp)
 4001bc0:	1000040e 	bge	r2,zero,4001bd4 <MAXreg_rd+0x6c>
			printf("Error Occurred in method MAXreg_rd, Return Code: %x", returnCode);
 4001bc4:	e17ffd17 	ldw	r5,-12(fp)
 4001bc8:	01010074 	movhi	r4,1025
 4001bcc:	21165804 	addi	r4,r4,22880
 4001bd0:	4003d700 	call	4003d70 <printf>
	}

	return *rdata;
 4001bd4:	e0bffe43 	ldbu	r2,-7(fp)
}
 4001bd8:	e037883a 	mov	sp,fp
 4001bdc:	dfc00117 	ldw	ra,4(sp)
 4001be0:	df000017 	ldw	fp,0(sp)
 4001be4:	dec00204 	addi	sp,sp,8
 4001be8:	f800283a 	ret

04001bec <MAXbytes_rd>:
//multiple-byte write
//returns a pointer to a memory position after last written
BYTE* MAXbytes_rd(BYTE reg, BYTE nbytes, BYTE* data) {
 4001bec:	defff604 	addi	sp,sp,-40
 4001bf0:	dfc00915 	stw	ra,36(sp)
 4001bf4:	df000815 	stw	fp,32(sp)
 4001bf8:	df000804 	addi	fp,sp,32
 4001bfc:	2007883a 	mov	r3,r4
 4001c00:	2805883a 	mov	r2,r5
 4001c04:	e1bfff15 	stw	r6,-4(fp)
 4001c08:	e0fffd05 	stb	r3,-12(fp)
 4001c0c:	e0bffe05 	stb	r2,-8(fp)
	//read return code from SPI peripheral (see Intel documentation)
	//if return code < 0 print an error
	//deselect MAX3421E (may not be necessary if you are using SPI peripheral)
	//return (data + nbytes);

	alt_u8 wrdata[1] = {reg};
 4001c10:	e0bffd03 	ldbu	r2,-12(fp)
 4001c14:	e0bffc05 	stb	r2,-16(fp)
	int returnCode = alt_avalon_spi_command(0x080010A0, 0, 1, wrdata, nbytes, data, 0);
 4001c18:	e0bffe03 	ldbu	r2,-8(fp)
 4001c1c:	e13ffc04 	addi	r4,fp,-16
 4001c20:	d8000215 	stw	zero,8(sp)
 4001c24:	e0ffff17 	ldw	r3,-4(fp)
 4001c28:	d8c00115 	stw	r3,4(sp)
 4001c2c:	d8800015 	stw	r2,0(sp)
 4001c30:	200f883a 	mov	r7,r4
 4001c34:	01800044 	movi	r6,1
 4001c38:	000b883a 	mov	r5,zero
 4001c3c:	01020034 	movhi	r4,2048
 4001c40:	21042804 	addi	r4,r4,4256
 4001c44:	4013e900 	call	4013e90 <alt_avalon_spi_command>
 4001c48:	e0bffb15 	stw	r2,-20(fp)
	if(returnCode < 0){
 4001c4c:	e0bffb17 	ldw	r2,-20(fp)
 4001c50:	1000040e 	bge	r2,zero,4001c64 <MAXbytes_rd+0x78>
			printf("Error Occurred in method MAXbytes_rd, Return Code: %x", returnCode);
 4001c54:	e17ffb17 	ldw	r5,-20(fp)
 4001c58:	01010074 	movhi	r4,1025
 4001c5c:	21166504 	addi	r4,r4,22932
 4001c60:	4003d700 	call	4003d70 <printf>
	}

	return data+nbytes;
 4001c64:	e0bffe03 	ldbu	r2,-8(fp)
 4001c68:	e0ffff17 	ldw	r3,-4(fp)
 4001c6c:	1885883a 	add	r2,r3,r2
}
 4001c70:	e037883a 	mov	sp,fp
 4001c74:	dfc00117 	ldw	ra,4(sp)
 4001c78:	df000017 	ldw	fp,0(sp)
 4001c7c:	dec00204 	addi	sp,sp,8
 4001c80:	f800283a 	ret

04001c84 <MAX3421E_reset>:
/* reset MAX3421E using chip reset bit. SPI configuration is not affected   */
void MAX3421E_reset(void) {
 4001c84:	defffd04 	addi	sp,sp,-12
 4001c88:	dfc00215 	stw	ra,8(sp)
 4001c8c:	df000115 	stw	fp,4(sp)
 4001c90:	df000104 	addi	fp,sp,4
	//hardware reset, then software reset
	IOWR_ALTERA_AVALON_PIO_DATA(USB_RST_BASE, 0);
 4001c94:	0007883a 	mov	r3,zero
 4001c98:	00820034 	movhi	r2,2048
 4001c9c:	10845804 	addi	r2,r2,4448
 4001ca0:	10c00035 	stwio	r3,0(r2)
	usleep(1000000);
 4001ca4:	010003f4 	movhi	r4,15
 4001ca8:	21109004 	addi	r4,r4,16960
 4001cac:	40115c40 	call	40115c4 <usleep>
	IOWR_ALTERA_AVALON_PIO_DATA(USB_RST_BASE, 1);
 4001cb0:	00c00044 	movi	r3,1
 4001cb4:	00820034 	movhi	r2,2048
 4001cb8:	10845804 	addi	r2,r2,4448
 4001cbc:	10c00035 	stwio	r3,0(r2)
	BYTE tmp = 0;
 4001cc0:	e03fff05 	stb	zero,-4(fp)
	MAXreg_wr( rUSBCTL, bmCHIPRES);      //Chip reset. This stops the oscillator
 4001cc4:	01400804 	movi	r5,32
 4001cc8:	01001e04 	movi	r4,120
 4001ccc:	40019680 	call	4001968 <MAXreg_wr>
	MAXreg_wr( rUSBCTL, 0x00);                          //Remove the reset
 4001cd0:	000b883a 	mov	r5,zero
 4001cd4:	01001e04 	movi	r4,120
 4001cd8:	40019680 	call	4001968 <MAXreg_wr>
	while (!(MAXreg_rd( rUSBIRQ) & bmOSCOKIRQ)) { //wait until the PLL stabilizes
 4001cdc:	00000806 	br	4001d00 <MAX3421E_reset+0x7c>
		tmp++;                                      //timeout after 256 attempts
 4001ce0:	e0bfff03 	ldbu	r2,-4(fp)
 4001ce4:	10800044 	addi	r2,r2,1
 4001ce8:	e0bfff05 	stb	r2,-4(fp)
		if (tmp == 0) {
 4001cec:	e0bfff03 	ldbu	r2,-4(fp)
 4001cf0:	1000031e 	bne	r2,zero,4001d00 <MAX3421E_reset+0x7c>
			printf("reset timeout!");
 4001cf4:	01010074 	movhi	r4,1025
 4001cf8:	21167304 	addi	r4,r4,22988
 4001cfc:	4003d700 	call	4003d70 <printf>
	usleep(1000000);
	IOWR_ALTERA_AVALON_PIO_DATA(USB_RST_BASE, 1);
	BYTE tmp = 0;
	MAXreg_wr( rUSBCTL, bmCHIPRES);      //Chip reset. This stops the oscillator
	MAXreg_wr( rUSBCTL, 0x00);                          //Remove the reset
	while (!(MAXreg_rd( rUSBIRQ) & bmOSCOKIRQ)) { //wait until the PLL stabilizes
 4001d00:	01001a04 	movi	r4,104
 4001d04:	4001b680 	call	4001b68 <MAXreg_rd>
 4001d08:	10803fcc 	andi	r2,r2,255
 4001d0c:	1080004c 	andi	r2,r2,1
 4001d10:	103ff326 	beq	r2,zero,4001ce0 <__alt_data_end+0xfc001ce0>
		tmp++;                                      //timeout after 256 attempts
		if (tmp == 0) {
			printf("reset timeout!");
		}
	}
}
 4001d14:	0001883a 	nop
 4001d18:	e037883a 	mov	sp,fp
 4001d1c:	dfc00117 	ldw	ra,4(sp)
 4001d20:	df000017 	ldw	fp,0(sp)
 4001d24:	dec00204 	addi	sp,sp,8
 4001d28:	f800283a 	ret

04001d2c <Vbus_power>:
/* turn USB power on/off                                                */
/* ON pin of VBUS switch (MAX4793 or similar) is connected to GPOUT7    */
/* OVERLOAD pin of Vbus switch is connected to GPIN7                    */
/* OVERLOAD state low. NO OVERLOAD or VBUS OFF state high.              */
BOOL Vbus_power(BOOL action) {
 4001d2c:	defffe04 	addi	sp,sp,-8
 4001d30:	df000115 	stw	fp,4(sp)
 4001d34:	df000104 	addi	fp,sp,4
 4001d38:	e13fff15 	stw	r4,-4(fp)
	// power on/off successful
	return (1);
 4001d3c:	00800044 	movi	r2,1
}
 4001d40:	e037883a 	mov	sp,fp
 4001d44:	df000017 	ldw	fp,0(sp)
 4001d48:	dec00104 	addi	sp,sp,4
 4001d4c:	f800283a 	ret

04001d50 <MAX_busprobe>:

/* probe bus to determine device presense and speed */
void MAX_busprobe(void) {
 4001d50:	defffd04 	addi	sp,sp,-12
 4001d54:	dfc00215 	stw	ra,8(sp)
 4001d58:	df000115 	stw	fp,4(sp)
 4001d5c:	df000104 	addi	fp,sp,4
	BYTE bus_sample;

//  MAXreg_wr(rHCTL,bmSAMPLEBUS);
	bus_sample = MAXreg_rd( rHRSL);            //Get J,K status
 4001d60:	01003e04 	movi	r4,248
 4001d64:	4001b680 	call	4001b68 <MAXreg_rd>
 4001d68:	e0bfff05 	stb	r2,-4(fp)
	bus_sample &= ( bmJSTATUS | bmKSTATUS);      //zero the rest of the byte
 4001d6c:	e0ffff03 	ldbu	r3,-4(fp)
 4001d70:	00bff004 	movi	r2,-64
 4001d74:	1884703a 	and	r2,r3,r2
 4001d78:	e0bfff05 	stb	r2,-4(fp)

	switch (bus_sample) {                   //start full-speed or low-speed host
 4001d7c:	e0bfff03 	ldbu	r2,-4(fp)
 4001d80:	10c01020 	cmpeqi	r3,r2,64
 4001d84:	1800221e 	bne	r3,zero,4001e10 <MAX_busprobe+0xc0>
 4001d88:	10c01048 	cmpgei	r3,r2,65
 4001d8c:	1800021e 	bne	r3,zero,4001d98 <MAX_busprobe+0x48>
 4001d90:	10003b26 	beq	r2,zero,4001e80 <MAX_busprobe+0x130>
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
	} //end switch( bus_sample )
}
 4001d94:	00004a06 	br	4001ec0 <MAX_busprobe+0x170>

//  MAXreg_wr(rHCTL,bmSAMPLEBUS);
	bus_sample = MAXreg_rd( rHRSL);            //Get J,K status
	bus_sample &= ( bmJSTATUS | bmKSTATUS);      //zero the rest of the byte

	switch (bus_sample) {                   //start full-speed or low-speed host
 4001d98:	10c02020 	cmpeqi	r3,r2,128
 4001d9c:	1800031e 	bne	r3,zero,4001dac <MAX_busprobe+0x5c>
 4001da0:	10803020 	cmpeqi	r2,r2,192
 4001da4:	1000331e 	bne	r2,zero,4001e74 <MAX_busprobe+0x124>
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
	} //end switch( bus_sample )
}
 4001da8:	00004506 	br	4001ec0 <MAX_busprobe+0x170>
	bus_sample &= ( bmJSTATUS | bmKSTATUS);      //zero the rest of the byte

	switch (bus_sample) {                   //start full-speed or low-speed host
	case ( bmJSTATUS):
		/*kludgy*/
		if (usb_task_state != USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE) { //bus reset causes connection detect interrupt
 4001dac:	d0a00303 	ldbu	r2,-32756(gp)
 4001db0:	10803fcc 	andi	r2,r2,255
 4001db4:	108004e0 	cmpeqi	r2,r2,19
 4001db8:	10003e1e 	bne	r2,zero,4001eb4 <MAX_busprobe+0x164>
			if (!(MAXreg_rd( rMODE) & bmLOWSPEED)) {
 4001dbc:	01003604 	movi	r4,216
 4001dc0:	4001b680 	call	4001b68 <MAXreg_rd>
 4001dc4:	10803fcc 	andi	r2,r2,255
 4001dc8:	1080008c 	andi	r2,r2,2
 4001dcc:	1000071e 	bne	r2,zero,4001dec <MAX_busprobe+0x9c>
				MAXreg_wr( rMODE, MODE_FS_HOST);         //start full-speed host
 4001dd0:	01403244 	movi	r5,201
 4001dd4:	01003604 	movi	r4,216
 4001dd8:	40019680 	call	4001968 <MAXreg_wr>
				printf("Starting in full speed\n");
 4001ddc:	01010074 	movhi	r4,1025
 4001de0:	21167704 	addi	r4,r4,23004
 4001de4:	4003e8c0 	call	4003e8c <puts>
 4001de8:	00000606 	br	4001e04 <MAX_busprobe+0xb4>
			} else {
				MAXreg_wr( rMODE, MODE_LS_HOST);    //start low-speed host
 4001dec:	014032c4 	movi	r5,203
 4001df0:	01003604 	movi	r4,216
 4001df4:	40019680 	call	4001968 <MAXreg_wr>
				printf("Starting in low speed\n");
 4001df8:	01010074 	movhi	r4,1025
 4001dfc:	21167d04 	addi	r4,r4,23028
 4001e00:	4003e8c0 	call	4003e8c <puts>
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
 4001e04:	00800404 	movi	r2,16
 4001e08:	d0a00305 	stb	r2,-32756(gp)
		}
		break;
 4001e0c:	00002906 	br	4001eb4 <MAX_busprobe+0x164>
	case ( bmKSTATUS):
		if (usb_task_state != USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE) { //bus reset causes connection detect interrupt
 4001e10:	d0a00303 	ldbu	r2,-32756(gp)
 4001e14:	10803fcc 	andi	r2,r2,255
 4001e18:	108004e0 	cmpeqi	r2,r2,19
 4001e1c:	1000271e 	bne	r2,zero,4001ebc <MAX_busprobe+0x16c>
			if (!(MAXreg_rd( rMODE) & bmLOWSPEED)) {
 4001e20:	01003604 	movi	r4,216
 4001e24:	4001b680 	call	4001b68 <MAXreg_rd>
 4001e28:	10803fcc 	andi	r2,r2,255
 4001e2c:	1080008c 	andi	r2,r2,2
 4001e30:	1000071e 	bne	r2,zero,4001e50 <MAX_busprobe+0x100>
				MAXreg_wr( rMODE, MODE_LS_HOST);   //start low-speed host
 4001e34:	014032c4 	movi	r5,203
 4001e38:	01003604 	movi	r4,216
 4001e3c:	40019680 	call	4001968 <MAXreg_wr>
				printf("Starting in low speed\n");
 4001e40:	01010074 	movhi	r4,1025
 4001e44:	21167d04 	addi	r4,r4,23028
 4001e48:	4003e8c0 	call	4003e8c <puts>
 4001e4c:	00000606 	br	4001e68 <MAX_busprobe+0x118>
			} else {
				MAXreg_wr( rMODE, MODE_FS_HOST);         //start full-speed host
 4001e50:	01403244 	movi	r5,201
 4001e54:	01003604 	movi	r4,216
 4001e58:	40019680 	call	4001968 <MAXreg_wr>
				printf("Starting in full speed\n");
 4001e5c:	01010074 	movhi	r4,1025
 4001e60:	21167704 	addi	r4,r4,23004
 4001e64:	4003e8c0 	call	4003e8c <puts>
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
 4001e68:	00800404 	movi	r2,16
 4001e6c:	d0a00305 	stb	r2,-32756(gp)
		}
		break;
 4001e70:	00001206 	br	4001ebc <MAX_busprobe+0x16c>
	case ( bmSE1):              //illegal state
		usb_task_state = ( USB_DETACHED_SUBSTATE_ILLEGAL);
 4001e74:	00800104 	movi	r2,4
 4001e78:	d0a00305 	stb	r2,-32756(gp)
		break;
 4001e7c:	00001006 	br	4001ec0 <MAX_busprobe+0x170>
	case ( bmSE0):              //disconnected state
		if (!((usb_task_state & USB_STATE_MASK) == USB_STATE_DETACHED)) //if we came here from other than detached state
 4001e80:	d0a00303 	ldbu	r2,-32756(gp)
 4001e84:	10803fcc 	andi	r2,r2,255
 4001e88:	10803c0c 	andi	r2,r2,240
 4001e8c:	10000326 	beq	r2,zero,4001e9c <MAX_busprobe+0x14c>
			usb_task_state = ( USB_DETACHED_SUBSTATE_INITIALIZE); //clear device data structures
 4001e90:	00800044 	movi	r2,1
 4001e94:	d0a00305 	stb	r2,-32756(gp)
		else {
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
 4001e98:	00000906 	br	4001ec0 <MAX_busprobe+0x170>
		break;
	case ( bmSE0):              //disconnected state
		if (!((usb_task_state & USB_STATE_MASK) == USB_STATE_DETACHED)) //if we came here from other than detached state
			usb_task_state = ( USB_DETACHED_SUBSTATE_INITIALIZE); //clear device data structures
		else {
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
 4001e9c:	01403244 	movi	r5,201
 4001ea0:	01003604 	movi	r4,216
 4001ea4:	40019680 	call	4001968 <MAXreg_wr>
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
 4001ea8:	008000c4 	movi	r2,3
 4001eac:	d0a00305 	stb	r2,-32756(gp)
		}
		break;
 4001eb0:	00000306 	br	4001ec0 <MAX_busprobe+0x170>
				MAXreg_wr( rMODE, MODE_LS_HOST);    //start low-speed host
				printf("Starting in low speed\n");
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
		}
		break;
 4001eb4:	0001883a 	nop
 4001eb8:	00000106 	br	4001ec0 <MAX_busprobe+0x170>
				MAXreg_wr( rMODE, MODE_FS_HOST);         //start full-speed host
				printf("Starting in full speed\n");
			}
			usb_task_state = ( USB_STATE_ATTACHED); //signal usb state machine to start attachment sequence
		}
		break;
 4001ebc:	0001883a 	nop
			MAXreg_wr( rMODE, MODE_FS_HOST); //start full-speed host
			usb_task_state = ( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE);
		}
		break;
	} //end switch( bus_sample )
}
 4001ec0:	0001883a 	nop
 4001ec4:	e037883a 	mov	sp,fp
 4001ec8:	dfc00117 	ldw	ra,4(sp)
 4001ecc:	df000017 	ldw	fp,0(sp)
 4001ed0:	dec00204 	addi	sp,sp,8
 4001ed4:	f800283a 	ret

04001ed8 <MAX3421E_init>:
/* MAX3421E initialization after power-on   */
void MAX3421E_init(void) {
 4001ed8:	defffe04 	addi	sp,sp,-8
 4001edc:	dfc00115 	stw	ra,4(sp)
 4001ee0:	df000015 	stw	fp,0(sp)
 4001ee4:	d839883a 	mov	fp,sp
	/* Configure full-duplex SPI, interrupt pulse   */
	MAXreg_wr( rPINCTL, (bmFDUPSPI + bmINTLEVEL + bmGPXB)); //Full-duplex SPI, level interrupt, GPX
 4001ee8:	01400684 	movi	r5,26
 4001eec:	01002204 	movi	r4,136
 4001ef0:	40019680 	call	4001968 <MAXreg_wr>
	MAX3421E_reset();                                //stop/start the oscillator
 4001ef4:	4001c840 	call	4001c84 <MAX3421E_reset>
	/* configure power switch   */
	Vbus_power( OFF);                                      //turn Vbus power off
 4001ef8:	0009883a 	mov	r4,zero
 4001efc:	4001d2c0 	call	4001d2c <Vbus_power>
	MAXreg_wr( rGPINIEN, bmGPINIEN7); //enable interrupt on GPIN7 (power switch overload flag)
 4001f00:	01402004 	movi	r5,128
 4001f04:	01002e04 	movi	r4,184
 4001f08:	40019680 	call	4001968 <MAXreg_wr>
	Vbus_power( ON);
 4001f0c:	01000044 	movi	r4,1
 4001f10:	4001d2c0 	call	4001d2c <Vbus_power>
	/* configure host operation */
	MAXreg_wr( rMODE, bmDPPULLDN | bmDMPULLDN | bmHOST | bmSEPIRQ); // set pull-downs, SOF, Host, Separate GPIN IRQ on GPX
 4001f14:	01403444 	movi	r5,209
 4001f18:	01003604 	movi	r4,216
 4001f1c:	40019680 	call	4001968 <MAXreg_wr>
	//MAXreg_wr( rHIEN, bmFRAMEIE|bmCONDETIE|bmBUSEVENTIE );                      // enable SOF, connection detection, bus event IRQs
	MAXreg_wr( rHIEN, bmCONDETIE);                        //connection detection
 4001f20:	01400804 	movi	r5,32
 4001f24:	01003404 	movi	r4,208
 4001f28:	40019680 	call	4001968 <MAXreg_wr>
	/* HXFRDNIRQ is checked in Dispatch packet function */
	MAXreg_wr(rHCTL, bmSAMPLEBUS);        // update the JSTATUS and KSTATUS bits
 4001f2c:	01400104 	movi	r5,4
 4001f30:	01003a04 	movi	r4,232
 4001f34:	40019680 	call	4001968 <MAXreg_wr>
	MAX_busprobe();                             //check if anything is connected
 4001f38:	4001d500 	call	4001d50 <MAX_busprobe>
	MAXreg_wr( rHIRQ, bmCONDETIRQ); //clear connection detect interrupt                 
 4001f3c:	01400804 	movi	r5,32
 4001f40:	01003204 	movi	r4,200
 4001f44:	40019680 	call	4001968 <MAXreg_wr>
	MAXreg_wr( rCPUCTL, 0x01);                            //enable interrupt pin
 4001f48:	01400044 	movi	r5,1
 4001f4c:	01002004 	movi	r4,128
 4001f50:	40019680 	call	4001968 <MAXreg_wr>
}
 4001f54:	0001883a 	nop
 4001f58:	e037883a 	mov	sp,fp
 4001f5c:	dfc00117 	ldw	ra,4(sp)
 4001f60:	df000017 	ldw	fp,0(sp)
 4001f64:	dec00204 	addi	sp,sp,8
 4001f68:	f800283a 	ret

04001f6c <MAX3421E_Task>:

/* MAX3421 state change task and interrupt handler */
void MAX3421E_Task(void) {
 4001f6c:	defffe04 	addi	sp,sp,-8
 4001f70:	dfc00115 	stw	ra,4(sp)
 4001f74:	df000015 	stw	fp,0(sp)
 4001f78:	d839883a 	mov	fp,sp
	if ( IORD_ALTERA_AVALON_PIO_DATA(USB_IRQ_BASE) == 0) {
 4001f7c:	00820034 	movhi	r2,2048
 4001f80:	10846004 	addi	r2,r2,4480
 4001f84:	10800037 	ldwio	r2,0(r2)
 4001f88:	1000041e 	bne	r2,zero,4001f9c <MAX3421E_Task+0x30>
		printf("MAX interrupt\n\r");
 4001f8c:	01010074 	movhi	r4,1025
 4001f90:	21168304 	addi	r4,r4,23052
 4001f94:	4003d700 	call	4003d70 <printf>
		MaxIntHandler();
 4001f98:	4001fd80 	call	4001fd8 <MaxIntHandler>
	}
	if ( IORD_ALTERA_AVALON_PIO_DATA(USB_GPX_BASE) == 1) {
 4001f9c:	00820034 	movhi	r2,2048
 4001fa0:	10845c04 	addi	r2,r2,4464
 4001fa4:	10800037 	ldwio	r2,0(r2)
 4001fa8:	10800058 	cmpnei	r2,r2,1
 4001fac:	1000041e 	bne	r2,zero,4001fc0 <MAX3421E_Task+0x54>
		printf("GPX interrupt\n\r");
 4001fb0:	01010074 	movhi	r4,1025
 4001fb4:	21168704 	addi	r4,r4,23068
 4001fb8:	4003d700 	call	4003d70 <printf>
		MaxGpxHandler();
 4001fbc:	40020a40 	call	40020a4 <MaxGpxHandler>
	}
}
 4001fc0:	0001883a 	nop
 4001fc4:	e037883a 	mov	sp,fp
 4001fc8:	dfc00117 	ldw	ra,4(sp)
 4001fcc:	df000017 	ldw	fp,0(sp)
 4001fd0:	dec00204 	addi	sp,sp,8
 4001fd4:	f800283a 	ret

04001fd8 <MaxIntHandler>:

void MaxIntHandler(void) {
 4001fd8:	defffd04 	addi	sp,sp,-12
 4001fdc:	dfc00215 	stw	ra,8(sp)
 4001fe0:	df000115 	stw	fp,4(sp)
 4001fe4:	df000104 	addi	fp,sp,4
	BYTE HIRQ;
	BYTE HIRQ_sendback = 0x00;
 4001fe8:	e03fff05 	stb	zero,-4(fp)
	HIRQ = MAXreg_rd( rHIRQ);                  //determine interrupt source
 4001fec:	01003204 	movi	r4,200
 4001ff0:	4001b680 	call	4001b68 <MAXreg_rd>
 4001ff4:	e0bfff45 	stb	r2,-3(fp)
	printf("IRQ: %x\n", HIRQ);
 4001ff8:	e0bfff43 	ldbu	r2,-3(fp)
 4001ffc:	100b883a 	mov	r5,r2
 4002000:	01010074 	movhi	r4,1025
 4002004:	21168b04 	addi	r4,r4,23084
 4002008:	4003d700 	call	4003d70 <printf>
	if (HIRQ & bmFRAMEIRQ) {                   //->1ms SOF interrupt handler
 400200c:	e0bfff43 	ldbu	r2,-3(fp)
 4002010:	1080100c 	andi	r2,r2,64
 4002014:	10000326 	beq	r2,zero,4002024 <MaxIntHandler+0x4c>
		HIRQ_sendback |= bmFRAMEIRQ;
 4002018:	e0bfff03 	ldbu	r2,-4(fp)
 400201c:	10801014 	ori	r2,r2,64
 4002020:	e0bfff05 	stb	r2,-4(fp)
	}                   //end FRAMEIRQ handling

	if (HIRQ & bmCONDETIRQ) {
 4002024:	e0bfff43 	ldbu	r2,-3(fp)
 4002028:	1080080c 	andi	r2,r2,32
 400202c:	10000426 	beq	r2,zero,4002040 <MaxIntHandler+0x68>
		MAX_busprobe();
 4002030:	4001d500 	call	4001d50 <MAX_busprobe>
		HIRQ_sendback |= bmCONDETIRQ;      //set sendback to 1 to clear register
 4002034:	e0bfff03 	ldbu	r2,-4(fp)
 4002038:	10800814 	ori	r2,r2,32
 400203c:	e0bfff05 	stb	r2,-4(fp)
	}
	if (HIRQ & bmSNDBAVIRQ) //if the send buffer is clear (previous transfer completed without issue)
 4002040:	e0bfff43 	ldbu	r2,-3(fp)
 4002044:	1080020c 	andi	r2,r2,8
 4002048:	10000326 	beq	r2,zero,4002058 <MaxIntHandler+0x80>
	{
		MAXreg_wr(rSNDBC, 0x00);//clear the send buffer (not really necessary, but clears interrupt)
 400204c:	000b883a 	mov	r5,zero
 4002050:	01000e04 	movi	r4,56
 4002054:	40019680 	call	4001968 <MAXreg_wr>
	}
	if (HIRQ & bmBUSEVENTIRQ) {           //bus event is either reset or suspend
 4002058:	e0bfff43 	ldbu	r2,-3(fp)
 400205c:	1080004c 	andi	r2,r2,1
 4002060:	10000626 	beq	r2,zero,400207c <MaxIntHandler+0xa4>
		usb_task_state++;                       //advance USB task state machine
 4002064:	d0a00303 	ldbu	r2,-32756(gp)
 4002068:	10800044 	addi	r2,r2,1
 400206c:	d0a00305 	stb	r2,-32756(gp)
		HIRQ_sendback |= bmBUSEVENTIRQ;
 4002070:	e0bfff03 	ldbu	r2,-4(fp)
 4002074:	10800054 	ori	r2,r2,1
 4002078:	e0bfff05 	stb	r2,-4(fp)
	}
	/* End HIRQ interrupts handling, clear serviced IRQs    */
	MAXreg_wr( rHIRQ, HIRQ_sendback); //write '1' to CONDETIRQ to ack bus state change
 400207c:	e0bfff03 	ldbu	r2,-4(fp)
 4002080:	100b883a 	mov	r5,r2
 4002084:	01003204 	movi	r4,200
 4002088:	40019680 	call	4001968 <MAXreg_wr>
}
 400208c:	0001883a 	nop
 4002090:	e037883a 	mov	sp,fp
 4002094:	dfc00117 	ldw	ra,4(sp)
 4002098:	df000017 	ldw	fp,0(sp)
 400209c:	dec00204 	addi	sp,sp,8
 40020a0:	f800283a 	ret

040020a4 <MaxGpxHandler>:

void MaxGpxHandler(void) {
 40020a4:	defffd04 	addi	sp,sp,-12
 40020a8:	dfc00215 	stw	ra,8(sp)
 40020ac:	df000115 	stw	fp,4(sp)
 40020b0:	df000104 	addi	fp,sp,4
	BYTE GPINIRQ;
	GPINIRQ = MAXreg_rd( rGPINIRQ);            //read both IRQ registers
 40020b4:	01002c04 	movi	r4,176
 40020b8:	4001b680 	call	4001b68 <MAXreg_rd>
 40020bc:	e0bfff05 	stb	r2,-4(fp)
}
 40020c0:	0001883a 	nop
 40020c4:	e037883a 	mov	sp,fp
 40020c8:	dfc00117 	ldw	ra,4(sp)
 40020cc:	df000017 	ldw	fp,0(sp)
 40020d0:	dec00204 	addi	sp,sp,8
 40020d4:	f800283a 	ret

040020d8 <XferCtrlReq>:
/* depending on request. Actual requests are defined as macros                                                                                      */
/* return codes:                */
/* 00       =   success         */
/* 01-0f    =   non-zero HRSLT  */
BYTE XferCtrlReq( BYTE addr, BYTE ep, BYTE bmReqType, BYTE bRequest, BYTE wValLo, BYTE wValHi, WORD wInd, WORD nbytes, BYTE* dataptr )
{
 40020d8:	defff104 	addi	sp,sp,-60
 40020dc:	dfc00e15 	stw	ra,56(sp)
 40020e0:	df000d15 	stw	fp,52(sp)
 40020e4:	df000d04 	addi	fp,sp,52
 40020e8:	2015883a 	mov	r10,r4
 40020ec:	2813883a 	mov	r9,r5
 40020f0:	3011883a 	mov	r8,r6
 40020f4:	380d883a 	mov	r6,r7
 40020f8:	e1400217 	ldw	r5,8(fp)
 40020fc:	e1000317 	ldw	r4,12(fp)
 4002100:	e0c00417 	ldw	r3,16(fp)
 4002104:	e0800517 	ldw	r2,20(fp)
 4002108:	e2bff805 	stb	r10,-32(fp)
 400210c:	e27ff905 	stb	r9,-28(fp)
 4002110:	e23ffa05 	stb	r8,-24(fp)
 4002114:	e1bffb05 	stb	r6,-20(fp)
 4002118:	e17ffc05 	stb	r5,-16(fp)
 400211c:	e13ffd05 	stb	r4,-12(fp)
 4002120:	e0fffe0d 	sth	r3,-8(fp)
 4002124:	e0bfff0d 	sth	r2,-4(fp)
 BOOL direction = FALSE;        //request direction, IN or OUT
 4002128:	e03ff415 	stw	zero,-48(fp)
 BYTE datastage = 1; //request data stage present or absent
 400212c:	00800044 	movi	r2,1
 4002130:	e0bff505 	stb	r2,-44(fp)
 BYTE rcode;
 SETUP_PKT setup_pkt;
    if( dataptr == NULL ) {
 4002134:	e0800617 	ldw	r2,24(fp)
 4002138:	1000011e 	bne	r2,zero,4002140 <XferCtrlReq+0x68>
        datastage = 0;
 400213c:	e03ff505 	stb	zero,-44(fp)
    }
    MAXreg_wr( rPERADDR, addr );                    //set peripheral address
 4002140:	e0bff803 	ldbu	r2,-32(fp)
 4002144:	100b883a 	mov	r5,r2
 4002148:	01003804 	movi	r4,224
 400214c:	40019680 	call	4001968 <MAXreg_wr>
    /* fill in setup packet */
    if( bmReqType & 0x80 ) {
 4002150:	e0bffa03 	ldbu	r2,-24(fp)
 4002154:	10803fcc 	andi	r2,r2,255
 4002158:	1080201c 	xori	r2,r2,128
 400215c:	10bfe004 	addi	r2,r2,-128
 4002160:	1000020e 	bge	r2,zero,400216c <XferCtrlReq+0x94>
        direction = TRUE;                   		//determine request direction
 4002164:	00800044 	movi	r2,1
 4002168:	e0bff415 	stw	r2,-48(fp)
    }
    /* fill in setup packet */
    setup_pkt.ReqType_u.bmRequestType = bmReqType;
 400216c:	e0bffa03 	ldbu	r2,-24(fp)
 4002170:	e0bff585 	stb	r2,-42(fp)
    setup_pkt.bRequest = bRequest;
 4002174:	e0bffb03 	ldbu	r2,-20(fp)
 4002178:	e0bff5c5 	stb	r2,-41(fp)
    setup_pkt.wVal_u.wValueLo = wValLo;
 400217c:	e0bffc03 	ldbu	r2,-16(fp)
 4002180:	e0bff605 	stb	r2,-40(fp)
    setup_pkt.wVal_u.wValueHi = wValHi;
 4002184:	e0bffd03 	ldbu	r2,-12(fp)
 4002188:	e0bff645 	stb	r2,-39(fp)
    setup_pkt.wIndex = wInd;
 400218c:	e0bffe0b 	ldhu	r2,-8(fp)
 4002190:	e0bff68d 	sth	r2,-38(fp)
    setup_pkt.wLength = nbytes;
 4002194:	e0bfff0b 	ldhu	r2,-4(fp)
 4002198:	e0bff70d 	sth	r2,-36(fp)
    MAXbytes_wr( rSUDFIFO, 8, (BYTE *)&setup_pkt );     //transfer to setup packet FIFO
 400219c:	e0bff584 	addi	r2,fp,-42
 40021a0:	100d883a 	mov	r6,r2
 40021a4:	01400204 	movi	r5,8
 40021a8:	01000804 	movi	r4,32
 40021ac:	40019f80 	call	40019f8 <MAXbytes_wr>
    rcode = XferDispatchPkt( tokSETUP, ep );            //dispatch packet
 40021b0:	e0bff903 	ldbu	r2,-28(fp)
 40021b4:	100b883a 	mov	r5,r2
 40021b8:	01000404 	movi	r4,16
 40021bc:	40023800 	call	4002380 <XferDispatchPkt>
 40021c0:	e0bff545 	stb	r2,-43(fp)
    if( rcode ) {                                       //return HRSLT if not zero
 40021c4:	e0bff543 	ldbu	r2,-43(fp)
 40021c8:	10000226 	beq	r2,zero,40021d4 <XferCtrlReq+0xfc>
        return( rcode );
 40021cc:	e0bff543 	ldbu	r2,-43(fp)
 40021d0:	00000f06 	br	4002210 <XferCtrlReq+0x138>
    }
    rcode = ctrl_xfers[ datastage ]( addr, ep, nbytes, dataptr, direction );    //call data stage or no data stage transfer
 40021d4:	e0bff503 	ldbu	r2,-44(fp)
 40021d8:	1085883a 	add	r2,r2,r2
 40021dc:	1087883a 	add	r3,r2,r2
 40021e0:	d0a00104 	addi	r2,gp,-32764
 40021e4:	1885883a 	add	r2,r3,r2
 40021e8:	10800017 	ldw	r2,0(r2)
 40021ec:	e13ff803 	ldbu	r4,-32(fp)
 40021f0:	e17ff903 	ldbu	r5,-28(fp)
 40021f4:	e1bfff0b 	ldhu	r6,-4(fp)
 40021f8:	e0fff417 	ldw	r3,-48(fp)
 40021fc:	d8c00015 	stw	r3,0(sp)
 4002200:	e1c00617 	ldw	r7,24(fp)
 4002204:	103ee83a 	callr	r2
 4002208:	e0bff545 	stb	r2,-43(fp)
    return( rcode );
 400220c:	e0bff543 	ldbu	r2,-43(fp)
}
 4002210:	e037883a 	mov	sp,fp
 4002214:	dfc00117 	ldw	ra,4(sp)
 4002218:	df000017 	ldw	fp,0(sp)
 400221c:	dec00204 	addi	sp,sp,8
 4002220:	f800283a 	ret

04002224 <XferCtrlData>:
/* Control transfer with data stage */
BYTE XferCtrlData( BYTE addr, BYTE ep, WORD nbytes, BYTE* dataptr, BOOL direction )
{
 4002224:	defff804 	addi	sp,sp,-32
 4002228:	dfc00715 	stw	ra,28(sp)
 400222c:	df000615 	stw	fp,24(sp)
 4002230:	df000604 	addi	fp,sp,24
 4002234:	2807883a 	mov	r3,r5
 4002238:	3005883a 	mov	r2,r6
 400223c:	e1ffff15 	stw	r7,-4(fp)
 4002240:	e13ffc05 	stb	r4,-16(fp)
 4002244:	e0fffd05 	stb	r3,-12(fp)
 4002248:	e0bffe0d 	sth	r2,-8(fp)
  BYTE rcode;

    //MAXreg_wr( rHCTL, bmRCVTOG1 );       //set toggle to DATA1
    if( direction ) {   //IN transfer
 400224c:	e0800217 	ldw	r2,8(fp)
 4002250:	10002826 	beq	r2,zero,40022f4 <XferCtrlData+0xd0>
        devtable[ addr ].epinfo[ ep ].rcvToggle = bmRCVTOG1;
 4002254:	e0fffc03 	ldbu	r3,-16(fp)
 4002258:	008100b4 	movhi	r2,1026
 400225c:	10a58104 	addi	r2,r2,-27132
 4002260:	180690fa 	slli	r3,r3,3
 4002264:	10c5883a 	add	r2,r2,r3
 4002268:	10c00017 	ldw	r3,0(r2)
 400226c:	e0bffd03 	ldbu	r2,-12(fp)
 4002270:	100490fa 	slli	r2,r2,3
 4002274:	1885883a 	add	r2,r3,r2
 4002278:	00c00804 	movi	r3,32
 400227c:	10c00185 	stb	r3,6(r2)
        rcode = XferInTransfer( addr, ep, nbytes, dataptr, devtable[ addr ].epinfo[ ep ].MaxPktSize );
 4002280:	e13ffc03 	ldbu	r4,-16(fp)
 4002284:	e17ffd03 	ldbu	r5,-12(fp)
 4002288:	e1bffe0b 	ldhu	r6,-8(fp)
 400228c:	e0fffc03 	ldbu	r3,-16(fp)
 4002290:	008100b4 	movhi	r2,1026
 4002294:	10a58104 	addi	r2,r2,-27132
 4002298:	180690fa 	slli	r3,r3,3
 400229c:	10c5883a 	add	r2,r2,r3
 40022a0:	10c00017 	ldw	r3,0(r2)
 40022a4:	e0bffd03 	ldbu	r2,-12(fp)
 40022a8:	100490fa 	slli	r2,r2,3
 40022ac:	1885883a 	add	r2,r3,r2
 40022b0:	1080008b 	ldhu	r2,2(r2)
 40022b4:	10803fcc 	andi	r2,r2,255
 40022b8:	d8800015 	stw	r2,0(sp)
 40022bc:	e1ffff17 	ldw	r7,-4(fp)
 40022c0:	40024fc0 	call	40024fc <XferInTransfer>
 40022c4:	e0bffb05 	stb	r2,-20(fp)
        if( rcode ) {
 40022c8:	e0bffb03 	ldbu	r2,-20(fp)
 40022cc:	10000226 	beq	r2,zero,40022d8 <XferCtrlData+0xb4>
        return( rcode );
 40022d0:	e0bffb03 	ldbu	r2,-20(fp)
 40022d4:	00000806 	br	40022f8 <XferCtrlData+0xd4>
        }
        rcode = XferDispatchPkt( tokOUTHS, ep );
 40022d8:	e0bffd03 	ldbu	r2,-12(fp)
 40022dc:	100b883a 	mov	r5,r2
 40022e0:	01002804 	movi	r4,160
 40022e4:	40023800 	call	4002380 <XferDispatchPkt>
 40022e8:	e0bffb05 	stb	r2,-20(fp)
        return( rcode );
 40022ec:	e0bffb03 	ldbu	r2,-20(fp)
 40022f0:	00000106 	br	40022f8 <XferCtrlData+0xd4>
    }
    else {              //OUT not implemented
        return( 0xff );
 40022f4:	00bfffc4 	movi	r2,-1
    }
}
 40022f8:	e037883a 	mov	sp,fp
 40022fc:	dfc00117 	ldw	ra,4(sp)
 4002300:	df000017 	ldw	fp,0(sp)
 4002304:	dec00204 	addi	sp,sp,8
 4002308:	f800283a 	ret

0400230c <XferCtrlND>:
/* Control transfer with status stage and no data stage */
BYTE XferCtrlND( BYTE addr, BYTE ep, WORD nbytes, BYTE* dataptr, BOOL direction )
{
 400230c:	defff904 	addi	sp,sp,-28
 4002310:	dfc00615 	stw	ra,24(sp)
 4002314:	df000515 	stw	fp,20(sp)
 4002318:	df000504 	addi	fp,sp,20
 400231c:	2807883a 	mov	r3,r5
 4002320:	3005883a 	mov	r2,r6
 4002324:	e1ffff15 	stw	r7,-4(fp)
 4002328:	e13ffc05 	stb	r4,-16(fp)
 400232c:	e0fffd05 	stb	r3,-12(fp)
 4002330:	e0bffe0d 	sth	r2,-8(fp)
  BYTE rcode;
    if( direction ) { //GET
 4002334:	e0800217 	ldw	r2,8(fp)
 4002338:	10000626 	beq	r2,zero,4002354 <XferCtrlND+0x48>
        rcode = XferDispatchPkt( tokOUTHS, ep );
 400233c:	e0bffd03 	ldbu	r2,-12(fp)
 4002340:	100b883a 	mov	r5,r2
 4002344:	01002804 	movi	r4,160
 4002348:	40023800 	call	4002380 <XferDispatchPkt>
 400234c:	e0bffb05 	stb	r2,-20(fp)
 4002350:	00000506 	br	4002368 <XferCtrlND+0x5c>
    }
    else {
        rcode = XferDispatchPkt( tokINHS, ep );
 4002354:	e0bffd03 	ldbu	r2,-12(fp)
 4002358:	100b883a 	mov	r5,r2
 400235c:	01002004 	movi	r4,128
 4002360:	40023800 	call	4002380 <XferDispatchPkt>
 4002364:	e0bffb05 	stb	r2,-20(fp)
    }
    return( rcode );
 4002368:	e0bffb03 	ldbu	r2,-20(fp)
}
 400236c:	e037883a 	mov	sp,fp
 4002370:	dfc00117 	ldw	ra,4(sp)
 4002374:	df000017 	ldw	fp,0(sp)
 4002378:	dec00204 	addi	sp,sp,8
 400237c:	f800283a 	ret

04002380 <XferDispatchPkt>:
/* Result code: 0 success, nonzero = error condition                                                */
/* If NAK, tries to re-send up to USB_NAK_LIMIT times                                               */
/* If bus timeout, re-sends up to USB_RETRY_LIMIT times                                             */
/* return codes 0x00-0x0f are HRSLT( 0x00 being success ), 0xff means timeout                       */
BYTE XferDispatchPkt( BYTE token, BYTE ep )
{
 4002380:	defff904 	addi	sp,sp,-28
 4002384:	dfc00615 	stw	ra,24(sp)
 4002388:	df000515 	stw	fp,20(sp)
 400238c:	df000504 	addi	fp,sp,20
 4002390:	2007883a 	mov	r3,r4
 4002394:	2805883a 	mov	r2,r5
 4002398:	e0fffe05 	stb	r3,-8(fp)
 400239c:	e0bfff05 	stb	r2,-4(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 40023a0:	d0a70217 	ldw	r2,-25592(gp)
 DWORD timeout = (alt_nticks()*1000)/alt_ticks_per_second() + USB_XFER_TIMEOUT;
 40023a4:	0140fa04 	movi	r5,1000
 40023a8:	1009883a 	mov	r4,r2
 40023ac:	40031840 	call	4003184 <__mulsi3>
 40023b0:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40023b4:	d0a70117 	ldw	r2,-25596(gp)
 40023b8:	100b883a 	mov	r5,r2
 40023bc:	1809883a 	mov	r4,r3
 40023c0:	40030c80 	call	40030c8 <__udivsi3>
 40023c4:	1084e204 	addi	r2,r2,5000
 40023c8:	e0bffc15 	stw	r2,-16(fp)
 BYTE tmpdata;
 BYTE rcode;
 char retry_count = 0;
 40023cc:	e03ffb45 	stb	zero,-19(fp)
 BYTE nak_count = 0;
 40023d0:	e03ffb85 	stb	zero,-18(fp)

    while( 1 ) {
        MAXreg_wr( rHXFR, ( token|ep ));            //launch the transfer
 40023d4:	e0fffe03 	ldbu	r3,-8(fp)
 40023d8:	e0bfff03 	ldbu	r2,-4(fp)
 40023dc:	1884b03a 	or	r2,r3,r2
 40023e0:	10803fcc 	andi	r2,r2,255
 40023e4:	100b883a 	mov	r5,r2
 40023e8:	01003c04 	movi	r4,240
 40023ec:	40019680 	call	4001968 <MAXreg_wr>
        rcode = 0xff;
 40023f0:	00bfffc4 	movi	r2,-1
 40023f4:	e0bffb05 	stb	r2,-20(fp)
        while( (alt_nticks()*1000)/alt_ticks_per_second() < timeout ) {
 40023f8:	00000d06 	br	4002430 <XferDispatchPkt+0xb0>
            tmpdata = MAXreg_rd( rHIRQ );
 40023fc:	01003204 	movi	r4,200
 4002400:	4001b680 	call	4001b68 <MAXreg_rd>
 4002404:	e0bffd05 	stb	r2,-12(fp)
            if( tmpdata & bmHXFRDNIRQ ) {
 4002408:	e0bffd03 	ldbu	r2,-12(fp)
 400240c:	10803fcc 	andi	r2,r2,255
 4002410:	1080201c 	xori	r2,r2,128
 4002414:	10bfe004 	addi	r2,r2,-128
 4002418:	1000050e 	bge	r2,zero,4002430 <XferDispatchPkt+0xb0>
                MAXreg_wr( rHIRQ, bmHXFRDNIRQ );    //clear the interrupt
 400241c:	01402004 	movi	r5,128
 4002420:	01003204 	movi	r4,200
 4002424:	40019680 	call	4001968 <MAXreg_wr>
                rcode = 0x00;
 4002428:	e03ffb05 	stb	zero,-20(fp)
                break;
 400242c:	00000c06 	br	4002460 <XferDispatchPkt+0xe0>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4002430:	d0a70217 	ldw	r2,-25592(gp)
 BYTE nak_count = 0;

    while( 1 ) {
        MAXreg_wr( rHXFR, ( token|ep ));            //launch the transfer
        rcode = 0xff;
        while( (alt_nticks()*1000)/alt_ticks_per_second() < timeout ) {
 4002434:	0140fa04 	movi	r5,1000
 4002438:	1009883a 	mov	r4,r2
 400243c:	40031840 	call	4003184 <__mulsi3>
 4002440:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4002444:	d0a70117 	ldw	r2,-25596(gp)
 4002448:	100b883a 	mov	r5,r2
 400244c:	1809883a 	mov	r4,r3
 4002450:	40030c80 	call	40030c8 <__udivsi3>
 4002454:	1007883a 	mov	r3,r2
 4002458:	e0bffc17 	ldw	r2,-16(fp)
 400245c:	18bfe736 	bltu	r3,r2,40023fc <__alt_data_end+0xfc0023fc>
                MAXreg_wr( rHIRQ, bmHXFRDNIRQ );    //clear the interrupt
                rcode = 0x00;
                break;
            }
        }
        if( rcode != 0x00 ) {               //exit if timeout
 4002460:	e0bffb03 	ldbu	r2,-20(fp)
 4002464:	10000226 	beq	r2,zero,4002470 <XferDispatchPkt+0xf0>
            return( rcode );
 4002468:	e0bffb03 	ldbu	r2,-20(fp)
 400246c:	00001e06 	br	40024e8 <XferDispatchPkt+0x168>
        }
        rcode = ( MAXreg_rd( rHRSL ) & 0x0f );
 4002470:	01003e04 	movi	r4,248
 4002474:	4001b680 	call	4001b68 <MAXreg_rd>
 4002478:	108003cc 	andi	r2,r2,15
 400247c:	e0bffb05 	stb	r2,-20(fp)
        if( rcode == hrNAK ) {
 4002480:	e0bffb03 	ldbu	r2,-20(fp)
 4002484:	10800118 	cmpnei	r2,r2,4
 4002488:	1000071e 	bne	r2,zero,40024a8 <XferDispatchPkt+0x128>
            nak_count++;
 400248c:	e0bffb83 	ldbu	r2,-18(fp)
 4002490:	10800044 	addi	r2,r2,1
 4002494:	e0bffb85 	stb	r2,-18(fp)
            if( nak_count == USB_NAK_LIMIT ) {
 4002498:	e0bffb83 	ldbu	r2,-18(fp)
 400249c:	10803218 	cmpnei	r2,r2,200
 40024a0:	10000b1e 	bne	r2,zero,40024d0 <XferDispatchPkt+0x150>
                break;
 40024a4:	00000f06 	br	40024e4 <XferDispatchPkt+0x164>
            }
            else {
                continue;
            }
        }
        if( rcode == hrTIMEOUT ) {
 40024a8:	e0bffb03 	ldbu	r2,-20(fp)
 40024ac:	10800398 	cmpnei	r2,r2,14
 40024b0:	1000091e 	bne	r2,zero,40024d8 <XferDispatchPkt+0x158>
            retry_count++;
 40024b4:	e0bffb43 	ldbu	r2,-19(fp)
 40024b8:	10800044 	addi	r2,r2,1
 40024bc:	e0bffb45 	stb	r2,-19(fp)
            if( retry_count == USB_RETRY_LIMIT ) {
 40024c0:	e0bffb47 	ldb	r2,-19(fp)
 40024c4:	108000d8 	cmpnei	r2,r2,3
 40024c8:	10000526 	beq	r2,zero,40024e0 <XferDispatchPkt+0x160>
                break;
            }
            else {
                continue;
 40024cc:	00000106 	br	40024d4 <XferDispatchPkt+0x154>
            nak_count++;
            if( nak_count == USB_NAK_LIMIT ) {
                break;
            }
            else {
                continue;
 40024d0:	0001883a 	nop
            else {
                continue;
            }
        }
        else break;
    }//while( 1 )
 40024d4:	003fbf06 	br	40023d4 <__alt_data_end+0xfc0023d4>
            }
            else {
                continue;
            }
        }
        else break;
 40024d8:	0001883a 	nop
 40024dc:	00000106 	br	40024e4 <XferDispatchPkt+0x164>
            }
        }
        if( rcode == hrTIMEOUT ) {
            retry_count++;
            if( retry_count == USB_RETRY_LIMIT ) {
                break;
 40024e0:	0001883a 	nop
                continue;
            }
        }
        else break;
    }//while( 1 )
    return( rcode );
 40024e4:	e0bffb03 	ldbu	r2,-20(fp)
}
 40024e8:	e037883a 	mov	sp,fp
 40024ec:	dfc00117 	ldw	ra,4(sp)
 40024f0:	df000017 	ldw	fp,0(sp)
 40024f4:	dec00204 	addi	sp,sp,8
 40024f8:	f800283a 	ret

040024fc <XferInTransfer>:
/* IN transfer to arbitrary endpoint. Assumes PERADDR is set. Handles multiple packets if necessary. Transfers 'nbytes' bytes.
    Keep sending INs and writes data to memory area pointed by 'data' */
/* rcode 0 if no errors. rcode 01-0f is relayed from prvXferDispatchPkt(). Rcode f0 means RCVDAVIRQ error,
            fe USB xfer timeout */
BYTE XferInTransfer( BYTE addr/* not sure if it's necessary */, BYTE ep, WORD nbytes, BYTE* data, BYTE maxpktsize )
{
 40024fc:	defff804 	addi	sp,sp,-32
 4002500:	dfc00715 	stw	ra,28(sp)
 4002504:	df000615 	stw	fp,24(sp)
 4002508:	df000604 	addi	fp,sp,24
 400250c:	2011883a 	mov	r8,r4
 4002510:	2809883a 	mov	r4,r5
 4002514:	3007883a 	mov	r3,r6
 4002518:	e1fffe15 	stw	r7,-8(fp)
 400251c:	e0800217 	ldw	r2,8(fp)
 4002520:	e23ffb05 	stb	r8,-20(fp)
 4002524:	e13ffc05 	stb	r4,-16(fp)
 4002528:	e0fffd0d 	sth	r3,-12(fp)
 400252c:	e0bfff05 	stb	r2,-4(fp)
 BYTE rcode;
 BYTE i;
 BYTE tmpbyte;
 BYTE pktsize;
 WORD xfrlen = 0;
 4002530:	e03ffa0d 	sth	zero,-24(fp)
    MAXreg_wr( rHCTL, devtable[ addr ].epinfo[ ep ].rcvToggle );    //set toggle value
 4002534:	e0fffb03 	ldbu	r3,-20(fp)
 4002538:	008100b4 	movhi	r2,1026
 400253c:	10a58104 	addi	r2,r2,-27132
 4002540:	180690fa 	slli	r3,r3,3
 4002544:	10c5883a 	add	r2,r2,r3
 4002548:	10c00017 	ldw	r3,0(r2)
 400254c:	e0bffc03 	ldbu	r2,-16(fp)
 4002550:	100490fa 	slli	r2,r2,3
 4002554:	1885883a 	add	r2,r3,r2
 4002558:	10800183 	ldbu	r2,6(r2)
 400255c:	10803fcc 	andi	r2,r2,255
 4002560:	100b883a 	mov	r5,r2
 4002564:	01003a04 	movi	r4,232
 4002568:	40019680 	call	4001968 <MAXreg_wr>
    while( 1 ) { // use a 'return' to exit this loop
        rcode = XferDispatchPkt( tokIN, ep );           //IN packet to EP-'endpoint'. Function takes care of NAKS.
 400256c:	e0bffc03 	ldbu	r2,-16(fp)
 4002570:	100b883a 	mov	r5,r2
 4002574:	0009883a 	mov	r4,zero
 4002578:	40023800 	call	4002380 <XferDispatchPkt>
 400257c:	e0bffa85 	stb	r2,-22(fp)
        if( rcode ) {
 4002580:	e0bffa83 	ldbu	r2,-22(fp)
 4002584:	10000226 	beq	r2,zero,4002590 <XferInTransfer+0x94>
            return( rcode );                            //should be 0, indicating ACK. Else return error code.
 4002588:	e0bffa83 	ldbu	r2,-22(fp)
 400258c:	00003a06 	br	4002678 <XferInTransfer+0x17c>
        }
        /* check for RCVDAVIRQ and generate error if not present */
        /* the only case when absence of RCVDAVIRQ makes sense is when toggle error occurred. Need to add handling for that */
        if(( MAXreg_rd( rHIRQ ) & bmRCVDAVIRQ ) == 0 ) {
 4002590:	01003204 	movi	r4,200
 4002594:	4001b680 	call	4001b68 <MAXreg_rd>
 4002598:	10803fcc 	andi	r2,r2,255
 400259c:	1080010c 	andi	r2,r2,4
 40025a0:	1000021e 	bne	r2,zero,40025ac <XferInTransfer+0xb0>
            return ( 0xf0 );                            //receive error
 40025a4:	00bffc04 	movi	r2,-16
 40025a8:	00003306 	br	4002678 <XferInTransfer+0x17c>
        }
        pktsize = MAXreg_rd( rRCVBC );                  //number of received bytes
 40025ac:	01000c04 	movi	r4,48
 40025b0:	4001b680 	call	4001b68 <MAXreg_rd>
 40025b4:	e0bffac5 	stb	r2,-21(fp)
        //printf ("pktsize: %d\n", pktsize);
        data = MAXbytes_rd( rRCVFIFO, pktsize, data );
 40025b8:	e0bffac3 	ldbu	r2,-21(fp)
 40025bc:	e1bffe17 	ldw	r6,-8(fp)
 40025c0:	100b883a 	mov	r5,r2
 40025c4:	01000204 	movi	r4,8
 40025c8:	4001bec0 	call	4001bec <MAXbytes_rd>
 40025cc:	e0bffe15 	stw	r2,-8(fp)
        MAXreg_wr( rHIRQ, bmRCVDAVIRQ );                // Clear the IRQ & free the buffer
 40025d0:	01400104 	movi	r5,4
 40025d4:	01003204 	movi	r4,200
 40025d8:	40019680 	call	4001968 <MAXreg_wr>
        xfrlen += pktsize;                              // add this packet's byte count to total transfer length
 40025dc:	e0fffac3 	ldbu	r3,-21(fp)
 40025e0:	e0bffa0b 	ldhu	r2,-24(fp)
 40025e4:	1885883a 	add	r2,r3,r2
 40025e8:	e0bffa0d 	sth	r2,-24(fp)
        /* The transfer is complete under two conditions:           */
        /* 1. The device sent a short packet (L.T. maxPacketSize)   */
        /* 2. 'nbytes' have been transferred.                       */
        if (( pktsize < maxpktsize ) || (xfrlen >= nbytes )) {    // have we transferred 'nbytes' bytes?
 40025ec:	e0fffac3 	ldbu	r3,-21(fp)
 40025f0:	e0bfff03 	ldbu	r2,-4(fp)
 40025f4:	18800336 	bltu	r3,r2,4002604 <XferInTransfer+0x108>
 40025f8:	e0fffa0b 	ldhu	r3,-24(fp)
 40025fc:	e0bffd0b 	ldhu	r2,-12(fp)
 4002600:	18bfda36 	bltu	r3,r2,400256c <__alt_data_end+0xfc00256c>
            if( MAXreg_rd( rHRSL ) & bmRCVTOGRD ) {                 //save toggle value
 4002604:	01003e04 	movi	r4,248
 4002608:	4001b680 	call	4001b68 <MAXreg_rd>
 400260c:	10803fcc 	andi	r2,r2,255
 4002610:	1080040c 	andi	r2,r2,16
 4002614:	10000c26 	beq	r2,zero,4002648 <XferInTransfer+0x14c>
                devtable[ addr ].epinfo[ ep ].rcvToggle = bmRCVTOG1;
 4002618:	e0fffb03 	ldbu	r3,-20(fp)
 400261c:	008100b4 	movhi	r2,1026
 4002620:	10a58104 	addi	r2,r2,-27132
 4002624:	180690fa 	slli	r3,r3,3
 4002628:	10c5883a 	add	r2,r2,r3
 400262c:	10c00017 	ldw	r3,0(r2)
 4002630:	e0bffc03 	ldbu	r2,-16(fp)
 4002634:	100490fa 	slli	r2,r2,3
 4002638:	1885883a 	add	r2,r3,r2
 400263c:	00c00804 	movi	r3,32
 4002640:	10c00185 	stb	r3,6(r2)
 4002644:	00000b06 	br	4002674 <XferInTransfer+0x178>
            }
            else {
                devtable[ addr ].epinfo[ ep ].rcvToggle = bmRCVTOG0;
 4002648:	e0fffb03 	ldbu	r3,-20(fp)
 400264c:	008100b4 	movhi	r2,1026
 4002650:	10a58104 	addi	r2,r2,-27132
 4002654:	180690fa 	slli	r3,r3,3
 4002658:	10c5883a 	add	r2,r2,r3
 400265c:	10c00017 	ldw	r3,0(r2)
 4002660:	e0bffc03 	ldbu	r2,-16(fp)
 4002664:	100490fa 	slli	r2,r2,3
 4002668:	1885883a 	add	r2,r3,r2
 400266c:	00c00404 	movi	r3,16
 4002670:	10c00185 	stb	r3,6(r2)
            }
            return( 0 );
 4002674:	0005883a 	mov	r2,zero
        }
  }//while( 1 )
}
 4002678:	e037883a 	mov	sp,fp
 400267c:	dfc00117 	ldw	ra,4(sp)
 4002680:	df000017 	ldw	fp,0(sp)
 4002684:	dec00204 	addi	sp,sp,8
 4002688:	f800283a 	ret

0400268c <USB_init>:
/* initialization of USB data structures */
void USB_init( void )
{
 400268c:	defffe04 	addi	sp,sp,-8
 4002690:	df000115 	stw	fp,4(sp)
 4002694:	df000104 	addi	fp,sp,4
  BYTE i;
    for( i = 0; i < ( USB_NUMDEVICES + 1 ); i++ ) {
 4002698:	e03fff05 	stb	zero,-4(fp)
 400269c:	00001006 	br	40026e0 <USB_init+0x54>
        devtable[ i ].epinfo = NULL;       //clear device table
 40026a0:	e0ffff03 	ldbu	r3,-4(fp)
 40026a4:	008100b4 	movhi	r2,1026
 40026a8:	10a58104 	addi	r2,r2,-27132
 40026ac:	180690fa 	slli	r3,r3,3
 40026b0:	10c5883a 	add	r2,r2,r3
 40026b4:	10000015 	stw	zero,0(r2)
        devtable[ i ].devclass = 0;
 40026b8:	e0ffff03 	ldbu	r3,-4(fp)
 40026bc:	008100b4 	movhi	r2,1026
 40026c0:	10a58104 	addi	r2,r2,-27132
 40026c4:	180690fa 	slli	r3,r3,3
 40026c8:	10c5883a 	add	r2,r2,r3
 40026cc:	10800104 	addi	r2,r2,4
 40026d0:	10000005 	stb	zero,0(r2)
}
/* initialization of USB data structures */
void USB_init( void )
{
  BYTE i;
    for( i = 0; i < ( USB_NUMDEVICES + 1 ); i++ ) {
 40026d4:	e0bfff03 	ldbu	r2,-4(fp)
 40026d8:	10800044 	addi	r2,r2,1
 40026dc:	e0bfff05 	stb	r2,-4(fp)
 40026e0:	e0bfff03 	ldbu	r2,-4(fp)
 40026e4:	10800270 	cmpltui	r2,r2,9
 40026e8:	103fed1e 	bne	r2,zero,40026a0 <__alt_data_end+0xfc0026a0>
        devtable[ i ].epinfo = NULL;       //clear device table
        devtable[ i ].devclass = 0;
    }
    devtable[ 0 ].epinfo = &dev0ep;  //set single ep for uninitialized device
 40026ec:	008100b4 	movhi	r2,1026
 40026f0:	10a58104 	addi	r2,r2,-27132
 40026f4:	d0e6f204 	addi	r3,gp,-25656
 40026f8:	10c00015 	stw	r3,0(r2)
    dev0ep.MaxPktSize = 0;
 40026fc:	d026f28d 	sth	zero,-25654(gp)
    dev0ep.sndToggle = bmSNDTOG0;   //set DATA0/1 toggles to 0
 4002700:	00801004 	movi	r2,64
 4002704:	d0a6f345 	stb	r2,-25651(gp)
    dev0ep.rcvToggle = bmRCVTOG0;
 4002708:	00800404 	movi	r2,16
 400270c:	d0a6f385 	stb	r2,-25650(gp)
}
 4002710:	0001883a 	nop
 4002714:	e037883a 	mov	sp,fp
 4002718:	df000017 	ldw	fp,0(sp)
 400271c:	dec00104 	addi	sp,sp,4
 4002720:	f800283a 	ret

04002724 <USB_Task>:
/* error codes: 01-0f HRSLT        */
/* ff - unsupported device         */
/* fe - no address available       */
/* fd - no client driver available */
void USB_Task( void )
{
 4002724:	deffb204 	addi	sp,sp,-312
 4002728:	dfc04d15 	stw	ra,308(sp)
 400272c:	df004c15 	stw	fp,304(sp)
 4002730:	dc004b15 	stw	r16,300(sp)
 4002734:	df004c04 	addi	fp,sp,304
 USB_DEVICE_DESCRIPTOR buf;

 BYTE rcode, tmpdata;
 BYTE i;

    switch( usb_task_state & USB_STATE_MASK ) {
 4002738:	d0a00303 	ldbu	r2,-32756(gp)
 400273c:	10803fcc 	andi	r2,r2,255
 4002740:	10803c0c 	andi	r2,r2,240
 4002744:	10c00820 	cmpeqi	r3,r2,32
 4002748:	1801121e 	bne	r3,zero,4002b94 <USB_Task+0x470>
 400274c:	10c00848 	cmpgei	r3,r2,33
 4002750:	1800041e 	bne	r3,zero,4002764 <USB_Task+0x40>
 4002754:	10000a26 	beq	r2,zero,4002780 <USB_Task+0x5c>
 4002758:	10800420 	cmpeqi	r2,r2,16
 400275c:	10001b1e 	bne	r2,zero,40027cc <USB_Task+0xa8>
        case( USB_STATE_ERROR ):
            //vTaskDelay( LED_RATE ); //stay here if error
            break;//( USB_STATE_ERROR )
        default:
            //Should never get here
            break;
 4002760:	00017a06 	br	4002d4c <USB_Task+0x628>
 USB_DEVICE_DESCRIPTOR buf;

 BYTE rcode, tmpdata;
 BYTE i;

    switch( usb_task_state & USB_STATE_MASK ) {
 4002764:	10c01020 	cmpeqi	r3,r2,64
 4002768:	18016f1e 	bne	r3,zero,4002d28 <USB_Task+0x604>
 400276c:	10c03fe0 	cmpeqi	r3,r2,255
 4002770:	18016f1e 	bne	r3,zero,4002d30 <USB_Task+0x60c>
 4002774:	10800c20 	cmpeqi	r2,r2,48
 4002778:	1001441e 	bne	r2,zero,4002c8c <USB_Task+0x568>
        case( USB_STATE_ERROR ):
            //vTaskDelay( LED_RATE ); //stay here if error
            break;//( USB_STATE_ERROR )
        default:
            //Should never get here
            break;
 400277c:	00017306 	br	4002d4c <USB_Task+0x628>
 BYTE i;

    switch( usb_task_state & USB_STATE_MASK ) {
        /* Detached state - when nothing is connected to ( or just disconnected from) USB bus   */
        case( USB_STATE_DETACHED ):
            switch( usb_task_state ) {
 4002780:	d0a00303 	ldbu	r2,-32756(gp)
 4002784:	10803fcc 	andi	r2,r2,255
 4002788:	10c000e0 	cmpeqi	r3,r2,3
 400278c:	1800091e 	bne	r3,zero,40027b4 <USB_Task+0x90>
 4002790:	10c00120 	cmpeqi	r3,r2,4
 4002794:	18000b1e 	bne	r3,zero,40027c4 <USB_Task+0xa0>
 4002798:	10800060 	cmpeqi	r2,r2,1
 400279c:	1000011e 	bne	r2,zero,40027a4 <USB_Task+0x80>
                    break;
                case( USB_DETACHED_SUBSTATE_ILLEGAL ):
                    /* don't know what to do yet */
                    break;
            }//switch( usb_task_state )
            break;//( USB_STATE_DETACHED ):
 40027a0:	00016a06 	br	4002d4c <USB_Task+0x628>
        /* Detached state - when nothing is connected to ( or just disconnected from) USB bus   */
        case( USB_STATE_DETACHED ):
            switch( usb_task_state ) {
                case( USB_DETACHED_SUBSTATE_INITIALIZE ):
                    /* cleanup device data structures */
                    USB_init();
 40027a4:	400268c0 	call	400268c <USB_init>
                    usb_task_state = USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE;
 40027a8:	008000c4 	movi	r2,3
 40027ac:	d0a00305 	stb	r2,-32756(gp)
                    break;
 40027b0:	00000506 	br	40027c8 <USB_Task+0xa4>
                case( USB_DETACHED_SUBSTATE_WAIT_FOR_DEVICE ):
                    /* Do nothing */
                    MAXreg_wr(rHCTL,bmSAMPLEBUS);
 40027b4:	01400104 	movi	r5,4
 40027b8:	01003a04 	movi	r4,232
 40027bc:	40019680 	call	4001968 <MAXreg_wr>
                    break;
 40027c0:	00000106 	br	40027c8 <USB_Task+0xa4>
                case( USB_DETACHED_SUBSTATE_ILLEGAL ):
                    /* don't know what to do yet */
                    break;
 40027c4:	0001883a 	nop
            }//switch( usb_task_state )
            break;//( USB_STATE_DETACHED ):
 40027c8:	00016006 	br	4002d4c <USB_Task+0x628>
            /**/
        case( USB_STATE_ATTACHED ):                     //prepare for enumeration
            switch( usb_task_state ) {
 40027cc:	d0a00303 	ldbu	r2,-32756(gp)
 40027d0:	10803fcc 	andi	r2,r2,255
 40027d4:	10bffc04 	addi	r2,r2,-16
 40027d8:	10c001a8 	cmpgeui	r3,r2,6
 40027dc:	1801561e 	bne	r3,zero,4002d38 <USB_Task+0x614>
 40027e0:	100690ba 	slli	r3,r2,2
 40027e4:	00810034 	movhi	r2,1024
 40027e8:	1089fe04 	addi	r2,r2,10232
 40027ec:	1885883a 	add	r2,r3,r2
 40027f0:	10800017 	ldw	r2,0(r2)
 40027f4:	1000683a 	jmp	r2
 40027f8:	04002810 	cmplti	r16,zero,160
 40027fc:	04002848 	cmpgei	r16,zero,161
 4002800:	04002884 	movi	r16,162
 4002804:	040028a8 	cmpgeui	r16,zero,162
 4002808:	040028e8 	cmpgeui	r16,zero,163
 400280c:	040028fc 	xorhi	r16,zero,163
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4002810:	d0a70217 	ldw	r2,-25592(gp)
                case( USB_STATE_ATTACHED ):
                    usb_delay = (alt_nticks()*1000)/alt_ticks_per_second() + 200;           //initial settle 200ms
 4002814:	0140fa04 	movi	r5,1000
 4002818:	1009883a 	mov	r4,r2
 400281c:	40031840 	call	4003184 <__mulsi3>
 4002820:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4002824:	d0a70117 	ldw	r2,-25596(gp)
 4002828:	100b883a 	mov	r5,r2
 400282c:	1809883a 	mov	r4,r3
 4002830:	40030c80 	call	40030c8 <__udivsi3>
 4002834:	10803204 	addi	r2,r2,200
 4002838:	d0a6f515 	stw	r2,-25644(gp)
                    usb_task_state = USB_ATTACHED_SUBSTATE_SETTLE;
 400283c:	00800444 	movi	r2,17
 4002840:	d0a00305 	stb	r2,-32756(gp)
                    break;//case( USB_STATE_ATTACHED )
 4002844:	0000d206 	br	4002b90 <USB_Task+0x46c>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4002848:	d0a70217 	ldw	r2,-25592(gp)
                case( USB_ATTACHED_SUBSTATE_SETTLE ):   //waiting for settle timer to expire
                    if( (alt_nticks()*1000)/alt_ticks_per_second() > usb_delay ) {
 400284c:	0140fa04 	movi	r5,1000
 4002850:	1009883a 	mov	r4,r2
 4002854:	40031840 	call	4003184 <__mulsi3>
 4002858:	1007883a 	mov	r3,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 400285c:	d0a70117 	ldw	r2,-25596(gp)
 4002860:	100b883a 	mov	r5,r2
 4002864:	1809883a 	mov	r4,r3
 4002868:	40030c80 	call	40030c8 <__udivsi3>
 400286c:	1007883a 	mov	r3,r2
 4002870:	d0a6f517 	ldw	r2,-25644(gp)
 4002874:	10c0c32e 	bgeu	r2,r3,4002b84 <USB_Task+0x460>
                        usb_task_state = USB_ATTACHED_SUBSTATE_RESET_DEVICE;
 4002878:	00800484 	movi	r2,18
 400287c:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_SETTLE )
 4002880:	0000c006 	br	4002b84 <USB_Task+0x460>
                case( USB_ATTACHED_SUBSTATE_RESET_DEVICE ):
                    MAXreg_wr( rHIRQ, bmBUSEVENTIRQ );                               //clear bus event IRQ
 4002884:	01400044 	movi	r5,1
 4002888:	01003204 	movi	r4,200
 400288c:	40019680 	call	4001968 <MAXreg_wr>
                    MAXreg_wr( rHCTL, bmBUSRST );                                    //issue bus reset
 4002890:	01400044 	movi	r5,1
 4002894:	01003a04 	movi	r4,232
 4002898:	40019680 	call	4001968 <MAXreg_wr>
                    usb_task_state = USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE;
 400289c:	008004c4 	movi	r2,19
 40028a0:	d0a00305 	stb	r2,-32756(gp)
                    break;//case( USB_ATTACHED_SUBSTATE_RESET_DEVICE )
 40028a4:	0000ba06 	br	4002b90 <USB_Task+0x46c>
                case( USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE ):                  //wait for bus reset and first SOF
                    if(( MAXreg_rd( rHCTL ) & bmBUSRST ) == 0 ) {
 40028a8:	01003a04 	movi	r4,232
 40028ac:	4001b680 	call	4001b68 <MAXreg_rd>
 40028b0:	10803fcc 	andi	r2,r2,255
 40028b4:	1080004c 	andi	r2,r2,1
 40028b8:	1000b41e 	bne	r2,zero,4002b8c <USB_Task+0x468>
                        tmpdata = MAXreg_rd( rMODE ) | bmSOFKAENAB;                 //start SOF generation
 40028bc:	01003604 	movi	r4,216
 40028c0:	4001b680 	call	4001b68 <MAXreg_rd>
 40028c4:	10800214 	ori	r2,r2,8
 40028c8:	e0bfb945 	stb	r2,-283(fp)
                        MAXreg_wr( rMODE, tmpdata );
 40028cc:	e0bfb943 	ldbu	r2,-283(fp)
 40028d0:	100b883a 	mov	r5,r2
 40028d4:	01003604 	movi	r4,216
 40028d8:	40019680 	call	4001968 <MAXreg_wr>
                        usb_task_state = USB_ATTACHED_SUBSTATE_WAIT_SOF;
 40028dc:	00800504 	movi	r2,20
 40028e0:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE )
 40028e4:	0000a906 	br	4002b8c <USB_Task+0x468>
                case( USB_ATTACHED_SUBSTATE_WAIT_SOF ):
                    if( MAXreg_rd( rHIRQ ) | bmFRAMEIRQ ) {                     //when first SOF received we can continue
 40028e8:	01003204 	movi	r4,200
 40028ec:	4001b680 	call	4001b68 <MAXreg_rd>
                        usb_task_state = USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE;
 40028f0:	00800544 	movi	r2,21
 40028f4:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_WAIT_SOF )
 40028f8:	0000a506 	br	4002b90 <USB_Task+0x46c>
                case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):   //send request for first 8 bytes of device descriptor
                    devtable[ 0 ].epinfo->MaxPktSize = 0x0008;             //fill max packet size with minimum allowed
 40028fc:	008100b4 	movhi	r2,1026
 4002900:	10a58104 	addi	r2,r2,-27132
 4002904:	10800017 	ldw	r2,0(r2)
 4002908:	00c00204 	movi	r3,8
 400290c:	10c0008d 	sth	r3,2(r2)
                	rcode = XferGetDevDescr( 0, 0, 8, (BYTE *)&buf );       //get device descriptor size
 4002910:	e0bfba04 	addi	r2,fp,-280
 4002914:	d8800415 	stw	r2,16(sp)
 4002918:	00800204 	movi	r2,8
 400291c:	d8800315 	stw	r2,12(sp)
 4002920:	d8000215 	stw	zero,8(sp)
 4002924:	00800044 	movi	r2,1
 4002928:	d8800115 	stw	r2,4(sp)
 400292c:	d8000015 	stw	zero,0(sp)
 4002930:	01c00184 	movi	r7,6
 4002934:	01802004 	movi	r6,128
 4002938:	000b883a 	mov	r5,zero
 400293c:	0009883a 	mov	r4,zero
 4002940:	40020d80 	call	40020d8 <XferCtrlReq>
 4002944:	e0bfb985 	stb	r2,-282(fp)
                    if( rcode == 0 ) {
 4002948:	e0bfb983 	ldbu	r2,-282(fp)
 400294c:	1000861e 	bne	r2,zero,4002b68 <USB_Task+0x444>
                        devtable[ 0 ].epinfo->MaxPktSize = buf.bMaxPacketSize0;
 4002950:	008100b4 	movhi	r2,1026
 4002954:	10a58104 	addi	r2,r2,-27132
 4002958:	10800017 	ldw	r2,0(r2)
 400295c:	e0ffbbc3 	ldbu	r3,-273(fp)
 4002960:	18c03fcc 	andi	r3,r3,255
 4002964:	10c0008d 	sth	r3,2(r2)

                        rcode = XferGetDevDescr( 0, 0, buf.bLength, (BYTE *)&buf );     //get full descriptor
 4002968:	e0bfba03 	ldbu	r2,-280(fp)
 400296c:	10803fcc 	andi	r2,r2,255
 4002970:	e0ffba04 	addi	r3,fp,-280
 4002974:	d8c00415 	stw	r3,16(sp)
 4002978:	d8800315 	stw	r2,12(sp)
 400297c:	d8000215 	stw	zero,8(sp)
 4002980:	00800044 	movi	r2,1
 4002984:	d8800115 	stw	r2,4(sp)
 4002988:	d8000015 	stw	zero,0(sp)
 400298c:	01c00184 	movi	r7,6
 4002990:	01802004 	movi	r6,128
 4002994:	000b883a 	mov	r5,zero
 4002998:	0009883a 	mov	r4,zero
 400299c:	40020d80 	call	40020d8 <XferCtrlReq>
 40029a0:	e0bfb985 	stb	r2,-282(fp)
                        //pull the string descriptor for the product if it exists
            			//hackish, store this somewhere
                        if (buf.iManufacturer != 0)
 40029a4:	e0bfbd83 	ldbu	r2,-266(fp)
 40029a8:	10803fcc 	andi	r2,r2,255
 40029ac:	10003426 	beq	r2,zero,4002a80 <USB_Task+0x35c>
                		{
                        	USB_STRING_DESCRIPTOR strDesc;
                			rcode = XferGetStrDescr( 0, 0, 2, buf.iManufacturer, LANG_EN_US, (BYTE *)&strDesc);
 40029b0:	e0bfbd83 	ldbu	r2,-266(fp)
 40029b4:	10803fcc 	andi	r2,r2,255
 40029b8:	e0ffbe84 	addi	r3,fp,-262
 40029bc:	d8c00415 	stw	r3,16(sp)
 40029c0:	00c00084 	movi	r3,2
 40029c4:	d8c00315 	stw	r3,12(sp)
 40029c8:	00c10244 	movi	r3,1033
 40029cc:	d8c00215 	stw	r3,8(sp)
 40029d0:	00c000c4 	movi	r3,3
 40029d4:	d8c00115 	stw	r3,4(sp)
 40029d8:	d8800015 	stw	r2,0(sp)
 40029dc:	01c00184 	movi	r7,6
 40029e0:	01802004 	movi	r6,128
 40029e4:	000b883a 	mov	r5,zero
 40029e8:	0009883a 	mov	r4,zero
 40029ec:	40020d80 	call	40020d8 <XferCtrlReq>
 40029f0:	e0bfb985 	stb	r2,-282(fp)
                			rcode = XferGetStrDescr( 0, 0, strDesc.bLength, buf.iManufacturer, LANG_EN_US, (BYTE *)&strDesc);
 40029f4:	e0bfbd83 	ldbu	r2,-266(fp)
 40029f8:	10803fcc 	andi	r2,r2,255
 40029fc:	e0ffbe83 	ldbu	r3,-262(fp)
 4002a00:	18c03fcc 	andi	r3,r3,255
 4002a04:	e13fbe84 	addi	r4,fp,-262
 4002a08:	d9000415 	stw	r4,16(sp)
 4002a0c:	d8c00315 	stw	r3,12(sp)
 4002a10:	00c10244 	movi	r3,1033
 4002a14:	d8c00215 	stw	r3,8(sp)
 4002a18:	00c000c4 	movi	r3,3
 4002a1c:	d8c00115 	stw	r3,4(sp)
 4002a20:	d8800015 	stw	r2,0(sp)
 4002a24:	01c00184 	movi	r7,6
 4002a28:	01802004 	movi	r6,128
 4002a2c:	000b883a 	mov	r5,zero
 4002a30:	0009883a 	mov	r4,zero
 4002a34:	40020d80 	call	40020d8 <XferCtrlReq>
 4002a38:	e0bfb985 	stb	r2,-282(fp)
                			printf ("Mfgr string(%i): %s\n", buf.iManufacturer, ConvUTF8ToStr(strDesc.bString, (strDesc.bLength>>1)-1));
 4002a3c:	e0bfbd83 	ldbu	r2,-266(fp)
 4002a40:	14003fcc 	andi	r16,r2,255
 4002a44:	e0bfbe83 	ldbu	r2,-262(fp)
 4002a48:	10803fcc 	andi	r2,r2,255
 4002a4c:	1004d07a 	srli	r2,r2,1
 4002a50:	10bfffc4 	addi	r2,r2,-1
 4002a54:	10c03fcc 	andi	r3,r2,255
 4002a58:	e0bfbe84 	addi	r2,fp,-262
 4002a5c:	10800084 	addi	r2,r2,2
 4002a60:	180b883a 	mov	r5,r3
 4002a64:	1009883a 	mov	r4,r2
 4002a68:	4002eec0 	call	4002eec <ConvUTF8ToStr>
 4002a6c:	100d883a 	mov	r6,r2
 4002a70:	800b883a 	mov	r5,r16
 4002a74:	01010074 	movhi	r4,1025
 4002a78:	21168e04 	addi	r4,r4,23096
 4002a7c:	4003d700 	call	4003d70 <printf>
                		}
                		if (buf.iProduct != 0)
 4002a80:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002a84:	10803fcc 	andi	r2,r2,255
 4002a88:	10003426 	beq	r2,zero,4002b5c <USB_Task+0x438>
                		{
                        	USB_STRING_DESCRIPTOR strDesc;
                        	rcode = XferGetStrDescr( 0, 0, 2, buf.iProduct, LANG_EN_US, (BYTE *)&strDesc);
 4002a8c:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002a90:	10803fcc 	andi	r2,r2,255
 4002a94:	e0ffbe84 	addi	r3,fp,-262
 4002a98:	d8c00415 	stw	r3,16(sp)
 4002a9c:	00c00084 	movi	r3,2
 4002aa0:	d8c00315 	stw	r3,12(sp)
 4002aa4:	00c10244 	movi	r3,1033
 4002aa8:	d8c00215 	stw	r3,8(sp)
 4002aac:	00c000c4 	movi	r3,3
 4002ab0:	d8c00115 	stw	r3,4(sp)
 4002ab4:	d8800015 	stw	r2,0(sp)
 4002ab8:	01c00184 	movi	r7,6
 4002abc:	01802004 	movi	r6,128
 4002ac0:	000b883a 	mov	r5,zero
 4002ac4:	0009883a 	mov	r4,zero
 4002ac8:	40020d80 	call	40020d8 <XferCtrlReq>
 4002acc:	e0bfb985 	stb	r2,-282(fp)
                			rcode = XferGetStrDescr( 0, 0, strDesc.bLength, buf.iProduct, LANG_EN_US, (BYTE *)&strDesc);
 4002ad0:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002ad4:	10803fcc 	andi	r2,r2,255
 4002ad8:	e0ffbe83 	ldbu	r3,-262(fp)
 4002adc:	18c03fcc 	andi	r3,r3,255
 4002ae0:	e13fbe84 	addi	r4,fp,-262
 4002ae4:	d9000415 	stw	r4,16(sp)
 4002ae8:	d8c00315 	stw	r3,12(sp)
 4002aec:	00c10244 	movi	r3,1033
 4002af0:	d8c00215 	stw	r3,8(sp)
 4002af4:	00c000c4 	movi	r3,3
 4002af8:	d8c00115 	stw	r3,4(sp)
 4002afc:	d8800015 	stw	r2,0(sp)
 4002b00:	01c00184 	movi	r7,6
 4002b04:	01802004 	movi	r6,128
 4002b08:	000b883a 	mov	r5,zero
 4002b0c:	0009883a 	mov	r4,zero
 4002b10:	40020d80 	call	40020d8 <XferCtrlReq>
 4002b14:	e0bfb985 	stb	r2,-282(fp)
                			printf ("Product string(%i): %s\n", buf.iProduct, ConvUTF8ToStr(strDesc.bString, (strDesc.bLength>>1)-1));
 4002b18:	e0bfbdc3 	ldbu	r2,-265(fp)
 4002b1c:	14003fcc 	andi	r16,r2,255
 4002b20:	e0bfbe83 	ldbu	r2,-262(fp)
 4002b24:	10803fcc 	andi	r2,r2,255
 4002b28:	1004d07a 	srli	r2,r2,1
 4002b2c:	10bfffc4 	addi	r2,r2,-1
 4002b30:	10c03fcc 	andi	r3,r2,255
 4002b34:	e0bfbe84 	addi	r2,fp,-262
 4002b38:	10800084 	addi	r2,r2,2
 4002b3c:	180b883a 	mov	r5,r3
 4002b40:	1009883a 	mov	r4,r2
 4002b44:	4002eec0 	call	4002eec <ConvUTF8ToStr>
 4002b48:	100d883a 	mov	r6,r2
 4002b4c:	800b883a 	mov	r5,r16
 4002b50:	01010074 	movhi	r4,1025
 4002b54:	21169404 	addi	r4,r4,23120
 4002b58:	4003d700 	call	4003d70 <printf>
                		}
                        usb_task_state = USB_STATE_ADDRESSING;
 4002b5c:	00800804 	movi	r2,32
 4002b60:	d0a00305 	stb	r2,-32756(gp)
                    else {
                        usb_error = rcode;
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
 4002b64:	00000a06 	br	4002b90 <USB_Task+0x46c>
                		}
                        usb_task_state = USB_STATE_ADDRESSING;

                    }
                    else {
                        usb_error = rcode;
 4002b68:	e0bfb983 	ldbu	r2,-282(fp)
 4002b6c:	d0a6f645 	stb	r2,-25639(gp)
                        last_usb_task_state = usb_task_state;
 4002b70:	d0a00303 	ldbu	r2,-32756(gp)
 4002b74:	d0a6f405 	stb	r2,-25648(gp)
                        usb_task_state = USB_STATE_ERROR;
 4002b78:	00bfffc4 	movi	r2,-1
 4002b7c:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
 4002b80:	00000306 	br	4002b90 <USB_Task+0x46c>
                    break;//case( USB_STATE_ATTACHED )
                case( USB_ATTACHED_SUBSTATE_SETTLE ):   //waiting for settle timer to expire
                    if( (alt_nticks()*1000)/alt_ticks_per_second() > usb_delay ) {
                        usb_task_state = USB_ATTACHED_SUBSTATE_RESET_DEVICE;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_SETTLE )
 4002b84:	0001883a 	nop
 4002b88:	00006b06 	br	4002d38 <USB_Task+0x614>
                    if(( MAXreg_rd( rHCTL ) & bmBUSRST ) == 0 ) {
                        tmpdata = MAXreg_rd( rMODE ) | bmSOFKAENAB;                 //start SOF generation
                        MAXreg_wr( rMODE, tmpdata );
                        usb_task_state = USB_ATTACHED_SUBSTATE_WAIT_SOF;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_WAIT_RESET_COMPLETE )
 4002b8c:	0001883a 	nop
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
            }//switch( usb_task_state )
            break;//case ( USB_STATE_ATTACHED )
 4002b90:	00006906 	br	4002d38 <USB_Task+0x614>
        case( USB_STATE_ADDRESSING ):   //give device an address
            for( i = 1; i < USB_NUMDEVICES; i++ ) {
 4002b94:	00800044 	movi	r2,1
 4002b98:	e0bfb905 	stb	r2,-284(fp)
 4002b9c:	00002d06 	br	4002c54 <USB_Task+0x530>
                if( devtable[ i ].epinfo == NULL ) {
 4002ba0:	e0ffb903 	ldbu	r3,-284(fp)
 4002ba4:	008100b4 	movhi	r2,1026
 4002ba8:	10a58104 	addi	r2,r2,-27132
 4002bac:	180690fa 	slli	r3,r3,3
 4002bb0:	10c5883a 	add	r2,r2,r3
 4002bb4:	10800017 	ldw	r2,0(r2)
 4002bb8:	1000231e 	bne	r2,zero,4002c48 <USB_Task+0x524>
                    devtable[ i ].epinfo = devtable[ 0 ].epinfo;        //set correct MaxPktSize
 4002bbc:	e13fb903 	ldbu	r4,-284(fp)
 4002bc0:	008100b4 	movhi	r2,1026
 4002bc4:	10a58104 	addi	r2,r2,-27132
 4002bc8:	10c00017 	ldw	r3,0(r2)
 4002bcc:	008100b4 	movhi	r2,1026
 4002bd0:	10a58104 	addi	r2,r2,-27132
 4002bd4:	200890fa 	slli	r4,r4,3
 4002bd8:	1105883a 	add	r2,r2,r4
 4002bdc:	10c00015 	stw	r3,0(r2)
                    //devtable[ i ].epinfo->MaxPktSize = devtable[ 0 ].epinfo->MaxPktSize;  //copy uninitialized device record to have correct MaxPktSize
                    rcode = XferSetAddr( 0, 0, i );
 4002be0:	e0bfb903 	ldbu	r2,-284(fp)
 4002be4:	d8000415 	stw	zero,16(sp)
 4002be8:	d8000315 	stw	zero,12(sp)
 4002bec:	d8000215 	stw	zero,8(sp)
 4002bf0:	d8000115 	stw	zero,4(sp)
 4002bf4:	d8800015 	stw	r2,0(sp)
 4002bf8:	01c00144 	movi	r7,5
 4002bfc:	000d883a 	mov	r6,zero
 4002c00:	000b883a 	mov	r5,zero
 4002c04:	0009883a 	mov	r4,zero
 4002c08:	40020d80 	call	40020d8 <XferCtrlReq>
 4002c0c:	e0bfb985 	stb	r2,-282(fp)
                    if( rcode == 0 ) {
 4002c10:	e0bfb983 	ldbu	r2,-282(fp)
 4002c14:	1000051e 	bne	r2,zero,4002c2c <USB_Task+0x508>
                        tmp_addr = i;
 4002c18:	e0bfb903 	ldbu	r2,-284(fp)
 4002c1c:	d0a6f605 	stb	r2,-25640(gp)
                        usb_task_state = USB_STATE_CONFIGURING;
 4002c20:	00800c04 	movi	r2,48
 4002c24:	d0a00305 	stb	r2,-32756(gp)
                    else {
                        usb_error = rcode;          //set address error
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;  //break if address assigned or error occurred during address assignment attempt
 4002c28:	00000d06 	br	4002c60 <USB_Task+0x53c>
                    if( rcode == 0 ) {
                        tmp_addr = i;
                        usb_task_state = USB_STATE_CONFIGURING;
                    }
                    else {
                        usb_error = rcode;          //set address error
 4002c2c:	e0bfb983 	ldbu	r2,-282(fp)
 4002c30:	d0a6f645 	stb	r2,-25639(gp)
                        last_usb_task_state = usb_task_state;
 4002c34:	d0a00303 	ldbu	r2,-32756(gp)
 4002c38:	d0a6f405 	stb	r2,-25648(gp)
                        usb_task_state = USB_STATE_ERROR;
 4002c3c:	00bfffc4 	movi	r2,-1
 4002c40:	d0a00305 	stb	r2,-32756(gp)
                    }
                    break;  //break if address assigned or error occurred during address assignment attempt
 4002c44:	00000606 	br	4002c60 <USB_Task+0x53c>
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
            }//switch( usb_task_state )
            break;//case ( USB_STATE_ATTACHED )
        case( USB_STATE_ADDRESSING ):   //give device an address
            for( i = 1; i < USB_NUMDEVICES; i++ ) {
 4002c48:	e0bfb903 	ldbu	r2,-284(fp)
 4002c4c:	10800044 	addi	r2,r2,1
 4002c50:	e0bfb905 	stb	r2,-284(fp)
 4002c54:	e0bfb903 	ldbu	r2,-284(fp)
 4002c58:	10800230 	cmpltui	r2,r2,8
 4002c5c:	103fd01e 	bne	r2,zero,4002ba0 <__alt_data_end+0xfc002ba0>
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;  //break if address assigned or error occurred during address assignment attempt
                }
            }
            if( usb_task_state == USB_STATE_ADDRESSING ) {
 4002c60:	d0a00303 	ldbu	r2,-32756(gp)
 4002c64:	10803fcc 	andi	r2,r2,255
 4002c68:	10800818 	cmpnei	r2,r2,32
 4002c6c:	1000341e 	bne	r2,zero,4002d40 <USB_Task+0x61c>
                usb_error = 0xfe;
 4002c70:	00bfff84 	movi	r2,-2
 4002c74:	d0a6f645 	stb	r2,-25639(gp)
                last_usb_task_state = usb_task_state;
 4002c78:	d0a00303 	ldbu	r2,-32756(gp)
 4002c7c:	d0a6f405 	stb	r2,-25648(gp)
                usb_task_state = USB_STATE_ERROR;
 4002c80:	00bfffc4 	movi	r2,-1
 4002c84:	d0a00305 	stb	r2,-32756(gp)
            }
            break;//case ( USB_STATE_ADDRESSING )
 4002c88:	00002d06 	br	4002d40 <USB_Task+0x61c>
        case( USB_STATE_CONFIGURING ):              //checking for driver
			//run device class probes until one returns TRUE
            for( i = 0; i < USB_NUMCLASSES; i++ ) {
 4002c8c:	e03fb905 	stb	zero,-284(fp)
 4002c90:	00001706 	br	4002cf0 <USB_Task+0x5cc>
                rcode = ClientDriverTable[ i ].Initialize( tmp_addr, 0 );
 4002c94:	e0bfb903 	ldbu	r2,-284(fp)
 4002c98:	04010074 	movhi	r16,1025
 4002c9c:	84176304 	addi	r16,r16,23948
 4002ca0:	01400304 	movi	r5,12
 4002ca4:	1009883a 	mov	r4,r2
 4002ca8:	40031840 	call	4003184 <__mulsi3>
 4002cac:	8085883a 	add	r2,r16,r2
 4002cb0:	10800017 	ldw	r2,0(r2)
 4002cb4:	d0e6f603 	ldbu	r3,-25640(gp)
 4002cb8:	18c03fcc 	andi	r3,r3,255
 4002cbc:	000b883a 	mov	r5,zero
 4002cc0:	1809883a 	mov	r4,r3
 4002cc4:	103ee83a 	callr	r2
 4002cc8:	e0bfb985 	stb	r2,-282(fp)
                if( rcode == TRUE ) {
 4002ccc:	e0bfb983 	ldbu	r2,-282(fp)
 4002cd0:	10800058 	cmpnei	r2,r2,1
 4002cd4:	1000031e 	bne	r2,zero,4002ce4 <USB_Task+0x5c0>
			        usb_task_state = USB_STATE_RUNNING;
 4002cd8:	00801004 	movi	r2,64
 4002cdc:	d0a00305 	stb	r2,-32756(gp)
                    break;
 4002ce0:	00000606 	br	4002cfc <USB_Task+0x5d8>
                usb_task_state = USB_STATE_ERROR;
            }
            break;//case ( USB_STATE_ADDRESSING )
        case( USB_STATE_CONFIGURING ):              //checking for driver
			//run device class probes until one returns TRUE
            for( i = 0; i < USB_NUMCLASSES; i++ ) {
 4002ce4:	e0bfb903 	ldbu	r2,-284(fp)
 4002ce8:	10800044 	addi	r2,r2,1
 4002cec:	e0bfb905 	stb	r2,-284(fp)
 4002cf0:	e0bfb903 	ldbu	r2,-284(fp)
 4002cf4:	10800130 	cmpltui	r2,r2,4
 4002cf8:	103fe61e 	bne	r2,zero,4002c94 <__alt_data_end+0xfc002c94>
                if( rcode == TRUE ) {
			        usb_task_state = USB_STATE_RUNNING;
                    break;
                }
            }
            if( usb_task_state == USB_STATE_CONFIGURING ) {
 4002cfc:	d0a00303 	ldbu	r2,-32756(gp)
 4002d00:	10803fcc 	andi	r2,r2,255
 4002d04:	10800c18 	cmpnei	r2,r2,48
 4002d08:	10000f1e 	bne	r2,zero,4002d48 <USB_Task+0x624>
                usb_error = 0xfd;
 4002d0c:	00bfff44 	movi	r2,-3
 4002d10:	d0a6f645 	stb	r2,-25639(gp)
                last_usb_task_state = usb_task_state;
 4002d14:	d0a00303 	ldbu	r2,-32756(gp)
 4002d18:	d0a6f405 	stb	r2,-25648(gp)
                usb_task_state = USB_STATE_ERROR;
 4002d1c:	00bfffc4 	movi	r2,-1
 4002d20:	d0a00305 	stb	r2,-32756(gp)
            }
            break;//( USB_STATE_CONFIGURING )
 4002d24:	00000806 	br	4002d48 <USB_Task+0x624>
        case( USB_STATE_RUNNING ):
          //vTaskDelay( LED_RATE );
            break;//( USB_STATE_RUNNING )
 4002d28:	0001883a 	nop
 4002d2c:	00000706 	br	4002d4c <USB_Task+0x628>
        case( USB_STATE_ERROR ):
            //vTaskDelay( LED_RATE ); //stay here if error
            break;//( USB_STATE_ERROR )
 4002d30:	0001883a 	nop
 4002d34:	00000506 	br	4002d4c <USB_Task+0x628>
                        last_usb_task_state = usb_task_state;
                        usb_task_state = USB_STATE_ERROR;
                    }
                    break;//case( USB_ATTACHED_SUBSTATE_GET_DEVICE_DESCRIPTOR_SIZE ):
            }//switch( usb_task_state )
            break;//case ( USB_STATE_ATTACHED )
 4002d38:	0001883a 	nop
 4002d3c:	00000306 	br	4002d4c <USB_Task+0x628>
            if( usb_task_state == USB_STATE_ADDRESSING ) {
                usb_error = 0xfe;
                last_usb_task_state = usb_task_state;
                usb_task_state = USB_STATE_ERROR;
            }
            break;//case ( USB_STATE_ADDRESSING )
 4002d40:	0001883a 	nop
 4002d44:	00000106 	br	4002d4c <USB_Task+0x628>
            if( usb_task_state == USB_STATE_CONFIGURING ) {
                usb_error = 0xfd;
                last_usb_task_state = usb_task_state;
                usb_task_state = USB_STATE_ERROR;
            }
            break;//( USB_STATE_CONFIGURING )
 4002d48:	0001883a 	nop
            break;//( USB_STATE_ERROR )
        default:
            //Should never get here
            break;
    }//switch( usb_task_state & STATE_MASK )
}
 4002d4c:	0001883a 	nop
 4002d50:	e6ffff04 	addi	sp,fp,-4
 4002d54:	dfc00217 	ldw	ra,8(sp)
 4002d58:	df000117 	ldw	fp,4(sp)
 4002d5c:	dc000017 	ldw	r16,0(sp)
 4002d60:	dec00304 	addi	sp,sp,12
 4002d64:	f800283a 	ret

04002d68 <MSDProbe>:

//place-holders for MSD (mass-storage device) drivers, we don't have them ported.
//returns TRUE if device is successfully identified and configured, otherwise returns FALSE
BOOL MSDProbe( BYTE addr, DWORD flags )
{
 4002d68:	defffd04 	addi	sp,sp,-12
 4002d6c:	df000215 	stw	fp,8(sp)
 4002d70:	df000204 	addi	fp,sp,8
 4002d74:	2005883a 	mov	r2,r4
 4002d78:	e17fff15 	stw	r5,-4(fp)
 4002d7c:	e0bffe05 	stb	r2,-8(fp)
    return( FALSE );
 4002d80:	0005883a 	mov	r2,zero
}
 4002d84:	e037883a 	mov	sp,fp
 4002d88:	df000017 	ldw	fp,0(sp)
 4002d8c:	dec00104 	addi	sp,sp,4
 4002d90:	f800283a 	ret

04002d94 <MSDEventHandler>:

BOOL MSDEventHandler( BYTE address, BYTE event, void *data, DWORD size )
{
 4002d94:	defffb04 	addi	sp,sp,-20
 4002d98:	df000415 	stw	fp,16(sp)
 4002d9c:	df000404 	addi	fp,sp,16
 4002da0:	2007883a 	mov	r3,r4
 4002da4:	2805883a 	mov	r2,r5
 4002da8:	e1bffe15 	stw	r6,-8(fp)
 4002dac:	e1ffff15 	stw	r7,-4(fp)
 4002db0:	e0fffc05 	stb	r3,-16(fp)
 4002db4:	e0bffd05 	stb	r2,-12(fp)

	return( FALSE );
 4002db8:	0005883a 	mov	r2,zero

}
 4002dbc:	e037883a 	mov	sp,fp
 4002dc0:	df000017 	ldw	fp,0(sp)
 4002dc4:	dec00104 	addi	sp,sp,4
 4002dc8:	f800283a 	ret

04002dcc <CDCProbe>:
//CDC (communication device class also not supported)
BOOL CDCProbe( BYTE address, DWORD flags )
{
 4002dcc:	defffd04 	addi	sp,sp,-12
 4002dd0:	df000215 	stw	fp,8(sp)
 4002dd4:	df000204 	addi	fp,sp,8
 4002dd8:	2005883a 	mov	r2,r4
 4002ddc:	e17fff15 	stw	r5,-4(fp)
 4002de0:	e0bffe05 	stb	r2,-8(fp)

	return( FALSE );
 4002de4:	0005883a 	mov	r2,zero

}
 4002de8:	e037883a 	mov	sp,fp
 4002dec:	df000017 	ldw	fp,0(sp)
 4002df0:	dec00104 	addi	sp,sp,4
 4002df4:	f800283a 	ret

04002df8 <CDCEventHandler>:

BOOL CDCEventHandler( BYTE address, BYTE event, void *data, DWORD size )
{
 4002df8:	defffb04 	addi	sp,sp,-20
 4002dfc:	df000415 	stw	fp,16(sp)
 4002e00:	df000404 	addi	fp,sp,16
 4002e04:	2007883a 	mov	r3,r4
 4002e08:	2805883a 	mov	r2,r5
 4002e0c:	e1bffe15 	stw	r6,-8(fp)
 4002e10:	e1ffff15 	stw	r7,-4(fp)
 4002e14:	e0fffc05 	stb	r3,-16(fp)
 4002e18:	e0bffd05 	stb	r2,-12(fp)
	return( FALSE );
 4002e1c:	0005883a 	mov	r2,zero
}
 4002e20:	e037883a 	mov	sp,fp
 4002e24:	df000017 	ldw	fp,0(sp)
 4002e28:	dec00104 	addi	sp,sp,4
 4002e2c:	f800283a 	ret

04002e30 <DummyProbe>:

BOOL DummyProbe( BYTE address , DWORD flags )
{
 4002e30:	defffd04 	addi	sp,sp,-12
 4002e34:	df000215 	stw	fp,8(sp)
 4002e38:	df000204 	addi	fp,sp,8
 4002e3c:	2005883a 	mov	r2,r4
 4002e40:	e17fff15 	stw	r5,-4(fp)
 4002e44:	e0bffe05 	stb	r2,-8(fp)
	return( FALSE );
 4002e48:	0005883a 	mov	r2,zero
}
 4002e4c:	e037883a 	mov	sp,fp
 4002e50:	df000017 	ldw	fp,0(sp)
 4002e54:	dec00104 	addi	sp,sp,4
 4002e58:	f800283a 	ret

04002e5c <DummyEventHandler>:

BOOL DummyEventHandler( BYTE address, BYTE event, void *data, DWORD size )
{
 4002e5c:	defffb04 	addi	sp,sp,-20
 4002e60:	df000415 	stw	fp,16(sp)
 4002e64:	df000404 	addi	fp,sp,16
 4002e68:	2007883a 	mov	r3,r4
 4002e6c:	2805883a 	mov	r2,r5
 4002e70:	e1bffe15 	stw	r6,-8(fp)
 4002e74:	e1ffff15 	stw	r7,-4(fp)
 4002e78:	e0fffc05 	stb	r3,-16(fp)
 4002e7c:	e0bffd05 	stb	r2,-12(fp)
	return( FALSE );
 4002e80:	0005883a 	mov	r2,zero
}
 4002e84:	e037883a 	mov	sp,fp
 4002e88:	df000017 	ldw	fp,0(sp)
 4002e8c:	dec00104 	addi	sp,sp,4
 4002e90:	f800283a 	ret

04002e94 <GetUsbTaskState>:
/* Function to access usb_task_state variable from outside */
BYTE GetUsbTaskState( void )
{
 4002e94:	deffff04 	addi	sp,sp,-4
 4002e98:	df000015 	stw	fp,0(sp)
 4002e9c:	d839883a 	mov	fp,sp
    return( usb_task_state );
 4002ea0:	d0a00303 	ldbu	r2,-32756(gp)
}
 4002ea4:	e037883a 	mov	sp,fp
 4002ea8:	df000017 	ldw	fp,0(sp)
 4002eac:	dec00104 	addi	sp,sp,4
 4002eb0:	f800283a 	ret

04002eb4 <GetDevtable>:
/* Function to access devtable[] from outside */
DEV_RECORD* GetDevtable( BYTE index )
{
 4002eb4:	defffe04 	addi	sp,sp,-8
 4002eb8:	df000115 	stw	fp,4(sp)
 4002ebc:	df000104 	addi	fp,sp,4
 4002ec0:	2005883a 	mov	r2,r4
 4002ec4:	e0bfff05 	stb	r2,-4(fp)
    return( &devtable[ index ] );
 4002ec8:	e0bfff03 	ldbu	r2,-4(fp)
 4002ecc:	100690fa 	slli	r3,r2,3
 4002ed0:	008100b4 	movhi	r2,1026
 4002ed4:	10a58104 	addi	r2,r2,-27132
 4002ed8:	1885883a 	add	r2,r3,r2
}
 4002edc:	e037883a 	mov	sp,fp
 4002ee0:	df000017 	ldw	fp,0(sp)
 4002ee4:	dec00104 	addi	sp,sp,4
 4002ee8:	f800283a 	ret

04002eec <ConvUTF8ToStr>:

char* ConvUTF8ToStr(BYTE* utf8, BYTE length)
{
 4002eec:	defffc04 	addi	sp,sp,-16
 4002ef0:	df000315 	stw	fp,12(sp)
 4002ef4:	df000304 	addi	fp,sp,12
 4002ef8:	e13ffe15 	stw	r4,-8(fp)
 4002efc:	2805883a 	mov	r2,r5
 4002f00:	e0bfff05 	stb	r2,-4(fp)
	BYTE i;
	for (i = 0; i < length; i++)
 4002f04:	e03ffd05 	stb	zero,-12(fp)
 4002f08:	00000d06 	br	4002f40 <ConvUTF8ToStr+0x54>
	{
		utf8[i] = utf8[2*i];
 4002f0c:	e0bffd03 	ldbu	r2,-12(fp)
 4002f10:	e0fffe17 	ldw	r3,-8(fp)
 4002f14:	1887883a 	add	r3,r3,r2
 4002f18:	e0bffd03 	ldbu	r2,-12(fp)
 4002f1c:	1085883a 	add	r2,r2,r2
 4002f20:	1009883a 	mov	r4,r2
 4002f24:	e0bffe17 	ldw	r2,-8(fp)
 4002f28:	1105883a 	add	r2,r2,r4
 4002f2c:	10800003 	ldbu	r2,0(r2)
 4002f30:	18800005 	stb	r2,0(r3)
}

char* ConvUTF8ToStr(BYTE* utf8, BYTE length)
{
	BYTE i;
	for (i = 0; i < length; i++)
 4002f34:	e0bffd03 	ldbu	r2,-12(fp)
 4002f38:	10800044 	addi	r2,r2,1
 4002f3c:	e0bffd05 	stb	r2,-12(fp)
 4002f40:	e0fffd03 	ldbu	r3,-12(fp)
 4002f44:	e0bfff03 	ldbu	r2,-4(fp)
 4002f48:	18bff036 	bltu	r3,r2,4002f0c <__alt_data_end+0xfc002f0c>
	{
		utf8[i] = utf8[2*i];
	}
	utf8[length] = 0x00;
 4002f4c:	e0bfff03 	ldbu	r2,-4(fp)
 4002f50:	e0fffe17 	ldw	r3,-8(fp)
 4002f54:	1885883a 	add	r2,r3,r2
 4002f58:	10000005 	stb	zero,0(r2)
	return (char*)utf8;
 4002f5c:	e0bffe17 	ldw	r2,-8(fp)
}
 4002f60:	e037883a 	mov	sp,fp
 4002f64:	df000017 	ldw	fp,0(sp)
 4002f68:	dec00104 	addi	sp,sp,4
 4002f6c:	f800283a 	ret

04002f70 <__fixunssfsi>:
 4002f70:	defffd04 	addi	sp,sp,-12
 4002f74:	dc000015 	stw	r16,0(sp)
 4002f78:	0413c034 	movhi	r16,20224
 4002f7c:	800b883a 	mov	r5,r16
 4002f80:	dc400115 	stw	r17,4(sp)
 4002f84:	dfc00215 	stw	ra,8(sp)
 4002f88:	2023883a 	mov	r17,r4
 4002f8c:	40031ac0 	call	40031ac <__gesf2>
 4002f90:	1000070e 	bge	r2,zero,4002fb0 <__fixunssfsi+0x40>
 4002f94:	8809883a 	mov	r4,r17
 4002f98:	4003b7c0 	call	4003b7c <__fixsfsi>
 4002f9c:	dfc00217 	ldw	ra,8(sp)
 4002fa0:	dc400117 	ldw	r17,4(sp)
 4002fa4:	dc000017 	ldw	r16,0(sp)
 4002fa8:	dec00304 	addi	sp,sp,12
 4002fac:	f800283a 	ret
 4002fb0:	800b883a 	mov	r5,r16
 4002fb4:	8809883a 	mov	r4,r17
 4002fb8:	40036980 	call	4003698 <__subsf3>
 4002fbc:	1009883a 	mov	r4,r2
 4002fc0:	4003b7c0 	call	4003b7c <__fixsfsi>
 4002fc4:	00e00034 	movhi	r3,32768
 4002fc8:	10c5883a 	add	r2,r2,r3
 4002fcc:	003ff306 	br	4002f9c <__alt_data_end+0xfc002f9c>

04002fd0 <__divsi3>:
 4002fd0:	20001b16 	blt	r4,zero,4003040 <__divsi3+0x70>
 4002fd4:	000f883a 	mov	r7,zero
 4002fd8:	28001616 	blt	r5,zero,4003034 <__divsi3+0x64>
 4002fdc:	200d883a 	mov	r6,r4
 4002fe0:	29001a2e 	bgeu	r5,r4,400304c <__divsi3+0x7c>
 4002fe4:	00800804 	movi	r2,32
 4002fe8:	00c00044 	movi	r3,1
 4002fec:	00000106 	br	4002ff4 <__divsi3+0x24>
 4002ff0:	10000d26 	beq	r2,zero,4003028 <__divsi3+0x58>
 4002ff4:	294b883a 	add	r5,r5,r5
 4002ff8:	10bfffc4 	addi	r2,r2,-1
 4002ffc:	18c7883a 	add	r3,r3,r3
 4003000:	293ffb36 	bltu	r5,r4,4002ff0 <__alt_data_end+0xfc002ff0>
 4003004:	0005883a 	mov	r2,zero
 4003008:	18000726 	beq	r3,zero,4003028 <__divsi3+0x58>
 400300c:	0005883a 	mov	r2,zero
 4003010:	31400236 	bltu	r6,r5,400301c <__divsi3+0x4c>
 4003014:	314dc83a 	sub	r6,r6,r5
 4003018:	10c4b03a 	or	r2,r2,r3
 400301c:	1806d07a 	srli	r3,r3,1
 4003020:	280ad07a 	srli	r5,r5,1
 4003024:	183ffa1e 	bne	r3,zero,4003010 <__alt_data_end+0xfc003010>
 4003028:	38000126 	beq	r7,zero,4003030 <__divsi3+0x60>
 400302c:	0085c83a 	sub	r2,zero,r2
 4003030:	f800283a 	ret
 4003034:	014bc83a 	sub	r5,zero,r5
 4003038:	39c0005c 	xori	r7,r7,1
 400303c:	003fe706 	br	4002fdc <__alt_data_end+0xfc002fdc>
 4003040:	0109c83a 	sub	r4,zero,r4
 4003044:	01c00044 	movi	r7,1
 4003048:	003fe306 	br	4002fd8 <__alt_data_end+0xfc002fd8>
 400304c:	00c00044 	movi	r3,1
 4003050:	003fee06 	br	400300c <__alt_data_end+0xfc00300c>

04003054 <__modsi3>:
 4003054:	20001716 	blt	r4,zero,40030b4 <__modsi3+0x60>
 4003058:	000f883a 	mov	r7,zero
 400305c:	2005883a 	mov	r2,r4
 4003060:	28001216 	blt	r5,zero,40030ac <__modsi3+0x58>
 4003064:	2900162e 	bgeu	r5,r4,40030c0 <__modsi3+0x6c>
 4003068:	01800804 	movi	r6,32
 400306c:	00c00044 	movi	r3,1
 4003070:	00000106 	br	4003078 <__modsi3+0x24>
 4003074:	30000a26 	beq	r6,zero,40030a0 <__modsi3+0x4c>
 4003078:	294b883a 	add	r5,r5,r5
 400307c:	31bfffc4 	addi	r6,r6,-1
 4003080:	18c7883a 	add	r3,r3,r3
 4003084:	293ffb36 	bltu	r5,r4,4003074 <__alt_data_end+0xfc003074>
 4003088:	18000526 	beq	r3,zero,40030a0 <__modsi3+0x4c>
 400308c:	1806d07a 	srli	r3,r3,1
 4003090:	11400136 	bltu	r2,r5,4003098 <__modsi3+0x44>
 4003094:	1145c83a 	sub	r2,r2,r5
 4003098:	280ad07a 	srli	r5,r5,1
 400309c:	183ffb1e 	bne	r3,zero,400308c <__alt_data_end+0xfc00308c>
 40030a0:	38000126 	beq	r7,zero,40030a8 <__modsi3+0x54>
 40030a4:	0085c83a 	sub	r2,zero,r2
 40030a8:	f800283a 	ret
 40030ac:	014bc83a 	sub	r5,zero,r5
 40030b0:	003fec06 	br	4003064 <__alt_data_end+0xfc003064>
 40030b4:	0109c83a 	sub	r4,zero,r4
 40030b8:	01c00044 	movi	r7,1
 40030bc:	003fe706 	br	400305c <__alt_data_end+0xfc00305c>
 40030c0:	00c00044 	movi	r3,1
 40030c4:	003ff106 	br	400308c <__alt_data_end+0xfc00308c>

040030c8 <__udivsi3>:
 40030c8:	200d883a 	mov	r6,r4
 40030cc:	2900152e 	bgeu	r5,r4,4003124 <__udivsi3+0x5c>
 40030d0:	28001416 	blt	r5,zero,4003124 <__udivsi3+0x5c>
 40030d4:	00800804 	movi	r2,32
 40030d8:	00c00044 	movi	r3,1
 40030dc:	00000206 	br	40030e8 <__udivsi3+0x20>
 40030e0:	10000e26 	beq	r2,zero,400311c <__udivsi3+0x54>
 40030e4:	28000516 	blt	r5,zero,40030fc <__udivsi3+0x34>
 40030e8:	294b883a 	add	r5,r5,r5
 40030ec:	10bfffc4 	addi	r2,r2,-1
 40030f0:	18c7883a 	add	r3,r3,r3
 40030f4:	293ffa36 	bltu	r5,r4,40030e0 <__alt_data_end+0xfc0030e0>
 40030f8:	18000826 	beq	r3,zero,400311c <__udivsi3+0x54>
 40030fc:	0005883a 	mov	r2,zero
 4003100:	31400236 	bltu	r6,r5,400310c <__udivsi3+0x44>
 4003104:	314dc83a 	sub	r6,r6,r5
 4003108:	10c4b03a 	or	r2,r2,r3
 400310c:	1806d07a 	srli	r3,r3,1
 4003110:	280ad07a 	srli	r5,r5,1
 4003114:	183ffa1e 	bne	r3,zero,4003100 <__alt_data_end+0xfc003100>
 4003118:	f800283a 	ret
 400311c:	0005883a 	mov	r2,zero
 4003120:	f800283a 	ret
 4003124:	00c00044 	movi	r3,1
 4003128:	003ff406 	br	40030fc <__alt_data_end+0xfc0030fc>

0400312c <__umodsi3>:
 400312c:	2005883a 	mov	r2,r4
 4003130:	2900122e 	bgeu	r5,r4,400317c <__umodsi3+0x50>
 4003134:	28001116 	blt	r5,zero,400317c <__umodsi3+0x50>
 4003138:	01800804 	movi	r6,32
 400313c:	00c00044 	movi	r3,1
 4003140:	00000206 	br	400314c <__umodsi3+0x20>
 4003144:	30000c26 	beq	r6,zero,4003178 <__umodsi3+0x4c>
 4003148:	28000516 	blt	r5,zero,4003160 <__umodsi3+0x34>
 400314c:	294b883a 	add	r5,r5,r5
 4003150:	31bfffc4 	addi	r6,r6,-1
 4003154:	18c7883a 	add	r3,r3,r3
 4003158:	293ffa36 	bltu	r5,r4,4003144 <__alt_data_end+0xfc003144>
 400315c:	18000626 	beq	r3,zero,4003178 <__umodsi3+0x4c>
 4003160:	1806d07a 	srli	r3,r3,1
 4003164:	11400136 	bltu	r2,r5,400316c <__umodsi3+0x40>
 4003168:	1145c83a 	sub	r2,r2,r5
 400316c:	280ad07a 	srli	r5,r5,1
 4003170:	183ffb1e 	bne	r3,zero,4003160 <__alt_data_end+0xfc003160>
 4003174:	f800283a 	ret
 4003178:	f800283a 	ret
 400317c:	00c00044 	movi	r3,1
 4003180:	003ff706 	br	4003160 <__alt_data_end+0xfc003160>

04003184 <__mulsi3>:
 4003184:	0005883a 	mov	r2,zero
 4003188:	20000726 	beq	r4,zero,40031a8 <__mulsi3+0x24>
 400318c:	20c0004c 	andi	r3,r4,1
 4003190:	2008d07a 	srli	r4,r4,1
 4003194:	18000126 	beq	r3,zero,400319c <__mulsi3+0x18>
 4003198:	1145883a 	add	r2,r2,r5
 400319c:	294b883a 	add	r5,r5,r5
 40031a0:	203ffa1e 	bne	r4,zero,400318c <__alt_data_end+0xfc00318c>
 40031a4:	f800283a 	ret
 40031a8:	f800283a 	ret

040031ac <__gesf2>:
 40031ac:	2004d5fa 	srli	r2,r4,23
 40031b0:	2806d5fa 	srli	r3,r5,23
 40031b4:	01802034 	movhi	r6,128
 40031b8:	31bfffc4 	addi	r6,r6,-1
 40031bc:	10803fcc 	andi	r2,r2,255
 40031c0:	01c03fc4 	movi	r7,255
 40031c4:	3110703a 	and	r8,r6,r4
 40031c8:	18c03fcc 	andi	r3,r3,255
 40031cc:	314c703a 	and	r6,r6,r5
 40031d0:	2008d7fa 	srli	r4,r4,31
 40031d4:	280ad7fa 	srli	r5,r5,31
 40031d8:	11c01926 	beq	r2,r7,4003240 <__gesf2+0x94>
 40031dc:	01c03fc4 	movi	r7,255
 40031e0:	19c00f26 	beq	r3,r7,4003220 <__gesf2+0x74>
 40031e4:	1000061e 	bne	r2,zero,4003200 <__gesf2+0x54>
 40031e8:	400f003a 	cmpeq	r7,r8,zero
 40031ec:	1800071e 	bne	r3,zero,400320c <__gesf2+0x60>
 40031f0:	3000061e 	bne	r6,zero,400320c <__gesf2+0x60>
 40031f4:	0005883a 	mov	r2,zero
 40031f8:	40000e1e 	bne	r8,zero,4003234 <__gesf2+0x88>
 40031fc:	f800283a 	ret
 4003200:	18000a1e 	bne	r3,zero,400322c <__gesf2+0x80>
 4003204:	30000b26 	beq	r6,zero,4003234 <__gesf2+0x88>
 4003208:	000f883a 	mov	r7,zero
 400320c:	29403fcc 	andi	r5,r5,255
 4003210:	38000726 	beq	r7,zero,4003230 <__gesf2+0x84>
 4003214:	28000826 	beq	r5,zero,4003238 <__gesf2+0x8c>
 4003218:	00800044 	movi	r2,1
 400321c:	f800283a 	ret
 4003220:	303ff026 	beq	r6,zero,40031e4 <__alt_data_end+0xfc0031e4>
 4003224:	00bfff84 	movi	r2,-2
 4003228:	f800283a 	ret
 400322c:	29403fcc 	andi	r5,r5,255
 4003230:	21400526 	beq	r4,r5,4003248 <__gesf2+0x9c>
 4003234:	203ff826 	beq	r4,zero,4003218 <__alt_data_end+0xfc003218>
 4003238:	00bfffc4 	movi	r2,-1
 400323c:	f800283a 	ret
 4003240:	403fe626 	beq	r8,zero,40031dc <__alt_data_end+0xfc0031dc>
 4003244:	003ff706 	br	4003224 <__alt_data_end+0xfc003224>
 4003248:	18bffa16 	blt	r3,r2,4003234 <__alt_data_end+0xfc003234>
 400324c:	10c00216 	blt	r2,r3,4003258 <__gesf2+0xac>
 4003250:	323ff836 	bltu	r6,r8,4003234 <__alt_data_end+0xfc003234>
 4003254:	4180022e 	bgeu	r8,r6,4003260 <__gesf2+0xb4>
 4003258:	203fef1e 	bne	r4,zero,4003218 <__alt_data_end+0xfc003218>
 400325c:	003ff606 	br	4003238 <__alt_data_end+0xfc003238>
 4003260:	0005883a 	mov	r2,zero
 4003264:	f800283a 	ret

04003268 <__mulsf3>:
 4003268:	defff504 	addi	sp,sp,-44
 400326c:	dc000115 	stw	r16,4(sp)
 4003270:	2020d5fa 	srli	r16,r4,23
 4003274:	dd400615 	stw	r21,24(sp)
 4003278:	202ad7fa 	srli	r21,r4,31
 400327c:	dc800315 	stw	r18,12(sp)
 4003280:	04802034 	movhi	r18,128
 4003284:	df000915 	stw	fp,36(sp)
 4003288:	dd000515 	stw	r20,20(sp)
 400328c:	94bfffc4 	addi	r18,r18,-1
 4003290:	dfc00a15 	stw	ra,40(sp)
 4003294:	ddc00815 	stw	r23,32(sp)
 4003298:	dd800715 	stw	r22,28(sp)
 400329c:	dcc00415 	stw	r19,16(sp)
 40032a0:	dc400215 	stw	r17,8(sp)
 40032a4:	84003fcc 	andi	r16,r16,255
 40032a8:	9124703a 	and	r18,r18,r4
 40032ac:	a829883a 	mov	r20,r21
 40032b0:	af003fcc 	andi	fp,r21,255
 40032b4:	80005426 	beq	r16,zero,4003408 <__mulsf3+0x1a0>
 40032b8:	00803fc4 	movi	r2,255
 40032bc:	80802f26 	beq	r16,r2,400337c <__mulsf3+0x114>
 40032c0:	91002034 	orhi	r4,r18,128
 40032c4:	202490fa 	slli	r18,r4,3
 40032c8:	843fe044 	addi	r16,r16,-127
 40032cc:	0023883a 	mov	r17,zero
 40032d0:	002f883a 	mov	r23,zero
 40032d4:	2804d5fa 	srli	r2,r5,23
 40032d8:	282cd7fa 	srli	r22,r5,31
 40032dc:	01002034 	movhi	r4,128
 40032e0:	213fffc4 	addi	r4,r4,-1
 40032e4:	10803fcc 	andi	r2,r2,255
 40032e8:	2166703a 	and	r19,r4,r5
 40032ec:	b1803fcc 	andi	r6,r22,255
 40032f0:	10004c26 	beq	r2,zero,4003424 <__mulsf3+0x1bc>
 40032f4:	00c03fc4 	movi	r3,255
 40032f8:	10c04726 	beq	r2,r3,4003418 <__mulsf3+0x1b0>
 40032fc:	99002034 	orhi	r4,r19,128
 4003300:	202690fa 	slli	r19,r4,3
 4003304:	10bfe044 	addi	r2,r2,-127
 4003308:	0007883a 	mov	r3,zero
 400330c:	80a1883a 	add	r16,r16,r2
 4003310:	010003c4 	movi	r4,15
 4003314:	1c44b03a 	or	r2,r3,r17
 4003318:	b56af03a 	xor	r21,r22,r21
 400331c:	81c00044 	addi	r7,r16,1
 4003320:	20806b36 	bltu	r4,r2,40034d0 <__mulsf3+0x268>
 4003324:	100490ba 	slli	r2,r2,2
 4003328:	01010034 	movhi	r4,1024
 400332c:	210ccf04 	addi	r4,r4,13116
 4003330:	1105883a 	add	r2,r2,r4
 4003334:	10800017 	ldw	r2,0(r2)
 4003338:	1000683a 	jmp	r2
 400333c:	040034d0 	cmplti	r16,zero,211
 4003340:	04003390 	cmplti	r16,zero,206
 4003344:	04003390 	cmplti	r16,zero,206
 4003348:	0400338c 	andi	r16,zero,206
 400334c:	040034b4 	movhi	r16,210
 4003350:	040034b4 	movhi	r16,210
 4003354:	040034a0 	cmpeqi	r16,zero,210
 4003358:	0400338c 	andi	r16,zero,206
 400335c:	040034b4 	movhi	r16,210
 4003360:	040034a0 	cmpeqi	r16,zero,210
 4003364:	040034b4 	movhi	r16,210
 4003368:	0400338c 	andi	r16,zero,206
 400336c:	040034c0 	call	40034c <__alt_mem_sdram-0x3bffcb4>
 4003370:	040034c0 	call	40034c <__alt_mem_sdram-0x3bffcb4>
 4003374:	040034c0 	call	40034c <__alt_mem_sdram-0x3bffcb4>
 4003378:	040035d0 	cmplti	r16,zero,215
 400337c:	90003b1e 	bne	r18,zero,400346c <__mulsf3+0x204>
 4003380:	04400204 	movi	r17,8
 4003384:	05c00084 	movi	r23,2
 4003388:	003fd206 	br	40032d4 <__alt_data_end+0xfc0032d4>
 400338c:	302b883a 	mov	r21,r6
 4003390:	00800084 	movi	r2,2
 4003394:	18802626 	beq	r3,r2,4003430 <__mulsf3+0x1c8>
 4003398:	008000c4 	movi	r2,3
 400339c:	1880b826 	beq	r3,r2,4003680 <__mulsf3+0x418>
 40033a0:	00800044 	movi	r2,1
 40033a4:	1880af1e 	bne	r3,r2,4003664 <__mulsf3+0x3fc>
 40033a8:	a829883a 	mov	r20,r21
 40033ac:	0007883a 	mov	r3,zero
 40033b0:	0009883a 	mov	r4,zero
 40033b4:	18803fcc 	andi	r2,r3,255
 40033b8:	100695fa 	slli	r3,r2,23
 40033bc:	a0803fcc 	andi	r2,r20,255
 40033c0:	100a97fa 	slli	r5,r2,31
 40033c4:	00802034 	movhi	r2,128
 40033c8:	10bfffc4 	addi	r2,r2,-1
 40033cc:	2084703a 	and	r2,r4,r2
 40033d0:	10c4b03a 	or	r2,r2,r3
 40033d4:	1144b03a 	or	r2,r2,r5
 40033d8:	dfc00a17 	ldw	ra,40(sp)
 40033dc:	df000917 	ldw	fp,36(sp)
 40033e0:	ddc00817 	ldw	r23,32(sp)
 40033e4:	dd800717 	ldw	r22,28(sp)
 40033e8:	dd400617 	ldw	r21,24(sp)
 40033ec:	dd000517 	ldw	r20,20(sp)
 40033f0:	dcc00417 	ldw	r19,16(sp)
 40033f4:	dc800317 	ldw	r18,12(sp)
 40033f8:	dc400217 	ldw	r17,8(sp)
 40033fc:	dc000117 	ldw	r16,4(sp)
 4003400:	dec00b04 	addi	sp,sp,44
 4003404:	f800283a 	ret
 4003408:	90000d1e 	bne	r18,zero,4003440 <__mulsf3+0x1d8>
 400340c:	04400104 	movi	r17,4
 4003410:	05c00044 	movi	r23,1
 4003414:	003faf06 	br	40032d4 <__alt_data_end+0xfc0032d4>
 4003418:	9806c03a 	cmpne	r3,r19,zero
 400341c:	18c00084 	addi	r3,r3,2
 4003420:	003fba06 	br	400330c <__alt_data_end+0xfc00330c>
 4003424:	9800141e 	bne	r19,zero,4003478 <__mulsf3+0x210>
 4003428:	00c00044 	movi	r3,1
 400342c:	003fb706 	br	400330c <__alt_data_end+0xfc00330c>
 4003430:	a829883a 	mov	r20,r21
 4003434:	00ffffc4 	movi	r3,-1
 4003438:	0009883a 	mov	r4,zero
 400343c:	003fdd06 	br	40033b4 <__alt_data_end+0xfc0033b4>
 4003440:	9009883a 	mov	r4,r18
 4003444:	d9400015 	stw	r5,0(sp)
 4003448:	4003cdc0 	call	4003cdc <__clzsi2>
 400344c:	10fffec4 	addi	r3,r2,-5
 4003450:	10801d84 	addi	r2,r2,118
 4003454:	90e4983a 	sll	r18,r18,r3
 4003458:	00a1c83a 	sub	r16,zero,r2
 400345c:	0023883a 	mov	r17,zero
 4003460:	002f883a 	mov	r23,zero
 4003464:	d9400017 	ldw	r5,0(sp)
 4003468:	003f9a06 	br	40032d4 <__alt_data_end+0xfc0032d4>
 400346c:	04400304 	movi	r17,12
 4003470:	05c000c4 	movi	r23,3
 4003474:	003f9706 	br	40032d4 <__alt_data_end+0xfc0032d4>
 4003478:	9809883a 	mov	r4,r19
 400347c:	d9800015 	stw	r6,0(sp)
 4003480:	4003cdc0 	call	4003cdc <__clzsi2>
 4003484:	10fffec4 	addi	r3,r2,-5
 4003488:	10801d84 	addi	r2,r2,118
 400348c:	98e6983a 	sll	r19,r19,r3
 4003490:	0085c83a 	sub	r2,zero,r2
 4003494:	0007883a 	mov	r3,zero
 4003498:	d9800017 	ldw	r6,0(sp)
 400349c:	003f9b06 	br	400330c <__alt_data_end+0xfc00330c>
 40034a0:	01002034 	movhi	r4,128
 40034a4:	0029883a 	mov	r20,zero
 40034a8:	213fffc4 	addi	r4,r4,-1
 40034ac:	00ffffc4 	movi	r3,-1
 40034b0:	003fc006 	br	40033b4 <__alt_data_end+0xfc0033b4>
 40034b4:	9027883a 	mov	r19,r18
 40034b8:	b807883a 	mov	r3,r23
 40034bc:	003fb406 	br	4003390 <__alt_data_end+0xfc003390>
 40034c0:	9027883a 	mov	r19,r18
 40034c4:	e02b883a 	mov	r21,fp
 40034c8:	b807883a 	mov	r3,r23
 40034cc:	003fb006 	br	4003390 <__alt_data_end+0xfc003390>
 40034d0:	9028d43a 	srli	r20,r18,16
 40034d4:	982cd43a 	srli	r22,r19,16
 40034d8:	94bfffcc 	andi	r18,r18,65535
 40034dc:	9cffffcc 	andi	r19,r19,65535
 40034e0:	980b883a 	mov	r5,r19
 40034e4:	9009883a 	mov	r4,r18
 40034e8:	d9c00015 	stw	r7,0(sp)
 40034ec:	40031840 	call	4003184 <__mulsi3>
 40034f0:	a00b883a 	mov	r5,r20
 40034f4:	9809883a 	mov	r4,r19
 40034f8:	1023883a 	mov	r17,r2
 40034fc:	40031840 	call	4003184 <__mulsi3>
 4003500:	a009883a 	mov	r4,r20
 4003504:	b00b883a 	mov	r5,r22
 4003508:	1027883a 	mov	r19,r2
 400350c:	40031840 	call	4003184 <__mulsi3>
 4003510:	b00b883a 	mov	r5,r22
 4003514:	9009883a 	mov	r4,r18
 4003518:	1029883a 	mov	r20,r2
 400351c:	40031840 	call	4003184 <__mulsi3>
 4003520:	8806d43a 	srli	r3,r17,16
 4003524:	14c5883a 	add	r2,r2,r19
 4003528:	d9c00017 	ldw	r7,0(sp)
 400352c:	1885883a 	add	r2,r3,r2
 4003530:	14c0022e 	bgeu	r2,r19,400353c <__mulsf3+0x2d4>
 4003534:	00c00074 	movhi	r3,1
 4003538:	a0e9883a 	add	r20,r20,r3
 400353c:	1026943a 	slli	r19,r2,16
 4003540:	8c7fffcc 	andi	r17,r17,65535
 4003544:	1004d43a 	srli	r2,r2,16
 4003548:	9c63883a 	add	r17,r19,r17
 400354c:	882691ba 	slli	r19,r17,6
 4003550:	1505883a 	add	r2,r2,r20
 4003554:	8822d6ba 	srli	r17,r17,26
 4003558:	100891ba 	slli	r4,r2,6
 400355c:	9826c03a 	cmpne	r19,r19,zero
 4003560:	9c62b03a 	or	r17,r19,r17
 4003564:	8926b03a 	or	r19,r17,r4
 4003568:	9882002c 	andhi	r2,r19,2048
 400356c:	10000426 	beq	r2,zero,4003580 <__mulsf3+0x318>
 4003570:	9804d07a 	srli	r2,r19,1
 4003574:	9900004c 	andi	r4,r19,1
 4003578:	3821883a 	mov	r16,r7
 400357c:	1126b03a 	or	r19,r2,r4
 4003580:	80c01fc4 	addi	r3,r16,127
 4003584:	00c0210e 	bge	zero,r3,400360c <__mulsf3+0x3a4>
 4003588:	988001cc 	andi	r2,r19,7
 400358c:	10000426 	beq	r2,zero,40035a0 <__mulsf3+0x338>
 4003590:	988003cc 	andi	r2,r19,15
 4003594:	01000104 	movi	r4,4
 4003598:	11000126 	beq	r2,r4,40035a0 <__mulsf3+0x338>
 400359c:	9927883a 	add	r19,r19,r4
 40035a0:	9882002c 	andhi	r2,r19,2048
 40035a4:	10000426 	beq	r2,zero,40035b8 <__mulsf3+0x350>
 40035a8:	00be0034 	movhi	r2,63488
 40035ac:	10bfffc4 	addi	r2,r2,-1
 40035b0:	80c02004 	addi	r3,r16,128
 40035b4:	98a6703a 	and	r19,r19,r2
 40035b8:	00803f84 	movi	r2,254
 40035bc:	10ff9c16 	blt	r2,r3,4003430 <__alt_data_end+0xfc003430>
 40035c0:	980891ba 	slli	r4,r19,6
 40035c4:	a829883a 	mov	r20,r21
 40035c8:	2008d27a 	srli	r4,r4,9
 40035cc:	003f7906 	br	40033b4 <__alt_data_end+0xfc0033b4>
 40035d0:	9080102c 	andhi	r2,r18,64
 40035d4:	10000826 	beq	r2,zero,40035f8 <__mulsf3+0x390>
 40035d8:	9880102c 	andhi	r2,r19,64
 40035dc:	1000061e 	bne	r2,zero,40035f8 <__mulsf3+0x390>
 40035e0:	00802034 	movhi	r2,128
 40035e4:	99001034 	orhi	r4,r19,64
 40035e8:	10bfffc4 	addi	r2,r2,-1
 40035ec:	b029883a 	mov	r20,r22
 40035f0:	2088703a 	and	r4,r4,r2
 40035f4:	003fad06 	br	40034ac <__alt_data_end+0xfc0034ac>
 40035f8:	00802034 	movhi	r2,128
 40035fc:	91001034 	orhi	r4,r18,64
 4003600:	10bfffc4 	addi	r2,r2,-1
 4003604:	2088703a 	and	r4,r4,r2
 4003608:	003fa806 	br	40034ac <__alt_data_end+0xfc0034ac>
 400360c:	00800044 	movi	r2,1
 4003610:	10c7c83a 	sub	r3,r2,r3
 4003614:	008006c4 	movi	r2,27
 4003618:	10ff6316 	blt	r2,r3,40033a8 <__alt_data_end+0xfc0033a8>
 400361c:	00800804 	movi	r2,32
 4003620:	10c5c83a 	sub	r2,r2,r3
 4003624:	9884983a 	sll	r2,r19,r2
 4003628:	98c6d83a 	srl	r3,r19,r3
 400362c:	1004c03a 	cmpne	r2,r2,zero
 4003630:	1884b03a 	or	r2,r3,r2
 4003634:	10c001cc 	andi	r3,r2,7
 4003638:	18000426 	beq	r3,zero,400364c <__mulsf3+0x3e4>
 400363c:	10c003cc 	andi	r3,r2,15
 4003640:	01000104 	movi	r4,4
 4003644:	19000126 	beq	r3,r4,400364c <__mulsf3+0x3e4>
 4003648:	1105883a 	add	r2,r2,r4
 400364c:	10c1002c 	andhi	r3,r2,1024
 4003650:	18000626 	beq	r3,zero,400366c <__mulsf3+0x404>
 4003654:	a829883a 	mov	r20,r21
 4003658:	00c00044 	movi	r3,1
 400365c:	0009883a 	mov	r4,zero
 4003660:	003f5406 	br	40033b4 <__alt_data_end+0xfc0033b4>
 4003664:	3821883a 	mov	r16,r7
 4003668:	003fc506 	br	4003580 <__alt_data_end+0xfc003580>
 400366c:	100491ba 	slli	r2,r2,6
 4003670:	a829883a 	mov	r20,r21
 4003674:	0007883a 	mov	r3,zero
 4003678:	1008d27a 	srli	r4,r2,9
 400367c:	003f4d06 	br	40033b4 <__alt_data_end+0xfc0033b4>
 4003680:	00802034 	movhi	r2,128
 4003684:	99001034 	orhi	r4,r19,64
 4003688:	10bfffc4 	addi	r2,r2,-1
 400368c:	a829883a 	mov	r20,r21
 4003690:	2088703a 	and	r4,r4,r2
 4003694:	003f8506 	br	40034ac <__alt_data_end+0xfc0034ac>

04003698 <__subsf3>:
 4003698:	defffc04 	addi	sp,sp,-16
 400369c:	280cd5fa 	srli	r6,r5,23
 40036a0:	dc000015 	stw	r16,0(sp)
 40036a4:	01c02034 	movhi	r7,128
 40036a8:	2020d5fa 	srli	r16,r4,23
 40036ac:	39ffffc4 	addi	r7,r7,-1
 40036b0:	3906703a 	and	r3,r7,r4
 40036b4:	dc400115 	stw	r17,4(sp)
 40036b8:	394e703a 	and	r7,r7,r5
 40036bc:	2022d7fa 	srli	r17,r4,31
 40036c0:	dfc00315 	stw	ra,12(sp)
 40036c4:	dc800215 	stw	r18,8(sp)
 40036c8:	31803fcc 	andi	r6,r6,255
 40036cc:	01003fc4 	movi	r4,255
 40036d0:	84003fcc 	andi	r16,r16,255
 40036d4:	180690fa 	slli	r3,r3,3
 40036d8:	2804d7fa 	srli	r2,r5,31
 40036dc:	380e90fa 	slli	r7,r7,3
 40036e0:	31006d26 	beq	r6,r4,4003898 <__subsf3+0x200>
 40036e4:	1080005c 	xori	r2,r2,1
 40036e8:	8189c83a 	sub	r4,r16,r6
 40036ec:	14404f26 	beq	r2,r17,400382c <__subsf3+0x194>
 40036f0:	0100770e 	bge	zero,r4,40038d0 <__subsf3+0x238>
 40036f4:	30001e1e 	bne	r6,zero,4003770 <__subsf3+0xd8>
 40036f8:	38006a1e 	bne	r7,zero,40038a4 <__subsf3+0x20c>
 40036fc:	188001cc 	andi	r2,r3,7
 4003700:	10000426 	beq	r2,zero,4003714 <__subsf3+0x7c>
 4003704:	188003cc 	andi	r2,r3,15
 4003708:	01000104 	movi	r4,4
 400370c:	11000126 	beq	r2,r4,4003714 <__subsf3+0x7c>
 4003710:	1907883a 	add	r3,r3,r4
 4003714:	1881002c 	andhi	r2,r3,1024
 4003718:	10003926 	beq	r2,zero,4003800 <__subsf3+0x168>
 400371c:	84000044 	addi	r16,r16,1
 4003720:	00803fc4 	movi	r2,255
 4003724:	80807526 	beq	r16,r2,40038fc <__subsf3+0x264>
 4003728:	180691ba 	slli	r3,r3,6
 400372c:	8880004c 	andi	r2,r17,1
 4003730:	180ad27a 	srli	r5,r3,9
 4003734:	84003fcc 	andi	r16,r16,255
 4003738:	800695fa 	slli	r3,r16,23
 400373c:	10803fcc 	andi	r2,r2,255
 4003740:	01002034 	movhi	r4,128
 4003744:	213fffc4 	addi	r4,r4,-1
 4003748:	100497fa 	slli	r2,r2,31
 400374c:	2920703a 	and	r16,r5,r4
 4003750:	80e0b03a 	or	r16,r16,r3
 4003754:	8084b03a 	or	r2,r16,r2
 4003758:	dfc00317 	ldw	ra,12(sp)
 400375c:	dc800217 	ldw	r18,8(sp)
 4003760:	dc400117 	ldw	r17,4(sp)
 4003764:	dc000017 	ldw	r16,0(sp)
 4003768:	dec00404 	addi	sp,sp,16
 400376c:	f800283a 	ret
 4003770:	00803fc4 	movi	r2,255
 4003774:	80bfe126 	beq	r16,r2,40036fc <__alt_data_end+0xfc0036fc>
 4003778:	39c10034 	orhi	r7,r7,1024
 400377c:	008006c4 	movi	r2,27
 4003780:	11007416 	blt	r2,r4,4003954 <__subsf3+0x2bc>
 4003784:	00800804 	movi	r2,32
 4003788:	1105c83a 	sub	r2,r2,r4
 400378c:	3884983a 	sll	r2,r7,r2
 4003790:	390ed83a 	srl	r7,r7,r4
 4003794:	1008c03a 	cmpne	r4,r2,zero
 4003798:	390eb03a 	or	r7,r7,r4
 400379c:	19c7c83a 	sub	r3,r3,r7
 40037a0:	1881002c 	andhi	r2,r3,1024
 40037a4:	10001426 	beq	r2,zero,40037f8 <__subsf3+0x160>
 40037a8:	04810034 	movhi	r18,1024
 40037ac:	94bfffc4 	addi	r18,r18,-1
 40037b0:	1ca4703a 	and	r18,r3,r18
 40037b4:	9009883a 	mov	r4,r18
 40037b8:	4003cdc0 	call	4003cdc <__clzsi2>
 40037bc:	10bffec4 	addi	r2,r2,-5
 40037c0:	90a4983a 	sll	r18,r18,r2
 40037c4:	14005116 	blt	r2,r16,400390c <__subsf3+0x274>
 40037c8:	1405c83a 	sub	r2,r2,r16
 40037cc:	10c00044 	addi	r3,r2,1
 40037d0:	00800804 	movi	r2,32
 40037d4:	10c5c83a 	sub	r2,r2,r3
 40037d8:	9084983a 	sll	r2,r18,r2
 40037dc:	90e4d83a 	srl	r18,r18,r3
 40037e0:	0021883a 	mov	r16,zero
 40037e4:	1006c03a 	cmpne	r3,r2,zero
 40037e8:	90c6b03a 	or	r3,r18,r3
 40037ec:	003fc306 	br	40036fc <__alt_data_end+0xfc0036fc>
 40037f0:	2000e026 	beq	r4,zero,4003b74 <__subsf3+0x4dc>
 40037f4:	2007883a 	mov	r3,r4
 40037f8:	188001cc 	andi	r2,r3,7
 40037fc:	103fc11e 	bne	r2,zero,4003704 <__alt_data_end+0xfc003704>
 4003800:	180ad0fa 	srli	r5,r3,3
 4003804:	00c03fc4 	movi	r3,255
 4003808:	8880004c 	andi	r2,r17,1
 400380c:	80c0031e 	bne	r16,r3,400381c <__subsf3+0x184>
 4003810:	28006d26 	beq	r5,zero,40039c8 <__subsf3+0x330>
 4003814:	29401034 	orhi	r5,r5,64
 4003818:	043fffc4 	movi	r16,-1
 400381c:	00c02034 	movhi	r3,128
 4003820:	18ffffc4 	addi	r3,r3,-1
 4003824:	28ca703a 	and	r5,r5,r3
 4003828:	003fc206 	br	4003734 <__alt_data_end+0xfc003734>
 400382c:	01003c0e 	bge	zero,r4,4003920 <__subsf3+0x288>
 4003830:	30002126 	beq	r6,zero,40038b8 <__subsf3+0x220>
 4003834:	01403fc4 	movi	r5,255
 4003838:	817fb026 	beq	r16,r5,40036fc <__alt_data_end+0xfc0036fc>
 400383c:	39c10034 	orhi	r7,r7,1024
 4003840:	014006c4 	movi	r5,27
 4003844:	29007416 	blt	r5,r4,4003a18 <__subsf3+0x380>
 4003848:	01400804 	movi	r5,32
 400384c:	290bc83a 	sub	r5,r5,r4
 4003850:	394a983a 	sll	r5,r7,r5
 4003854:	390ed83a 	srl	r7,r7,r4
 4003858:	2808c03a 	cmpne	r4,r5,zero
 400385c:	390eb03a 	or	r7,r7,r4
 4003860:	19c7883a 	add	r3,r3,r7
 4003864:	1901002c 	andhi	r4,r3,1024
 4003868:	20003826 	beq	r4,zero,400394c <__subsf3+0x2b4>
 400386c:	84000044 	addi	r16,r16,1
 4003870:	01003fc4 	movi	r4,255
 4003874:	81005426 	beq	r16,r4,40039c8 <__subsf3+0x330>
 4003878:	1023883a 	mov	r17,r2
 400387c:	00bf0034 	movhi	r2,64512
 4003880:	10bfffc4 	addi	r2,r2,-1
 4003884:	1900004c 	andi	r4,r3,1
 4003888:	1886703a 	and	r3,r3,r2
 400388c:	1806d07a 	srli	r3,r3,1
 4003890:	1906b03a 	or	r3,r3,r4
 4003894:	003f9906 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003898:	383f9226 	beq	r7,zero,40036e4 <__alt_data_end+0xfc0036e4>
 400389c:	10803fcc 	andi	r2,r2,255
 40038a0:	003f9106 	br	40036e8 <__alt_data_end+0xfc0036e8>
 40038a4:	213fffc4 	addi	r4,r4,-1
 40038a8:	203fbc26 	beq	r4,zero,400379c <__alt_data_end+0xfc00379c>
 40038ac:	00803fc4 	movi	r2,255
 40038b0:	80bfb21e 	bne	r16,r2,400377c <__alt_data_end+0xfc00377c>
 40038b4:	003f9106 	br	40036fc <__alt_data_end+0xfc0036fc>
 40038b8:	383f9026 	beq	r7,zero,40036fc <__alt_data_end+0xfc0036fc>
 40038bc:	213fffc4 	addi	r4,r4,-1
 40038c0:	203fe726 	beq	r4,zero,4003860 <__alt_data_end+0xfc003860>
 40038c4:	01403fc4 	movi	r5,255
 40038c8:	817fdd1e 	bne	r16,r5,4003840 <__alt_data_end+0xfc003840>
 40038cc:	003f8b06 	br	40036fc <__alt_data_end+0xfc0036fc>
 40038d0:	2000221e 	bne	r4,zero,400395c <__subsf3+0x2c4>
 40038d4:	81000044 	addi	r4,r16,1
 40038d8:	21003fcc 	andi	r4,r4,255
 40038dc:	01400044 	movi	r5,1
 40038e0:	2900470e 	bge	r5,r4,4003a00 <__subsf3+0x368>
 40038e4:	19e5c83a 	sub	r18,r3,r7
 40038e8:	9141002c 	andhi	r5,r18,1024
 40038ec:	28002d26 	beq	r5,zero,40039a4 <__subsf3+0x30c>
 40038f0:	38e5c83a 	sub	r18,r7,r3
 40038f4:	1023883a 	mov	r17,r2
 40038f8:	003fae06 	br	40037b4 <__alt_data_end+0xfc0037b4>
 40038fc:	8880004c 	andi	r2,r17,1
 4003900:	043fffc4 	movi	r16,-1
 4003904:	000b883a 	mov	r5,zero
 4003908:	003f8a06 	br	4003734 <__alt_data_end+0xfc003734>
 400390c:	00ff0034 	movhi	r3,64512
 4003910:	18ffffc4 	addi	r3,r3,-1
 4003914:	80a1c83a 	sub	r16,r16,r2
 4003918:	90c6703a 	and	r3,r18,r3
 400391c:	003f7706 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003920:	2000431e 	bne	r4,zero,4003a30 <__subsf3+0x398>
 4003924:	81000044 	addi	r4,r16,1
 4003928:	21803fcc 	andi	r6,r4,255
 400392c:	01400044 	movi	r5,1
 4003930:	2980280e 	bge	r5,r6,40039d4 <__subsf3+0x33c>
 4003934:	01403fc4 	movi	r5,255
 4003938:	21402326 	beq	r4,r5,40039c8 <__subsf3+0x330>
 400393c:	19c7883a 	add	r3,r3,r7
 4003940:	1806d07a 	srli	r3,r3,1
 4003944:	2021883a 	mov	r16,r4
 4003948:	003f6c06 	br	40036fc <__alt_data_end+0xfc0036fc>
 400394c:	1023883a 	mov	r17,r2
 4003950:	003fa906 	br	40037f8 <__alt_data_end+0xfc0037f8>
 4003954:	01c00044 	movi	r7,1
 4003958:	003f9006 	br	400379c <__alt_data_end+0xfc00379c>
 400395c:	8000151e 	bne	r16,zero,40039b4 <__subsf3+0x31c>
 4003960:	18002f26 	beq	r3,zero,4003a20 <__subsf3+0x388>
 4003964:	0108303a 	nor	r4,zero,r4
 4003968:	20000a26 	beq	r4,zero,4003994 <__subsf3+0x2fc>
 400396c:	01403fc4 	movi	r5,255
 4003970:	31402b26 	beq	r6,r5,4003a20 <__subsf3+0x388>
 4003974:	014006c4 	movi	r5,27
 4003978:	29006e16 	blt	r5,r4,4003b34 <__subsf3+0x49c>
 400397c:	01400804 	movi	r5,32
 4003980:	290bc83a 	sub	r5,r5,r4
 4003984:	194a983a 	sll	r5,r3,r5
 4003988:	1908d83a 	srl	r4,r3,r4
 400398c:	2806c03a 	cmpne	r3,r5,zero
 4003990:	20c6b03a 	or	r3,r4,r3
 4003994:	38c7c83a 	sub	r3,r7,r3
 4003998:	3021883a 	mov	r16,r6
 400399c:	1023883a 	mov	r17,r2
 40039a0:	003f7f06 	br	40037a0 <__alt_data_end+0xfc0037a0>
 40039a4:	903f831e 	bne	r18,zero,40037b4 <__alt_data_end+0xfc0037b4>
 40039a8:	0005883a 	mov	r2,zero
 40039ac:	0021883a 	mov	r16,zero
 40039b0:	003f9a06 	br	400381c <__alt_data_end+0xfc00381c>
 40039b4:	01403fc4 	movi	r5,255
 40039b8:	31401926 	beq	r6,r5,4003a20 <__subsf3+0x388>
 40039bc:	0109c83a 	sub	r4,zero,r4
 40039c0:	18c10034 	orhi	r3,r3,1024
 40039c4:	003feb06 	br	4003974 <__alt_data_end+0xfc003974>
 40039c8:	043fffc4 	movi	r16,-1
 40039cc:	000b883a 	mov	r5,zero
 40039d0:	003f5806 	br	4003734 <__alt_data_end+0xfc003734>
 40039d4:	8000481e 	bne	r16,zero,4003af8 <__subsf3+0x460>
 40039d8:	18006226 	beq	r3,zero,4003b64 <__subsf3+0x4cc>
 40039dc:	383f4726 	beq	r7,zero,40036fc <__alt_data_end+0xfc0036fc>
 40039e0:	19c7883a 	add	r3,r3,r7
 40039e4:	1881002c 	andhi	r2,r3,1024
 40039e8:	103f8326 	beq	r2,zero,40037f8 <__alt_data_end+0xfc0037f8>
 40039ec:	00bf0034 	movhi	r2,64512
 40039f0:	10bfffc4 	addi	r2,r2,-1
 40039f4:	2821883a 	mov	r16,r5
 40039f8:	1886703a 	and	r3,r3,r2
 40039fc:	003f3f06 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003a00:	80001c1e 	bne	r16,zero,4003a74 <__subsf3+0x3dc>
 4003a04:	1800261e 	bne	r3,zero,4003aa0 <__subsf3+0x408>
 4003a08:	38004c26 	beq	r7,zero,4003b3c <__subsf3+0x4a4>
 4003a0c:	3807883a 	mov	r3,r7
 4003a10:	1023883a 	mov	r17,r2
 4003a14:	003f3906 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003a18:	01c00044 	movi	r7,1
 4003a1c:	003f9006 	br	4003860 <__alt_data_end+0xfc003860>
 4003a20:	3807883a 	mov	r3,r7
 4003a24:	3021883a 	mov	r16,r6
 4003a28:	1023883a 	mov	r17,r2
 4003a2c:	003f3306 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003a30:	8000161e 	bne	r16,zero,4003a8c <__subsf3+0x3f4>
 4003a34:	18002d26 	beq	r3,zero,4003aec <__subsf3+0x454>
 4003a38:	0108303a 	nor	r4,zero,r4
 4003a3c:	20000a26 	beq	r4,zero,4003a68 <__subsf3+0x3d0>
 4003a40:	01403fc4 	movi	r5,255
 4003a44:	31402926 	beq	r6,r5,4003aec <__subsf3+0x454>
 4003a48:	014006c4 	movi	r5,27
 4003a4c:	29004716 	blt	r5,r4,4003b6c <__subsf3+0x4d4>
 4003a50:	01400804 	movi	r5,32
 4003a54:	290bc83a 	sub	r5,r5,r4
 4003a58:	194a983a 	sll	r5,r3,r5
 4003a5c:	1908d83a 	srl	r4,r3,r4
 4003a60:	2806c03a 	cmpne	r3,r5,zero
 4003a64:	20c6b03a 	or	r3,r4,r3
 4003a68:	19c7883a 	add	r3,r3,r7
 4003a6c:	3021883a 	mov	r16,r6
 4003a70:	003f7c06 	br	4003864 <__alt_data_end+0xfc003864>
 4003a74:	1800111e 	bne	r3,zero,4003abc <__subsf3+0x424>
 4003a78:	38003326 	beq	r7,zero,4003b48 <__subsf3+0x4b0>
 4003a7c:	3807883a 	mov	r3,r7
 4003a80:	1023883a 	mov	r17,r2
 4003a84:	04003fc4 	movi	r16,255
 4003a88:	003f1c06 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003a8c:	01403fc4 	movi	r5,255
 4003a90:	31401626 	beq	r6,r5,4003aec <__subsf3+0x454>
 4003a94:	0109c83a 	sub	r4,zero,r4
 4003a98:	18c10034 	orhi	r3,r3,1024
 4003a9c:	003fea06 	br	4003a48 <__alt_data_end+0xfc003a48>
 4003aa0:	383f1626 	beq	r7,zero,40036fc <__alt_data_end+0xfc0036fc>
 4003aa4:	19c9c83a 	sub	r4,r3,r7
 4003aa8:	2141002c 	andhi	r5,r4,1024
 4003aac:	283f5026 	beq	r5,zero,40037f0 <__alt_data_end+0xfc0037f0>
 4003ab0:	38c7c83a 	sub	r3,r7,r3
 4003ab4:	1023883a 	mov	r17,r2
 4003ab8:	003f1006 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003abc:	38001b26 	beq	r7,zero,4003b2c <__subsf3+0x494>
 4003ac0:	1806d0fa 	srli	r3,r3,3
 4003ac4:	1900102c 	andhi	r4,r3,64
 4003ac8:	20000526 	beq	r4,zero,4003ae0 <__subsf3+0x448>
 4003acc:	380ed0fa 	srli	r7,r7,3
 4003ad0:	3900102c 	andhi	r4,r7,64
 4003ad4:	2000021e 	bne	r4,zero,4003ae0 <__subsf3+0x448>
 4003ad8:	3807883a 	mov	r3,r7
 4003adc:	1023883a 	mov	r17,r2
 4003ae0:	180690fa 	slli	r3,r3,3
 4003ae4:	04003fc4 	movi	r16,255
 4003ae8:	003f0406 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003aec:	3807883a 	mov	r3,r7
 4003af0:	3021883a 	mov	r16,r6
 4003af4:	003f0106 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003af8:	18001726 	beq	r3,zero,4003b58 <__subsf3+0x4c0>
 4003afc:	38000b26 	beq	r7,zero,4003b2c <__subsf3+0x494>
 4003b00:	1806d0fa 	srli	r3,r3,3
 4003b04:	1900102c 	andhi	r4,r3,64
 4003b08:	20000426 	beq	r4,zero,4003b1c <__subsf3+0x484>
 4003b0c:	380ed0fa 	srli	r7,r7,3
 4003b10:	3900102c 	andhi	r4,r7,64
 4003b14:	2000011e 	bne	r4,zero,4003b1c <__subsf3+0x484>
 4003b18:	3807883a 	mov	r3,r7
 4003b1c:	180690fa 	slli	r3,r3,3
 4003b20:	1023883a 	mov	r17,r2
 4003b24:	04003fc4 	movi	r16,255
 4003b28:	003ef406 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003b2c:	04003fc4 	movi	r16,255
 4003b30:	003ef206 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003b34:	00c00044 	movi	r3,1
 4003b38:	003f9606 	br	4003994 <__alt_data_end+0xfc003994>
 4003b3c:	000b883a 	mov	r5,zero
 4003b40:	0005883a 	mov	r2,zero
 4003b44:	003f3506 	br	400381c <__alt_data_end+0xfc00381c>
 4003b48:	01402034 	movhi	r5,128
 4003b4c:	297fffc4 	addi	r5,r5,-1
 4003b50:	0005883a 	mov	r2,zero
 4003b54:	003f2f06 	br	4003814 <__alt_data_end+0xfc003814>
 4003b58:	3807883a 	mov	r3,r7
 4003b5c:	04003fc4 	movi	r16,255
 4003b60:	003ee606 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003b64:	3807883a 	mov	r3,r7
 4003b68:	003ee406 	br	40036fc <__alt_data_end+0xfc0036fc>
 4003b6c:	00c00044 	movi	r3,1
 4003b70:	003fbd06 	br	4003a68 <__alt_data_end+0xfc003a68>
 4003b74:	0005883a 	mov	r2,zero
 4003b78:	003f2806 	br	400381c <__alt_data_end+0xfc00381c>

04003b7c <__fixsfsi>:
 4003b7c:	200ad5fa 	srli	r5,r4,23
 4003b80:	00c02034 	movhi	r3,128
 4003b84:	18ffffc4 	addi	r3,r3,-1
 4003b88:	29403fcc 	andi	r5,r5,255
 4003b8c:	00801f84 	movi	r2,126
 4003b90:	1906703a 	and	r3,r3,r4
 4003b94:	2008d7fa 	srli	r4,r4,31
 4003b98:	11400e0e 	bge	r2,r5,4003bd4 <__fixsfsi+0x58>
 4003b9c:	00802744 	movi	r2,157
 4003ba0:	11400816 	blt	r2,r5,4003bc4 <__fixsfsi+0x48>
 4003ba4:	00802544 	movi	r2,149
 4003ba8:	18c02034 	orhi	r3,r3,128
 4003bac:	11400b0e 	bge	r2,r5,4003bdc <__fixsfsi+0x60>
 4003bb0:	28bfda84 	addi	r2,r5,-150
 4003bb4:	1884983a 	sll	r2,r3,r2
 4003bb8:	20000726 	beq	r4,zero,4003bd8 <__fixsfsi+0x5c>
 4003bbc:	0085c83a 	sub	r2,zero,r2
 4003bc0:	f800283a 	ret
 4003bc4:	00a00034 	movhi	r2,32768
 4003bc8:	10bfffc4 	addi	r2,r2,-1
 4003bcc:	2085883a 	add	r2,r4,r2
 4003bd0:	f800283a 	ret
 4003bd4:	0005883a 	mov	r2,zero
 4003bd8:	f800283a 	ret
 4003bdc:	00802584 	movi	r2,150
 4003be0:	1145c83a 	sub	r2,r2,r5
 4003be4:	1884d83a 	srl	r2,r3,r2
 4003be8:	003ff306 	br	4003bb8 <__alt_data_end+0xfc003bb8>

04003bec <__floatunsisf>:
 4003bec:	defffe04 	addi	sp,sp,-8
 4003bf0:	dfc00115 	stw	ra,4(sp)
 4003bf4:	dc000015 	stw	r16,0(sp)
 4003bf8:	20002c26 	beq	r4,zero,4003cac <__floatunsisf+0xc0>
 4003bfc:	2021883a 	mov	r16,r4
 4003c00:	4003cdc0 	call	4003cdc <__clzsi2>
 4003c04:	00c02784 	movi	r3,158
 4003c08:	1887c83a 	sub	r3,r3,r2
 4003c0c:	01002584 	movi	r4,150
 4003c10:	20c00f16 	blt	r4,r3,4003c50 <__floatunsisf+0x64>
 4003c14:	20c9c83a 	sub	r4,r4,r3
 4003c18:	8108983a 	sll	r4,r16,r4
 4003c1c:	00802034 	movhi	r2,128
 4003c20:	10bfffc4 	addi	r2,r2,-1
 4003c24:	2088703a 	and	r4,r4,r2
 4003c28:	18803fcc 	andi	r2,r3,255
 4003c2c:	100695fa 	slli	r3,r2,23
 4003c30:	00802034 	movhi	r2,128
 4003c34:	10bfffc4 	addi	r2,r2,-1
 4003c38:	2084703a 	and	r2,r4,r2
 4003c3c:	10c4b03a 	or	r2,r2,r3
 4003c40:	dfc00117 	ldw	ra,4(sp)
 4003c44:	dc000017 	ldw	r16,0(sp)
 4003c48:	dec00204 	addi	sp,sp,8
 4003c4c:	f800283a 	ret
 4003c50:	01002644 	movi	r4,153
 4003c54:	20c01816 	blt	r4,r3,4003cb8 <__floatunsisf+0xcc>
 4003c58:	20c9c83a 	sub	r4,r4,r3
 4003c5c:	8108983a 	sll	r4,r16,r4
 4003c60:	017f0034 	movhi	r5,64512
 4003c64:	297fffc4 	addi	r5,r5,-1
 4003c68:	218001cc 	andi	r6,r4,7
 4003c6c:	214a703a 	and	r5,r4,r5
 4003c70:	30000426 	beq	r6,zero,4003c84 <__floatunsisf+0x98>
 4003c74:	210003cc 	andi	r4,r4,15
 4003c78:	01800104 	movi	r6,4
 4003c7c:	21800126 	beq	r4,r6,4003c84 <__floatunsisf+0x98>
 4003c80:	298b883a 	add	r5,r5,r6
 4003c84:	2901002c 	andhi	r4,r5,1024
 4003c88:	20000526 	beq	r4,zero,4003ca0 <__floatunsisf+0xb4>
 4003c8c:	00c027c4 	movi	r3,159
 4003c90:	1887c83a 	sub	r3,r3,r2
 4003c94:	00bf0034 	movhi	r2,64512
 4003c98:	10bfffc4 	addi	r2,r2,-1
 4003c9c:	288a703a 	and	r5,r5,r2
 4003ca0:	280891ba 	slli	r4,r5,6
 4003ca4:	2008d27a 	srli	r4,r4,9
 4003ca8:	003fdf06 	br	4003c28 <__alt_data_end+0xfc003c28>
 4003cac:	0007883a 	mov	r3,zero
 4003cb0:	0009883a 	mov	r4,zero
 4003cb4:	003fdc06 	br	4003c28 <__alt_data_end+0xfc003c28>
 4003cb8:	01402e44 	movi	r5,185
 4003cbc:	28cbc83a 	sub	r5,r5,r3
 4003cc0:	01000144 	movi	r4,5
 4003cc4:	2089c83a 	sub	r4,r4,r2
 4003cc8:	814a983a 	sll	r5,r16,r5
 4003ccc:	8108d83a 	srl	r4,r16,r4
 4003cd0:	2820c03a 	cmpne	r16,r5,zero
 4003cd4:	2408b03a 	or	r4,r4,r16
 4003cd8:	003fe106 	br	4003c60 <__alt_data_end+0xfc003c60>

04003cdc <__clzsi2>:
 4003cdc:	00bfffd4 	movui	r2,65535
 4003ce0:	11000536 	bltu	r2,r4,4003cf8 <__clzsi2+0x1c>
 4003ce4:	00803fc4 	movi	r2,255
 4003ce8:	11000f36 	bltu	r2,r4,4003d28 <__clzsi2+0x4c>
 4003cec:	00800804 	movi	r2,32
 4003cf0:	0007883a 	mov	r3,zero
 4003cf4:	00000506 	br	4003d0c <__clzsi2+0x30>
 4003cf8:	00804034 	movhi	r2,256
 4003cfc:	10bfffc4 	addi	r2,r2,-1
 4003d00:	11000c2e 	bgeu	r2,r4,4003d34 <__clzsi2+0x58>
 4003d04:	00800204 	movi	r2,8
 4003d08:	00c00604 	movi	r3,24
 4003d0c:	20c8d83a 	srl	r4,r4,r3
 4003d10:	00c10074 	movhi	r3,1025
 4003d14:	18d69a04 	addi	r3,r3,23144
 4003d18:	1909883a 	add	r4,r3,r4
 4003d1c:	20c00003 	ldbu	r3,0(r4)
 4003d20:	10c5c83a 	sub	r2,r2,r3
 4003d24:	f800283a 	ret
 4003d28:	00800604 	movi	r2,24
 4003d2c:	00c00204 	movi	r3,8
 4003d30:	003ff606 	br	4003d0c <__alt_data_end+0xfc003d0c>
 4003d34:	00800404 	movi	r2,16
 4003d38:	1007883a 	mov	r3,r2
 4003d3c:	003ff306 	br	4003d0c <__alt_data_end+0xfc003d0c>

04003d40 <_printf_r>:
 4003d40:	defffd04 	addi	sp,sp,-12
 4003d44:	2805883a 	mov	r2,r5
 4003d48:	dfc00015 	stw	ra,0(sp)
 4003d4c:	d9800115 	stw	r6,4(sp)
 4003d50:	d9c00215 	stw	r7,8(sp)
 4003d54:	21400217 	ldw	r5,8(r4)
 4003d58:	d9c00104 	addi	r7,sp,4
 4003d5c:	100d883a 	mov	r6,r2
 4003d60:	4003f380 	call	4003f38 <___vfprintf_internal_r>
 4003d64:	dfc00017 	ldw	ra,0(sp)
 4003d68:	dec00304 	addi	sp,sp,12
 4003d6c:	f800283a 	ret

04003d70 <printf>:
 4003d70:	defffc04 	addi	sp,sp,-16
 4003d74:	dfc00015 	stw	ra,0(sp)
 4003d78:	d9400115 	stw	r5,4(sp)
 4003d7c:	d9800215 	stw	r6,8(sp)
 4003d80:	d9c00315 	stw	r7,12(sp)
 4003d84:	00810074 	movhi	r2,1025
 4003d88:	109e2d04 	addi	r2,r2,30900
 4003d8c:	10800017 	ldw	r2,0(r2)
 4003d90:	200b883a 	mov	r5,r4
 4003d94:	d9800104 	addi	r6,sp,4
 4003d98:	11000217 	ldw	r4,8(r2)
 4003d9c:	40062140 	call	4006214 <__vfprintf_internal>
 4003da0:	dfc00017 	ldw	ra,0(sp)
 4003da4:	dec00404 	addi	sp,sp,16
 4003da8:	f800283a 	ret

04003dac <_putchar_r>:
 4003dac:	21800217 	ldw	r6,8(r4)
 4003db0:	400add81 	jmpi	400add8 <_putc_r>

04003db4 <putchar>:
 4003db4:	00810074 	movhi	r2,1025
 4003db8:	109e2d04 	addi	r2,r2,30900
 4003dbc:	200b883a 	mov	r5,r4
 4003dc0:	11000017 	ldw	r4,0(r2)
 4003dc4:	21800217 	ldw	r6,8(r4)
 4003dc8:	400add81 	jmpi	400add8 <_putc_r>

04003dcc <_puts_r>:
 4003dcc:	defff604 	addi	sp,sp,-40
 4003dd0:	dc000715 	stw	r16,28(sp)
 4003dd4:	2021883a 	mov	r16,r4
 4003dd8:	2809883a 	mov	r4,r5
 4003ddc:	dc400815 	stw	r17,32(sp)
 4003de0:	dfc00915 	stw	ra,36(sp)
 4003de4:	2823883a 	mov	r17,r5
 4003de8:	4003ea00 	call	4003ea0 <strlen>
 4003dec:	10c00044 	addi	r3,r2,1
 4003df0:	d8800115 	stw	r2,4(sp)
 4003df4:	00810074 	movhi	r2,1025
 4003df8:	1096da04 	addi	r2,r2,23400
 4003dfc:	d8800215 	stw	r2,8(sp)
 4003e00:	00800044 	movi	r2,1
 4003e04:	d8800315 	stw	r2,12(sp)
 4003e08:	00800084 	movi	r2,2
 4003e0c:	dc400015 	stw	r17,0(sp)
 4003e10:	d8c00615 	stw	r3,24(sp)
 4003e14:	dec00415 	stw	sp,16(sp)
 4003e18:	d8800515 	stw	r2,20(sp)
 4003e1c:	80000226 	beq	r16,zero,4003e28 <_puts_r+0x5c>
 4003e20:	80800e17 	ldw	r2,56(r16)
 4003e24:	10001426 	beq	r2,zero,4003e78 <_puts_r+0xac>
 4003e28:	81400217 	ldw	r5,8(r16)
 4003e2c:	2880030b 	ldhu	r2,12(r5)
 4003e30:	10c8000c 	andi	r3,r2,8192
 4003e34:	1800061e 	bne	r3,zero,4003e50 <_puts_r+0x84>
 4003e38:	29001917 	ldw	r4,100(r5)
 4003e3c:	00f7ffc4 	movi	r3,-8193
 4003e40:	10880014 	ori	r2,r2,8192
 4003e44:	20c6703a 	and	r3,r4,r3
 4003e48:	2880030d 	sth	r2,12(r5)
 4003e4c:	28c01915 	stw	r3,100(r5)
 4003e50:	d9800404 	addi	r6,sp,16
 4003e54:	8009883a 	mov	r4,r16
 4003e58:	400877c0 	call	400877c <__sfvwrite_r>
 4003e5c:	1000091e 	bne	r2,zero,4003e84 <_puts_r+0xb8>
 4003e60:	00800284 	movi	r2,10
 4003e64:	dfc00917 	ldw	ra,36(sp)
 4003e68:	dc400817 	ldw	r17,32(sp)
 4003e6c:	dc000717 	ldw	r16,28(sp)
 4003e70:	dec00a04 	addi	sp,sp,40
 4003e74:	f800283a 	ret
 4003e78:	8009883a 	mov	r4,r16
 4003e7c:	40082f80 	call	40082f8 <__sinit>
 4003e80:	003fe906 	br	4003e28 <__alt_data_end+0xfc003e28>
 4003e84:	00bfffc4 	movi	r2,-1
 4003e88:	003ff606 	br	4003e64 <__alt_data_end+0xfc003e64>

04003e8c <puts>:
 4003e8c:	00810074 	movhi	r2,1025
 4003e90:	109e2d04 	addi	r2,r2,30900
 4003e94:	200b883a 	mov	r5,r4
 4003e98:	11000017 	ldw	r4,0(r2)
 4003e9c:	4003dcc1 	jmpi	4003dcc <_puts_r>

04003ea0 <strlen>:
 4003ea0:	208000cc 	andi	r2,r4,3
 4003ea4:	10002026 	beq	r2,zero,4003f28 <strlen+0x88>
 4003ea8:	20800007 	ldb	r2,0(r4)
 4003eac:	10002026 	beq	r2,zero,4003f30 <strlen+0x90>
 4003eb0:	2005883a 	mov	r2,r4
 4003eb4:	00000206 	br	4003ec0 <strlen+0x20>
 4003eb8:	10c00007 	ldb	r3,0(r2)
 4003ebc:	18001826 	beq	r3,zero,4003f20 <strlen+0x80>
 4003ec0:	10800044 	addi	r2,r2,1
 4003ec4:	10c000cc 	andi	r3,r2,3
 4003ec8:	183ffb1e 	bne	r3,zero,4003eb8 <__alt_data_end+0xfc003eb8>
 4003ecc:	10c00017 	ldw	r3,0(r2)
 4003ed0:	01ffbff4 	movhi	r7,65279
 4003ed4:	39ffbfc4 	addi	r7,r7,-257
 4003ed8:	00ca303a 	nor	r5,zero,r3
 4003edc:	01a02074 	movhi	r6,32897
 4003ee0:	19c7883a 	add	r3,r3,r7
 4003ee4:	31a02004 	addi	r6,r6,-32640
 4003ee8:	1946703a 	and	r3,r3,r5
 4003eec:	1986703a 	and	r3,r3,r6
 4003ef0:	1800091e 	bne	r3,zero,4003f18 <strlen+0x78>
 4003ef4:	10800104 	addi	r2,r2,4
 4003ef8:	10c00017 	ldw	r3,0(r2)
 4003efc:	19cb883a 	add	r5,r3,r7
 4003f00:	00c6303a 	nor	r3,zero,r3
 4003f04:	28c6703a 	and	r3,r5,r3
 4003f08:	1986703a 	and	r3,r3,r6
 4003f0c:	183ff926 	beq	r3,zero,4003ef4 <__alt_data_end+0xfc003ef4>
 4003f10:	00000106 	br	4003f18 <strlen+0x78>
 4003f14:	10800044 	addi	r2,r2,1
 4003f18:	10c00007 	ldb	r3,0(r2)
 4003f1c:	183ffd1e 	bne	r3,zero,4003f14 <__alt_data_end+0xfc003f14>
 4003f20:	1105c83a 	sub	r2,r2,r4
 4003f24:	f800283a 	ret
 4003f28:	2005883a 	mov	r2,r4
 4003f2c:	003fe706 	br	4003ecc <__alt_data_end+0xfc003ecc>
 4003f30:	0005883a 	mov	r2,zero
 4003f34:	f800283a 	ret

04003f38 <___vfprintf_internal_r>:
 4003f38:	deffb804 	addi	sp,sp,-288
 4003f3c:	dfc04715 	stw	ra,284(sp)
 4003f40:	ddc04515 	stw	r23,276(sp)
 4003f44:	dd404315 	stw	r21,268(sp)
 4003f48:	d9002d15 	stw	r4,180(sp)
 4003f4c:	282f883a 	mov	r23,r5
 4003f50:	302b883a 	mov	r21,r6
 4003f54:	d9c02e15 	stw	r7,184(sp)
 4003f58:	df004615 	stw	fp,280(sp)
 4003f5c:	dd804415 	stw	r22,272(sp)
 4003f60:	dd004215 	stw	r20,264(sp)
 4003f64:	dcc04115 	stw	r19,260(sp)
 4003f68:	dc804015 	stw	r18,256(sp)
 4003f6c:	dc403f15 	stw	r17,252(sp)
 4003f70:	dc003e15 	stw	r16,248(sp)
 4003f74:	4008e780 	call	4008e78 <_localeconv_r>
 4003f78:	10800017 	ldw	r2,0(r2)
 4003f7c:	1009883a 	mov	r4,r2
 4003f80:	d8803415 	stw	r2,208(sp)
 4003f84:	4003ea00 	call	4003ea0 <strlen>
 4003f88:	d8803715 	stw	r2,220(sp)
 4003f8c:	d8802d17 	ldw	r2,180(sp)
 4003f90:	10000226 	beq	r2,zero,4003f9c <___vfprintf_internal_r+0x64>
 4003f94:	10800e17 	ldw	r2,56(r2)
 4003f98:	1000fb26 	beq	r2,zero,4004388 <___vfprintf_internal_r+0x450>
 4003f9c:	b880030b 	ldhu	r2,12(r23)
 4003fa0:	10c8000c 	andi	r3,r2,8192
 4003fa4:	1800061e 	bne	r3,zero,4003fc0 <___vfprintf_internal_r+0x88>
 4003fa8:	b9001917 	ldw	r4,100(r23)
 4003fac:	00f7ffc4 	movi	r3,-8193
 4003fb0:	10880014 	ori	r2,r2,8192
 4003fb4:	20c6703a 	and	r3,r4,r3
 4003fb8:	b880030d 	sth	r2,12(r23)
 4003fbc:	b8c01915 	stw	r3,100(r23)
 4003fc0:	10c0020c 	andi	r3,r2,8
 4003fc4:	1800c326 	beq	r3,zero,40042d4 <___vfprintf_internal_r+0x39c>
 4003fc8:	b8c00417 	ldw	r3,16(r23)
 4003fcc:	1800c126 	beq	r3,zero,40042d4 <___vfprintf_internal_r+0x39c>
 4003fd0:	1080068c 	andi	r2,r2,26
 4003fd4:	00c00284 	movi	r3,10
 4003fd8:	10c0c626 	beq	r2,r3,40042f4 <___vfprintf_internal_r+0x3bc>
 4003fdc:	d8c00404 	addi	r3,sp,16
 4003fe0:	05010074 	movhi	r20,1025
 4003fe4:	d9001e04 	addi	r4,sp,120
 4003fe8:	a516eb84 	addi	r20,r20,23470
 4003fec:	d8c01e15 	stw	r3,120(sp)
 4003ff0:	d8002015 	stw	zero,128(sp)
 4003ff4:	d8001f15 	stw	zero,124(sp)
 4003ff8:	d8003315 	stw	zero,204(sp)
 4003ffc:	d8003615 	stw	zero,216(sp)
 4004000:	d8003815 	stw	zero,224(sp)
 4004004:	1811883a 	mov	r8,r3
 4004008:	d8003915 	stw	zero,228(sp)
 400400c:	d8003a15 	stw	zero,232(sp)
 4004010:	d8002f15 	stw	zero,188(sp)
 4004014:	d9002815 	stw	r4,160(sp)
 4004018:	a8800007 	ldb	r2,0(r21)
 400401c:	10028b26 	beq	r2,zero,4004a4c <___vfprintf_internal_r+0xb14>
 4004020:	00c00944 	movi	r3,37
 4004024:	a823883a 	mov	r17,r21
 4004028:	10c0021e 	bne	r2,r3,4004034 <___vfprintf_internal_r+0xfc>
 400402c:	00001406 	br	4004080 <___vfprintf_internal_r+0x148>
 4004030:	10c00326 	beq	r2,r3,4004040 <___vfprintf_internal_r+0x108>
 4004034:	8c400044 	addi	r17,r17,1
 4004038:	88800007 	ldb	r2,0(r17)
 400403c:	103ffc1e 	bne	r2,zero,4004030 <__alt_data_end+0xfc004030>
 4004040:	8d61c83a 	sub	r16,r17,r21
 4004044:	80000e26 	beq	r16,zero,4004080 <___vfprintf_internal_r+0x148>
 4004048:	d8c02017 	ldw	r3,128(sp)
 400404c:	d8801f17 	ldw	r2,124(sp)
 4004050:	45400015 	stw	r21,0(r8)
 4004054:	1c07883a 	add	r3,r3,r16
 4004058:	10800044 	addi	r2,r2,1
 400405c:	d8c02015 	stw	r3,128(sp)
 4004060:	44000115 	stw	r16,4(r8)
 4004064:	d8801f15 	stw	r2,124(sp)
 4004068:	00c001c4 	movi	r3,7
 400406c:	1880a916 	blt	r3,r2,4004314 <___vfprintf_internal_r+0x3dc>
 4004070:	42000204 	addi	r8,r8,8
 4004074:	d9402f17 	ldw	r5,188(sp)
 4004078:	2c0b883a 	add	r5,r5,r16
 400407c:	d9402f15 	stw	r5,188(sp)
 4004080:	88800007 	ldb	r2,0(r17)
 4004084:	1000aa26 	beq	r2,zero,4004330 <___vfprintf_internal_r+0x3f8>
 4004088:	8d400044 	addi	r21,r17,1
 400408c:	8c400047 	ldb	r17,1(r17)
 4004090:	0021883a 	mov	r16,zero
 4004094:	00bfffc4 	movi	r2,-1
 4004098:	0025883a 	mov	r18,zero
 400409c:	dc002905 	stb	r16,164(sp)
 40040a0:	d8002785 	stb	zero,158(sp)
 40040a4:	d8002b05 	stb	zero,172(sp)
 40040a8:	d8802a15 	stw	r2,168(sp)
 40040ac:	d8003115 	stw	zero,196(sp)
 40040b0:	04c01604 	movi	r19,88
 40040b4:	05800244 	movi	r22,9
 40040b8:	9021883a 	mov	r16,r18
 40040bc:	4039883a 	mov	fp,r8
 40040c0:	ad400044 	addi	r21,r21,1
 40040c4:	88bff804 	addi	r2,r17,-32
 40040c8:	98833236 	bltu	r19,r2,4004d94 <___vfprintf_internal_r+0xe5c>
 40040cc:	100490ba 	slli	r2,r2,2
 40040d0:	00c10034 	movhi	r3,1024
 40040d4:	18d03904 	addi	r3,r3,16612
 40040d8:	10c5883a 	add	r2,r2,r3
 40040dc:	10800017 	ldw	r2,0(r2)
 40040e0:	1000683a 	jmp	r2
 40040e4:	04004c8c 	andi	r16,zero,306
 40040e8:	04004d94 	movui	r16,310
 40040ec:	04004d94 	movui	r16,310
 40040f0:	04004cac 	andhi	r16,zero,306
 40040f4:	04004d94 	movui	r16,310
 40040f8:	04004d94 	movui	r16,310
 40040fc:	04004d94 	movui	r16,310
 4004100:	04004d94 	movui	r16,310
 4004104:	04004d94 	movui	r16,310
 4004108:	04004d94 	movui	r16,310
 400410c:	04004394 	movui	r16,270
 4004110:	04004b9c 	xori	r16,zero,302
 4004114:	04004d94 	movui	r16,310
 4004118:	04004258 	cmpnei	r16,zero,265
 400411c:	040043b8 	rdprs	r16,zero,270
 4004120:	04004d94 	movui	r16,310
 4004124:	04004408 	cmpgei	r16,zero,272
 4004128:	04004414 	movui	r16,272
 400412c:	04004414 	movui	r16,272
 4004130:	04004414 	movui	r16,272
 4004134:	04004414 	movui	r16,272
 4004138:	04004414 	movui	r16,272
 400413c:	04004414 	movui	r16,272
 4004140:	04004414 	movui	r16,272
 4004144:	04004414 	movui	r16,272
 4004148:	04004414 	movui	r16,272
 400414c:	04004d94 	movui	r16,310
 4004150:	04004d94 	movui	r16,310
 4004154:	04004d94 	movui	r16,310
 4004158:	04004d94 	movui	r16,310
 400415c:	04004d94 	movui	r16,310
 4004160:	04004d94 	movui	r16,310
 4004164:	04004d94 	movui	r16,310
 4004168:	04004d94 	movui	r16,310
 400416c:	04004d94 	movui	r16,310
 4004170:	04004d94 	movui	r16,310
 4004174:	04004450 	cmplti	r16,zero,273
 4004178:	04004518 	cmpnei	r16,zero,276
 400417c:	04004d94 	movui	r16,310
 4004180:	04004518 	cmpnei	r16,zero,276
 4004184:	04004d94 	movui	r16,310
 4004188:	04004d94 	movui	r16,310
 400418c:	04004d94 	movui	r16,310
 4004190:	04004d94 	movui	r16,310
 4004194:	040045c4 	movi	r16,279
 4004198:	04004d94 	movui	r16,310
 400419c:	04004d94 	movui	r16,310
 40041a0:	040045d0 	cmplti	r16,zero,279
 40041a4:	04004d94 	movui	r16,310
 40041a8:	04004d94 	movui	r16,310
 40041ac:	04004d94 	movui	r16,310
 40041b0:	04004d94 	movui	r16,310
 40041b4:	04004d94 	movui	r16,310
 40041b8:	04004a54 	movui	r16,297
 40041bc:	04004d94 	movui	r16,310
 40041c0:	04004d94 	movui	r16,310
 40041c4:	04004ac0 	call	4004ac <__alt_mem_sdram-0x3bffb54>
 40041c8:	04004d94 	movui	r16,310
 40041cc:	04004d94 	movui	r16,310
 40041d0:	04004d94 	movui	r16,310
 40041d4:	04004d94 	movui	r16,310
 40041d8:	04004d94 	movui	r16,310
 40041dc:	04004d94 	movui	r16,310
 40041e0:	04004d94 	movui	r16,310
 40041e4:	04004d94 	movui	r16,310
 40041e8:	04004d94 	movui	r16,310
 40041ec:	04004d94 	movui	r16,310
 40041f0:	04004d38 	rdprs	r16,zero,308
 40041f4:	04004cb8 	rdprs	r16,zero,306
 40041f8:	04004518 	cmpnei	r16,zero,276
 40041fc:	04004518 	cmpnei	r16,zero,276
 4004200:	04004518 	cmpnei	r16,zero,276
 4004204:	04004cd8 	cmpnei	r16,zero,307
 4004208:	04004cb8 	rdprs	r16,zero,306
 400420c:	04004d94 	movui	r16,310
 4004210:	04004d94 	movui	r16,310
 4004214:	04004ce4 	muli	r16,zero,307
 4004218:	04004d94 	movui	r16,310
 400421c:	04004cf8 	rdprs	r16,zero,307
 4004220:	04004b7c 	xorhi	r16,zero,301
 4004224:	04004264 	muli	r16,zero,265
 4004228:	04004bb4 	movhi	r16,302
 400422c:	04004d94 	movui	r16,310
 4004230:	04004bc0 	call	4004bc <__alt_mem_sdram-0x3bffb44>
 4004234:	04004d94 	movui	r16,310
 4004238:	04004c24 	muli	r16,zero,304
 400423c:	04004d94 	movui	r16,310
 4004240:	04004d94 	movui	r16,310
 4004244:	04004c44 	movi	r16,305
 4004248:	d8c03117 	ldw	r3,196(sp)
 400424c:	d8802e15 	stw	r2,184(sp)
 4004250:	00c7c83a 	sub	r3,zero,r3
 4004254:	d8c03115 	stw	r3,196(sp)
 4004258:	84000114 	ori	r16,r16,4
 400425c:	ac400007 	ldb	r17,0(r21)
 4004260:	003f9706 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004264:	00800c04 	movi	r2,48
 4004268:	d8802705 	stb	r2,156(sp)
 400426c:	00801e04 	movi	r2,120
 4004270:	d8802745 	stb	r2,157(sp)
 4004274:	d9002a17 	ldw	r4,168(sp)
 4004278:	d8802e17 	ldw	r2,184(sp)
 400427c:	d8002785 	stb	zero,158(sp)
 4004280:	e011883a 	mov	r8,fp
 4004284:	10c00104 	addi	r3,r2,4
 4004288:	14c00017 	ldw	r19,0(r2)
 400428c:	002d883a 	mov	r22,zero
 4004290:	80800094 	ori	r2,r16,2
 4004294:	2002ca16 	blt	r4,zero,4004dc0 <___vfprintf_internal_r+0xe88>
 4004298:	00bfdfc4 	movi	r2,-129
 400429c:	80a4703a 	and	r18,r16,r2
 40042a0:	d8c02e15 	stw	r3,184(sp)
 40042a4:	94800094 	ori	r18,r18,2
 40042a8:	9802b41e 	bne	r19,zero,4004d7c <___vfprintf_internal_r+0xe44>
 40042ac:	01410074 	movhi	r5,1025
 40042b0:	2956e404 	addi	r5,r5,23440
 40042b4:	d9403915 	stw	r5,228(sp)
 40042b8:	04401e04 	movi	r17,120
 40042bc:	d8802a17 	ldw	r2,168(sp)
 40042c0:	0039883a 	mov	fp,zero
 40042c4:	1001fa26 	beq	r2,zero,4004ab0 <___vfprintf_internal_r+0xb78>
 40042c8:	0027883a 	mov	r19,zero
 40042cc:	002d883a 	mov	r22,zero
 40042d0:	00021906 	br	4004b38 <___vfprintf_internal_r+0xc00>
 40042d4:	d9002d17 	ldw	r4,180(sp)
 40042d8:	b80b883a 	mov	r5,r23
 40042dc:	40062ec0 	call	40062ec <__swsetup_r>
 40042e0:	1005dc1e 	bne	r2,zero,4005a54 <___vfprintf_internal_r+0x1b1c>
 40042e4:	b880030b 	ldhu	r2,12(r23)
 40042e8:	00c00284 	movi	r3,10
 40042ec:	1080068c 	andi	r2,r2,26
 40042f0:	10ff3a1e 	bne	r2,r3,4003fdc <__alt_data_end+0xfc003fdc>
 40042f4:	b880038f 	ldh	r2,14(r23)
 40042f8:	103f3816 	blt	r2,zero,4003fdc <__alt_data_end+0xfc003fdc>
 40042fc:	d9c02e17 	ldw	r7,184(sp)
 4004300:	d9002d17 	ldw	r4,180(sp)
 4004304:	a80d883a 	mov	r6,r21
 4004308:	b80b883a 	mov	r5,r23
 400430c:	40062300 	call	4006230 <__sbprintf>
 4004310:	00001106 	br	4004358 <___vfprintf_internal_r+0x420>
 4004314:	d9002d17 	ldw	r4,180(sp)
 4004318:	d9801e04 	addi	r6,sp,120
 400431c:	b80b883a 	mov	r5,r23
 4004320:	400b8800 	call	400b880 <__sprint_r>
 4004324:	1000081e 	bne	r2,zero,4004348 <___vfprintf_internal_r+0x410>
 4004328:	da000404 	addi	r8,sp,16
 400432c:	003f5106 	br	4004074 <__alt_data_end+0xfc004074>
 4004330:	d8802017 	ldw	r2,128(sp)
 4004334:	10000426 	beq	r2,zero,4004348 <___vfprintf_internal_r+0x410>
 4004338:	d9002d17 	ldw	r4,180(sp)
 400433c:	d9801e04 	addi	r6,sp,120
 4004340:	b80b883a 	mov	r5,r23
 4004344:	400b8800 	call	400b880 <__sprint_r>
 4004348:	b880030b 	ldhu	r2,12(r23)
 400434c:	1080100c 	andi	r2,r2,64
 4004350:	1005c01e 	bne	r2,zero,4005a54 <___vfprintf_internal_r+0x1b1c>
 4004354:	d8802f17 	ldw	r2,188(sp)
 4004358:	dfc04717 	ldw	ra,284(sp)
 400435c:	df004617 	ldw	fp,280(sp)
 4004360:	ddc04517 	ldw	r23,276(sp)
 4004364:	dd804417 	ldw	r22,272(sp)
 4004368:	dd404317 	ldw	r21,268(sp)
 400436c:	dd004217 	ldw	r20,264(sp)
 4004370:	dcc04117 	ldw	r19,260(sp)
 4004374:	dc804017 	ldw	r18,256(sp)
 4004378:	dc403f17 	ldw	r17,252(sp)
 400437c:	dc003e17 	ldw	r16,248(sp)
 4004380:	dec04804 	addi	sp,sp,288
 4004384:	f800283a 	ret
 4004388:	d9002d17 	ldw	r4,180(sp)
 400438c:	40082f80 	call	40082f8 <__sinit>
 4004390:	003f0206 	br	4003f9c <__alt_data_end+0xfc003f9c>
 4004394:	d9002e17 	ldw	r4,184(sp)
 4004398:	d9402e17 	ldw	r5,184(sp)
 400439c:	21000017 	ldw	r4,0(r4)
 40043a0:	28800104 	addi	r2,r5,4
 40043a4:	d9003115 	stw	r4,196(sp)
 40043a8:	203fa716 	blt	r4,zero,4004248 <__alt_data_end+0xfc004248>
 40043ac:	d8802e15 	stw	r2,184(sp)
 40043b0:	ac400007 	ldb	r17,0(r21)
 40043b4:	003f4206 	br	40040c0 <__alt_data_end+0xfc0040c0>
 40043b8:	ac400007 	ldb	r17,0(r21)
 40043bc:	01000a84 	movi	r4,42
 40043c0:	a8c00044 	addi	r3,r21,1
 40043c4:	89075826 	beq	r17,r4,4006128 <___vfprintf_internal_r+0x21f0>
 40043c8:	8cbff404 	addi	r18,r17,-48
 40043cc:	b486ae36 	bltu	r22,r18,4005e88 <___vfprintf_internal_r+0x1f50>
 40043d0:	0009883a 	mov	r4,zero
 40043d4:	1823883a 	mov	r17,r3
 40043d8:	01400284 	movi	r5,10
 40043dc:	40031840 	call	4003184 <__mulsi3>
 40043e0:	88c00007 	ldb	r3,0(r17)
 40043e4:	1489883a 	add	r4,r2,r18
 40043e8:	8d400044 	addi	r21,r17,1
 40043ec:	1cbff404 	addi	r18,r3,-48
 40043f0:	a823883a 	mov	r17,r21
 40043f4:	b4bff82e 	bgeu	r22,r18,40043d8 <__alt_data_end+0xfc0043d8>
 40043f8:	1823883a 	mov	r17,r3
 40043fc:	2005f616 	blt	r4,zero,4005bd8 <___vfprintf_internal_r+0x1ca0>
 4004400:	d9002a15 	stw	r4,168(sp)
 4004404:	003f2f06 	br	40040c4 <__alt_data_end+0xfc0040c4>
 4004408:	84002014 	ori	r16,r16,128
 400440c:	ac400007 	ldb	r17,0(r21)
 4004410:	003f2b06 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004414:	8cbff404 	addi	r18,r17,-48
 4004418:	d8003115 	stw	zero,196(sp)
 400441c:	0009883a 	mov	r4,zero
 4004420:	a823883a 	mov	r17,r21
 4004424:	01400284 	movi	r5,10
 4004428:	40031840 	call	4003184 <__mulsi3>
 400442c:	88c00007 	ldb	r3,0(r17)
 4004430:	9089883a 	add	r4,r18,r2
 4004434:	ad400044 	addi	r21,r21,1
 4004438:	1cbff404 	addi	r18,r3,-48
 400443c:	a823883a 	mov	r17,r21
 4004440:	b4bff82e 	bgeu	r22,r18,4004424 <__alt_data_end+0xfc004424>
 4004444:	1823883a 	mov	r17,r3
 4004448:	d9003115 	stw	r4,196(sp)
 400444c:	003f1d06 	br	40040c4 <__alt_data_end+0xfc0040c4>
 4004450:	8025883a 	mov	r18,r16
 4004454:	dc002903 	ldbu	r16,164(sp)
 4004458:	e011883a 	mov	r8,fp
 400445c:	84003fcc 	andi	r16,r16,255
 4004460:	8007531e 	bne	r16,zero,40061b0 <___vfprintf_internal_r+0x2278>
 4004464:	94800414 	ori	r18,r18,16
 4004468:	9080080c 	andi	r2,r18,32
 400446c:	1003a326 	beq	r2,zero,40052fc <___vfprintf_internal_r+0x13c4>
 4004470:	d9002e17 	ldw	r4,184(sp)
 4004474:	20800117 	ldw	r2,4(r4)
 4004478:	24c00017 	ldw	r19,0(r4)
 400447c:	21000204 	addi	r4,r4,8
 4004480:	d9002e15 	stw	r4,184(sp)
 4004484:	102d883a 	mov	r22,r2
 4004488:	10047316 	blt	r2,zero,4005658 <___vfprintf_internal_r+0x1720>
 400448c:	d9002a17 	ldw	r4,168(sp)
 4004490:	df002783 	ldbu	fp,158(sp)
 4004494:	2003e416 	blt	r4,zero,4005428 <___vfprintf_internal_r+0x14f0>
 4004498:	00ffdfc4 	movi	r3,-129
 400449c:	9d84b03a 	or	r2,r19,r22
 40044a0:	90e4703a 	and	r18,r18,r3
 40044a4:	10018026 	beq	r2,zero,4004aa8 <___vfprintf_internal_r+0xb70>
 40044a8:	b003ab26 	beq	r22,zero,4005358 <___vfprintf_internal_r+0x1420>
 40044ac:	dc402915 	stw	r17,164(sp)
 40044b0:	dc001e04 	addi	r16,sp,120
 40044b4:	b023883a 	mov	r17,r22
 40044b8:	402d883a 	mov	r22,r8
 40044bc:	9809883a 	mov	r4,r19
 40044c0:	880b883a 	mov	r5,r17
 40044c4:	01800284 	movi	r6,10
 40044c8:	000f883a 	mov	r7,zero
 40044cc:	400ddc40 	call	400ddc4 <__umoddi3>
 40044d0:	10800c04 	addi	r2,r2,48
 40044d4:	843fffc4 	addi	r16,r16,-1
 40044d8:	9809883a 	mov	r4,r19
 40044dc:	880b883a 	mov	r5,r17
 40044e0:	80800005 	stb	r2,0(r16)
 40044e4:	01800284 	movi	r6,10
 40044e8:	000f883a 	mov	r7,zero
 40044ec:	400d7c80 	call	400d7c8 <__udivdi3>
 40044f0:	1027883a 	mov	r19,r2
 40044f4:	10c4b03a 	or	r2,r2,r3
 40044f8:	1823883a 	mov	r17,r3
 40044fc:	103fef1e 	bne	r2,zero,40044bc <__alt_data_end+0xfc0044bc>
 4004500:	d8c02817 	ldw	r3,160(sp)
 4004504:	dc402917 	ldw	r17,164(sp)
 4004508:	b011883a 	mov	r8,r22
 400450c:	1c07c83a 	sub	r3,r3,r16
 4004510:	d8c02b15 	stw	r3,172(sp)
 4004514:	00005f06 	br	4004694 <___vfprintf_internal_r+0x75c>
 4004518:	8025883a 	mov	r18,r16
 400451c:	dc002903 	ldbu	r16,164(sp)
 4004520:	e011883a 	mov	r8,fp
 4004524:	84003fcc 	andi	r16,r16,255
 4004528:	80071e1e 	bne	r16,zero,40061a4 <___vfprintf_internal_r+0x226c>
 400452c:	9080020c 	andi	r2,r18,8
 4004530:	1004af26 	beq	r2,zero,40057f0 <___vfprintf_internal_r+0x18b8>
 4004534:	d9002e17 	ldw	r4,184(sp)
 4004538:	d9402e17 	ldw	r5,184(sp)
 400453c:	d8802e17 	ldw	r2,184(sp)
 4004540:	21000017 	ldw	r4,0(r4)
 4004544:	29400117 	ldw	r5,4(r5)
 4004548:	10800204 	addi	r2,r2,8
 400454c:	d9003615 	stw	r4,216(sp)
 4004550:	d9403815 	stw	r5,224(sp)
 4004554:	d8802e15 	stw	r2,184(sp)
 4004558:	d9003617 	ldw	r4,216(sp)
 400455c:	d9403817 	ldw	r5,224(sp)
 4004560:	da003d15 	stw	r8,244(sp)
 4004564:	04000044 	movi	r16,1
 4004568:	400b4a40 	call	400b4a4 <__fpclassifyd>
 400456c:	da003d17 	ldw	r8,244(sp)
 4004570:	1404441e 	bne	r2,r16,4005684 <___vfprintf_internal_r+0x174c>
 4004574:	d9003617 	ldw	r4,216(sp)
 4004578:	d9403817 	ldw	r5,224(sp)
 400457c:	000d883a 	mov	r6,zero
 4004580:	000f883a 	mov	r7,zero
 4004584:	400f7680 	call	400f768 <__ledf2>
 4004588:	da003d17 	ldw	r8,244(sp)
 400458c:	1005e316 	blt	r2,zero,4005d1c <___vfprintf_internal_r+0x1de4>
 4004590:	df002783 	ldbu	fp,158(sp)
 4004594:	008011c4 	movi	r2,71
 4004598:	1445580e 	bge	r2,r17,4005afc <___vfprintf_internal_r+0x1bc4>
 400459c:	04010074 	movhi	r16,1025
 40045a0:	8416dc04 	addi	r16,r16,23408
 40045a4:	00c000c4 	movi	r3,3
 40045a8:	00bfdfc4 	movi	r2,-129
 40045ac:	d8c02915 	stw	r3,164(sp)
 40045b0:	90a4703a 	and	r18,r18,r2
 40045b4:	d8c02b15 	stw	r3,172(sp)
 40045b8:	d8002a15 	stw	zero,168(sp)
 40045bc:	d8003215 	stw	zero,200(sp)
 40045c0:	00003a06 	br	40046ac <___vfprintf_internal_r+0x774>
 40045c4:	84000214 	ori	r16,r16,8
 40045c8:	ac400007 	ldb	r17,0(r21)
 40045cc:	003ebc06 	br	40040c0 <__alt_data_end+0xfc0040c0>
 40045d0:	8025883a 	mov	r18,r16
 40045d4:	dc002903 	ldbu	r16,164(sp)
 40045d8:	e011883a 	mov	r8,fp
 40045dc:	84003fcc 	andi	r16,r16,255
 40045e0:	8007001e 	bne	r16,zero,40061e4 <___vfprintf_internal_r+0x22ac>
 40045e4:	94800414 	ori	r18,r18,16
 40045e8:	9080080c 	andi	r2,r18,32
 40045ec:	1002fa26 	beq	r2,zero,40051d8 <___vfprintf_internal_r+0x12a0>
 40045f0:	d9002e17 	ldw	r4,184(sp)
 40045f4:	d9402a17 	ldw	r5,168(sp)
 40045f8:	d8002785 	stb	zero,158(sp)
 40045fc:	20800204 	addi	r2,r4,8
 4004600:	24c00017 	ldw	r19,0(r4)
 4004604:	25800117 	ldw	r22,4(r4)
 4004608:	2804b116 	blt	r5,zero,40058d0 <___vfprintf_internal_r+0x1998>
 400460c:	013fdfc4 	movi	r4,-129
 4004610:	9d86b03a 	or	r3,r19,r22
 4004614:	d8802e15 	stw	r2,184(sp)
 4004618:	9124703a 	and	r18,r18,r4
 400461c:	1802fb1e 	bne	r3,zero,400520c <___vfprintf_internal_r+0x12d4>
 4004620:	d8c02a17 	ldw	r3,168(sp)
 4004624:	0039883a 	mov	fp,zero
 4004628:	1805e526 	beq	r3,zero,4005dc0 <___vfprintf_internal_r+0x1e88>
 400462c:	0027883a 	mov	r19,zero
 4004630:	002d883a 	mov	r22,zero
 4004634:	dc001e04 	addi	r16,sp,120
 4004638:	9806d0fa 	srli	r3,r19,3
 400463c:	b008977a 	slli	r4,r22,29
 4004640:	b02cd0fa 	srli	r22,r22,3
 4004644:	9cc001cc 	andi	r19,r19,7
 4004648:	98800c04 	addi	r2,r19,48
 400464c:	843fffc4 	addi	r16,r16,-1
 4004650:	20e6b03a 	or	r19,r4,r3
 4004654:	80800005 	stb	r2,0(r16)
 4004658:	9d86b03a 	or	r3,r19,r22
 400465c:	183ff61e 	bne	r3,zero,4004638 <__alt_data_end+0xfc004638>
 4004660:	90c0004c 	andi	r3,r18,1
 4004664:	18014126 	beq	r3,zero,4004b6c <___vfprintf_internal_r+0xc34>
 4004668:	10803fcc 	andi	r2,r2,255
 400466c:	1080201c 	xori	r2,r2,128
 4004670:	10bfe004 	addi	r2,r2,-128
 4004674:	00c00c04 	movi	r3,48
 4004678:	10c13c26 	beq	r2,r3,4004b6c <___vfprintf_internal_r+0xc34>
 400467c:	80ffffc5 	stb	r3,-1(r16)
 4004680:	d8c02817 	ldw	r3,160(sp)
 4004684:	80bfffc4 	addi	r2,r16,-1
 4004688:	1021883a 	mov	r16,r2
 400468c:	1887c83a 	sub	r3,r3,r2
 4004690:	d8c02b15 	stw	r3,172(sp)
 4004694:	d8802b17 	ldw	r2,172(sp)
 4004698:	d9002a17 	ldw	r4,168(sp)
 400469c:	1100010e 	bge	r2,r4,40046a4 <___vfprintf_internal_r+0x76c>
 40046a0:	2005883a 	mov	r2,r4
 40046a4:	d8802915 	stw	r2,164(sp)
 40046a8:	d8003215 	stw	zero,200(sp)
 40046ac:	e7003fcc 	andi	fp,fp,255
 40046b0:	e700201c 	xori	fp,fp,128
 40046b4:	e73fe004 	addi	fp,fp,-128
 40046b8:	e0000326 	beq	fp,zero,40046c8 <___vfprintf_internal_r+0x790>
 40046bc:	d8c02917 	ldw	r3,164(sp)
 40046c0:	18c00044 	addi	r3,r3,1
 40046c4:	d8c02915 	stw	r3,164(sp)
 40046c8:	90c0008c 	andi	r3,r18,2
 40046cc:	d8c02c15 	stw	r3,176(sp)
 40046d0:	18000326 	beq	r3,zero,40046e0 <___vfprintf_internal_r+0x7a8>
 40046d4:	d8c02917 	ldw	r3,164(sp)
 40046d8:	18c00084 	addi	r3,r3,2
 40046dc:	d8c02915 	stw	r3,164(sp)
 40046e0:	90c0210c 	andi	r3,r18,132
 40046e4:	d8c03015 	stw	r3,192(sp)
 40046e8:	1801c51e 	bne	r3,zero,4004e00 <___vfprintf_internal_r+0xec8>
 40046ec:	d9003117 	ldw	r4,196(sp)
 40046f0:	d8c02917 	ldw	r3,164(sp)
 40046f4:	20e7c83a 	sub	r19,r4,r3
 40046f8:	04c1c10e 	bge	zero,r19,4004e00 <___vfprintf_internal_r+0xec8>
 40046fc:	02400404 	movi	r9,16
 4004700:	d8c02017 	ldw	r3,128(sp)
 4004704:	d8801f17 	ldw	r2,124(sp)
 4004708:	4cc52f0e 	bge	r9,r19,4005bc8 <___vfprintf_internal_r+0x1c90>
 400470c:	01410074 	movhi	r5,1025
 4004710:	2956ef84 	addi	r5,r5,23486
 4004714:	dc403b15 	stw	r17,236(sp)
 4004718:	d9403515 	stw	r5,212(sp)
 400471c:	9823883a 	mov	r17,r19
 4004720:	482d883a 	mov	r22,r9
 4004724:	9027883a 	mov	r19,r18
 4004728:	070001c4 	movi	fp,7
 400472c:	8025883a 	mov	r18,r16
 4004730:	dc002d17 	ldw	r16,180(sp)
 4004734:	00000306 	br	4004744 <___vfprintf_internal_r+0x80c>
 4004738:	8c7ffc04 	addi	r17,r17,-16
 400473c:	42000204 	addi	r8,r8,8
 4004740:	b440130e 	bge	r22,r17,4004790 <___vfprintf_internal_r+0x858>
 4004744:	01010074 	movhi	r4,1025
 4004748:	18c00404 	addi	r3,r3,16
 400474c:	10800044 	addi	r2,r2,1
 4004750:	2116ef84 	addi	r4,r4,23486
 4004754:	41000015 	stw	r4,0(r8)
 4004758:	45800115 	stw	r22,4(r8)
 400475c:	d8c02015 	stw	r3,128(sp)
 4004760:	d8801f15 	stw	r2,124(sp)
 4004764:	e0bff40e 	bge	fp,r2,4004738 <__alt_data_end+0xfc004738>
 4004768:	d9801e04 	addi	r6,sp,120
 400476c:	b80b883a 	mov	r5,r23
 4004770:	8009883a 	mov	r4,r16
 4004774:	400b8800 	call	400b880 <__sprint_r>
 4004778:	103ef31e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 400477c:	8c7ffc04 	addi	r17,r17,-16
 4004780:	d8c02017 	ldw	r3,128(sp)
 4004784:	d8801f17 	ldw	r2,124(sp)
 4004788:	da000404 	addi	r8,sp,16
 400478c:	b47fed16 	blt	r22,r17,4004744 <__alt_data_end+0xfc004744>
 4004790:	9021883a 	mov	r16,r18
 4004794:	9825883a 	mov	r18,r19
 4004798:	8827883a 	mov	r19,r17
 400479c:	dc403b17 	ldw	r17,236(sp)
 40047a0:	d9403517 	ldw	r5,212(sp)
 40047a4:	98c7883a 	add	r3,r19,r3
 40047a8:	10800044 	addi	r2,r2,1
 40047ac:	41400015 	stw	r5,0(r8)
 40047b0:	44c00115 	stw	r19,4(r8)
 40047b4:	d8c02015 	stw	r3,128(sp)
 40047b8:	d8801f15 	stw	r2,124(sp)
 40047bc:	010001c4 	movi	r4,7
 40047c0:	2082c516 	blt	r4,r2,40052d8 <___vfprintf_internal_r+0x13a0>
 40047c4:	df002787 	ldb	fp,158(sp)
 40047c8:	42000204 	addi	r8,r8,8
 40047cc:	e0000c26 	beq	fp,zero,4004800 <___vfprintf_internal_r+0x8c8>
 40047d0:	d8801f17 	ldw	r2,124(sp)
 40047d4:	d9002784 	addi	r4,sp,158
 40047d8:	18c00044 	addi	r3,r3,1
 40047dc:	10800044 	addi	r2,r2,1
 40047e0:	41000015 	stw	r4,0(r8)
 40047e4:	01000044 	movi	r4,1
 40047e8:	41000115 	stw	r4,4(r8)
 40047ec:	d8c02015 	stw	r3,128(sp)
 40047f0:	d8801f15 	stw	r2,124(sp)
 40047f4:	010001c4 	movi	r4,7
 40047f8:	20825e16 	blt	r4,r2,4005174 <___vfprintf_internal_r+0x123c>
 40047fc:	42000204 	addi	r8,r8,8
 4004800:	d8802c17 	ldw	r2,176(sp)
 4004804:	10000c26 	beq	r2,zero,4004838 <___vfprintf_internal_r+0x900>
 4004808:	d8801f17 	ldw	r2,124(sp)
 400480c:	d9002704 	addi	r4,sp,156
 4004810:	18c00084 	addi	r3,r3,2
 4004814:	10800044 	addi	r2,r2,1
 4004818:	41000015 	stw	r4,0(r8)
 400481c:	01000084 	movi	r4,2
 4004820:	41000115 	stw	r4,4(r8)
 4004824:	d8c02015 	stw	r3,128(sp)
 4004828:	d8801f15 	stw	r2,124(sp)
 400482c:	010001c4 	movi	r4,7
 4004830:	20825816 	blt	r4,r2,4005194 <___vfprintf_internal_r+0x125c>
 4004834:	42000204 	addi	r8,r8,8
 4004838:	d9003017 	ldw	r4,192(sp)
 400483c:	00802004 	movi	r2,128
 4004840:	2081bb26 	beq	r4,r2,4004f30 <___vfprintf_internal_r+0xff8>
 4004844:	d9402a17 	ldw	r5,168(sp)
 4004848:	d8802b17 	ldw	r2,172(sp)
 400484c:	28adc83a 	sub	r22,r5,r2
 4004850:	0580310e 	bge	zero,r22,4004918 <___vfprintf_internal_r+0x9e0>
 4004854:	07000404 	movi	fp,16
 4004858:	d8801f17 	ldw	r2,124(sp)
 400485c:	e584360e 	bge	fp,r22,4005938 <___vfprintf_internal_r+0x1a00>
 4004860:	01410074 	movhi	r5,1025
 4004864:	2956eb84 	addi	r5,r5,23470
 4004868:	dc402a15 	stw	r17,168(sp)
 400486c:	d9402c15 	stw	r5,176(sp)
 4004870:	b023883a 	mov	r17,r22
 4004874:	04c001c4 	movi	r19,7
 4004878:	a82d883a 	mov	r22,r21
 400487c:	902b883a 	mov	r21,r18
 4004880:	8025883a 	mov	r18,r16
 4004884:	dc002d17 	ldw	r16,180(sp)
 4004888:	00000306 	br	4004898 <___vfprintf_internal_r+0x960>
 400488c:	8c7ffc04 	addi	r17,r17,-16
 4004890:	42000204 	addi	r8,r8,8
 4004894:	e440110e 	bge	fp,r17,40048dc <___vfprintf_internal_r+0x9a4>
 4004898:	18c00404 	addi	r3,r3,16
 400489c:	10800044 	addi	r2,r2,1
 40048a0:	45000015 	stw	r20,0(r8)
 40048a4:	47000115 	stw	fp,4(r8)
 40048a8:	d8c02015 	stw	r3,128(sp)
 40048ac:	d8801f15 	stw	r2,124(sp)
 40048b0:	98bff60e 	bge	r19,r2,400488c <__alt_data_end+0xfc00488c>
 40048b4:	d9801e04 	addi	r6,sp,120
 40048b8:	b80b883a 	mov	r5,r23
 40048bc:	8009883a 	mov	r4,r16
 40048c0:	400b8800 	call	400b880 <__sprint_r>
 40048c4:	103ea01e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40048c8:	8c7ffc04 	addi	r17,r17,-16
 40048cc:	d8c02017 	ldw	r3,128(sp)
 40048d0:	d8801f17 	ldw	r2,124(sp)
 40048d4:	da000404 	addi	r8,sp,16
 40048d8:	e47fef16 	blt	fp,r17,4004898 <__alt_data_end+0xfc004898>
 40048dc:	9021883a 	mov	r16,r18
 40048e0:	a825883a 	mov	r18,r21
 40048e4:	b02b883a 	mov	r21,r22
 40048e8:	882d883a 	mov	r22,r17
 40048ec:	dc402a17 	ldw	r17,168(sp)
 40048f0:	d9002c17 	ldw	r4,176(sp)
 40048f4:	1d87883a 	add	r3,r3,r22
 40048f8:	10800044 	addi	r2,r2,1
 40048fc:	41000015 	stw	r4,0(r8)
 4004900:	45800115 	stw	r22,4(r8)
 4004904:	d8c02015 	stw	r3,128(sp)
 4004908:	d8801f15 	stw	r2,124(sp)
 400490c:	010001c4 	movi	r4,7
 4004910:	20821016 	blt	r4,r2,4005154 <___vfprintf_internal_r+0x121c>
 4004914:	42000204 	addi	r8,r8,8
 4004918:	9080400c 	andi	r2,r18,256
 400491c:	10013a1e 	bne	r2,zero,4004e08 <___vfprintf_internal_r+0xed0>
 4004920:	d9402b17 	ldw	r5,172(sp)
 4004924:	d8801f17 	ldw	r2,124(sp)
 4004928:	44000015 	stw	r16,0(r8)
 400492c:	1947883a 	add	r3,r3,r5
 4004930:	10800044 	addi	r2,r2,1
 4004934:	41400115 	stw	r5,4(r8)
 4004938:	d8c02015 	stw	r3,128(sp)
 400493c:	d8801f15 	stw	r2,124(sp)
 4004940:	010001c4 	movi	r4,7
 4004944:	2081f516 	blt	r4,r2,400511c <___vfprintf_internal_r+0x11e4>
 4004948:	42000204 	addi	r8,r8,8
 400494c:	9480010c 	andi	r18,r18,4
 4004950:	90003226 	beq	r18,zero,4004a1c <___vfprintf_internal_r+0xae4>
 4004954:	d9403117 	ldw	r5,196(sp)
 4004958:	d8802917 	ldw	r2,164(sp)
 400495c:	28a1c83a 	sub	r16,r5,r2
 4004960:	04002e0e 	bge	zero,r16,4004a1c <___vfprintf_internal_r+0xae4>
 4004964:	04400404 	movi	r17,16
 4004968:	d8801f17 	ldw	r2,124(sp)
 400496c:	8c04c40e 	bge	r17,r16,4005c80 <___vfprintf_internal_r+0x1d48>
 4004970:	01410074 	movhi	r5,1025
 4004974:	2956ef84 	addi	r5,r5,23486
 4004978:	d9403515 	stw	r5,212(sp)
 400497c:	048001c4 	movi	r18,7
 4004980:	dcc02d17 	ldw	r19,180(sp)
 4004984:	00000306 	br	4004994 <___vfprintf_internal_r+0xa5c>
 4004988:	843ffc04 	addi	r16,r16,-16
 400498c:	42000204 	addi	r8,r8,8
 4004990:	8c00130e 	bge	r17,r16,40049e0 <___vfprintf_internal_r+0xaa8>
 4004994:	01010074 	movhi	r4,1025
 4004998:	18c00404 	addi	r3,r3,16
 400499c:	10800044 	addi	r2,r2,1
 40049a0:	2116ef84 	addi	r4,r4,23486
 40049a4:	41000015 	stw	r4,0(r8)
 40049a8:	44400115 	stw	r17,4(r8)
 40049ac:	d8c02015 	stw	r3,128(sp)
 40049b0:	d8801f15 	stw	r2,124(sp)
 40049b4:	90bff40e 	bge	r18,r2,4004988 <__alt_data_end+0xfc004988>
 40049b8:	d9801e04 	addi	r6,sp,120
 40049bc:	b80b883a 	mov	r5,r23
 40049c0:	9809883a 	mov	r4,r19
 40049c4:	400b8800 	call	400b880 <__sprint_r>
 40049c8:	103e5f1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40049cc:	843ffc04 	addi	r16,r16,-16
 40049d0:	d8c02017 	ldw	r3,128(sp)
 40049d4:	d8801f17 	ldw	r2,124(sp)
 40049d8:	da000404 	addi	r8,sp,16
 40049dc:	8c3fed16 	blt	r17,r16,4004994 <__alt_data_end+0xfc004994>
 40049e0:	d9403517 	ldw	r5,212(sp)
 40049e4:	1c07883a 	add	r3,r3,r16
 40049e8:	10800044 	addi	r2,r2,1
 40049ec:	41400015 	stw	r5,0(r8)
 40049f0:	44000115 	stw	r16,4(r8)
 40049f4:	d8c02015 	stw	r3,128(sp)
 40049f8:	d8801f15 	stw	r2,124(sp)
 40049fc:	010001c4 	movi	r4,7
 4004a00:	2080060e 	bge	r4,r2,4004a1c <___vfprintf_internal_r+0xae4>
 4004a04:	d9002d17 	ldw	r4,180(sp)
 4004a08:	d9801e04 	addi	r6,sp,120
 4004a0c:	b80b883a 	mov	r5,r23
 4004a10:	400b8800 	call	400b880 <__sprint_r>
 4004a14:	103e4c1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4004a18:	d8c02017 	ldw	r3,128(sp)
 4004a1c:	d8803117 	ldw	r2,196(sp)
 4004a20:	d9002917 	ldw	r4,164(sp)
 4004a24:	1100010e 	bge	r2,r4,4004a2c <___vfprintf_internal_r+0xaf4>
 4004a28:	2005883a 	mov	r2,r4
 4004a2c:	d9402f17 	ldw	r5,188(sp)
 4004a30:	288b883a 	add	r5,r5,r2
 4004a34:	d9402f15 	stw	r5,188(sp)
 4004a38:	1801c01e 	bne	r3,zero,400513c <___vfprintf_internal_r+0x1204>
 4004a3c:	a8800007 	ldb	r2,0(r21)
 4004a40:	d8001f15 	stw	zero,124(sp)
 4004a44:	da000404 	addi	r8,sp,16
 4004a48:	103d751e 	bne	r2,zero,4004020 <__alt_data_end+0xfc004020>
 4004a4c:	a823883a 	mov	r17,r21
 4004a50:	003d8b06 	br	4004080 <__alt_data_end+0xfc004080>
 4004a54:	8025883a 	mov	r18,r16
 4004a58:	dc002903 	ldbu	r16,164(sp)
 4004a5c:	e011883a 	mov	r8,fp
 4004a60:	84003fcc 	andi	r16,r16,255
 4004a64:	8005e51e 	bne	r16,zero,40061fc <___vfprintf_internal_r+0x22c4>
 4004a68:	94800414 	ori	r18,r18,16
 4004a6c:	9080080c 	andi	r2,r18,32
 4004a70:	10022b26 	beq	r2,zero,4005320 <___vfprintf_internal_r+0x13e8>
 4004a74:	d9002e17 	ldw	r4,184(sp)
 4004a78:	d9402a17 	ldw	r5,168(sp)
 4004a7c:	d8002785 	stb	zero,158(sp)
 4004a80:	20c00204 	addi	r3,r4,8
 4004a84:	24c00017 	ldw	r19,0(r4)
 4004a88:	25800117 	ldw	r22,4(r4)
 4004a8c:	28042e16 	blt	r5,zero,4005b48 <___vfprintf_internal_r+0x1c10>
 4004a90:	013fdfc4 	movi	r4,-129
 4004a94:	9d84b03a 	or	r2,r19,r22
 4004a98:	d8c02e15 	stw	r3,184(sp)
 4004a9c:	9124703a 	and	r18,r18,r4
 4004aa0:	0039883a 	mov	fp,zero
 4004aa4:	103e801e 	bne	r2,zero,40044a8 <__alt_data_end+0xfc0044a8>
 4004aa8:	d9002a17 	ldw	r4,168(sp)
 4004aac:	2002e01e 	bne	r4,zero,4005630 <___vfprintf_internal_r+0x16f8>
 4004ab0:	d8002a15 	stw	zero,168(sp)
 4004ab4:	d8002b15 	stw	zero,172(sp)
 4004ab8:	dc001e04 	addi	r16,sp,120
 4004abc:	003ef506 	br	4004694 <__alt_data_end+0xfc004694>
 4004ac0:	8025883a 	mov	r18,r16
 4004ac4:	dc002903 	ldbu	r16,164(sp)
 4004ac8:	e011883a 	mov	r8,fp
 4004acc:	84003fcc 	andi	r16,r16,255
 4004ad0:	8005ba1e 	bne	r16,zero,40061bc <___vfprintf_internal_r+0x2284>
 4004ad4:	01010074 	movhi	r4,1025
 4004ad8:	2116df04 	addi	r4,r4,23420
 4004adc:	d9003915 	stw	r4,228(sp)
 4004ae0:	9080080c 	andi	r2,r18,32
 4004ae4:	10006126 	beq	r2,zero,4004c6c <___vfprintf_internal_r+0xd34>
 4004ae8:	d9402e17 	ldw	r5,184(sp)
 4004aec:	2cc00017 	ldw	r19,0(r5)
 4004af0:	2d800117 	ldw	r22,4(r5)
 4004af4:	29400204 	addi	r5,r5,8
 4004af8:	d9402e15 	stw	r5,184(sp)
 4004afc:	9080004c 	andi	r2,r18,1
 4004b00:	1001ac26 	beq	r2,zero,40051b4 <___vfprintf_internal_r+0x127c>
 4004b04:	9d84b03a 	or	r2,r19,r22
 4004b08:	10038526 	beq	r2,zero,4005920 <___vfprintf_internal_r+0x19e8>
 4004b0c:	d8c02a17 	ldw	r3,168(sp)
 4004b10:	00800c04 	movi	r2,48
 4004b14:	d8802705 	stb	r2,156(sp)
 4004b18:	dc402745 	stb	r17,157(sp)
 4004b1c:	d8002785 	stb	zero,158(sp)
 4004b20:	90800094 	ori	r2,r18,2
 4004b24:	18047916 	blt	r3,zero,4005d0c <___vfprintf_internal_r+0x1dd4>
 4004b28:	00bfdfc4 	movi	r2,-129
 4004b2c:	90a4703a 	and	r18,r18,r2
 4004b30:	94800094 	ori	r18,r18,2
 4004b34:	0039883a 	mov	fp,zero
 4004b38:	d9003917 	ldw	r4,228(sp)
 4004b3c:	dc001e04 	addi	r16,sp,120
 4004b40:	988003cc 	andi	r2,r19,15
 4004b44:	b006973a 	slli	r3,r22,28
 4004b48:	2085883a 	add	r2,r4,r2
 4004b4c:	9826d13a 	srli	r19,r19,4
 4004b50:	10800003 	ldbu	r2,0(r2)
 4004b54:	b02cd13a 	srli	r22,r22,4
 4004b58:	843fffc4 	addi	r16,r16,-1
 4004b5c:	1ce6b03a 	or	r19,r3,r19
 4004b60:	80800005 	stb	r2,0(r16)
 4004b64:	9d84b03a 	or	r2,r19,r22
 4004b68:	103ff51e 	bne	r2,zero,4004b40 <__alt_data_end+0xfc004b40>
 4004b6c:	d8c02817 	ldw	r3,160(sp)
 4004b70:	1c07c83a 	sub	r3,r3,r16
 4004b74:	d8c02b15 	stw	r3,172(sp)
 4004b78:	003ec606 	br	4004694 <__alt_data_end+0xfc004694>
 4004b7c:	8025883a 	mov	r18,r16
 4004b80:	dc002903 	ldbu	r16,164(sp)
 4004b84:	e011883a 	mov	r8,fp
 4004b88:	84003fcc 	andi	r16,r16,255
 4004b8c:	803e9626 	beq	r16,zero,40045e8 <__alt_data_end+0xfc0045e8>
 4004b90:	d8c02b03 	ldbu	r3,172(sp)
 4004b94:	d8c02785 	stb	r3,158(sp)
 4004b98:	003e9306 	br	40045e8 <__alt_data_end+0xfc0045e8>
 4004b9c:	00c00044 	movi	r3,1
 4004ba0:	d8c02905 	stb	r3,164(sp)
 4004ba4:	00c00ac4 	movi	r3,43
 4004ba8:	d8c02b05 	stb	r3,172(sp)
 4004bac:	ac400007 	ldb	r17,0(r21)
 4004bb0:	003d4306 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004bb4:	84000814 	ori	r16,r16,32
 4004bb8:	ac400007 	ldb	r17,0(r21)
 4004bbc:	003d4006 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004bc0:	d8802e17 	ldw	r2,184(sp)
 4004bc4:	8025883a 	mov	r18,r16
 4004bc8:	d8002785 	stb	zero,158(sp)
 4004bcc:	14000017 	ldw	r16,0(r2)
 4004bd0:	e011883a 	mov	r8,fp
 4004bd4:	14c00104 	addi	r19,r2,4
 4004bd8:	80042d26 	beq	r16,zero,4005c90 <___vfprintf_internal_r+0x1d58>
 4004bdc:	d8c02a17 	ldw	r3,168(sp)
 4004be0:	1803e416 	blt	r3,zero,4005b74 <___vfprintf_internal_r+0x1c3c>
 4004be4:	180d883a 	mov	r6,r3
 4004be8:	000b883a 	mov	r5,zero
 4004bec:	8009883a 	mov	r4,r16
 4004bf0:	df003d15 	stw	fp,244(sp)
 4004bf4:	40098700 	call	4009870 <memchr>
 4004bf8:	da003d17 	ldw	r8,244(sp)
 4004bfc:	10046826 	beq	r2,zero,4005da0 <___vfprintf_internal_r+0x1e68>
 4004c00:	1405c83a 	sub	r2,r2,r16
 4004c04:	d8802b15 	stw	r2,172(sp)
 4004c08:	1003e016 	blt	r2,zero,4005b8c <___vfprintf_internal_r+0x1c54>
 4004c0c:	df002783 	ldbu	fp,158(sp)
 4004c10:	d8802915 	stw	r2,164(sp)
 4004c14:	dcc02e15 	stw	r19,184(sp)
 4004c18:	d8002a15 	stw	zero,168(sp)
 4004c1c:	d8003215 	stw	zero,200(sp)
 4004c20:	003ea206 	br	40046ac <__alt_data_end+0xfc0046ac>
 4004c24:	8025883a 	mov	r18,r16
 4004c28:	dc002903 	ldbu	r16,164(sp)
 4004c2c:	e011883a 	mov	r8,fp
 4004c30:	84003fcc 	andi	r16,r16,255
 4004c34:	803f8d26 	beq	r16,zero,4004a6c <__alt_data_end+0xfc004a6c>
 4004c38:	d8c02b03 	ldbu	r3,172(sp)
 4004c3c:	d8c02785 	stb	r3,158(sp)
 4004c40:	003f8a06 	br	4004a6c <__alt_data_end+0xfc004a6c>
 4004c44:	8025883a 	mov	r18,r16
 4004c48:	dc002903 	ldbu	r16,164(sp)
 4004c4c:	e011883a 	mov	r8,fp
 4004c50:	84003fcc 	andi	r16,r16,255
 4004c54:	8005661e 	bne	r16,zero,40061f0 <___vfprintf_internal_r+0x22b8>
 4004c58:	01010074 	movhi	r4,1025
 4004c5c:	2116e404 	addi	r4,r4,23440
 4004c60:	d9003915 	stw	r4,228(sp)
 4004c64:	9080080c 	andi	r2,r18,32
 4004c68:	103f9f1e 	bne	r2,zero,4004ae8 <__alt_data_end+0xfc004ae8>
 4004c6c:	9080040c 	andi	r2,r18,16
 4004c70:	1002eb26 	beq	r2,zero,4005820 <___vfprintf_internal_r+0x18e8>
 4004c74:	d8802e17 	ldw	r2,184(sp)
 4004c78:	002d883a 	mov	r22,zero
 4004c7c:	14c00017 	ldw	r19,0(r2)
 4004c80:	10800104 	addi	r2,r2,4
 4004c84:	d8802e15 	stw	r2,184(sp)
 4004c88:	003f9c06 	br	4004afc <__alt_data_end+0xfc004afc>
 4004c8c:	d8802b07 	ldb	r2,172(sp)
 4004c90:	1002e11e 	bne	r2,zero,4005818 <___vfprintf_internal_r+0x18e0>
 4004c94:	00c00044 	movi	r3,1
 4004c98:	d8c02905 	stb	r3,164(sp)
 4004c9c:	00c00804 	movi	r3,32
 4004ca0:	d8c02b05 	stb	r3,172(sp)
 4004ca4:	ac400007 	ldb	r17,0(r21)
 4004ca8:	003d0506 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004cac:	84000054 	ori	r16,r16,1
 4004cb0:	ac400007 	ldb	r17,0(r21)
 4004cb4:	003d0206 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004cb8:	8025883a 	mov	r18,r16
 4004cbc:	dc002903 	ldbu	r16,164(sp)
 4004cc0:	e011883a 	mov	r8,fp
 4004cc4:	84003fcc 	andi	r16,r16,255
 4004cc8:	803de726 	beq	r16,zero,4004468 <__alt_data_end+0xfc004468>
 4004ccc:	d8c02b03 	ldbu	r3,172(sp)
 4004cd0:	d8c02785 	stb	r3,158(sp)
 4004cd4:	003de406 	br	4004468 <__alt_data_end+0xfc004468>
 4004cd8:	84001014 	ori	r16,r16,64
 4004cdc:	ac400007 	ldb	r17,0(r21)
 4004ce0:	003cf706 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004ce4:	ac400007 	ldb	r17,0(r21)
 4004ce8:	00801b04 	movi	r2,108
 4004cec:	88838f26 	beq	r17,r2,4005b2c <___vfprintf_internal_r+0x1bf4>
 4004cf0:	84000414 	ori	r16,r16,16
 4004cf4:	003cf206 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4004cf8:	8025883a 	mov	r18,r16
 4004cfc:	dc002903 	ldbu	r16,164(sp)
 4004d00:	e011883a 	mov	r8,fp
 4004d04:	84003fcc 	andi	r16,r16,255
 4004d08:	80053f1e 	bne	r16,zero,4006208 <___vfprintf_internal_r+0x22d0>
 4004d0c:	9080080c 	andi	r2,r18,32
 4004d10:	1002d226 	beq	r2,zero,400585c <___vfprintf_internal_r+0x1924>
 4004d14:	d9002e17 	ldw	r4,184(sp)
 4004d18:	d9402f17 	ldw	r5,188(sp)
 4004d1c:	20800017 	ldw	r2,0(r4)
 4004d20:	2807d7fa 	srai	r3,r5,31
 4004d24:	21000104 	addi	r4,r4,4
 4004d28:	d9002e15 	stw	r4,184(sp)
 4004d2c:	11400015 	stw	r5,0(r2)
 4004d30:	10c00115 	stw	r3,4(r2)
 4004d34:	003cb806 	br	4004018 <__alt_data_end+0xfc004018>
 4004d38:	d8c02e17 	ldw	r3,184(sp)
 4004d3c:	d9002e17 	ldw	r4,184(sp)
 4004d40:	8025883a 	mov	r18,r16
 4004d44:	18800017 	ldw	r2,0(r3)
 4004d48:	21000104 	addi	r4,r4,4
 4004d4c:	00c00044 	movi	r3,1
 4004d50:	e011883a 	mov	r8,fp
 4004d54:	d8c02915 	stw	r3,164(sp)
 4004d58:	d8002785 	stb	zero,158(sp)
 4004d5c:	d8801405 	stb	r2,80(sp)
 4004d60:	d9002e15 	stw	r4,184(sp)
 4004d64:	d8c02b15 	stw	r3,172(sp)
 4004d68:	d8002a15 	stw	zero,168(sp)
 4004d6c:	d8003215 	stw	zero,200(sp)
 4004d70:	dc001404 	addi	r16,sp,80
 4004d74:	0039883a 	mov	fp,zero
 4004d78:	003e5306 	br	40046c8 <__alt_data_end+0xfc0046c8>
 4004d7c:	01010074 	movhi	r4,1025
 4004d80:	2116e404 	addi	r4,r4,23440
 4004d84:	0039883a 	mov	fp,zero
 4004d88:	d9003915 	stw	r4,228(sp)
 4004d8c:	04401e04 	movi	r17,120
 4004d90:	003f6906 	br	4004b38 <__alt_data_end+0xfc004b38>
 4004d94:	8025883a 	mov	r18,r16
 4004d98:	dc002903 	ldbu	r16,164(sp)
 4004d9c:	e011883a 	mov	r8,fp
 4004da0:	84003fcc 	andi	r16,r16,255
 4004da4:	8005081e 	bne	r16,zero,40061c8 <___vfprintf_internal_r+0x2290>
 4004da8:	883d6126 	beq	r17,zero,4004330 <__alt_data_end+0xfc004330>
 4004dac:	00c00044 	movi	r3,1
 4004db0:	d8c02915 	stw	r3,164(sp)
 4004db4:	dc401405 	stb	r17,80(sp)
 4004db8:	d8002785 	stb	zero,158(sp)
 4004dbc:	003fe906 	br	4004d64 <__alt_data_end+0xfc004d64>
 4004dc0:	01410074 	movhi	r5,1025
 4004dc4:	2956e404 	addi	r5,r5,23440
 4004dc8:	d9403915 	stw	r5,228(sp)
 4004dcc:	d8c02e15 	stw	r3,184(sp)
 4004dd0:	1025883a 	mov	r18,r2
 4004dd4:	04401e04 	movi	r17,120
 4004dd8:	9d84b03a 	or	r2,r19,r22
 4004ddc:	1000fc1e 	bne	r2,zero,40051d0 <___vfprintf_internal_r+0x1298>
 4004de0:	0039883a 	mov	fp,zero
 4004de4:	00800084 	movi	r2,2
 4004de8:	10803fcc 	andi	r2,r2,255
 4004dec:	00c00044 	movi	r3,1
 4004df0:	10c20f26 	beq	r2,r3,4005630 <___vfprintf_internal_r+0x16f8>
 4004df4:	00c00084 	movi	r3,2
 4004df8:	10fd3326 	beq	r2,r3,40042c8 <__alt_data_end+0xfc0042c8>
 4004dfc:	003e0b06 	br	400462c <__alt_data_end+0xfc00462c>
 4004e00:	d8c02017 	ldw	r3,128(sp)
 4004e04:	003e7106 	br	40047cc <__alt_data_end+0xfc0047cc>
 4004e08:	00801944 	movi	r2,101
 4004e0c:	14407e0e 	bge	r2,r17,4005008 <___vfprintf_internal_r+0x10d0>
 4004e10:	d9003617 	ldw	r4,216(sp)
 4004e14:	d9403817 	ldw	r5,224(sp)
 4004e18:	000d883a 	mov	r6,zero
 4004e1c:	000f883a 	mov	r7,zero
 4004e20:	d8c03c15 	stw	r3,240(sp)
 4004e24:	da003d15 	stw	r8,244(sp)
 4004e28:	400f6040 	call	400f604 <__eqdf2>
 4004e2c:	d8c03c17 	ldw	r3,240(sp)
 4004e30:	da003d17 	ldw	r8,244(sp)
 4004e34:	1000f71e 	bne	r2,zero,4005214 <___vfprintf_internal_r+0x12dc>
 4004e38:	d8801f17 	ldw	r2,124(sp)
 4004e3c:	01010074 	movhi	r4,1025
 4004e40:	2116eb04 	addi	r4,r4,23468
 4004e44:	18c00044 	addi	r3,r3,1
 4004e48:	10800044 	addi	r2,r2,1
 4004e4c:	41000015 	stw	r4,0(r8)
 4004e50:	01000044 	movi	r4,1
 4004e54:	41000115 	stw	r4,4(r8)
 4004e58:	d8c02015 	stw	r3,128(sp)
 4004e5c:	d8801f15 	stw	r2,124(sp)
 4004e60:	010001c4 	movi	r4,7
 4004e64:	2082b816 	blt	r4,r2,4005948 <___vfprintf_internal_r+0x1a10>
 4004e68:	42000204 	addi	r8,r8,8
 4004e6c:	d8802617 	ldw	r2,152(sp)
 4004e70:	d9403317 	ldw	r5,204(sp)
 4004e74:	11400216 	blt	r2,r5,4004e80 <___vfprintf_internal_r+0xf48>
 4004e78:	9080004c 	andi	r2,r18,1
 4004e7c:	103eb326 	beq	r2,zero,400494c <__alt_data_end+0xfc00494c>
 4004e80:	d8803717 	ldw	r2,220(sp)
 4004e84:	d9003417 	ldw	r4,208(sp)
 4004e88:	d9403717 	ldw	r5,220(sp)
 4004e8c:	1887883a 	add	r3,r3,r2
 4004e90:	d8801f17 	ldw	r2,124(sp)
 4004e94:	41000015 	stw	r4,0(r8)
 4004e98:	41400115 	stw	r5,4(r8)
 4004e9c:	10800044 	addi	r2,r2,1
 4004ea0:	d8c02015 	stw	r3,128(sp)
 4004ea4:	d8801f15 	stw	r2,124(sp)
 4004ea8:	010001c4 	movi	r4,7
 4004eac:	20832916 	blt	r4,r2,4005b54 <___vfprintf_internal_r+0x1c1c>
 4004eb0:	42000204 	addi	r8,r8,8
 4004eb4:	d8803317 	ldw	r2,204(sp)
 4004eb8:	143fffc4 	addi	r16,r2,-1
 4004ebc:	043ea30e 	bge	zero,r16,400494c <__alt_data_end+0xfc00494c>
 4004ec0:	04400404 	movi	r17,16
 4004ec4:	d8801f17 	ldw	r2,124(sp)
 4004ec8:	8c00880e 	bge	r17,r16,40050ec <___vfprintf_internal_r+0x11b4>
 4004ecc:	01410074 	movhi	r5,1025
 4004ed0:	2956eb84 	addi	r5,r5,23470
 4004ed4:	d9402c15 	stw	r5,176(sp)
 4004ed8:	058001c4 	movi	r22,7
 4004edc:	dcc02d17 	ldw	r19,180(sp)
 4004ee0:	00000306 	br	4004ef0 <___vfprintf_internal_r+0xfb8>
 4004ee4:	42000204 	addi	r8,r8,8
 4004ee8:	843ffc04 	addi	r16,r16,-16
 4004eec:	8c00820e 	bge	r17,r16,40050f8 <___vfprintf_internal_r+0x11c0>
 4004ef0:	18c00404 	addi	r3,r3,16
 4004ef4:	10800044 	addi	r2,r2,1
 4004ef8:	45000015 	stw	r20,0(r8)
 4004efc:	44400115 	stw	r17,4(r8)
 4004f00:	d8c02015 	stw	r3,128(sp)
 4004f04:	d8801f15 	stw	r2,124(sp)
 4004f08:	b0bff60e 	bge	r22,r2,4004ee4 <__alt_data_end+0xfc004ee4>
 4004f0c:	d9801e04 	addi	r6,sp,120
 4004f10:	b80b883a 	mov	r5,r23
 4004f14:	9809883a 	mov	r4,r19
 4004f18:	400b8800 	call	400b880 <__sprint_r>
 4004f1c:	103d0a1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4004f20:	d8c02017 	ldw	r3,128(sp)
 4004f24:	d8801f17 	ldw	r2,124(sp)
 4004f28:	da000404 	addi	r8,sp,16
 4004f2c:	003fee06 	br	4004ee8 <__alt_data_end+0xfc004ee8>
 4004f30:	d9403117 	ldw	r5,196(sp)
 4004f34:	d8802917 	ldw	r2,164(sp)
 4004f38:	28adc83a 	sub	r22,r5,r2
 4004f3c:	05be410e 	bge	zero,r22,4004844 <__alt_data_end+0xfc004844>
 4004f40:	07000404 	movi	fp,16
 4004f44:	d8801f17 	ldw	r2,124(sp)
 4004f48:	e5838f0e 	bge	fp,r22,4005d88 <___vfprintf_internal_r+0x1e50>
 4004f4c:	01410074 	movhi	r5,1025
 4004f50:	2956eb84 	addi	r5,r5,23470
 4004f54:	dc403015 	stw	r17,192(sp)
 4004f58:	d9402c15 	stw	r5,176(sp)
 4004f5c:	b023883a 	mov	r17,r22
 4004f60:	04c001c4 	movi	r19,7
 4004f64:	a82d883a 	mov	r22,r21
 4004f68:	902b883a 	mov	r21,r18
 4004f6c:	8025883a 	mov	r18,r16
 4004f70:	dc002d17 	ldw	r16,180(sp)
 4004f74:	00000306 	br	4004f84 <___vfprintf_internal_r+0x104c>
 4004f78:	8c7ffc04 	addi	r17,r17,-16
 4004f7c:	42000204 	addi	r8,r8,8
 4004f80:	e440110e 	bge	fp,r17,4004fc8 <___vfprintf_internal_r+0x1090>
 4004f84:	18c00404 	addi	r3,r3,16
 4004f88:	10800044 	addi	r2,r2,1
 4004f8c:	45000015 	stw	r20,0(r8)
 4004f90:	47000115 	stw	fp,4(r8)
 4004f94:	d8c02015 	stw	r3,128(sp)
 4004f98:	d8801f15 	stw	r2,124(sp)
 4004f9c:	98bff60e 	bge	r19,r2,4004f78 <__alt_data_end+0xfc004f78>
 4004fa0:	d9801e04 	addi	r6,sp,120
 4004fa4:	b80b883a 	mov	r5,r23
 4004fa8:	8009883a 	mov	r4,r16
 4004fac:	400b8800 	call	400b880 <__sprint_r>
 4004fb0:	103ce51e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4004fb4:	8c7ffc04 	addi	r17,r17,-16
 4004fb8:	d8c02017 	ldw	r3,128(sp)
 4004fbc:	d8801f17 	ldw	r2,124(sp)
 4004fc0:	da000404 	addi	r8,sp,16
 4004fc4:	e47fef16 	blt	fp,r17,4004f84 <__alt_data_end+0xfc004f84>
 4004fc8:	9021883a 	mov	r16,r18
 4004fcc:	a825883a 	mov	r18,r21
 4004fd0:	b02b883a 	mov	r21,r22
 4004fd4:	882d883a 	mov	r22,r17
 4004fd8:	dc403017 	ldw	r17,192(sp)
 4004fdc:	d9002c17 	ldw	r4,176(sp)
 4004fe0:	1d87883a 	add	r3,r3,r22
 4004fe4:	10800044 	addi	r2,r2,1
 4004fe8:	41000015 	stw	r4,0(r8)
 4004fec:	45800115 	stw	r22,4(r8)
 4004ff0:	d8c02015 	stw	r3,128(sp)
 4004ff4:	d8801f15 	stw	r2,124(sp)
 4004ff8:	010001c4 	movi	r4,7
 4004ffc:	20818e16 	blt	r4,r2,4005638 <___vfprintf_internal_r+0x1700>
 4005000:	42000204 	addi	r8,r8,8
 4005004:	003e0f06 	br	4004844 <__alt_data_end+0xfc004844>
 4005008:	d9403317 	ldw	r5,204(sp)
 400500c:	00800044 	movi	r2,1
 4005010:	18c00044 	addi	r3,r3,1
 4005014:	1141530e 	bge	r2,r5,4005564 <___vfprintf_internal_r+0x162c>
 4005018:	dc401f17 	ldw	r17,124(sp)
 400501c:	00800044 	movi	r2,1
 4005020:	40800115 	stw	r2,4(r8)
 4005024:	8c400044 	addi	r17,r17,1
 4005028:	44000015 	stw	r16,0(r8)
 400502c:	d8c02015 	stw	r3,128(sp)
 4005030:	dc401f15 	stw	r17,124(sp)
 4005034:	008001c4 	movi	r2,7
 4005038:	14416b16 	blt	r2,r17,40055e8 <___vfprintf_internal_r+0x16b0>
 400503c:	42000204 	addi	r8,r8,8
 4005040:	d8803717 	ldw	r2,220(sp)
 4005044:	d9003417 	ldw	r4,208(sp)
 4005048:	8c400044 	addi	r17,r17,1
 400504c:	10c7883a 	add	r3,r2,r3
 4005050:	40800115 	stw	r2,4(r8)
 4005054:	41000015 	stw	r4,0(r8)
 4005058:	d8c02015 	stw	r3,128(sp)
 400505c:	dc401f15 	stw	r17,124(sp)
 4005060:	008001c4 	movi	r2,7
 4005064:	14416916 	blt	r2,r17,400560c <___vfprintf_internal_r+0x16d4>
 4005068:	45800204 	addi	r22,r8,8
 400506c:	d9003617 	ldw	r4,216(sp)
 4005070:	d9403817 	ldw	r5,224(sp)
 4005074:	000d883a 	mov	r6,zero
 4005078:	000f883a 	mov	r7,zero
 400507c:	d8c03c15 	stw	r3,240(sp)
 4005080:	400f6040 	call	400f604 <__eqdf2>
 4005084:	d8c03c17 	ldw	r3,240(sp)
 4005088:	1000bc26 	beq	r2,zero,400537c <___vfprintf_internal_r+0x1444>
 400508c:	d9403317 	ldw	r5,204(sp)
 4005090:	84000044 	addi	r16,r16,1
 4005094:	8c400044 	addi	r17,r17,1
 4005098:	28bfffc4 	addi	r2,r5,-1
 400509c:	1887883a 	add	r3,r3,r2
 40050a0:	b0800115 	stw	r2,4(r22)
 40050a4:	b4000015 	stw	r16,0(r22)
 40050a8:	d8c02015 	stw	r3,128(sp)
 40050ac:	dc401f15 	stw	r17,124(sp)
 40050b0:	008001c4 	movi	r2,7
 40050b4:	14414316 	blt	r2,r17,40055c4 <___vfprintf_internal_r+0x168c>
 40050b8:	b5800204 	addi	r22,r22,8
 40050bc:	d9003a17 	ldw	r4,232(sp)
 40050c0:	df0022c4 	addi	fp,sp,139
 40050c4:	8c400044 	addi	r17,r17,1
 40050c8:	20c7883a 	add	r3,r4,r3
 40050cc:	b7000015 	stw	fp,0(r22)
 40050d0:	b1000115 	stw	r4,4(r22)
 40050d4:	d8c02015 	stw	r3,128(sp)
 40050d8:	dc401f15 	stw	r17,124(sp)
 40050dc:	008001c4 	movi	r2,7
 40050e0:	14400e16 	blt	r2,r17,400511c <___vfprintf_internal_r+0x11e4>
 40050e4:	b2000204 	addi	r8,r22,8
 40050e8:	003e1806 	br	400494c <__alt_data_end+0xfc00494c>
 40050ec:	01010074 	movhi	r4,1025
 40050f0:	2116eb84 	addi	r4,r4,23470
 40050f4:	d9002c15 	stw	r4,176(sp)
 40050f8:	d9002c17 	ldw	r4,176(sp)
 40050fc:	1c07883a 	add	r3,r3,r16
 4005100:	44000115 	stw	r16,4(r8)
 4005104:	41000015 	stw	r4,0(r8)
 4005108:	10800044 	addi	r2,r2,1
 400510c:	d8c02015 	stw	r3,128(sp)
 4005110:	d8801f15 	stw	r2,124(sp)
 4005114:	010001c4 	movi	r4,7
 4005118:	20be0b0e 	bge	r4,r2,4004948 <__alt_data_end+0xfc004948>
 400511c:	d9002d17 	ldw	r4,180(sp)
 4005120:	d9801e04 	addi	r6,sp,120
 4005124:	b80b883a 	mov	r5,r23
 4005128:	400b8800 	call	400b880 <__sprint_r>
 400512c:	103c861e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005130:	d8c02017 	ldw	r3,128(sp)
 4005134:	da000404 	addi	r8,sp,16
 4005138:	003e0406 	br	400494c <__alt_data_end+0xfc00494c>
 400513c:	d9002d17 	ldw	r4,180(sp)
 4005140:	d9801e04 	addi	r6,sp,120
 4005144:	b80b883a 	mov	r5,r23
 4005148:	400b8800 	call	400b880 <__sprint_r>
 400514c:	103e3b26 	beq	r2,zero,4004a3c <__alt_data_end+0xfc004a3c>
 4005150:	003c7d06 	br	4004348 <__alt_data_end+0xfc004348>
 4005154:	d9002d17 	ldw	r4,180(sp)
 4005158:	d9801e04 	addi	r6,sp,120
 400515c:	b80b883a 	mov	r5,r23
 4005160:	400b8800 	call	400b880 <__sprint_r>
 4005164:	103c781e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005168:	d8c02017 	ldw	r3,128(sp)
 400516c:	da000404 	addi	r8,sp,16
 4005170:	003de906 	br	4004918 <__alt_data_end+0xfc004918>
 4005174:	d9002d17 	ldw	r4,180(sp)
 4005178:	d9801e04 	addi	r6,sp,120
 400517c:	b80b883a 	mov	r5,r23
 4005180:	400b8800 	call	400b880 <__sprint_r>
 4005184:	103c701e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005188:	d8c02017 	ldw	r3,128(sp)
 400518c:	da000404 	addi	r8,sp,16
 4005190:	003d9b06 	br	4004800 <__alt_data_end+0xfc004800>
 4005194:	d9002d17 	ldw	r4,180(sp)
 4005198:	d9801e04 	addi	r6,sp,120
 400519c:	b80b883a 	mov	r5,r23
 40051a0:	400b8800 	call	400b880 <__sprint_r>
 40051a4:	103c681e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40051a8:	d8c02017 	ldw	r3,128(sp)
 40051ac:	da000404 	addi	r8,sp,16
 40051b0:	003da106 	br	4004838 <__alt_data_end+0xfc004838>
 40051b4:	d9402a17 	ldw	r5,168(sp)
 40051b8:	d8002785 	stb	zero,158(sp)
 40051bc:	283f0616 	blt	r5,zero,4004dd8 <__alt_data_end+0xfc004dd8>
 40051c0:	00ffdfc4 	movi	r3,-129
 40051c4:	9d84b03a 	or	r2,r19,r22
 40051c8:	90e4703a 	and	r18,r18,r3
 40051cc:	103c3b26 	beq	r2,zero,40042bc <__alt_data_end+0xfc0042bc>
 40051d0:	0039883a 	mov	fp,zero
 40051d4:	003e5806 	br	4004b38 <__alt_data_end+0xfc004b38>
 40051d8:	9080040c 	andi	r2,r18,16
 40051dc:	1001b326 	beq	r2,zero,40058ac <___vfprintf_internal_r+0x1974>
 40051e0:	d8c02e17 	ldw	r3,184(sp)
 40051e4:	d9002a17 	ldw	r4,168(sp)
 40051e8:	d8002785 	stb	zero,158(sp)
 40051ec:	18800104 	addi	r2,r3,4
 40051f0:	1cc00017 	ldw	r19,0(r3)
 40051f4:	002d883a 	mov	r22,zero
 40051f8:	2001b516 	blt	r4,zero,40058d0 <___vfprintf_internal_r+0x1998>
 40051fc:	00ffdfc4 	movi	r3,-129
 4005200:	d8802e15 	stw	r2,184(sp)
 4005204:	90e4703a 	and	r18,r18,r3
 4005208:	983d0526 	beq	r19,zero,4004620 <__alt_data_end+0xfc004620>
 400520c:	0039883a 	mov	fp,zero
 4005210:	003d0806 	br	4004634 <__alt_data_end+0xfc004634>
 4005214:	dc402617 	ldw	r17,152(sp)
 4005218:	0441d30e 	bge	zero,r17,4005968 <___vfprintf_internal_r+0x1a30>
 400521c:	dc403217 	ldw	r17,200(sp)
 4005220:	d8803317 	ldw	r2,204(sp)
 4005224:	1440010e 	bge	r2,r17,400522c <___vfprintf_internal_r+0x12f4>
 4005228:	1023883a 	mov	r17,r2
 400522c:	04400a0e 	bge	zero,r17,4005258 <___vfprintf_internal_r+0x1320>
 4005230:	d8801f17 	ldw	r2,124(sp)
 4005234:	1c47883a 	add	r3,r3,r17
 4005238:	44000015 	stw	r16,0(r8)
 400523c:	10800044 	addi	r2,r2,1
 4005240:	44400115 	stw	r17,4(r8)
 4005244:	d8c02015 	stw	r3,128(sp)
 4005248:	d8801f15 	stw	r2,124(sp)
 400524c:	010001c4 	movi	r4,7
 4005250:	20826516 	blt	r4,r2,4005be8 <___vfprintf_internal_r+0x1cb0>
 4005254:	42000204 	addi	r8,r8,8
 4005258:	88026116 	blt	r17,zero,4005be0 <___vfprintf_internal_r+0x1ca8>
 400525c:	d9003217 	ldw	r4,200(sp)
 4005260:	2463c83a 	sub	r17,r4,r17
 4005264:	04407b0e 	bge	zero,r17,4005454 <___vfprintf_internal_r+0x151c>
 4005268:	05800404 	movi	r22,16
 400526c:	d8801f17 	ldw	r2,124(sp)
 4005270:	b4419d0e 	bge	r22,r17,40058e8 <___vfprintf_internal_r+0x19b0>
 4005274:	01010074 	movhi	r4,1025
 4005278:	2116eb84 	addi	r4,r4,23470
 400527c:	d9002c15 	stw	r4,176(sp)
 4005280:	070001c4 	movi	fp,7
 4005284:	dcc02d17 	ldw	r19,180(sp)
 4005288:	00000306 	br	4005298 <___vfprintf_internal_r+0x1360>
 400528c:	42000204 	addi	r8,r8,8
 4005290:	8c7ffc04 	addi	r17,r17,-16
 4005294:	b441970e 	bge	r22,r17,40058f4 <___vfprintf_internal_r+0x19bc>
 4005298:	18c00404 	addi	r3,r3,16
 400529c:	10800044 	addi	r2,r2,1
 40052a0:	45000015 	stw	r20,0(r8)
 40052a4:	45800115 	stw	r22,4(r8)
 40052a8:	d8c02015 	stw	r3,128(sp)
 40052ac:	d8801f15 	stw	r2,124(sp)
 40052b0:	e0bff60e 	bge	fp,r2,400528c <__alt_data_end+0xfc00528c>
 40052b4:	d9801e04 	addi	r6,sp,120
 40052b8:	b80b883a 	mov	r5,r23
 40052bc:	9809883a 	mov	r4,r19
 40052c0:	400b8800 	call	400b880 <__sprint_r>
 40052c4:	103c201e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40052c8:	d8c02017 	ldw	r3,128(sp)
 40052cc:	d8801f17 	ldw	r2,124(sp)
 40052d0:	da000404 	addi	r8,sp,16
 40052d4:	003fee06 	br	4005290 <__alt_data_end+0xfc005290>
 40052d8:	d9002d17 	ldw	r4,180(sp)
 40052dc:	d9801e04 	addi	r6,sp,120
 40052e0:	b80b883a 	mov	r5,r23
 40052e4:	400b8800 	call	400b880 <__sprint_r>
 40052e8:	103c171e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40052ec:	d8c02017 	ldw	r3,128(sp)
 40052f0:	df002787 	ldb	fp,158(sp)
 40052f4:	da000404 	addi	r8,sp,16
 40052f8:	003d3406 	br	40047cc <__alt_data_end+0xfc0047cc>
 40052fc:	9080040c 	andi	r2,r18,16
 4005300:	10016126 	beq	r2,zero,4005888 <___vfprintf_internal_r+0x1950>
 4005304:	d9402e17 	ldw	r5,184(sp)
 4005308:	2cc00017 	ldw	r19,0(r5)
 400530c:	29400104 	addi	r5,r5,4
 4005310:	d9402e15 	stw	r5,184(sp)
 4005314:	982dd7fa 	srai	r22,r19,31
 4005318:	b005883a 	mov	r2,r22
 400531c:	003c5a06 	br	4004488 <__alt_data_end+0xfc004488>
 4005320:	9080040c 	andi	r2,r18,16
 4005324:	10003526 	beq	r2,zero,40053fc <___vfprintf_internal_r+0x14c4>
 4005328:	d8c02e17 	ldw	r3,184(sp)
 400532c:	d9002a17 	ldw	r4,168(sp)
 4005330:	d8002785 	stb	zero,158(sp)
 4005334:	18800104 	addi	r2,r3,4
 4005338:	1cc00017 	ldw	r19,0(r3)
 400533c:	002d883a 	mov	r22,zero
 4005340:	20003716 	blt	r4,zero,4005420 <___vfprintf_internal_r+0x14e8>
 4005344:	00ffdfc4 	movi	r3,-129
 4005348:	d8802e15 	stw	r2,184(sp)
 400534c:	90e4703a 	and	r18,r18,r3
 4005350:	0039883a 	mov	fp,zero
 4005354:	983dd426 	beq	r19,zero,4004aa8 <__alt_data_end+0xfc004aa8>
 4005358:	00800244 	movi	r2,9
 400535c:	14fc5336 	bltu	r2,r19,40044ac <__alt_data_end+0xfc0044ac>
 4005360:	d8c02817 	ldw	r3,160(sp)
 4005364:	dc001dc4 	addi	r16,sp,119
 4005368:	9cc00c04 	addi	r19,r19,48
 400536c:	1c07c83a 	sub	r3,r3,r16
 4005370:	dcc01dc5 	stb	r19,119(sp)
 4005374:	d8c02b15 	stw	r3,172(sp)
 4005378:	003cc606 	br	4004694 <__alt_data_end+0xfc004694>
 400537c:	d8803317 	ldw	r2,204(sp)
 4005380:	143fffc4 	addi	r16,r2,-1
 4005384:	043f4d0e 	bge	zero,r16,40050bc <__alt_data_end+0xfc0050bc>
 4005388:	07000404 	movi	fp,16
 400538c:	e400810e 	bge	fp,r16,4005594 <___vfprintf_internal_r+0x165c>
 4005390:	01410074 	movhi	r5,1025
 4005394:	2956eb84 	addi	r5,r5,23470
 4005398:	d9402c15 	stw	r5,176(sp)
 400539c:	01c001c4 	movi	r7,7
 40053a0:	dcc02d17 	ldw	r19,180(sp)
 40053a4:	00000306 	br	40053b4 <___vfprintf_internal_r+0x147c>
 40053a8:	b5800204 	addi	r22,r22,8
 40053ac:	843ffc04 	addi	r16,r16,-16
 40053b0:	e4007b0e 	bge	fp,r16,40055a0 <___vfprintf_internal_r+0x1668>
 40053b4:	18c00404 	addi	r3,r3,16
 40053b8:	8c400044 	addi	r17,r17,1
 40053bc:	b5000015 	stw	r20,0(r22)
 40053c0:	b7000115 	stw	fp,4(r22)
 40053c4:	d8c02015 	stw	r3,128(sp)
 40053c8:	dc401f15 	stw	r17,124(sp)
 40053cc:	3c7ff60e 	bge	r7,r17,40053a8 <__alt_data_end+0xfc0053a8>
 40053d0:	d9801e04 	addi	r6,sp,120
 40053d4:	b80b883a 	mov	r5,r23
 40053d8:	9809883a 	mov	r4,r19
 40053dc:	d9c03c15 	stw	r7,240(sp)
 40053e0:	400b8800 	call	400b880 <__sprint_r>
 40053e4:	d9c03c17 	ldw	r7,240(sp)
 40053e8:	103bd71e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40053ec:	d8c02017 	ldw	r3,128(sp)
 40053f0:	dc401f17 	ldw	r17,124(sp)
 40053f4:	dd800404 	addi	r22,sp,16
 40053f8:	003fec06 	br	40053ac <__alt_data_end+0xfc0053ac>
 40053fc:	9080100c 	andi	r2,r18,64
 4005400:	d8002785 	stb	zero,158(sp)
 4005404:	10010e26 	beq	r2,zero,4005840 <___vfprintf_internal_r+0x1908>
 4005408:	d9402e17 	ldw	r5,184(sp)
 400540c:	d8c02a17 	ldw	r3,168(sp)
 4005410:	002d883a 	mov	r22,zero
 4005414:	28800104 	addi	r2,r5,4
 4005418:	2cc0000b 	ldhu	r19,0(r5)
 400541c:	183fc90e 	bge	r3,zero,4005344 <__alt_data_end+0xfc005344>
 4005420:	d8802e15 	stw	r2,184(sp)
 4005424:	0039883a 	mov	fp,zero
 4005428:	9d84b03a 	or	r2,r19,r22
 400542c:	103c1e1e 	bne	r2,zero,40044a8 <__alt_data_end+0xfc0044a8>
 4005430:	00800044 	movi	r2,1
 4005434:	003e6c06 	br	4004de8 <__alt_data_end+0xfc004de8>
 4005438:	d9002d17 	ldw	r4,180(sp)
 400543c:	d9801e04 	addi	r6,sp,120
 4005440:	b80b883a 	mov	r5,r23
 4005444:	400b8800 	call	400b880 <__sprint_r>
 4005448:	103bbf1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 400544c:	d8c02017 	ldw	r3,128(sp)
 4005450:	da000404 	addi	r8,sp,16
 4005454:	d9003217 	ldw	r4,200(sp)
 4005458:	d8802617 	ldw	r2,152(sp)
 400545c:	d9403317 	ldw	r5,204(sp)
 4005460:	8123883a 	add	r17,r16,r4
 4005464:	11400216 	blt	r2,r5,4005470 <___vfprintf_internal_r+0x1538>
 4005468:	9100004c 	andi	r4,r18,1
 400546c:	20000d26 	beq	r4,zero,40054a4 <___vfprintf_internal_r+0x156c>
 4005470:	d9003717 	ldw	r4,220(sp)
 4005474:	d9403417 	ldw	r5,208(sp)
 4005478:	1907883a 	add	r3,r3,r4
 400547c:	d9001f17 	ldw	r4,124(sp)
 4005480:	41400015 	stw	r5,0(r8)
 4005484:	d9403717 	ldw	r5,220(sp)
 4005488:	21000044 	addi	r4,r4,1
 400548c:	d8c02015 	stw	r3,128(sp)
 4005490:	41400115 	stw	r5,4(r8)
 4005494:	d9001f15 	stw	r4,124(sp)
 4005498:	014001c4 	movi	r5,7
 400549c:	2901e816 	blt	r5,r4,4005c40 <___vfprintf_internal_r+0x1d08>
 40054a0:	42000204 	addi	r8,r8,8
 40054a4:	d9003317 	ldw	r4,204(sp)
 40054a8:	8121883a 	add	r16,r16,r4
 40054ac:	2085c83a 	sub	r2,r4,r2
 40054b0:	8461c83a 	sub	r16,r16,r17
 40054b4:	1400010e 	bge	r2,r16,40054bc <___vfprintf_internal_r+0x1584>
 40054b8:	1021883a 	mov	r16,r2
 40054bc:	04000a0e 	bge	zero,r16,40054e8 <___vfprintf_internal_r+0x15b0>
 40054c0:	d9001f17 	ldw	r4,124(sp)
 40054c4:	1c07883a 	add	r3,r3,r16
 40054c8:	44400015 	stw	r17,0(r8)
 40054cc:	21000044 	addi	r4,r4,1
 40054d0:	44000115 	stw	r16,4(r8)
 40054d4:	d8c02015 	stw	r3,128(sp)
 40054d8:	d9001f15 	stw	r4,124(sp)
 40054dc:	014001c4 	movi	r5,7
 40054e0:	2901fb16 	blt	r5,r4,4005cd0 <___vfprintf_internal_r+0x1d98>
 40054e4:	42000204 	addi	r8,r8,8
 40054e8:	8001f716 	blt	r16,zero,4005cc8 <___vfprintf_internal_r+0x1d90>
 40054ec:	1421c83a 	sub	r16,r2,r16
 40054f0:	043d160e 	bge	zero,r16,400494c <__alt_data_end+0xfc00494c>
 40054f4:	04400404 	movi	r17,16
 40054f8:	d8801f17 	ldw	r2,124(sp)
 40054fc:	8c3efb0e 	bge	r17,r16,40050ec <__alt_data_end+0xfc0050ec>
 4005500:	01410074 	movhi	r5,1025
 4005504:	2956eb84 	addi	r5,r5,23470
 4005508:	d9402c15 	stw	r5,176(sp)
 400550c:	058001c4 	movi	r22,7
 4005510:	dcc02d17 	ldw	r19,180(sp)
 4005514:	00000306 	br	4005524 <___vfprintf_internal_r+0x15ec>
 4005518:	42000204 	addi	r8,r8,8
 400551c:	843ffc04 	addi	r16,r16,-16
 4005520:	8c3ef50e 	bge	r17,r16,40050f8 <__alt_data_end+0xfc0050f8>
 4005524:	18c00404 	addi	r3,r3,16
 4005528:	10800044 	addi	r2,r2,1
 400552c:	45000015 	stw	r20,0(r8)
 4005530:	44400115 	stw	r17,4(r8)
 4005534:	d8c02015 	stw	r3,128(sp)
 4005538:	d8801f15 	stw	r2,124(sp)
 400553c:	b0bff60e 	bge	r22,r2,4005518 <__alt_data_end+0xfc005518>
 4005540:	d9801e04 	addi	r6,sp,120
 4005544:	b80b883a 	mov	r5,r23
 4005548:	9809883a 	mov	r4,r19
 400554c:	400b8800 	call	400b880 <__sprint_r>
 4005550:	103b7d1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005554:	d8c02017 	ldw	r3,128(sp)
 4005558:	d8801f17 	ldw	r2,124(sp)
 400555c:	da000404 	addi	r8,sp,16
 4005560:	003fee06 	br	400551c <__alt_data_end+0xfc00551c>
 4005564:	9088703a 	and	r4,r18,r2
 4005568:	203eab1e 	bne	r4,zero,4005018 <__alt_data_end+0xfc005018>
 400556c:	dc401f17 	ldw	r17,124(sp)
 4005570:	40800115 	stw	r2,4(r8)
 4005574:	44000015 	stw	r16,0(r8)
 4005578:	8c400044 	addi	r17,r17,1
 400557c:	d8c02015 	stw	r3,128(sp)
 4005580:	dc401f15 	stw	r17,124(sp)
 4005584:	008001c4 	movi	r2,7
 4005588:	14400e16 	blt	r2,r17,40055c4 <___vfprintf_internal_r+0x168c>
 400558c:	45800204 	addi	r22,r8,8
 4005590:	003eca06 	br	40050bc <__alt_data_end+0xfc0050bc>
 4005594:	01010074 	movhi	r4,1025
 4005598:	2116eb84 	addi	r4,r4,23470
 400559c:	d9002c15 	stw	r4,176(sp)
 40055a0:	d8802c17 	ldw	r2,176(sp)
 40055a4:	1c07883a 	add	r3,r3,r16
 40055a8:	8c400044 	addi	r17,r17,1
 40055ac:	b0800015 	stw	r2,0(r22)
 40055b0:	b4000115 	stw	r16,4(r22)
 40055b4:	d8c02015 	stw	r3,128(sp)
 40055b8:	dc401f15 	stw	r17,124(sp)
 40055bc:	008001c4 	movi	r2,7
 40055c0:	147ebd0e 	bge	r2,r17,40050b8 <__alt_data_end+0xfc0050b8>
 40055c4:	d9002d17 	ldw	r4,180(sp)
 40055c8:	d9801e04 	addi	r6,sp,120
 40055cc:	b80b883a 	mov	r5,r23
 40055d0:	400b8800 	call	400b880 <__sprint_r>
 40055d4:	103b5c1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40055d8:	d8c02017 	ldw	r3,128(sp)
 40055dc:	dc401f17 	ldw	r17,124(sp)
 40055e0:	dd800404 	addi	r22,sp,16
 40055e4:	003eb506 	br	40050bc <__alt_data_end+0xfc0050bc>
 40055e8:	d9002d17 	ldw	r4,180(sp)
 40055ec:	d9801e04 	addi	r6,sp,120
 40055f0:	b80b883a 	mov	r5,r23
 40055f4:	400b8800 	call	400b880 <__sprint_r>
 40055f8:	103b531e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 40055fc:	d8c02017 	ldw	r3,128(sp)
 4005600:	dc401f17 	ldw	r17,124(sp)
 4005604:	da000404 	addi	r8,sp,16
 4005608:	003e8d06 	br	4005040 <__alt_data_end+0xfc005040>
 400560c:	d9002d17 	ldw	r4,180(sp)
 4005610:	d9801e04 	addi	r6,sp,120
 4005614:	b80b883a 	mov	r5,r23
 4005618:	400b8800 	call	400b880 <__sprint_r>
 400561c:	103b4a1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005620:	d8c02017 	ldw	r3,128(sp)
 4005624:	dc401f17 	ldw	r17,124(sp)
 4005628:	dd800404 	addi	r22,sp,16
 400562c:	003e8f06 	br	400506c <__alt_data_end+0xfc00506c>
 4005630:	0027883a 	mov	r19,zero
 4005634:	003f4a06 	br	4005360 <__alt_data_end+0xfc005360>
 4005638:	d9002d17 	ldw	r4,180(sp)
 400563c:	d9801e04 	addi	r6,sp,120
 4005640:	b80b883a 	mov	r5,r23
 4005644:	400b8800 	call	400b880 <__sprint_r>
 4005648:	103b3f1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 400564c:	d8c02017 	ldw	r3,128(sp)
 4005650:	da000404 	addi	r8,sp,16
 4005654:	003c7b06 	br	4004844 <__alt_data_end+0xfc004844>
 4005658:	d9402a17 	ldw	r5,168(sp)
 400565c:	04e7c83a 	sub	r19,zero,r19
 4005660:	07000b44 	movi	fp,45
 4005664:	9804c03a 	cmpne	r2,r19,zero
 4005668:	05adc83a 	sub	r22,zero,r22
 400566c:	df002785 	stb	fp,158(sp)
 4005670:	b0adc83a 	sub	r22,r22,r2
 4005674:	28017b16 	blt	r5,zero,4005c64 <___vfprintf_internal_r+0x1d2c>
 4005678:	00bfdfc4 	movi	r2,-129
 400567c:	90a4703a 	and	r18,r18,r2
 4005680:	003b8906 	br	40044a8 <__alt_data_end+0xfc0044a8>
 4005684:	d9003617 	ldw	r4,216(sp)
 4005688:	d9403817 	ldw	r5,224(sp)
 400568c:	da003d15 	stw	r8,244(sp)
 4005690:	400b4a40 	call	400b4a4 <__fpclassifyd>
 4005694:	da003d17 	ldw	r8,244(sp)
 4005698:	1000f026 	beq	r2,zero,4005a5c <___vfprintf_internal_r+0x1b24>
 400569c:	d9002a17 	ldw	r4,168(sp)
 40056a0:	05bff7c4 	movi	r22,-33
 40056a4:	00bfffc4 	movi	r2,-1
 40056a8:	8dac703a 	and	r22,r17,r22
 40056ac:	20820026 	beq	r4,r2,4005eb0 <___vfprintf_internal_r+0x1f78>
 40056b0:	008011c4 	movi	r2,71
 40056b4:	b081f726 	beq	r22,r2,4005e94 <___vfprintf_internal_r+0x1f5c>
 40056b8:	d9003817 	ldw	r4,224(sp)
 40056bc:	90c04014 	ori	r3,r18,256
 40056c0:	d8c02c15 	stw	r3,176(sp)
 40056c4:	20021516 	blt	r4,zero,4005f1c <___vfprintf_internal_r+0x1fe4>
 40056c8:	dcc03817 	ldw	r19,224(sp)
 40056cc:	d8002905 	stb	zero,164(sp)
 40056d0:	00801984 	movi	r2,102
 40056d4:	8881f926 	beq	r17,r2,4005ebc <___vfprintf_internal_r+0x1f84>
 40056d8:	00801184 	movi	r2,70
 40056dc:	88821c26 	beq	r17,r2,4005f50 <___vfprintf_internal_r+0x2018>
 40056e0:	00801144 	movi	r2,69
 40056e4:	b081ef26 	beq	r22,r2,4005ea4 <___vfprintf_internal_r+0x1f6c>
 40056e8:	d8c02a17 	ldw	r3,168(sp)
 40056ec:	d8802104 	addi	r2,sp,132
 40056f0:	d8800315 	stw	r2,12(sp)
 40056f4:	d9403617 	ldw	r5,216(sp)
 40056f8:	d8802504 	addi	r2,sp,148
 40056fc:	d9002d17 	ldw	r4,180(sp)
 4005700:	d8800215 	stw	r2,8(sp)
 4005704:	d8802604 	addi	r2,sp,152
 4005708:	d8c00015 	stw	r3,0(sp)
 400570c:	d8800115 	stw	r2,4(sp)
 4005710:	01c00084 	movi	r7,2
 4005714:	980d883a 	mov	r6,r19
 4005718:	d8c03c15 	stw	r3,240(sp)
 400571c:	da003d15 	stw	r8,244(sp)
 4005720:	40066680 	call	4006668 <_dtoa_r>
 4005724:	1021883a 	mov	r16,r2
 4005728:	008019c4 	movi	r2,103
 400572c:	d8c03c17 	ldw	r3,240(sp)
 4005730:	da003d17 	ldw	r8,244(sp)
 4005734:	88817126 	beq	r17,r2,4005cfc <___vfprintf_internal_r+0x1dc4>
 4005738:	008011c4 	movi	r2,71
 400573c:	88829126 	beq	r17,r2,4006184 <___vfprintf_internal_r+0x224c>
 4005740:	80f9883a 	add	fp,r16,r3
 4005744:	d9003617 	ldw	r4,216(sp)
 4005748:	000d883a 	mov	r6,zero
 400574c:	000f883a 	mov	r7,zero
 4005750:	980b883a 	mov	r5,r19
 4005754:	da003d15 	stw	r8,244(sp)
 4005758:	400f6040 	call	400f604 <__eqdf2>
 400575c:	da003d17 	ldw	r8,244(sp)
 4005760:	10018d26 	beq	r2,zero,4005d98 <___vfprintf_internal_r+0x1e60>
 4005764:	d8802117 	ldw	r2,132(sp)
 4005768:	1700062e 	bgeu	r2,fp,4005784 <___vfprintf_internal_r+0x184c>
 400576c:	01000c04 	movi	r4,48
 4005770:	10c00044 	addi	r3,r2,1
 4005774:	d8c02115 	stw	r3,132(sp)
 4005778:	11000005 	stb	r4,0(r2)
 400577c:	d8802117 	ldw	r2,132(sp)
 4005780:	173ffb36 	bltu	r2,fp,4005770 <__alt_data_end+0xfc005770>
 4005784:	1405c83a 	sub	r2,r2,r16
 4005788:	d8803315 	stw	r2,204(sp)
 400578c:	008011c4 	movi	r2,71
 4005790:	b0817626 	beq	r22,r2,4005d6c <___vfprintf_internal_r+0x1e34>
 4005794:	00801944 	movi	r2,101
 4005798:	1442800e 	bge	r2,r17,400619c <___vfprintf_internal_r+0x2264>
 400579c:	d8c02617 	ldw	r3,152(sp)
 40057a0:	00801984 	movi	r2,102
 40057a4:	d8c03215 	stw	r3,200(sp)
 40057a8:	8881fe26 	beq	r17,r2,4005fa4 <___vfprintf_internal_r+0x206c>
 40057ac:	d8c03217 	ldw	r3,200(sp)
 40057b0:	d9003317 	ldw	r4,204(sp)
 40057b4:	1901dd16 	blt	r3,r4,4005f2c <___vfprintf_internal_r+0x1ff4>
 40057b8:	9480004c 	andi	r18,r18,1
 40057bc:	90022b1e 	bne	r18,zero,400606c <___vfprintf_internal_r+0x2134>
 40057c0:	1805883a 	mov	r2,r3
 40057c4:	18028316 	blt	r3,zero,40061d4 <___vfprintf_internal_r+0x229c>
 40057c8:	d8c03217 	ldw	r3,200(sp)
 40057cc:	044019c4 	movi	r17,103
 40057d0:	d8c02b15 	stw	r3,172(sp)
 40057d4:	df002907 	ldb	fp,164(sp)
 40057d8:	e001531e 	bne	fp,zero,4005d28 <___vfprintf_internal_r+0x1df0>
 40057dc:	df002783 	ldbu	fp,158(sp)
 40057e0:	d8802915 	stw	r2,164(sp)
 40057e4:	dc802c17 	ldw	r18,176(sp)
 40057e8:	d8002a15 	stw	zero,168(sp)
 40057ec:	003baf06 	br	40046ac <__alt_data_end+0xfc0046ac>
 40057f0:	d8c02e17 	ldw	r3,184(sp)
 40057f4:	d9002e17 	ldw	r4,184(sp)
 40057f8:	d9402e17 	ldw	r5,184(sp)
 40057fc:	18c00017 	ldw	r3,0(r3)
 4005800:	21000117 	ldw	r4,4(r4)
 4005804:	29400204 	addi	r5,r5,8
 4005808:	d8c03615 	stw	r3,216(sp)
 400580c:	d9003815 	stw	r4,224(sp)
 4005810:	d9402e15 	stw	r5,184(sp)
 4005814:	003b5006 	br	4004558 <__alt_data_end+0xfc004558>
 4005818:	ac400007 	ldb	r17,0(r21)
 400581c:	003a2806 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4005820:	9080100c 	andi	r2,r18,64
 4005824:	1000a826 	beq	r2,zero,4005ac8 <___vfprintf_internal_r+0x1b90>
 4005828:	d8c02e17 	ldw	r3,184(sp)
 400582c:	002d883a 	mov	r22,zero
 4005830:	1cc0000b 	ldhu	r19,0(r3)
 4005834:	18c00104 	addi	r3,r3,4
 4005838:	d8c02e15 	stw	r3,184(sp)
 400583c:	003caf06 	br	4004afc <__alt_data_end+0xfc004afc>
 4005840:	d9002e17 	ldw	r4,184(sp)
 4005844:	d9402a17 	ldw	r5,168(sp)
 4005848:	002d883a 	mov	r22,zero
 400584c:	20800104 	addi	r2,r4,4
 4005850:	24c00017 	ldw	r19,0(r4)
 4005854:	283ebb0e 	bge	r5,zero,4005344 <__alt_data_end+0xfc005344>
 4005858:	003ef106 	br	4005420 <__alt_data_end+0xfc005420>
 400585c:	9080040c 	andi	r2,r18,16
 4005860:	1000921e 	bne	r2,zero,4005aac <___vfprintf_internal_r+0x1b74>
 4005864:	9480100c 	andi	r18,r18,64
 4005868:	90013926 	beq	r18,zero,4005d50 <___vfprintf_internal_r+0x1e18>
 400586c:	d9402e17 	ldw	r5,184(sp)
 4005870:	d8c02f17 	ldw	r3,188(sp)
 4005874:	28800017 	ldw	r2,0(r5)
 4005878:	29400104 	addi	r5,r5,4
 400587c:	d9402e15 	stw	r5,184(sp)
 4005880:	10c0000d 	sth	r3,0(r2)
 4005884:	0039e406 	br	4004018 <__alt_data_end+0xfc004018>
 4005888:	9080100c 	andi	r2,r18,64
 400588c:	10008026 	beq	r2,zero,4005a90 <___vfprintf_internal_r+0x1b58>
 4005890:	d8802e17 	ldw	r2,184(sp)
 4005894:	14c0000f 	ldh	r19,0(r2)
 4005898:	10800104 	addi	r2,r2,4
 400589c:	d8802e15 	stw	r2,184(sp)
 40058a0:	982dd7fa 	srai	r22,r19,31
 40058a4:	b005883a 	mov	r2,r22
 40058a8:	003af706 	br	4004488 <__alt_data_end+0xfc004488>
 40058ac:	9080100c 	andi	r2,r18,64
 40058b0:	d8002785 	stb	zero,158(sp)
 40058b4:	10008a1e 	bne	r2,zero,4005ae0 <___vfprintf_internal_r+0x1ba8>
 40058b8:	d9002e17 	ldw	r4,184(sp)
 40058bc:	d9402a17 	ldw	r5,168(sp)
 40058c0:	002d883a 	mov	r22,zero
 40058c4:	20800104 	addi	r2,r4,4
 40058c8:	24c00017 	ldw	r19,0(r4)
 40058cc:	283e4b0e 	bge	r5,zero,40051fc <__alt_data_end+0xfc0051fc>
 40058d0:	9d86b03a 	or	r3,r19,r22
 40058d4:	d8802e15 	stw	r2,184(sp)
 40058d8:	183e4c1e 	bne	r3,zero,400520c <__alt_data_end+0xfc00520c>
 40058dc:	0039883a 	mov	fp,zero
 40058e0:	0005883a 	mov	r2,zero
 40058e4:	003d4006 	br	4004de8 <__alt_data_end+0xfc004de8>
 40058e8:	01410074 	movhi	r5,1025
 40058ec:	2956eb84 	addi	r5,r5,23470
 40058f0:	d9402c15 	stw	r5,176(sp)
 40058f4:	d9402c17 	ldw	r5,176(sp)
 40058f8:	1c47883a 	add	r3,r3,r17
 40058fc:	10800044 	addi	r2,r2,1
 4005900:	41400015 	stw	r5,0(r8)
 4005904:	44400115 	stw	r17,4(r8)
 4005908:	d8c02015 	stw	r3,128(sp)
 400590c:	d8801f15 	stw	r2,124(sp)
 4005910:	010001c4 	movi	r4,7
 4005914:	20bec816 	blt	r4,r2,4005438 <__alt_data_end+0xfc005438>
 4005918:	42000204 	addi	r8,r8,8
 400591c:	003ecd06 	br	4005454 <__alt_data_end+0xfc005454>
 4005920:	d9002a17 	ldw	r4,168(sp)
 4005924:	d8002785 	stb	zero,158(sp)
 4005928:	203d2d16 	blt	r4,zero,4004de0 <__alt_data_end+0xfc004de0>
 400592c:	00bfdfc4 	movi	r2,-129
 4005930:	90a4703a 	and	r18,r18,r2
 4005934:	003a6106 	br	40042bc <__alt_data_end+0xfc0042bc>
 4005938:	01010074 	movhi	r4,1025
 400593c:	2116eb84 	addi	r4,r4,23470
 4005940:	d9002c15 	stw	r4,176(sp)
 4005944:	003bea06 	br	40048f0 <__alt_data_end+0xfc0048f0>
 4005948:	d9002d17 	ldw	r4,180(sp)
 400594c:	d9801e04 	addi	r6,sp,120
 4005950:	b80b883a 	mov	r5,r23
 4005954:	400b8800 	call	400b880 <__sprint_r>
 4005958:	103a7b1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 400595c:	d8c02017 	ldw	r3,128(sp)
 4005960:	da000404 	addi	r8,sp,16
 4005964:	003d4106 	br	4004e6c <__alt_data_end+0xfc004e6c>
 4005968:	d8801f17 	ldw	r2,124(sp)
 400596c:	01410074 	movhi	r5,1025
 4005970:	01000044 	movi	r4,1
 4005974:	18c00044 	addi	r3,r3,1
 4005978:	10800044 	addi	r2,r2,1
 400597c:	2956eb04 	addi	r5,r5,23468
 4005980:	41000115 	stw	r4,4(r8)
 4005984:	41400015 	stw	r5,0(r8)
 4005988:	d8c02015 	stw	r3,128(sp)
 400598c:	d8801f15 	stw	r2,124(sp)
 4005990:	010001c4 	movi	r4,7
 4005994:	20805c16 	blt	r4,r2,4005b08 <___vfprintf_internal_r+0x1bd0>
 4005998:	42000204 	addi	r8,r8,8
 400599c:	8800041e 	bne	r17,zero,40059b0 <___vfprintf_internal_r+0x1a78>
 40059a0:	d8803317 	ldw	r2,204(sp)
 40059a4:	1000021e 	bne	r2,zero,40059b0 <___vfprintf_internal_r+0x1a78>
 40059a8:	9080004c 	andi	r2,r18,1
 40059ac:	103be726 	beq	r2,zero,400494c <__alt_data_end+0xfc00494c>
 40059b0:	d9003717 	ldw	r4,220(sp)
 40059b4:	d8801f17 	ldw	r2,124(sp)
 40059b8:	d9403417 	ldw	r5,208(sp)
 40059bc:	20c7883a 	add	r3,r4,r3
 40059c0:	10800044 	addi	r2,r2,1
 40059c4:	41000115 	stw	r4,4(r8)
 40059c8:	41400015 	stw	r5,0(r8)
 40059cc:	d8c02015 	stw	r3,128(sp)
 40059d0:	d8801f15 	stw	r2,124(sp)
 40059d4:	010001c4 	movi	r4,7
 40059d8:	20812116 	blt	r4,r2,4005e60 <___vfprintf_internal_r+0x1f28>
 40059dc:	42000204 	addi	r8,r8,8
 40059e0:	0463c83a 	sub	r17,zero,r17
 40059e4:	0440730e 	bge	zero,r17,4005bb4 <___vfprintf_internal_r+0x1c7c>
 40059e8:	05800404 	movi	r22,16
 40059ec:	b440860e 	bge	r22,r17,4005c08 <___vfprintf_internal_r+0x1cd0>
 40059f0:	01410074 	movhi	r5,1025
 40059f4:	2956eb84 	addi	r5,r5,23470
 40059f8:	d9402c15 	stw	r5,176(sp)
 40059fc:	070001c4 	movi	fp,7
 4005a00:	dcc02d17 	ldw	r19,180(sp)
 4005a04:	00000306 	br	4005a14 <___vfprintf_internal_r+0x1adc>
 4005a08:	42000204 	addi	r8,r8,8
 4005a0c:	8c7ffc04 	addi	r17,r17,-16
 4005a10:	b440800e 	bge	r22,r17,4005c14 <___vfprintf_internal_r+0x1cdc>
 4005a14:	18c00404 	addi	r3,r3,16
 4005a18:	10800044 	addi	r2,r2,1
 4005a1c:	45000015 	stw	r20,0(r8)
 4005a20:	45800115 	stw	r22,4(r8)
 4005a24:	d8c02015 	stw	r3,128(sp)
 4005a28:	d8801f15 	stw	r2,124(sp)
 4005a2c:	e0bff60e 	bge	fp,r2,4005a08 <__alt_data_end+0xfc005a08>
 4005a30:	d9801e04 	addi	r6,sp,120
 4005a34:	b80b883a 	mov	r5,r23
 4005a38:	9809883a 	mov	r4,r19
 4005a3c:	400b8800 	call	400b880 <__sprint_r>
 4005a40:	103a411e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005a44:	d8c02017 	ldw	r3,128(sp)
 4005a48:	d8801f17 	ldw	r2,124(sp)
 4005a4c:	da000404 	addi	r8,sp,16
 4005a50:	003fee06 	br	4005a0c <__alt_data_end+0xfc005a0c>
 4005a54:	00bfffc4 	movi	r2,-1
 4005a58:	003a3f06 	br	4004358 <__alt_data_end+0xfc004358>
 4005a5c:	008011c4 	movi	r2,71
 4005a60:	1440b816 	blt	r2,r17,4005d44 <___vfprintf_internal_r+0x1e0c>
 4005a64:	04010074 	movhi	r16,1025
 4005a68:	8416dd04 	addi	r16,r16,23412
 4005a6c:	00c000c4 	movi	r3,3
 4005a70:	00bfdfc4 	movi	r2,-129
 4005a74:	d8c02915 	stw	r3,164(sp)
 4005a78:	90a4703a 	and	r18,r18,r2
 4005a7c:	df002783 	ldbu	fp,158(sp)
 4005a80:	d8c02b15 	stw	r3,172(sp)
 4005a84:	d8002a15 	stw	zero,168(sp)
 4005a88:	d8003215 	stw	zero,200(sp)
 4005a8c:	003b0706 	br	40046ac <__alt_data_end+0xfc0046ac>
 4005a90:	d8c02e17 	ldw	r3,184(sp)
 4005a94:	1cc00017 	ldw	r19,0(r3)
 4005a98:	18c00104 	addi	r3,r3,4
 4005a9c:	d8c02e15 	stw	r3,184(sp)
 4005aa0:	982dd7fa 	srai	r22,r19,31
 4005aa4:	b005883a 	mov	r2,r22
 4005aa8:	003a7706 	br	4004488 <__alt_data_end+0xfc004488>
 4005aac:	d8c02e17 	ldw	r3,184(sp)
 4005ab0:	d9002f17 	ldw	r4,188(sp)
 4005ab4:	18800017 	ldw	r2,0(r3)
 4005ab8:	18c00104 	addi	r3,r3,4
 4005abc:	d8c02e15 	stw	r3,184(sp)
 4005ac0:	11000015 	stw	r4,0(r2)
 4005ac4:	00395406 	br	4004018 <__alt_data_end+0xfc004018>
 4005ac8:	d9002e17 	ldw	r4,184(sp)
 4005acc:	002d883a 	mov	r22,zero
 4005ad0:	24c00017 	ldw	r19,0(r4)
 4005ad4:	21000104 	addi	r4,r4,4
 4005ad8:	d9002e15 	stw	r4,184(sp)
 4005adc:	003c0706 	br	4004afc <__alt_data_end+0xfc004afc>
 4005ae0:	d9402e17 	ldw	r5,184(sp)
 4005ae4:	d8c02a17 	ldw	r3,168(sp)
 4005ae8:	002d883a 	mov	r22,zero
 4005aec:	28800104 	addi	r2,r5,4
 4005af0:	2cc0000b 	ldhu	r19,0(r5)
 4005af4:	183dc10e 	bge	r3,zero,40051fc <__alt_data_end+0xfc0051fc>
 4005af8:	003f7506 	br	40058d0 <__alt_data_end+0xfc0058d0>
 4005afc:	04010074 	movhi	r16,1025
 4005b00:	8416db04 	addi	r16,r16,23404
 4005b04:	003aa706 	br	40045a4 <__alt_data_end+0xfc0045a4>
 4005b08:	d9002d17 	ldw	r4,180(sp)
 4005b0c:	d9801e04 	addi	r6,sp,120
 4005b10:	b80b883a 	mov	r5,r23
 4005b14:	400b8800 	call	400b880 <__sprint_r>
 4005b18:	103a0b1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005b1c:	dc402617 	ldw	r17,152(sp)
 4005b20:	d8c02017 	ldw	r3,128(sp)
 4005b24:	da000404 	addi	r8,sp,16
 4005b28:	003f9c06 	br	400599c <__alt_data_end+0xfc00599c>
 4005b2c:	ac400043 	ldbu	r17,1(r21)
 4005b30:	84000814 	ori	r16,r16,32
 4005b34:	ad400044 	addi	r21,r21,1
 4005b38:	8c403fcc 	andi	r17,r17,255
 4005b3c:	8c40201c 	xori	r17,r17,128
 4005b40:	8c7fe004 	addi	r17,r17,-128
 4005b44:	00395e06 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4005b48:	d8c02e15 	stw	r3,184(sp)
 4005b4c:	0039883a 	mov	fp,zero
 4005b50:	003e3506 	br	4005428 <__alt_data_end+0xfc005428>
 4005b54:	d9002d17 	ldw	r4,180(sp)
 4005b58:	d9801e04 	addi	r6,sp,120
 4005b5c:	b80b883a 	mov	r5,r23
 4005b60:	400b8800 	call	400b880 <__sprint_r>
 4005b64:	1039f81e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005b68:	d8c02017 	ldw	r3,128(sp)
 4005b6c:	da000404 	addi	r8,sp,16
 4005b70:	003cd006 	br	4004eb4 <__alt_data_end+0xfc004eb4>
 4005b74:	8009883a 	mov	r4,r16
 4005b78:	df003d15 	stw	fp,244(sp)
 4005b7c:	4003ea00 	call	4003ea0 <strlen>
 4005b80:	d8802b15 	stw	r2,172(sp)
 4005b84:	da003d17 	ldw	r8,244(sp)
 4005b88:	103c200e 	bge	r2,zero,4004c0c <__alt_data_end+0xfc004c0c>
 4005b8c:	0005883a 	mov	r2,zero
 4005b90:	003c1e06 	br	4004c0c <__alt_data_end+0xfc004c0c>
 4005b94:	d9002d17 	ldw	r4,180(sp)
 4005b98:	d9801e04 	addi	r6,sp,120
 4005b9c:	b80b883a 	mov	r5,r23
 4005ba0:	400b8800 	call	400b880 <__sprint_r>
 4005ba4:	1039e81e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005ba8:	d8c02017 	ldw	r3,128(sp)
 4005bac:	d8801f17 	ldw	r2,124(sp)
 4005bb0:	da000404 	addi	r8,sp,16
 4005bb4:	d9403317 	ldw	r5,204(sp)
 4005bb8:	10800044 	addi	r2,r2,1
 4005bbc:	44000015 	stw	r16,0(r8)
 4005bc0:	28c7883a 	add	r3,r5,r3
 4005bc4:	003b5b06 	br	4004934 <__alt_data_end+0xfc004934>
 4005bc8:	01010074 	movhi	r4,1025
 4005bcc:	2116ef84 	addi	r4,r4,23486
 4005bd0:	d9003515 	stw	r4,212(sp)
 4005bd4:	003af206 	br	40047a0 <__alt_data_end+0xfc0047a0>
 4005bd8:	013fffc4 	movi	r4,-1
 4005bdc:	003a0806 	br	4004400 <__alt_data_end+0xfc004400>
 4005be0:	0023883a 	mov	r17,zero
 4005be4:	003d9d06 	br	400525c <__alt_data_end+0xfc00525c>
 4005be8:	d9002d17 	ldw	r4,180(sp)
 4005bec:	d9801e04 	addi	r6,sp,120
 4005bf0:	b80b883a 	mov	r5,r23
 4005bf4:	400b8800 	call	400b880 <__sprint_r>
 4005bf8:	1039d31e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005bfc:	d8c02017 	ldw	r3,128(sp)
 4005c00:	da000404 	addi	r8,sp,16
 4005c04:	003d9406 	br	4005258 <__alt_data_end+0xfc005258>
 4005c08:	01010074 	movhi	r4,1025
 4005c0c:	2116eb84 	addi	r4,r4,23470
 4005c10:	d9002c15 	stw	r4,176(sp)
 4005c14:	d9002c17 	ldw	r4,176(sp)
 4005c18:	1c47883a 	add	r3,r3,r17
 4005c1c:	10800044 	addi	r2,r2,1
 4005c20:	41000015 	stw	r4,0(r8)
 4005c24:	44400115 	stw	r17,4(r8)
 4005c28:	d8c02015 	stw	r3,128(sp)
 4005c2c:	d8801f15 	stw	r2,124(sp)
 4005c30:	010001c4 	movi	r4,7
 4005c34:	20bfd716 	blt	r4,r2,4005b94 <__alt_data_end+0xfc005b94>
 4005c38:	42000204 	addi	r8,r8,8
 4005c3c:	003fdd06 	br	4005bb4 <__alt_data_end+0xfc005bb4>
 4005c40:	d9002d17 	ldw	r4,180(sp)
 4005c44:	d9801e04 	addi	r6,sp,120
 4005c48:	b80b883a 	mov	r5,r23
 4005c4c:	400b8800 	call	400b880 <__sprint_r>
 4005c50:	1039bd1e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005c54:	d8802617 	ldw	r2,152(sp)
 4005c58:	d8c02017 	ldw	r3,128(sp)
 4005c5c:	da000404 	addi	r8,sp,16
 4005c60:	003e1006 	br	40054a4 <__alt_data_end+0xfc0054a4>
 4005c64:	00800044 	movi	r2,1
 4005c68:	10803fcc 	andi	r2,r2,255
 4005c6c:	00c00044 	movi	r3,1
 4005c70:	10fa0d26 	beq	r2,r3,40044a8 <__alt_data_end+0xfc0044a8>
 4005c74:	00c00084 	movi	r3,2
 4005c78:	10fbaf26 	beq	r2,r3,4004b38 <__alt_data_end+0xfc004b38>
 4005c7c:	003a6d06 	br	4004634 <__alt_data_end+0xfc004634>
 4005c80:	01010074 	movhi	r4,1025
 4005c84:	2116ef84 	addi	r4,r4,23486
 4005c88:	d9003515 	stw	r4,212(sp)
 4005c8c:	003b5406 	br	40049e0 <__alt_data_end+0xfc0049e0>
 4005c90:	d8802a17 	ldw	r2,168(sp)
 4005c94:	00c00184 	movi	r3,6
 4005c98:	1880012e 	bgeu	r3,r2,4005ca0 <___vfprintf_internal_r+0x1d68>
 4005c9c:	1805883a 	mov	r2,r3
 4005ca0:	d8802b15 	stw	r2,172(sp)
 4005ca4:	1000ef16 	blt	r2,zero,4006064 <___vfprintf_internal_r+0x212c>
 4005ca8:	04010074 	movhi	r16,1025
 4005cac:	d8802915 	stw	r2,164(sp)
 4005cb0:	dcc02e15 	stw	r19,184(sp)
 4005cb4:	d8002a15 	stw	zero,168(sp)
 4005cb8:	d8003215 	stw	zero,200(sp)
 4005cbc:	8416e904 	addi	r16,r16,23460
 4005cc0:	0039883a 	mov	fp,zero
 4005cc4:	003a8006 	br	40046c8 <__alt_data_end+0xfc0046c8>
 4005cc8:	0021883a 	mov	r16,zero
 4005ccc:	003e0706 	br	40054ec <__alt_data_end+0xfc0054ec>
 4005cd0:	d9002d17 	ldw	r4,180(sp)
 4005cd4:	d9801e04 	addi	r6,sp,120
 4005cd8:	b80b883a 	mov	r5,r23
 4005cdc:	400b8800 	call	400b880 <__sprint_r>
 4005ce0:	1039991e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005ce4:	d8802617 	ldw	r2,152(sp)
 4005ce8:	d9403317 	ldw	r5,204(sp)
 4005cec:	d8c02017 	ldw	r3,128(sp)
 4005cf0:	da000404 	addi	r8,sp,16
 4005cf4:	2885c83a 	sub	r2,r5,r2
 4005cf8:	003dfb06 	br	40054e8 <__alt_data_end+0xfc0054e8>
 4005cfc:	9080004c 	andi	r2,r18,1
 4005d00:	103e8f1e 	bne	r2,zero,4005740 <__alt_data_end+0xfc005740>
 4005d04:	d8802117 	ldw	r2,132(sp)
 4005d08:	003e9e06 	br	4005784 <__alt_data_end+0xfc005784>
 4005d0c:	1025883a 	mov	r18,r2
 4005d10:	0039883a 	mov	fp,zero
 4005d14:	00800084 	movi	r2,2
 4005d18:	003fd306 	br	4005c68 <__alt_data_end+0xfc005c68>
 4005d1c:	07000b44 	movi	fp,45
 4005d20:	df002785 	stb	fp,158(sp)
 4005d24:	003a1b06 	br	4004594 <__alt_data_end+0xfc004594>
 4005d28:	00c00b44 	movi	r3,45
 4005d2c:	d8c02785 	stb	r3,158(sp)
 4005d30:	d8802915 	stw	r2,164(sp)
 4005d34:	dc802c17 	ldw	r18,176(sp)
 4005d38:	d8002a15 	stw	zero,168(sp)
 4005d3c:	07000b44 	movi	fp,45
 4005d40:	003a5e06 	br	40046bc <__alt_data_end+0xfc0046bc>
 4005d44:	04010074 	movhi	r16,1025
 4005d48:	8416de04 	addi	r16,r16,23416
 4005d4c:	003f4706 	br	4005a6c <__alt_data_end+0xfc005a6c>
 4005d50:	d9002e17 	ldw	r4,184(sp)
 4005d54:	d9402f17 	ldw	r5,188(sp)
 4005d58:	20800017 	ldw	r2,0(r4)
 4005d5c:	21000104 	addi	r4,r4,4
 4005d60:	d9002e15 	stw	r4,184(sp)
 4005d64:	11400015 	stw	r5,0(r2)
 4005d68:	0038ab06 	br	4004018 <__alt_data_end+0xfc004018>
 4005d6c:	dd802617 	ldw	r22,152(sp)
 4005d70:	00bfff44 	movi	r2,-3
 4005d74:	b0801c16 	blt	r22,r2,4005de8 <___vfprintf_internal_r+0x1eb0>
 4005d78:	d9402a17 	ldw	r5,168(sp)
 4005d7c:	2d801a16 	blt	r5,r22,4005de8 <___vfprintf_internal_r+0x1eb0>
 4005d80:	dd803215 	stw	r22,200(sp)
 4005d84:	003e8906 	br	40057ac <__alt_data_end+0xfc0057ac>
 4005d88:	01010074 	movhi	r4,1025
 4005d8c:	2116eb84 	addi	r4,r4,23470
 4005d90:	d9002c15 	stw	r4,176(sp)
 4005d94:	003c9106 	br	4004fdc <__alt_data_end+0xfc004fdc>
 4005d98:	e005883a 	mov	r2,fp
 4005d9c:	003e7906 	br	4005784 <__alt_data_end+0xfc005784>
 4005da0:	d9002a17 	ldw	r4,168(sp)
 4005da4:	df002783 	ldbu	fp,158(sp)
 4005da8:	dcc02e15 	stw	r19,184(sp)
 4005dac:	d9002915 	stw	r4,164(sp)
 4005db0:	d9002b15 	stw	r4,172(sp)
 4005db4:	d8002a15 	stw	zero,168(sp)
 4005db8:	d8003215 	stw	zero,200(sp)
 4005dbc:	003a3b06 	br	40046ac <__alt_data_end+0xfc0046ac>
 4005dc0:	9080004c 	andi	r2,r18,1
 4005dc4:	0039883a 	mov	fp,zero
 4005dc8:	10000426 	beq	r2,zero,4005ddc <___vfprintf_internal_r+0x1ea4>
 4005dcc:	00800c04 	movi	r2,48
 4005dd0:	dc001dc4 	addi	r16,sp,119
 4005dd4:	d8801dc5 	stb	r2,119(sp)
 4005dd8:	003b6406 	br	4004b6c <__alt_data_end+0xfc004b6c>
 4005ddc:	d8002b15 	stw	zero,172(sp)
 4005de0:	dc001e04 	addi	r16,sp,120
 4005de4:	003a2b06 	br	4004694 <__alt_data_end+0xfc004694>
 4005de8:	8c7fff84 	addi	r17,r17,-2
 4005dec:	b5bfffc4 	addi	r22,r22,-1
 4005df0:	dd802615 	stw	r22,152(sp)
 4005df4:	dc4022c5 	stb	r17,139(sp)
 4005df8:	b000bf16 	blt	r22,zero,40060f8 <___vfprintf_internal_r+0x21c0>
 4005dfc:	00800ac4 	movi	r2,43
 4005e00:	d8802305 	stb	r2,140(sp)
 4005e04:	00800244 	movi	r2,9
 4005e08:	15807016 	blt	r2,r22,4005fcc <___vfprintf_internal_r+0x2094>
 4005e0c:	00800c04 	movi	r2,48
 4005e10:	b5800c04 	addi	r22,r22,48
 4005e14:	d8802345 	stb	r2,141(sp)
 4005e18:	dd802385 	stb	r22,142(sp)
 4005e1c:	d88023c4 	addi	r2,sp,143
 4005e20:	df0022c4 	addi	fp,sp,139
 4005e24:	d8c03317 	ldw	r3,204(sp)
 4005e28:	1739c83a 	sub	fp,r2,fp
 4005e2c:	d9003317 	ldw	r4,204(sp)
 4005e30:	e0c7883a 	add	r3,fp,r3
 4005e34:	df003a15 	stw	fp,232(sp)
 4005e38:	d8c02b15 	stw	r3,172(sp)
 4005e3c:	00800044 	movi	r2,1
 4005e40:	1100b30e 	bge	r2,r4,4006110 <___vfprintf_internal_r+0x21d8>
 4005e44:	d8c02b17 	ldw	r3,172(sp)
 4005e48:	18c00044 	addi	r3,r3,1
 4005e4c:	d8c02b15 	stw	r3,172(sp)
 4005e50:	1805883a 	mov	r2,r3
 4005e54:	1800ac16 	blt	r3,zero,4006108 <___vfprintf_internal_r+0x21d0>
 4005e58:	d8003215 	stw	zero,200(sp)
 4005e5c:	003e5d06 	br	40057d4 <__alt_data_end+0xfc0057d4>
 4005e60:	d9002d17 	ldw	r4,180(sp)
 4005e64:	d9801e04 	addi	r6,sp,120
 4005e68:	b80b883a 	mov	r5,r23
 4005e6c:	400b8800 	call	400b880 <__sprint_r>
 4005e70:	1039351e 	bne	r2,zero,4004348 <__alt_data_end+0xfc004348>
 4005e74:	dc402617 	ldw	r17,152(sp)
 4005e78:	d8c02017 	ldw	r3,128(sp)
 4005e7c:	d8801f17 	ldw	r2,124(sp)
 4005e80:	da000404 	addi	r8,sp,16
 4005e84:	003ed606 	br	40059e0 <__alt_data_end+0xfc0059e0>
 4005e88:	182b883a 	mov	r21,r3
 4005e8c:	d8002a15 	stw	zero,168(sp)
 4005e90:	00388c06 	br	40040c4 <__alt_data_end+0xfc0040c4>
 4005e94:	d8802a17 	ldw	r2,168(sp)
 4005e98:	103e071e 	bne	r2,zero,40056b8 <__alt_data_end+0xfc0056b8>
 4005e9c:	dc002a15 	stw	r16,168(sp)
 4005ea0:	003e0506 	br	40056b8 <__alt_data_end+0xfc0056b8>
 4005ea4:	d9002a17 	ldw	r4,168(sp)
 4005ea8:	20c00044 	addi	r3,r4,1
 4005eac:	003e0f06 	br	40056ec <__alt_data_end+0xfc0056ec>
 4005eb0:	01400184 	movi	r5,6
 4005eb4:	d9402a15 	stw	r5,168(sp)
 4005eb8:	003dff06 	br	40056b8 <__alt_data_end+0xfc0056b8>
 4005ebc:	d8802104 	addi	r2,sp,132
 4005ec0:	d8800315 	stw	r2,12(sp)
 4005ec4:	d8802504 	addi	r2,sp,148
 4005ec8:	d8800215 	stw	r2,8(sp)
 4005ecc:	d8802604 	addi	r2,sp,152
 4005ed0:	d8800115 	stw	r2,4(sp)
 4005ed4:	d8802a17 	ldw	r2,168(sp)
 4005ed8:	d9403617 	ldw	r5,216(sp)
 4005edc:	d9002d17 	ldw	r4,180(sp)
 4005ee0:	d8800015 	stw	r2,0(sp)
 4005ee4:	01c000c4 	movi	r7,3
 4005ee8:	980d883a 	mov	r6,r19
 4005eec:	da003d15 	stw	r8,244(sp)
 4005ef0:	40066680 	call	4006668 <_dtoa_r>
 4005ef4:	d8c02a17 	ldw	r3,168(sp)
 4005ef8:	da003d17 	ldw	r8,244(sp)
 4005efc:	1021883a 	mov	r16,r2
 4005f00:	10f9883a 	add	fp,r2,r3
 4005f04:	81000007 	ldb	r4,0(r16)
 4005f08:	00800c04 	movi	r2,48
 4005f0c:	20805e26 	beq	r4,r2,4006088 <___vfprintf_internal_r+0x2150>
 4005f10:	d8c02617 	ldw	r3,152(sp)
 4005f14:	e0f9883a 	add	fp,fp,r3
 4005f18:	003e0a06 	br	4005744 <__alt_data_end+0xfc005744>
 4005f1c:	00c00b44 	movi	r3,45
 4005f20:	24e0003c 	xorhi	r19,r4,32768
 4005f24:	d8c02905 	stb	r3,164(sp)
 4005f28:	003de906 	br	40056d0 <__alt_data_end+0xfc0056d0>
 4005f2c:	d8c03217 	ldw	r3,200(sp)
 4005f30:	00c07a0e 	bge	zero,r3,400611c <___vfprintf_internal_r+0x21e4>
 4005f34:	00800044 	movi	r2,1
 4005f38:	d9003317 	ldw	r4,204(sp)
 4005f3c:	1105883a 	add	r2,r2,r4
 4005f40:	d8802b15 	stw	r2,172(sp)
 4005f44:	10004e16 	blt	r2,zero,4006080 <___vfprintf_internal_r+0x2148>
 4005f48:	044019c4 	movi	r17,103
 4005f4c:	003e2106 	br	40057d4 <__alt_data_end+0xfc0057d4>
 4005f50:	d9002a17 	ldw	r4,168(sp)
 4005f54:	d8802104 	addi	r2,sp,132
 4005f58:	d8800315 	stw	r2,12(sp)
 4005f5c:	d9000015 	stw	r4,0(sp)
 4005f60:	d8802504 	addi	r2,sp,148
 4005f64:	d9403617 	ldw	r5,216(sp)
 4005f68:	d9002d17 	ldw	r4,180(sp)
 4005f6c:	d8800215 	stw	r2,8(sp)
 4005f70:	d8802604 	addi	r2,sp,152
 4005f74:	d8800115 	stw	r2,4(sp)
 4005f78:	01c000c4 	movi	r7,3
 4005f7c:	980d883a 	mov	r6,r19
 4005f80:	da003d15 	stw	r8,244(sp)
 4005f84:	40066680 	call	4006668 <_dtoa_r>
 4005f88:	d8c02a17 	ldw	r3,168(sp)
 4005f8c:	da003d17 	ldw	r8,244(sp)
 4005f90:	1021883a 	mov	r16,r2
 4005f94:	00801184 	movi	r2,70
 4005f98:	80f9883a 	add	fp,r16,r3
 4005f9c:	88bfd926 	beq	r17,r2,4005f04 <__alt_data_end+0xfc005f04>
 4005fa0:	003de806 	br	4005744 <__alt_data_end+0xfc005744>
 4005fa4:	d9002a17 	ldw	r4,168(sp)
 4005fa8:	00c04d0e 	bge	zero,r3,40060e0 <___vfprintf_internal_r+0x21a8>
 4005fac:	2000441e 	bne	r4,zero,40060c0 <___vfprintf_internal_r+0x2188>
 4005fb0:	9480004c 	andi	r18,r18,1
 4005fb4:	9000421e 	bne	r18,zero,40060c0 <___vfprintf_internal_r+0x2188>
 4005fb8:	1805883a 	mov	r2,r3
 4005fbc:	18006f16 	blt	r3,zero,400617c <___vfprintf_internal_r+0x2244>
 4005fc0:	d8c03217 	ldw	r3,200(sp)
 4005fc4:	d8c02b15 	stw	r3,172(sp)
 4005fc8:	003e0206 	br	40057d4 <__alt_data_end+0xfc0057d4>
 4005fcc:	df0022c4 	addi	fp,sp,139
 4005fd0:	dc002a15 	stw	r16,168(sp)
 4005fd4:	4027883a 	mov	r19,r8
 4005fd8:	e021883a 	mov	r16,fp
 4005fdc:	b009883a 	mov	r4,r22
 4005fe0:	01400284 	movi	r5,10
 4005fe4:	40030540 	call	4003054 <__modsi3>
 4005fe8:	10800c04 	addi	r2,r2,48
 4005fec:	843fffc4 	addi	r16,r16,-1
 4005ff0:	b009883a 	mov	r4,r22
 4005ff4:	01400284 	movi	r5,10
 4005ff8:	80800005 	stb	r2,0(r16)
 4005ffc:	4002fd00 	call	4002fd0 <__divsi3>
 4006000:	102d883a 	mov	r22,r2
 4006004:	00800244 	movi	r2,9
 4006008:	15bff416 	blt	r2,r22,4005fdc <__alt_data_end+0xfc005fdc>
 400600c:	9811883a 	mov	r8,r19
 4006010:	b0800c04 	addi	r2,r22,48
 4006014:	8027883a 	mov	r19,r16
 4006018:	997fffc4 	addi	r5,r19,-1
 400601c:	98bfffc5 	stb	r2,-1(r19)
 4006020:	dc002a17 	ldw	r16,168(sp)
 4006024:	2f006d2e 	bgeu	r5,fp,40061dc <___vfprintf_internal_r+0x22a4>
 4006028:	d9c02384 	addi	r7,sp,142
 400602c:	3ccfc83a 	sub	r7,r7,r19
 4006030:	d9002344 	addi	r4,sp,141
 4006034:	e1cf883a 	add	r7,fp,r7
 4006038:	00000106 	br	4006040 <___vfprintf_internal_r+0x2108>
 400603c:	28800003 	ldbu	r2,0(r5)
 4006040:	20800005 	stb	r2,0(r4)
 4006044:	21000044 	addi	r4,r4,1
 4006048:	29400044 	addi	r5,r5,1
 400604c:	393ffb1e 	bne	r7,r4,400603c <__alt_data_end+0xfc00603c>
 4006050:	d8802304 	addi	r2,sp,140
 4006054:	14c5c83a 	sub	r2,r2,r19
 4006058:	d8c02344 	addi	r3,sp,141
 400605c:	1885883a 	add	r2,r3,r2
 4006060:	003f7006 	br	4005e24 <__alt_data_end+0xfc005e24>
 4006064:	0005883a 	mov	r2,zero
 4006068:	003f0f06 	br	4005ca8 <__alt_data_end+0xfc005ca8>
 400606c:	d8c03217 	ldw	r3,200(sp)
 4006070:	18c00044 	addi	r3,r3,1
 4006074:	d8c02b15 	stw	r3,172(sp)
 4006078:	1805883a 	mov	r2,r3
 400607c:	183fb20e 	bge	r3,zero,4005f48 <__alt_data_end+0xfc005f48>
 4006080:	0005883a 	mov	r2,zero
 4006084:	003fb006 	br	4005f48 <__alt_data_end+0xfc005f48>
 4006088:	d9003617 	ldw	r4,216(sp)
 400608c:	000d883a 	mov	r6,zero
 4006090:	000f883a 	mov	r7,zero
 4006094:	980b883a 	mov	r5,r19
 4006098:	d8c03c15 	stw	r3,240(sp)
 400609c:	da003d15 	stw	r8,244(sp)
 40060a0:	400f6040 	call	400f604 <__eqdf2>
 40060a4:	d8c03c17 	ldw	r3,240(sp)
 40060a8:	da003d17 	ldw	r8,244(sp)
 40060ac:	103f9826 	beq	r2,zero,4005f10 <__alt_data_end+0xfc005f10>
 40060b0:	00800044 	movi	r2,1
 40060b4:	10c7c83a 	sub	r3,r2,r3
 40060b8:	d8c02615 	stw	r3,152(sp)
 40060bc:	003f9506 	br	4005f14 <__alt_data_end+0xfc005f14>
 40060c0:	d9002a17 	ldw	r4,168(sp)
 40060c4:	d8c03217 	ldw	r3,200(sp)
 40060c8:	20800044 	addi	r2,r4,1
 40060cc:	1885883a 	add	r2,r3,r2
 40060d0:	d8802b15 	stw	r2,172(sp)
 40060d4:	103dbf0e 	bge	r2,zero,40057d4 <__alt_data_end+0xfc0057d4>
 40060d8:	0005883a 	mov	r2,zero
 40060dc:	003dbd06 	br	40057d4 <__alt_data_end+0xfc0057d4>
 40060e0:	2000201e 	bne	r4,zero,4006164 <___vfprintf_internal_r+0x222c>
 40060e4:	9480004c 	andi	r18,r18,1
 40060e8:	90001e1e 	bne	r18,zero,4006164 <___vfprintf_internal_r+0x222c>
 40060ec:	00800044 	movi	r2,1
 40060f0:	d8802b15 	stw	r2,172(sp)
 40060f4:	003db706 	br	40057d4 <__alt_data_end+0xfc0057d4>
 40060f8:	00800b44 	movi	r2,45
 40060fc:	05adc83a 	sub	r22,zero,r22
 4006100:	d8802305 	stb	r2,140(sp)
 4006104:	003f3f06 	br	4005e04 <__alt_data_end+0xfc005e04>
 4006108:	0005883a 	mov	r2,zero
 400610c:	003f5206 	br	4005e58 <__alt_data_end+0xfc005e58>
 4006110:	90a4703a 	and	r18,r18,r2
 4006114:	903f4e26 	beq	r18,zero,4005e50 <__alt_data_end+0xfc005e50>
 4006118:	003f4a06 	br	4005e44 <__alt_data_end+0xfc005e44>
 400611c:	00800084 	movi	r2,2
 4006120:	10c5c83a 	sub	r2,r2,r3
 4006124:	003f8406 	br	4005f38 <__alt_data_end+0xfc005f38>
 4006128:	d9402e17 	ldw	r5,184(sp)
 400612c:	d9002e17 	ldw	r4,184(sp)
 4006130:	ac400043 	ldbu	r17,1(r21)
 4006134:	29400017 	ldw	r5,0(r5)
 4006138:	20800104 	addi	r2,r4,4
 400613c:	d8802e15 	stw	r2,184(sp)
 4006140:	d9402a15 	stw	r5,168(sp)
 4006144:	182b883a 	mov	r21,r3
 4006148:	283e7b0e 	bge	r5,zero,4005b38 <__alt_data_end+0xfc005b38>
 400614c:	8c403fcc 	andi	r17,r17,255
 4006150:	017fffc4 	movi	r5,-1
 4006154:	8c40201c 	xori	r17,r17,128
 4006158:	d9402a15 	stw	r5,168(sp)
 400615c:	8c7fe004 	addi	r17,r17,-128
 4006160:	0037d706 	br	40040c0 <__alt_data_end+0xfc0040c0>
 4006164:	d8c02a17 	ldw	r3,168(sp)
 4006168:	18c00084 	addi	r3,r3,2
 400616c:	d8c02b15 	stw	r3,172(sp)
 4006170:	1805883a 	mov	r2,r3
 4006174:	183d970e 	bge	r3,zero,40057d4 <__alt_data_end+0xfc0057d4>
 4006178:	003fd706 	br	40060d8 <__alt_data_end+0xfc0060d8>
 400617c:	0005883a 	mov	r2,zero
 4006180:	003f8f06 	br	4005fc0 <__alt_data_end+0xfc005fc0>
 4006184:	9080004c 	andi	r2,r18,1
 4006188:	103f821e 	bne	r2,zero,4005f94 <__alt_data_end+0xfc005f94>
 400618c:	d8802117 	ldw	r2,132(sp)
 4006190:	1405c83a 	sub	r2,r2,r16
 4006194:	d8803315 	stw	r2,204(sp)
 4006198:	b47ef426 	beq	r22,r17,4005d6c <__alt_data_end+0xfc005d6c>
 400619c:	dd802617 	ldw	r22,152(sp)
 40061a0:	003f1206 	br	4005dec <__alt_data_end+0xfc005dec>
 40061a4:	d8c02b03 	ldbu	r3,172(sp)
 40061a8:	d8c02785 	stb	r3,158(sp)
 40061ac:	0038df06 	br	400452c <__alt_data_end+0xfc00452c>
 40061b0:	d8c02b03 	ldbu	r3,172(sp)
 40061b4:	d8c02785 	stb	r3,158(sp)
 40061b8:	0038aa06 	br	4004464 <__alt_data_end+0xfc004464>
 40061bc:	d8c02b03 	ldbu	r3,172(sp)
 40061c0:	d8c02785 	stb	r3,158(sp)
 40061c4:	003a4306 	br	4004ad4 <__alt_data_end+0xfc004ad4>
 40061c8:	d8c02b03 	ldbu	r3,172(sp)
 40061cc:	d8c02785 	stb	r3,158(sp)
 40061d0:	003af506 	br	4004da8 <__alt_data_end+0xfc004da8>
 40061d4:	0005883a 	mov	r2,zero
 40061d8:	003d7b06 	br	40057c8 <__alt_data_end+0xfc0057c8>
 40061dc:	d8802344 	addi	r2,sp,141
 40061e0:	003f1006 	br	4005e24 <__alt_data_end+0xfc005e24>
 40061e4:	d8c02b03 	ldbu	r3,172(sp)
 40061e8:	d8c02785 	stb	r3,158(sp)
 40061ec:	0038fd06 	br	40045e4 <__alt_data_end+0xfc0045e4>
 40061f0:	d8c02b03 	ldbu	r3,172(sp)
 40061f4:	d8c02785 	stb	r3,158(sp)
 40061f8:	003a9706 	br	4004c58 <__alt_data_end+0xfc004c58>
 40061fc:	d8c02b03 	ldbu	r3,172(sp)
 4006200:	d8c02785 	stb	r3,158(sp)
 4006204:	003a1806 	br	4004a68 <__alt_data_end+0xfc004a68>
 4006208:	d8c02b03 	ldbu	r3,172(sp)
 400620c:	d8c02785 	stb	r3,158(sp)
 4006210:	003abe06 	br	4004d0c <__alt_data_end+0xfc004d0c>

04006214 <__vfprintf_internal>:
 4006214:	00810074 	movhi	r2,1025
 4006218:	109e2d04 	addi	r2,r2,30900
 400621c:	300f883a 	mov	r7,r6
 4006220:	280d883a 	mov	r6,r5
 4006224:	200b883a 	mov	r5,r4
 4006228:	11000017 	ldw	r4,0(r2)
 400622c:	4003f381 	jmpi	4003f38 <___vfprintf_internal_r>

04006230 <__sbprintf>:
 4006230:	2880030b 	ldhu	r2,12(r5)
 4006234:	2ac01917 	ldw	r11,100(r5)
 4006238:	2a80038b 	ldhu	r10,14(r5)
 400623c:	2a400717 	ldw	r9,28(r5)
 4006240:	2a000917 	ldw	r8,36(r5)
 4006244:	defee204 	addi	sp,sp,-1144
 4006248:	00c10004 	movi	r3,1024
 400624c:	dc011a15 	stw	r16,1128(sp)
 4006250:	10bfff4c 	andi	r2,r2,65533
 4006254:	2821883a 	mov	r16,r5
 4006258:	d8cb883a 	add	r5,sp,r3
 400625c:	dc811c15 	stw	r18,1136(sp)
 4006260:	dc411b15 	stw	r17,1132(sp)
 4006264:	dfc11d15 	stw	ra,1140(sp)
 4006268:	2025883a 	mov	r18,r4
 400626c:	d881030d 	sth	r2,1036(sp)
 4006270:	dac11915 	stw	r11,1124(sp)
 4006274:	da81038d 	sth	r10,1038(sp)
 4006278:	da410715 	stw	r9,1052(sp)
 400627c:	da010915 	stw	r8,1060(sp)
 4006280:	dec10015 	stw	sp,1024(sp)
 4006284:	dec10415 	stw	sp,1040(sp)
 4006288:	d8c10215 	stw	r3,1032(sp)
 400628c:	d8c10515 	stw	r3,1044(sp)
 4006290:	d8010615 	stw	zero,1048(sp)
 4006294:	4003f380 	call	4003f38 <___vfprintf_internal_r>
 4006298:	1023883a 	mov	r17,r2
 400629c:	10000416 	blt	r2,zero,40062b0 <__sbprintf+0x80>
 40062a0:	d9410004 	addi	r5,sp,1024
 40062a4:	9009883a 	mov	r4,r18
 40062a8:	4007f0c0 	call	4007f0c <_fflush_r>
 40062ac:	10000d1e 	bne	r2,zero,40062e4 <__sbprintf+0xb4>
 40062b0:	d881030b 	ldhu	r2,1036(sp)
 40062b4:	1080100c 	andi	r2,r2,64
 40062b8:	10000326 	beq	r2,zero,40062c8 <__sbprintf+0x98>
 40062bc:	8080030b 	ldhu	r2,12(r16)
 40062c0:	10801014 	ori	r2,r2,64
 40062c4:	8080030d 	sth	r2,12(r16)
 40062c8:	8805883a 	mov	r2,r17
 40062cc:	dfc11d17 	ldw	ra,1140(sp)
 40062d0:	dc811c17 	ldw	r18,1136(sp)
 40062d4:	dc411b17 	ldw	r17,1132(sp)
 40062d8:	dc011a17 	ldw	r16,1128(sp)
 40062dc:	dec11e04 	addi	sp,sp,1144
 40062e0:	f800283a 	ret
 40062e4:	047fffc4 	movi	r17,-1
 40062e8:	003ff106 	br	40062b0 <__alt_data_end+0xfc0062b0>

040062ec <__swsetup_r>:
 40062ec:	00810074 	movhi	r2,1025
 40062f0:	defffd04 	addi	sp,sp,-12
 40062f4:	109e2d04 	addi	r2,r2,30900
 40062f8:	dc400115 	stw	r17,4(sp)
 40062fc:	2023883a 	mov	r17,r4
 4006300:	11000017 	ldw	r4,0(r2)
 4006304:	dc000015 	stw	r16,0(sp)
 4006308:	dfc00215 	stw	ra,8(sp)
 400630c:	2821883a 	mov	r16,r5
 4006310:	20000226 	beq	r4,zero,400631c <__swsetup_r+0x30>
 4006314:	20800e17 	ldw	r2,56(r4)
 4006318:	10003126 	beq	r2,zero,40063e0 <__swsetup_r+0xf4>
 400631c:	8080030b 	ldhu	r2,12(r16)
 4006320:	10c0020c 	andi	r3,r2,8
 4006324:	1009883a 	mov	r4,r2
 4006328:	18000f26 	beq	r3,zero,4006368 <__swsetup_r+0x7c>
 400632c:	80c00417 	ldw	r3,16(r16)
 4006330:	18001526 	beq	r3,zero,4006388 <__swsetup_r+0x9c>
 4006334:	1100004c 	andi	r4,r2,1
 4006338:	20001c1e 	bne	r4,zero,40063ac <__swsetup_r+0xc0>
 400633c:	1080008c 	andi	r2,r2,2
 4006340:	1000291e 	bne	r2,zero,40063e8 <__swsetup_r+0xfc>
 4006344:	80800517 	ldw	r2,20(r16)
 4006348:	80800215 	stw	r2,8(r16)
 400634c:	18001c26 	beq	r3,zero,40063c0 <__swsetup_r+0xd4>
 4006350:	0005883a 	mov	r2,zero
 4006354:	dfc00217 	ldw	ra,8(sp)
 4006358:	dc400117 	ldw	r17,4(sp)
 400635c:	dc000017 	ldw	r16,0(sp)
 4006360:	dec00304 	addi	sp,sp,12
 4006364:	f800283a 	ret
 4006368:	2080040c 	andi	r2,r4,16
 400636c:	10002e26 	beq	r2,zero,4006428 <__swsetup_r+0x13c>
 4006370:	2080010c 	andi	r2,r4,4
 4006374:	10001e1e 	bne	r2,zero,40063f0 <__swsetup_r+0x104>
 4006378:	80c00417 	ldw	r3,16(r16)
 400637c:	20800214 	ori	r2,r4,8
 4006380:	8080030d 	sth	r2,12(r16)
 4006384:	183feb1e 	bne	r3,zero,4006334 <__alt_data_end+0xfc006334>
 4006388:	1100a00c 	andi	r4,r2,640
 400638c:	01408004 	movi	r5,512
 4006390:	217fe826 	beq	r4,r5,4006334 <__alt_data_end+0xfc006334>
 4006394:	800b883a 	mov	r5,r16
 4006398:	8809883a 	mov	r4,r17
 400639c:	4008ea80 	call	4008ea8 <__smakebuf_r>
 40063a0:	8080030b 	ldhu	r2,12(r16)
 40063a4:	80c00417 	ldw	r3,16(r16)
 40063a8:	003fe206 	br	4006334 <__alt_data_end+0xfc006334>
 40063ac:	80800517 	ldw	r2,20(r16)
 40063b0:	80000215 	stw	zero,8(r16)
 40063b4:	0085c83a 	sub	r2,zero,r2
 40063b8:	80800615 	stw	r2,24(r16)
 40063bc:	183fe41e 	bne	r3,zero,4006350 <__alt_data_end+0xfc006350>
 40063c0:	80c0030b 	ldhu	r3,12(r16)
 40063c4:	0005883a 	mov	r2,zero
 40063c8:	1900200c 	andi	r4,r3,128
 40063cc:	203fe126 	beq	r4,zero,4006354 <__alt_data_end+0xfc006354>
 40063d0:	18c01014 	ori	r3,r3,64
 40063d4:	80c0030d 	sth	r3,12(r16)
 40063d8:	00bfffc4 	movi	r2,-1
 40063dc:	003fdd06 	br	4006354 <__alt_data_end+0xfc006354>
 40063e0:	40082f80 	call	40082f8 <__sinit>
 40063e4:	003fcd06 	br	400631c <__alt_data_end+0xfc00631c>
 40063e8:	0005883a 	mov	r2,zero
 40063ec:	003fd606 	br	4006348 <__alt_data_end+0xfc006348>
 40063f0:	81400c17 	ldw	r5,48(r16)
 40063f4:	28000626 	beq	r5,zero,4006410 <__swsetup_r+0x124>
 40063f8:	80801004 	addi	r2,r16,64
 40063fc:	28800326 	beq	r5,r2,400640c <__swsetup_r+0x120>
 4006400:	8809883a 	mov	r4,r17
 4006404:	400846c0 	call	400846c <_free_r>
 4006408:	8100030b 	ldhu	r4,12(r16)
 400640c:	80000c15 	stw	zero,48(r16)
 4006410:	80c00417 	ldw	r3,16(r16)
 4006414:	00bff6c4 	movi	r2,-37
 4006418:	1108703a 	and	r4,r2,r4
 400641c:	80000115 	stw	zero,4(r16)
 4006420:	80c00015 	stw	r3,0(r16)
 4006424:	003fd506 	br	400637c <__alt_data_end+0xfc00637c>
 4006428:	00800244 	movi	r2,9
 400642c:	88800015 	stw	r2,0(r17)
 4006430:	20801014 	ori	r2,r4,64
 4006434:	8080030d 	sth	r2,12(r16)
 4006438:	00bfffc4 	movi	r2,-1
 400643c:	003fc506 	br	4006354 <__alt_data_end+0xfc006354>

04006440 <quorem>:
 4006440:	defff204 	addi	sp,sp,-56
 4006444:	ddc00b15 	stw	r23,44(sp)
 4006448:	20800417 	ldw	r2,16(r4)
 400644c:	2dc00417 	ldw	r23,16(r5)
 4006450:	dfc00d15 	stw	ra,52(sp)
 4006454:	df000c15 	stw	fp,48(sp)
 4006458:	dd800a15 	stw	r22,40(sp)
 400645c:	dd400915 	stw	r21,36(sp)
 4006460:	dd000815 	stw	r20,32(sp)
 4006464:	dcc00715 	stw	r19,28(sp)
 4006468:	dc800615 	stw	r18,24(sp)
 400646c:	dc400515 	stw	r17,20(sp)
 4006470:	dc000415 	stw	r16,16(sp)
 4006474:	15c07a16 	blt	r2,r23,4006660 <quorem+0x220>
 4006478:	bdffffc4 	addi	r23,r23,-1
 400647c:	bde9883a 	add	r20,r23,r23
 4006480:	28c00504 	addi	r3,r5,20
 4006484:	a529883a 	add	r20,r20,r20
 4006488:	1d39883a 	add	fp,r3,r20
 400648c:	24c00504 	addi	r19,r4,20
 4006490:	d9400215 	stw	r5,8(sp)
 4006494:	9d29883a 	add	r20,r19,r20
 4006498:	e1400017 	ldw	r5,0(fp)
 400649c:	d9000015 	stw	r4,0(sp)
 40064a0:	a1000017 	ldw	r4,0(r20)
 40064a4:	29400044 	addi	r5,r5,1
 40064a8:	d8c00115 	stw	r3,4(sp)
 40064ac:	dd000315 	stw	r20,12(sp)
 40064b0:	40030c80 	call	40030c8 <__udivsi3>
 40064b4:	1025883a 	mov	r18,r2
 40064b8:	10003026 	beq	r2,zero,400657c <quorem+0x13c>
 40064bc:	dc400117 	ldw	r17,4(sp)
 40064c0:	9829883a 	mov	r20,r19
 40064c4:	002d883a 	mov	r22,zero
 40064c8:	0021883a 	mov	r16,zero
 40064cc:	8d400017 	ldw	r21,0(r17)
 40064d0:	900b883a 	mov	r5,r18
 40064d4:	8c400104 	addi	r17,r17,4
 40064d8:	a93fffcc 	andi	r4,r21,65535
 40064dc:	40031840 	call	4003184 <__mulsi3>
 40064e0:	a808d43a 	srli	r4,r21,16
 40064e4:	900b883a 	mov	r5,r18
 40064e8:	15ad883a 	add	r22,r2,r22
 40064ec:	40031840 	call	4003184 <__mulsi3>
 40064f0:	a1000017 	ldw	r4,0(r20)
 40064f4:	b00cd43a 	srli	r6,r22,16
 40064f8:	b0ffffcc 	andi	r3,r22,65535
 40064fc:	217fffcc 	andi	r5,r4,65535
 4006500:	2c21883a 	add	r16,r5,r16
 4006504:	80c7c83a 	sub	r3,r16,r3
 4006508:	2008d43a 	srli	r4,r4,16
 400650c:	1185883a 	add	r2,r2,r6
 4006510:	1821d43a 	srai	r16,r3,16
 4006514:	117fffcc 	andi	r5,r2,65535
 4006518:	2149c83a 	sub	r4,r4,r5
 400651c:	2421883a 	add	r16,r4,r16
 4006520:	8008943a 	slli	r4,r16,16
 4006524:	18ffffcc 	andi	r3,r3,65535
 4006528:	102cd43a 	srli	r22,r2,16
 400652c:	20c8b03a 	or	r4,r4,r3
 4006530:	a1000015 	stw	r4,0(r20)
 4006534:	8021d43a 	srai	r16,r16,16
 4006538:	a5000104 	addi	r20,r20,4
 400653c:	e47fe32e 	bgeu	fp,r17,40064cc <__alt_data_end+0xfc0064cc>
 4006540:	d8c00317 	ldw	r3,12(sp)
 4006544:	18800017 	ldw	r2,0(r3)
 4006548:	10000c1e 	bne	r2,zero,400657c <quorem+0x13c>
 400654c:	18bfff04 	addi	r2,r3,-4
 4006550:	9880082e 	bgeu	r19,r2,4006574 <quorem+0x134>
 4006554:	18ffff17 	ldw	r3,-4(r3)
 4006558:	18000326 	beq	r3,zero,4006568 <quorem+0x128>
 400655c:	00000506 	br	4006574 <quorem+0x134>
 4006560:	10c00017 	ldw	r3,0(r2)
 4006564:	1800031e 	bne	r3,zero,4006574 <quorem+0x134>
 4006568:	10bfff04 	addi	r2,r2,-4
 400656c:	bdffffc4 	addi	r23,r23,-1
 4006570:	98bffb36 	bltu	r19,r2,4006560 <__alt_data_end+0xfc006560>
 4006574:	d8c00017 	ldw	r3,0(sp)
 4006578:	1dc00415 	stw	r23,16(r3)
 400657c:	d9400217 	ldw	r5,8(sp)
 4006580:	d9000017 	ldw	r4,0(sp)
 4006584:	400a6a40 	call	400a6a4 <__mcmp>
 4006588:	10002816 	blt	r2,zero,400662c <quorem+0x1ec>
 400658c:	dc400117 	ldw	r17,4(sp)
 4006590:	94800044 	addi	r18,r18,1
 4006594:	980d883a 	mov	r6,r19
 4006598:	0007883a 	mov	r3,zero
 400659c:	31000017 	ldw	r4,0(r6)
 40065a0:	89400017 	ldw	r5,0(r17)
 40065a4:	31800104 	addi	r6,r6,4
 40065a8:	20bfffcc 	andi	r2,r4,65535
 40065ac:	10c7883a 	add	r3,r2,r3
 40065b0:	28bfffcc 	andi	r2,r5,65535
 40065b4:	1885c83a 	sub	r2,r3,r2
 40065b8:	280ad43a 	srli	r5,r5,16
 40065bc:	2008d43a 	srli	r4,r4,16
 40065c0:	1007d43a 	srai	r3,r2,16
 40065c4:	10bfffcc 	andi	r2,r2,65535
 40065c8:	2149c83a 	sub	r4,r4,r5
 40065cc:	20c9883a 	add	r4,r4,r3
 40065d0:	200a943a 	slli	r5,r4,16
 40065d4:	8c400104 	addi	r17,r17,4
 40065d8:	2007d43a 	srai	r3,r4,16
 40065dc:	2884b03a 	or	r2,r5,r2
 40065e0:	30bfff15 	stw	r2,-4(r6)
 40065e4:	e47fed2e 	bgeu	fp,r17,400659c <__alt_data_end+0xfc00659c>
 40065e8:	bdc5883a 	add	r2,r23,r23
 40065ec:	1085883a 	add	r2,r2,r2
 40065f0:	9887883a 	add	r3,r19,r2
 40065f4:	18800017 	ldw	r2,0(r3)
 40065f8:	10000c1e 	bne	r2,zero,400662c <quorem+0x1ec>
 40065fc:	18bfff04 	addi	r2,r3,-4
 4006600:	9880082e 	bgeu	r19,r2,4006624 <quorem+0x1e4>
 4006604:	18ffff17 	ldw	r3,-4(r3)
 4006608:	18000326 	beq	r3,zero,4006618 <quorem+0x1d8>
 400660c:	00000506 	br	4006624 <quorem+0x1e4>
 4006610:	10c00017 	ldw	r3,0(r2)
 4006614:	1800031e 	bne	r3,zero,4006624 <quorem+0x1e4>
 4006618:	10bfff04 	addi	r2,r2,-4
 400661c:	bdffffc4 	addi	r23,r23,-1
 4006620:	98bffb36 	bltu	r19,r2,4006610 <__alt_data_end+0xfc006610>
 4006624:	d8c00017 	ldw	r3,0(sp)
 4006628:	1dc00415 	stw	r23,16(r3)
 400662c:	9005883a 	mov	r2,r18
 4006630:	dfc00d17 	ldw	ra,52(sp)
 4006634:	df000c17 	ldw	fp,48(sp)
 4006638:	ddc00b17 	ldw	r23,44(sp)
 400663c:	dd800a17 	ldw	r22,40(sp)
 4006640:	dd400917 	ldw	r21,36(sp)
 4006644:	dd000817 	ldw	r20,32(sp)
 4006648:	dcc00717 	ldw	r19,28(sp)
 400664c:	dc800617 	ldw	r18,24(sp)
 4006650:	dc400517 	ldw	r17,20(sp)
 4006654:	dc000417 	ldw	r16,16(sp)
 4006658:	dec00e04 	addi	sp,sp,56
 400665c:	f800283a 	ret
 4006660:	0005883a 	mov	r2,zero
 4006664:	003ff206 	br	4006630 <__alt_data_end+0xfc006630>

04006668 <_dtoa_r>:
 4006668:	20801017 	ldw	r2,64(r4)
 400666c:	deffde04 	addi	sp,sp,-136
 4006670:	df002015 	stw	fp,128(sp)
 4006674:	dcc01b15 	stw	r19,108(sp)
 4006678:	dc801a15 	stw	r18,104(sp)
 400667c:	dc401915 	stw	r17,100(sp)
 4006680:	dc001815 	stw	r16,96(sp)
 4006684:	dfc02115 	stw	ra,132(sp)
 4006688:	ddc01f15 	stw	r23,124(sp)
 400668c:	dd801e15 	stw	r22,120(sp)
 4006690:	dd401d15 	stw	r21,116(sp)
 4006694:	dd001c15 	stw	r20,112(sp)
 4006698:	d9c00315 	stw	r7,12(sp)
 400669c:	2039883a 	mov	fp,r4
 40066a0:	3023883a 	mov	r17,r6
 40066a4:	2825883a 	mov	r18,r5
 40066a8:	dc002417 	ldw	r16,144(sp)
 40066ac:	3027883a 	mov	r19,r6
 40066b0:	10000826 	beq	r2,zero,40066d4 <_dtoa_r+0x6c>
 40066b4:	21801117 	ldw	r6,68(r4)
 40066b8:	00c00044 	movi	r3,1
 40066bc:	100b883a 	mov	r5,r2
 40066c0:	1986983a 	sll	r3,r3,r6
 40066c4:	11800115 	stw	r6,4(r2)
 40066c8:	10c00215 	stw	r3,8(r2)
 40066cc:	4009dc80 	call	4009dc8 <_Bfree>
 40066d0:	e0001015 	stw	zero,64(fp)
 40066d4:	88002e16 	blt	r17,zero,4006790 <_dtoa_r+0x128>
 40066d8:	80000015 	stw	zero,0(r16)
 40066dc:	889ffc2c 	andhi	r2,r17,32752
 40066e0:	00dffc34 	movhi	r3,32752
 40066e4:	10c01c26 	beq	r2,r3,4006758 <_dtoa_r+0xf0>
 40066e8:	000d883a 	mov	r6,zero
 40066ec:	000f883a 	mov	r7,zero
 40066f0:	9009883a 	mov	r4,r18
 40066f4:	980b883a 	mov	r5,r19
 40066f8:	400f6040 	call	400f604 <__eqdf2>
 40066fc:	10002b1e 	bne	r2,zero,40067ac <_dtoa_r+0x144>
 4006700:	d9c02317 	ldw	r7,140(sp)
 4006704:	00800044 	movi	r2,1
 4006708:	38800015 	stw	r2,0(r7)
 400670c:	d8802517 	ldw	r2,148(sp)
 4006710:	10019e26 	beq	r2,zero,4006d8c <_dtoa_r+0x724>
 4006714:	d8c02517 	ldw	r3,148(sp)
 4006718:	00810074 	movhi	r2,1025
 400671c:	1096eb44 	addi	r2,r2,23469
 4006720:	18800015 	stw	r2,0(r3)
 4006724:	10bfffc4 	addi	r2,r2,-1
 4006728:	dfc02117 	ldw	ra,132(sp)
 400672c:	df002017 	ldw	fp,128(sp)
 4006730:	ddc01f17 	ldw	r23,124(sp)
 4006734:	dd801e17 	ldw	r22,120(sp)
 4006738:	dd401d17 	ldw	r21,116(sp)
 400673c:	dd001c17 	ldw	r20,112(sp)
 4006740:	dcc01b17 	ldw	r19,108(sp)
 4006744:	dc801a17 	ldw	r18,104(sp)
 4006748:	dc401917 	ldw	r17,100(sp)
 400674c:	dc001817 	ldw	r16,96(sp)
 4006750:	dec02204 	addi	sp,sp,136
 4006754:	f800283a 	ret
 4006758:	d8c02317 	ldw	r3,140(sp)
 400675c:	0089c3c4 	movi	r2,9999
 4006760:	18800015 	stw	r2,0(r3)
 4006764:	90017726 	beq	r18,zero,4006d44 <_dtoa_r+0x6dc>
 4006768:	00810074 	movhi	r2,1025
 400676c:	1096f704 	addi	r2,r2,23516
 4006770:	d9002517 	ldw	r4,148(sp)
 4006774:	203fec26 	beq	r4,zero,4006728 <__alt_data_end+0xfc006728>
 4006778:	10c000c7 	ldb	r3,3(r2)
 400677c:	1801781e 	bne	r3,zero,4006d60 <_dtoa_r+0x6f8>
 4006780:	10c000c4 	addi	r3,r2,3
 4006784:	d9802517 	ldw	r6,148(sp)
 4006788:	30c00015 	stw	r3,0(r6)
 400678c:	003fe606 	br	4006728 <__alt_data_end+0xfc006728>
 4006790:	04e00034 	movhi	r19,32768
 4006794:	9cffffc4 	addi	r19,r19,-1
 4006798:	00800044 	movi	r2,1
 400679c:	8ce6703a 	and	r19,r17,r19
 40067a0:	80800015 	stw	r2,0(r16)
 40067a4:	9823883a 	mov	r17,r19
 40067a8:	003fcc06 	br	40066dc <__alt_data_end+0xfc0066dc>
 40067ac:	d8800204 	addi	r2,sp,8
 40067b0:	d8800015 	stw	r2,0(sp)
 40067b4:	d9c00104 	addi	r7,sp,4
 40067b8:	900b883a 	mov	r5,r18
 40067bc:	980d883a 	mov	r6,r19
 40067c0:	e009883a 	mov	r4,fp
 40067c4:	8820d53a 	srli	r16,r17,20
 40067c8:	400aa700 	call	400aa70 <__d2b>
 40067cc:	d8800915 	stw	r2,36(sp)
 40067d0:	8001651e 	bne	r16,zero,4006d68 <_dtoa_r+0x700>
 40067d4:	dd800217 	ldw	r22,8(sp)
 40067d8:	dc000117 	ldw	r16,4(sp)
 40067dc:	00800804 	movi	r2,32
 40067e0:	b421883a 	add	r16,r22,r16
 40067e4:	80c10c84 	addi	r3,r16,1074
 40067e8:	10c2d10e 	bge	r2,r3,4007330 <_dtoa_r+0xcc8>
 40067ec:	00801004 	movi	r2,64
 40067f0:	81010484 	addi	r4,r16,1042
 40067f4:	10c7c83a 	sub	r3,r2,r3
 40067f8:	9108d83a 	srl	r4,r18,r4
 40067fc:	88e2983a 	sll	r17,r17,r3
 4006800:	2448b03a 	or	r4,r4,r17
 4006804:	4010b200 	call	4010b20 <__floatunsidf>
 4006808:	017f8434 	movhi	r5,65040
 400680c:	01800044 	movi	r6,1
 4006810:	1009883a 	mov	r4,r2
 4006814:	194b883a 	add	r5,r3,r5
 4006818:	843fffc4 	addi	r16,r16,-1
 400681c:	d9801115 	stw	r6,68(sp)
 4006820:	000d883a 	mov	r6,zero
 4006824:	01cffe34 	movhi	r7,16376
 4006828:	40100c80 	call	40100c8 <__subdf3>
 400682c:	0198dbf4 	movhi	r6,25455
 4006830:	01cff4f4 	movhi	r7,16339
 4006834:	3190d844 	addi	r6,r6,17249
 4006838:	39e1e9c4 	addi	r7,r7,-30809
 400683c:	1009883a 	mov	r4,r2
 4006840:	180b883a 	mov	r5,r3
 4006844:	400f85c0 	call	400f85c <__muldf3>
 4006848:	01a2d874 	movhi	r6,35681
 400684c:	01cff1f4 	movhi	r7,16327
 4006850:	31b22cc4 	addi	r6,r6,-14157
 4006854:	39e28a04 	addi	r7,r7,-30168
 4006858:	180b883a 	mov	r5,r3
 400685c:	1009883a 	mov	r4,r2
 4006860:	400e3880 	call	400e388 <__adddf3>
 4006864:	8009883a 	mov	r4,r16
 4006868:	1029883a 	mov	r20,r2
 400686c:	1823883a 	mov	r17,r3
 4006870:	4010a440 	call	4010a44 <__floatsidf>
 4006874:	019427f4 	movhi	r6,20639
 4006878:	01cff4f4 	movhi	r7,16339
 400687c:	319e7ec4 	addi	r6,r6,31227
 4006880:	39d104c4 	addi	r7,r7,17427
 4006884:	1009883a 	mov	r4,r2
 4006888:	180b883a 	mov	r5,r3
 400688c:	400f85c0 	call	400f85c <__muldf3>
 4006890:	100d883a 	mov	r6,r2
 4006894:	180f883a 	mov	r7,r3
 4006898:	a009883a 	mov	r4,r20
 400689c:	880b883a 	mov	r5,r17
 40068a0:	400e3880 	call	400e388 <__adddf3>
 40068a4:	1009883a 	mov	r4,r2
 40068a8:	180b883a 	mov	r5,r3
 40068ac:	1029883a 	mov	r20,r2
 40068b0:	1823883a 	mov	r17,r3
 40068b4:	40109c40 	call	40109c4 <__fixdfsi>
 40068b8:	000d883a 	mov	r6,zero
 40068bc:	000f883a 	mov	r7,zero
 40068c0:	a009883a 	mov	r4,r20
 40068c4:	880b883a 	mov	r5,r17
 40068c8:	d8800515 	stw	r2,20(sp)
 40068cc:	400f7680 	call	400f768 <__ledf2>
 40068d0:	10028716 	blt	r2,zero,40072f0 <_dtoa_r+0xc88>
 40068d4:	d8c00517 	ldw	r3,20(sp)
 40068d8:	00800584 	movi	r2,22
 40068dc:	10c27536 	bltu	r2,r3,40072b4 <_dtoa_r+0xc4c>
 40068e0:	180490fa 	slli	r2,r3,3
 40068e4:	00c10074 	movhi	r3,1025
 40068e8:	18d71304 	addi	r3,r3,23628
 40068ec:	1885883a 	add	r2,r3,r2
 40068f0:	11000017 	ldw	r4,0(r2)
 40068f4:	11400117 	ldw	r5,4(r2)
 40068f8:	900d883a 	mov	r6,r18
 40068fc:	980f883a 	mov	r7,r19
 4006900:	400f68c0 	call	400f68c <__gedf2>
 4006904:	00828d0e 	bge	zero,r2,400733c <_dtoa_r+0xcd4>
 4006908:	d9000517 	ldw	r4,20(sp)
 400690c:	d8000e15 	stw	zero,56(sp)
 4006910:	213fffc4 	addi	r4,r4,-1
 4006914:	d9000515 	stw	r4,20(sp)
 4006918:	b42dc83a 	sub	r22,r22,r16
 400691c:	b5bfffc4 	addi	r22,r22,-1
 4006920:	b0026f16 	blt	r22,zero,40072e0 <_dtoa_r+0xc78>
 4006924:	d8000815 	stw	zero,32(sp)
 4006928:	d9c00517 	ldw	r7,20(sp)
 400692c:	38026416 	blt	r7,zero,40072c0 <_dtoa_r+0xc58>
 4006930:	b1ed883a 	add	r22,r22,r7
 4006934:	d9c00d15 	stw	r7,52(sp)
 4006938:	d8000a15 	stw	zero,40(sp)
 400693c:	d9800317 	ldw	r6,12(sp)
 4006940:	00800244 	movi	r2,9
 4006944:	11811436 	bltu	r2,r6,4006d98 <_dtoa_r+0x730>
 4006948:	00800144 	movi	r2,5
 400694c:	1184e10e 	bge	r2,r6,4007cd4 <_dtoa_r+0x166c>
 4006950:	31bfff04 	addi	r6,r6,-4
 4006954:	d9800315 	stw	r6,12(sp)
 4006958:	0023883a 	mov	r17,zero
 400695c:	d9800317 	ldw	r6,12(sp)
 4006960:	008000c4 	movi	r2,3
 4006964:	30836726 	beq	r6,r2,4007704 <_dtoa_r+0x109c>
 4006968:	1183410e 	bge	r2,r6,4007670 <_dtoa_r+0x1008>
 400696c:	d9c00317 	ldw	r7,12(sp)
 4006970:	00800104 	movi	r2,4
 4006974:	38827c26 	beq	r7,r2,4007368 <_dtoa_r+0xd00>
 4006978:	00800144 	movi	r2,5
 400697c:	3884c41e 	bne	r7,r2,4007c90 <_dtoa_r+0x1628>
 4006980:	00800044 	movi	r2,1
 4006984:	d8800b15 	stw	r2,44(sp)
 4006988:	d8c00517 	ldw	r3,20(sp)
 400698c:	d9002217 	ldw	r4,136(sp)
 4006990:	1907883a 	add	r3,r3,r4
 4006994:	19800044 	addi	r6,r3,1
 4006998:	d8c00c15 	stw	r3,48(sp)
 400699c:	d9800615 	stw	r6,24(sp)
 40069a0:	0183a40e 	bge	zero,r6,4007834 <_dtoa_r+0x11cc>
 40069a4:	d9800617 	ldw	r6,24(sp)
 40069a8:	3021883a 	mov	r16,r6
 40069ac:	e0001115 	stw	zero,68(fp)
 40069b0:	008005c4 	movi	r2,23
 40069b4:	1184c92e 	bgeu	r2,r6,4007cdc <_dtoa_r+0x1674>
 40069b8:	00c00044 	movi	r3,1
 40069bc:	00800104 	movi	r2,4
 40069c0:	1085883a 	add	r2,r2,r2
 40069c4:	11000504 	addi	r4,r2,20
 40069c8:	180b883a 	mov	r5,r3
 40069cc:	18c00044 	addi	r3,r3,1
 40069d0:	313ffb2e 	bgeu	r6,r4,40069c0 <__alt_data_end+0xfc0069c0>
 40069d4:	e1401115 	stw	r5,68(fp)
 40069d8:	e009883a 	mov	r4,fp
 40069dc:	4009d200 	call	4009d20 <_Balloc>
 40069e0:	d8800715 	stw	r2,28(sp)
 40069e4:	e0801015 	stw	r2,64(fp)
 40069e8:	00800384 	movi	r2,14
 40069ec:	1400f736 	bltu	r2,r16,4006dcc <_dtoa_r+0x764>
 40069f0:	8800f626 	beq	r17,zero,4006dcc <_dtoa_r+0x764>
 40069f4:	d9c00517 	ldw	r7,20(sp)
 40069f8:	01c39a0e 	bge	zero,r7,4007864 <_dtoa_r+0x11fc>
 40069fc:	388003cc 	andi	r2,r7,15
 4006a00:	100490fa 	slli	r2,r2,3
 4006a04:	382bd13a 	srai	r21,r7,4
 4006a08:	00c10074 	movhi	r3,1025
 4006a0c:	18d71304 	addi	r3,r3,23628
 4006a10:	1885883a 	add	r2,r3,r2
 4006a14:	a8c0040c 	andi	r3,r21,16
 4006a18:	12400017 	ldw	r9,0(r2)
 4006a1c:	12000117 	ldw	r8,4(r2)
 4006a20:	18037926 	beq	r3,zero,4007808 <_dtoa_r+0x11a0>
 4006a24:	00810074 	movhi	r2,1025
 4006a28:	10970904 	addi	r2,r2,23588
 4006a2c:	11800817 	ldw	r6,32(r2)
 4006a30:	11c00917 	ldw	r7,36(r2)
 4006a34:	9009883a 	mov	r4,r18
 4006a38:	980b883a 	mov	r5,r19
 4006a3c:	da001715 	stw	r8,92(sp)
 4006a40:	da401615 	stw	r9,88(sp)
 4006a44:	400ec340 	call	400ec34 <__divdf3>
 4006a48:	da001717 	ldw	r8,92(sp)
 4006a4c:	da401617 	ldw	r9,88(sp)
 4006a50:	ad4003cc 	andi	r21,r21,15
 4006a54:	040000c4 	movi	r16,3
 4006a58:	1023883a 	mov	r17,r2
 4006a5c:	1829883a 	mov	r20,r3
 4006a60:	a8001126 	beq	r21,zero,4006aa8 <_dtoa_r+0x440>
 4006a64:	05c10074 	movhi	r23,1025
 4006a68:	bdd70904 	addi	r23,r23,23588
 4006a6c:	4805883a 	mov	r2,r9
 4006a70:	4007883a 	mov	r3,r8
 4006a74:	a980004c 	andi	r6,r21,1
 4006a78:	1009883a 	mov	r4,r2
 4006a7c:	a82bd07a 	srai	r21,r21,1
 4006a80:	180b883a 	mov	r5,r3
 4006a84:	30000426 	beq	r6,zero,4006a98 <_dtoa_r+0x430>
 4006a88:	b9800017 	ldw	r6,0(r23)
 4006a8c:	b9c00117 	ldw	r7,4(r23)
 4006a90:	84000044 	addi	r16,r16,1
 4006a94:	400f85c0 	call	400f85c <__muldf3>
 4006a98:	bdc00204 	addi	r23,r23,8
 4006a9c:	a83ff51e 	bne	r21,zero,4006a74 <__alt_data_end+0xfc006a74>
 4006aa0:	1013883a 	mov	r9,r2
 4006aa4:	1811883a 	mov	r8,r3
 4006aa8:	480d883a 	mov	r6,r9
 4006aac:	400f883a 	mov	r7,r8
 4006ab0:	8809883a 	mov	r4,r17
 4006ab4:	a00b883a 	mov	r5,r20
 4006ab8:	400ec340 	call	400ec34 <__divdf3>
 4006abc:	d8800f15 	stw	r2,60(sp)
 4006ac0:	d8c01015 	stw	r3,64(sp)
 4006ac4:	d8c00e17 	ldw	r3,56(sp)
 4006ac8:	18000626 	beq	r3,zero,4006ae4 <_dtoa_r+0x47c>
 4006acc:	d9000f17 	ldw	r4,60(sp)
 4006ad0:	d9401017 	ldw	r5,64(sp)
 4006ad4:	000d883a 	mov	r6,zero
 4006ad8:	01cffc34 	movhi	r7,16368
 4006adc:	400f7680 	call	400f768 <__ledf2>
 4006ae0:	10040b16 	blt	r2,zero,4007b10 <_dtoa_r+0x14a8>
 4006ae4:	8009883a 	mov	r4,r16
 4006ae8:	4010a440 	call	4010a44 <__floatsidf>
 4006aec:	d9800f17 	ldw	r6,60(sp)
 4006af0:	d9c01017 	ldw	r7,64(sp)
 4006af4:	1009883a 	mov	r4,r2
 4006af8:	180b883a 	mov	r5,r3
 4006afc:	400f85c0 	call	400f85c <__muldf3>
 4006b00:	000d883a 	mov	r6,zero
 4006b04:	01d00734 	movhi	r7,16412
 4006b08:	1009883a 	mov	r4,r2
 4006b0c:	180b883a 	mov	r5,r3
 4006b10:	400e3880 	call	400e388 <__adddf3>
 4006b14:	1021883a 	mov	r16,r2
 4006b18:	d8800617 	ldw	r2,24(sp)
 4006b1c:	047f3034 	movhi	r17,64704
 4006b20:	1c63883a 	add	r17,r3,r17
 4006b24:	10031826 	beq	r2,zero,4007788 <_dtoa_r+0x1120>
 4006b28:	d8c00517 	ldw	r3,20(sp)
 4006b2c:	db000617 	ldw	r12,24(sp)
 4006b30:	d8c01315 	stw	r3,76(sp)
 4006b34:	d9000b17 	ldw	r4,44(sp)
 4006b38:	20038f26 	beq	r4,zero,4007978 <_dtoa_r+0x1310>
 4006b3c:	60bfffc4 	addi	r2,r12,-1
 4006b40:	100490fa 	slli	r2,r2,3
 4006b44:	00c10074 	movhi	r3,1025
 4006b48:	18d71304 	addi	r3,r3,23628
 4006b4c:	1885883a 	add	r2,r3,r2
 4006b50:	11800017 	ldw	r6,0(r2)
 4006b54:	11c00117 	ldw	r7,4(r2)
 4006b58:	d8800717 	ldw	r2,28(sp)
 4006b5c:	0009883a 	mov	r4,zero
 4006b60:	014ff834 	movhi	r5,16352
 4006b64:	db001615 	stw	r12,88(sp)
 4006b68:	15c00044 	addi	r23,r2,1
 4006b6c:	400ec340 	call	400ec34 <__divdf3>
 4006b70:	800d883a 	mov	r6,r16
 4006b74:	880f883a 	mov	r7,r17
 4006b78:	1009883a 	mov	r4,r2
 4006b7c:	180b883a 	mov	r5,r3
 4006b80:	40100c80 	call	40100c8 <__subdf3>
 4006b84:	d9401017 	ldw	r5,64(sp)
 4006b88:	d9000f17 	ldw	r4,60(sp)
 4006b8c:	102b883a 	mov	r21,r2
 4006b90:	d8c01215 	stw	r3,72(sp)
 4006b94:	40109c40 	call	40109c4 <__fixdfsi>
 4006b98:	1009883a 	mov	r4,r2
 4006b9c:	1029883a 	mov	r20,r2
 4006ba0:	4010a440 	call	4010a44 <__floatsidf>
 4006ba4:	d9000f17 	ldw	r4,60(sp)
 4006ba8:	d9401017 	ldw	r5,64(sp)
 4006bac:	100d883a 	mov	r6,r2
 4006bb0:	180f883a 	mov	r7,r3
 4006bb4:	40100c80 	call	40100c8 <__subdf3>
 4006bb8:	1823883a 	mov	r17,r3
 4006bbc:	d8c00717 	ldw	r3,28(sp)
 4006bc0:	d9401217 	ldw	r5,72(sp)
 4006bc4:	a2000c04 	addi	r8,r20,48
 4006bc8:	1021883a 	mov	r16,r2
 4006bcc:	1a000005 	stb	r8,0(r3)
 4006bd0:	800d883a 	mov	r6,r16
 4006bd4:	880f883a 	mov	r7,r17
 4006bd8:	a809883a 	mov	r4,r21
 4006bdc:	4029883a 	mov	r20,r8
 4006be0:	400f68c0 	call	400f68c <__gedf2>
 4006be4:	00841d16 	blt	zero,r2,4007c5c <_dtoa_r+0x15f4>
 4006be8:	800d883a 	mov	r6,r16
 4006bec:	880f883a 	mov	r7,r17
 4006bf0:	0009883a 	mov	r4,zero
 4006bf4:	014ffc34 	movhi	r5,16368
 4006bf8:	40100c80 	call	40100c8 <__subdf3>
 4006bfc:	d9401217 	ldw	r5,72(sp)
 4006c00:	100d883a 	mov	r6,r2
 4006c04:	180f883a 	mov	r7,r3
 4006c08:	a809883a 	mov	r4,r21
 4006c0c:	400f68c0 	call	400f68c <__gedf2>
 4006c10:	db001617 	ldw	r12,88(sp)
 4006c14:	00840e16 	blt	zero,r2,4007c50 <_dtoa_r+0x15e8>
 4006c18:	00800044 	movi	r2,1
 4006c1c:	13006b0e 	bge	r2,r12,4006dcc <_dtoa_r+0x764>
 4006c20:	d9000717 	ldw	r4,28(sp)
 4006c24:	dd800f15 	stw	r22,60(sp)
 4006c28:	dcc01015 	stw	r19,64(sp)
 4006c2c:	2319883a 	add	r12,r4,r12
 4006c30:	dcc01217 	ldw	r19,72(sp)
 4006c34:	602d883a 	mov	r22,r12
 4006c38:	dc801215 	stw	r18,72(sp)
 4006c3c:	b825883a 	mov	r18,r23
 4006c40:	00000906 	br	4006c68 <_dtoa_r+0x600>
 4006c44:	40100c80 	call	40100c8 <__subdf3>
 4006c48:	a80d883a 	mov	r6,r21
 4006c4c:	980f883a 	mov	r7,r19
 4006c50:	1009883a 	mov	r4,r2
 4006c54:	180b883a 	mov	r5,r3
 4006c58:	400f7680 	call	400f768 <__ledf2>
 4006c5c:	1003e816 	blt	r2,zero,4007c00 <_dtoa_r+0x1598>
 4006c60:	b825883a 	mov	r18,r23
 4006c64:	bd83e926 	beq	r23,r22,4007c0c <_dtoa_r+0x15a4>
 4006c68:	a809883a 	mov	r4,r21
 4006c6c:	980b883a 	mov	r5,r19
 4006c70:	000d883a 	mov	r6,zero
 4006c74:	01d00934 	movhi	r7,16420
 4006c78:	400f85c0 	call	400f85c <__muldf3>
 4006c7c:	000d883a 	mov	r6,zero
 4006c80:	01d00934 	movhi	r7,16420
 4006c84:	8009883a 	mov	r4,r16
 4006c88:	880b883a 	mov	r5,r17
 4006c8c:	102b883a 	mov	r21,r2
 4006c90:	1827883a 	mov	r19,r3
 4006c94:	400f85c0 	call	400f85c <__muldf3>
 4006c98:	180b883a 	mov	r5,r3
 4006c9c:	1009883a 	mov	r4,r2
 4006ca0:	1821883a 	mov	r16,r3
 4006ca4:	1023883a 	mov	r17,r2
 4006ca8:	40109c40 	call	40109c4 <__fixdfsi>
 4006cac:	1009883a 	mov	r4,r2
 4006cb0:	1029883a 	mov	r20,r2
 4006cb4:	4010a440 	call	4010a44 <__floatsidf>
 4006cb8:	8809883a 	mov	r4,r17
 4006cbc:	800b883a 	mov	r5,r16
 4006cc0:	100d883a 	mov	r6,r2
 4006cc4:	180f883a 	mov	r7,r3
 4006cc8:	40100c80 	call	40100c8 <__subdf3>
 4006ccc:	a5000c04 	addi	r20,r20,48
 4006cd0:	a80d883a 	mov	r6,r21
 4006cd4:	980f883a 	mov	r7,r19
 4006cd8:	1009883a 	mov	r4,r2
 4006cdc:	180b883a 	mov	r5,r3
 4006ce0:	95000005 	stb	r20,0(r18)
 4006ce4:	1021883a 	mov	r16,r2
 4006ce8:	1823883a 	mov	r17,r3
 4006cec:	400f7680 	call	400f768 <__ledf2>
 4006cf0:	bdc00044 	addi	r23,r23,1
 4006cf4:	800d883a 	mov	r6,r16
 4006cf8:	880f883a 	mov	r7,r17
 4006cfc:	0009883a 	mov	r4,zero
 4006d00:	014ffc34 	movhi	r5,16368
 4006d04:	103fcf0e 	bge	r2,zero,4006c44 <__alt_data_end+0xfc006c44>
 4006d08:	d8c01317 	ldw	r3,76(sp)
 4006d0c:	d8c00515 	stw	r3,20(sp)
 4006d10:	d9400917 	ldw	r5,36(sp)
 4006d14:	e009883a 	mov	r4,fp
 4006d18:	4009dc80 	call	4009dc8 <_Bfree>
 4006d1c:	d9000517 	ldw	r4,20(sp)
 4006d20:	d9802317 	ldw	r6,140(sp)
 4006d24:	d9c02517 	ldw	r7,148(sp)
 4006d28:	b8000005 	stb	zero,0(r23)
 4006d2c:	20800044 	addi	r2,r4,1
 4006d30:	30800015 	stw	r2,0(r6)
 4006d34:	3802aa26 	beq	r7,zero,40077e0 <_dtoa_r+0x1178>
 4006d38:	3dc00015 	stw	r23,0(r7)
 4006d3c:	d8800717 	ldw	r2,28(sp)
 4006d40:	003e7906 	br	4006728 <__alt_data_end+0xfc006728>
 4006d44:	00800434 	movhi	r2,16
 4006d48:	10bfffc4 	addi	r2,r2,-1
 4006d4c:	88a2703a 	and	r17,r17,r2
 4006d50:	883e851e 	bne	r17,zero,4006768 <__alt_data_end+0xfc006768>
 4006d54:	00810074 	movhi	r2,1025
 4006d58:	1096f404 	addi	r2,r2,23504
 4006d5c:	003e8406 	br	4006770 <__alt_data_end+0xfc006770>
 4006d60:	10c00204 	addi	r3,r2,8
 4006d64:	003e8706 	br	4006784 <__alt_data_end+0xfc006784>
 4006d68:	01400434 	movhi	r5,16
 4006d6c:	297fffc4 	addi	r5,r5,-1
 4006d70:	994a703a 	and	r5,r19,r5
 4006d74:	9009883a 	mov	r4,r18
 4006d78:	843f0044 	addi	r16,r16,-1023
 4006d7c:	294ffc34 	orhi	r5,r5,16368
 4006d80:	dd800217 	ldw	r22,8(sp)
 4006d84:	d8001115 	stw	zero,68(sp)
 4006d88:	003ea506 	br	4006820 <__alt_data_end+0xfc006820>
 4006d8c:	00810074 	movhi	r2,1025
 4006d90:	1096eb04 	addi	r2,r2,23468
 4006d94:	003e6406 	br	4006728 <__alt_data_end+0xfc006728>
 4006d98:	e0001115 	stw	zero,68(fp)
 4006d9c:	000b883a 	mov	r5,zero
 4006da0:	e009883a 	mov	r4,fp
 4006da4:	4009d200 	call	4009d20 <_Balloc>
 4006da8:	01bfffc4 	movi	r6,-1
 4006dac:	01c00044 	movi	r7,1
 4006db0:	d8800715 	stw	r2,28(sp)
 4006db4:	d9800c15 	stw	r6,48(sp)
 4006db8:	e0801015 	stw	r2,64(fp)
 4006dbc:	d8000315 	stw	zero,12(sp)
 4006dc0:	d9c00b15 	stw	r7,44(sp)
 4006dc4:	d9800615 	stw	r6,24(sp)
 4006dc8:	d8002215 	stw	zero,136(sp)
 4006dcc:	d8800117 	ldw	r2,4(sp)
 4006dd0:	10008916 	blt	r2,zero,4006ff8 <_dtoa_r+0x990>
 4006dd4:	d9000517 	ldw	r4,20(sp)
 4006dd8:	00c00384 	movi	r3,14
 4006ddc:	19008616 	blt	r3,r4,4006ff8 <_dtoa_r+0x990>
 4006de0:	200490fa 	slli	r2,r4,3
 4006de4:	00c10074 	movhi	r3,1025
 4006de8:	d9802217 	ldw	r6,136(sp)
 4006dec:	18d71304 	addi	r3,r3,23628
 4006df0:	1885883a 	add	r2,r3,r2
 4006df4:	14000017 	ldw	r16,0(r2)
 4006df8:	14400117 	ldw	r17,4(r2)
 4006dfc:	30016316 	blt	r6,zero,400738c <_dtoa_r+0xd24>
 4006e00:	800d883a 	mov	r6,r16
 4006e04:	880f883a 	mov	r7,r17
 4006e08:	9009883a 	mov	r4,r18
 4006e0c:	980b883a 	mov	r5,r19
 4006e10:	400ec340 	call	400ec34 <__divdf3>
 4006e14:	180b883a 	mov	r5,r3
 4006e18:	1009883a 	mov	r4,r2
 4006e1c:	40109c40 	call	40109c4 <__fixdfsi>
 4006e20:	1009883a 	mov	r4,r2
 4006e24:	102b883a 	mov	r21,r2
 4006e28:	4010a440 	call	4010a44 <__floatsidf>
 4006e2c:	800d883a 	mov	r6,r16
 4006e30:	880f883a 	mov	r7,r17
 4006e34:	1009883a 	mov	r4,r2
 4006e38:	180b883a 	mov	r5,r3
 4006e3c:	400f85c0 	call	400f85c <__muldf3>
 4006e40:	100d883a 	mov	r6,r2
 4006e44:	180f883a 	mov	r7,r3
 4006e48:	9009883a 	mov	r4,r18
 4006e4c:	980b883a 	mov	r5,r19
 4006e50:	40100c80 	call	40100c8 <__subdf3>
 4006e54:	d9c00717 	ldw	r7,28(sp)
 4006e58:	1009883a 	mov	r4,r2
 4006e5c:	a8800c04 	addi	r2,r21,48
 4006e60:	38800005 	stb	r2,0(r7)
 4006e64:	3dc00044 	addi	r23,r7,1
 4006e68:	d9c00617 	ldw	r7,24(sp)
 4006e6c:	01800044 	movi	r6,1
 4006e70:	180b883a 	mov	r5,r3
 4006e74:	2005883a 	mov	r2,r4
 4006e78:	39803826 	beq	r7,r6,4006f5c <_dtoa_r+0x8f4>
 4006e7c:	000d883a 	mov	r6,zero
 4006e80:	01d00934 	movhi	r7,16420
 4006e84:	400f85c0 	call	400f85c <__muldf3>
 4006e88:	000d883a 	mov	r6,zero
 4006e8c:	000f883a 	mov	r7,zero
 4006e90:	1009883a 	mov	r4,r2
 4006e94:	180b883a 	mov	r5,r3
 4006e98:	1025883a 	mov	r18,r2
 4006e9c:	1827883a 	mov	r19,r3
 4006ea0:	400f6040 	call	400f604 <__eqdf2>
 4006ea4:	103f9a26 	beq	r2,zero,4006d10 <__alt_data_end+0xfc006d10>
 4006ea8:	d9c00617 	ldw	r7,24(sp)
 4006eac:	d8c00717 	ldw	r3,28(sp)
 4006eb0:	b829883a 	mov	r20,r23
 4006eb4:	38bfffc4 	addi	r2,r7,-1
 4006eb8:	18ad883a 	add	r22,r3,r2
 4006ebc:	00000a06 	br	4006ee8 <_dtoa_r+0x880>
 4006ec0:	400f85c0 	call	400f85c <__muldf3>
 4006ec4:	000d883a 	mov	r6,zero
 4006ec8:	000f883a 	mov	r7,zero
 4006ecc:	1009883a 	mov	r4,r2
 4006ed0:	180b883a 	mov	r5,r3
 4006ed4:	1025883a 	mov	r18,r2
 4006ed8:	1827883a 	mov	r19,r3
 4006edc:	b829883a 	mov	r20,r23
 4006ee0:	400f6040 	call	400f604 <__eqdf2>
 4006ee4:	103f8a26 	beq	r2,zero,4006d10 <__alt_data_end+0xfc006d10>
 4006ee8:	800d883a 	mov	r6,r16
 4006eec:	880f883a 	mov	r7,r17
 4006ef0:	9009883a 	mov	r4,r18
 4006ef4:	980b883a 	mov	r5,r19
 4006ef8:	400ec340 	call	400ec34 <__divdf3>
 4006efc:	180b883a 	mov	r5,r3
 4006f00:	1009883a 	mov	r4,r2
 4006f04:	40109c40 	call	40109c4 <__fixdfsi>
 4006f08:	1009883a 	mov	r4,r2
 4006f0c:	102b883a 	mov	r21,r2
 4006f10:	4010a440 	call	4010a44 <__floatsidf>
 4006f14:	800d883a 	mov	r6,r16
 4006f18:	880f883a 	mov	r7,r17
 4006f1c:	1009883a 	mov	r4,r2
 4006f20:	180b883a 	mov	r5,r3
 4006f24:	400f85c0 	call	400f85c <__muldf3>
 4006f28:	100d883a 	mov	r6,r2
 4006f2c:	180f883a 	mov	r7,r3
 4006f30:	9009883a 	mov	r4,r18
 4006f34:	980b883a 	mov	r5,r19
 4006f38:	40100c80 	call	40100c8 <__subdf3>
 4006f3c:	aa000c04 	addi	r8,r21,48
 4006f40:	a2000005 	stb	r8,0(r20)
 4006f44:	000d883a 	mov	r6,zero
 4006f48:	01d00934 	movhi	r7,16420
 4006f4c:	1009883a 	mov	r4,r2
 4006f50:	180b883a 	mov	r5,r3
 4006f54:	a5c00044 	addi	r23,r20,1
 4006f58:	b53fd91e 	bne	r22,r20,4006ec0 <__alt_data_end+0xfc006ec0>
 4006f5c:	100d883a 	mov	r6,r2
 4006f60:	180f883a 	mov	r7,r3
 4006f64:	1009883a 	mov	r4,r2
 4006f68:	180b883a 	mov	r5,r3
 4006f6c:	400e3880 	call	400e388 <__adddf3>
 4006f70:	100d883a 	mov	r6,r2
 4006f74:	180f883a 	mov	r7,r3
 4006f78:	8009883a 	mov	r4,r16
 4006f7c:	880b883a 	mov	r5,r17
 4006f80:	1027883a 	mov	r19,r2
 4006f84:	1825883a 	mov	r18,r3
 4006f88:	400f7680 	call	400f768 <__ledf2>
 4006f8c:	10000816 	blt	r2,zero,4006fb0 <_dtoa_r+0x948>
 4006f90:	980d883a 	mov	r6,r19
 4006f94:	900f883a 	mov	r7,r18
 4006f98:	8009883a 	mov	r4,r16
 4006f9c:	880b883a 	mov	r5,r17
 4006fa0:	400f6040 	call	400f604 <__eqdf2>
 4006fa4:	103f5a1e 	bne	r2,zero,4006d10 <__alt_data_end+0xfc006d10>
 4006fa8:	ad40004c 	andi	r21,r21,1
 4006fac:	a83f5826 	beq	r21,zero,4006d10 <__alt_data_end+0xfc006d10>
 4006fb0:	bd3fffc3 	ldbu	r20,-1(r23)
 4006fb4:	b8bfffc4 	addi	r2,r23,-1
 4006fb8:	1007883a 	mov	r3,r2
 4006fbc:	01400e44 	movi	r5,57
 4006fc0:	d9800717 	ldw	r6,28(sp)
 4006fc4:	00000506 	br	4006fdc <_dtoa_r+0x974>
 4006fc8:	18ffffc4 	addi	r3,r3,-1
 4006fcc:	11824726 	beq	r2,r6,40078ec <_dtoa_r+0x1284>
 4006fd0:	1d000003 	ldbu	r20,0(r3)
 4006fd4:	102f883a 	mov	r23,r2
 4006fd8:	10bfffc4 	addi	r2,r2,-1
 4006fdc:	a1003fcc 	andi	r4,r20,255
 4006fe0:	2100201c 	xori	r4,r4,128
 4006fe4:	213fe004 	addi	r4,r4,-128
 4006fe8:	217ff726 	beq	r4,r5,4006fc8 <__alt_data_end+0xfc006fc8>
 4006fec:	a2000044 	addi	r8,r20,1
 4006ff0:	12000005 	stb	r8,0(r2)
 4006ff4:	003f4606 	br	4006d10 <__alt_data_end+0xfc006d10>
 4006ff8:	d9000b17 	ldw	r4,44(sp)
 4006ffc:	2000c826 	beq	r4,zero,4007320 <_dtoa_r+0xcb8>
 4007000:	d9800317 	ldw	r6,12(sp)
 4007004:	00c00044 	movi	r3,1
 4007008:	1980f90e 	bge	r3,r6,40073f0 <_dtoa_r+0xd88>
 400700c:	d8800617 	ldw	r2,24(sp)
 4007010:	d8c00a17 	ldw	r3,40(sp)
 4007014:	157fffc4 	addi	r21,r2,-1
 4007018:	1d41f316 	blt	r3,r21,40077e8 <_dtoa_r+0x1180>
 400701c:	1d6bc83a 	sub	r21,r3,r21
 4007020:	d9c00617 	ldw	r7,24(sp)
 4007024:	3802aa16 	blt	r7,zero,4007ad0 <_dtoa_r+0x1468>
 4007028:	dd000817 	ldw	r20,32(sp)
 400702c:	d8800617 	ldw	r2,24(sp)
 4007030:	d8c00817 	ldw	r3,32(sp)
 4007034:	01400044 	movi	r5,1
 4007038:	e009883a 	mov	r4,fp
 400703c:	1887883a 	add	r3,r3,r2
 4007040:	d8c00815 	stw	r3,32(sp)
 4007044:	b0ad883a 	add	r22,r22,r2
 4007048:	400a1540 	call	400a154 <__i2b>
 400704c:	1023883a 	mov	r17,r2
 4007050:	a0000826 	beq	r20,zero,4007074 <_dtoa_r+0xa0c>
 4007054:	0580070e 	bge	zero,r22,4007074 <_dtoa_r+0xa0c>
 4007058:	a005883a 	mov	r2,r20
 400705c:	b500b916 	blt	r22,r20,4007344 <_dtoa_r+0xcdc>
 4007060:	d9000817 	ldw	r4,32(sp)
 4007064:	a0a9c83a 	sub	r20,r20,r2
 4007068:	b0adc83a 	sub	r22,r22,r2
 400706c:	2089c83a 	sub	r4,r4,r2
 4007070:	d9000815 	stw	r4,32(sp)
 4007074:	d9800a17 	ldw	r6,40(sp)
 4007078:	0181810e 	bge	zero,r6,4007680 <_dtoa_r+0x1018>
 400707c:	d9c00b17 	ldw	r7,44(sp)
 4007080:	3800b326 	beq	r7,zero,4007350 <_dtoa_r+0xce8>
 4007084:	a800b226 	beq	r21,zero,4007350 <_dtoa_r+0xce8>
 4007088:	880b883a 	mov	r5,r17
 400708c:	a80d883a 	mov	r6,r21
 4007090:	e009883a 	mov	r4,fp
 4007094:	400a41c0 	call	400a41c <__pow5mult>
 4007098:	d9800917 	ldw	r6,36(sp)
 400709c:	100b883a 	mov	r5,r2
 40070a0:	e009883a 	mov	r4,fp
 40070a4:	1023883a 	mov	r17,r2
 40070a8:	400a1900 	call	400a190 <__multiply>
 40070ac:	1021883a 	mov	r16,r2
 40070b0:	d8800a17 	ldw	r2,40(sp)
 40070b4:	d9400917 	ldw	r5,36(sp)
 40070b8:	e009883a 	mov	r4,fp
 40070bc:	1545c83a 	sub	r2,r2,r21
 40070c0:	d8800a15 	stw	r2,40(sp)
 40070c4:	4009dc80 	call	4009dc8 <_Bfree>
 40070c8:	d8c00a17 	ldw	r3,40(sp)
 40070cc:	18009f1e 	bne	r3,zero,400734c <_dtoa_r+0xce4>
 40070d0:	05c00044 	movi	r23,1
 40070d4:	e009883a 	mov	r4,fp
 40070d8:	b80b883a 	mov	r5,r23
 40070dc:	400a1540 	call	400a154 <__i2b>
 40070e0:	d9000d17 	ldw	r4,52(sp)
 40070e4:	102b883a 	mov	r21,r2
 40070e8:	2000ce26 	beq	r4,zero,4007424 <_dtoa_r+0xdbc>
 40070ec:	200d883a 	mov	r6,r4
 40070f0:	100b883a 	mov	r5,r2
 40070f4:	e009883a 	mov	r4,fp
 40070f8:	400a41c0 	call	400a41c <__pow5mult>
 40070fc:	d9800317 	ldw	r6,12(sp)
 4007100:	102b883a 	mov	r21,r2
 4007104:	b981810e 	bge	r23,r6,400770c <_dtoa_r+0x10a4>
 4007108:	0027883a 	mov	r19,zero
 400710c:	a8800417 	ldw	r2,16(r21)
 4007110:	05c00804 	movi	r23,32
 4007114:	10800104 	addi	r2,r2,4
 4007118:	1085883a 	add	r2,r2,r2
 400711c:	1085883a 	add	r2,r2,r2
 4007120:	a885883a 	add	r2,r21,r2
 4007124:	11000017 	ldw	r4,0(r2)
 4007128:	400a03c0 	call	400a03c <__hi0bits>
 400712c:	b885c83a 	sub	r2,r23,r2
 4007130:	1585883a 	add	r2,r2,r22
 4007134:	108007cc 	andi	r2,r2,31
 4007138:	1000b326 	beq	r2,zero,4007408 <_dtoa_r+0xda0>
 400713c:	00c00804 	movi	r3,32
 4007140:	1887c83a 	sub	r3,r3,r2
 4007144:	01000104 	movi	r4,4
 4007148:	20c2cd0e 	bge	r4,r3,4007c80 <_dtoa_r+0x1618>
 400714c:	00c00704 	movi	r3,28
 4007150:	1885c83a 	sub	r2,r3,r2
 4007154:	d8c00817 	ldw	r3,32(sp)
 4007158:	a0a9883a 	add	r20,r20,r2
 400715c:	b0ad883a 	add	r22,r22,r2
 4007160:	1887883a 	add	r3,r3,r2
 4007164:	d8c00815 	stw	r3,32(sp)
 4007168:	d9800817 	ldw	r6,32(sp)
 400716c:	0180040e 	bge	zero,r6,4007180 <_dtoa_r+0xb18>
 4007170:	800b883a 	mov	r5,r16
 4007174:	e009883a 	mov	r4,fp
 4007178:	400a55c0 	call	400a55c <__lshift>
 400717c:	1021883a 	mov	r16,r2
 4007180:	0580050e 	bge	zero,r22,4007198 <_dtoa_r+0xb30>
 4007184:	a80b883a 	mov	r5,r21
 4007188:	b00d883a 	mov	r6,r22
 400718c:	e009883a 	mov	r4,fp
 4007190:	400a55c0 	call	400a55c <__lshift>
 4007194:	102b883a 	mov	r21,r2
 4007198:	d9c00e17 	ldw	r7,56(sp)
 400719c:	3801211e 	bne	r7,zero,4007624 <_dtoa_r+0xfbc>
 40071a0:	d9800617 	ldw	r6,24(sp)
 40071a4:	0181380e 	bge	zero,r6,4007688 <_dtoa_r+0x1020>
 40071a8:	d8c00b17 	ldw	r3,44(sp)
 40071ac:	1800ab1e 	bne	r3,zero,400745c <_dtoa_r+0xdf4>
 40071b0:	dc800717 	ldw	r18,28(sp)
 40071b4:	dcc00617 	ldw	r19,24(sp)
 40071b8:	9029883a 	mov	r20,r18
 40071bc:	00000206 	br	40071c8 <_dtoa_r+0xb60>
 40071c0:	4009df00 	call	4009df0 <__multadd>
 40071c4:	1021883a 	mov	r16,r2
 40071c8:	a80b883a 	mov	r5,r21
 40071cc:	8009883a 	mov	r4,r16
 40071d0:	40064400 	call	4006440 <quorem>
 40071d4:	10800c04 	addi	r2,r2,48
 40071d8:	90800005 	stb	r2,0(r18)
 40071dc:	94800044 	addi	r18,r18,1
 40071e0:	9507c83a 	sub	r3,r18,r20
 40071e4:	000f883a 	mov	r7,zero
 40071e8:	01800284 	movi	r6,10
 40071ec:	800b883a 	mov	r5,r16
 40071f0:	e009883a 	mov	r4,fp
 40071f4:	1cfff216 	blt	r3,r19,40071c0 <__alt_data_end+0xfc0071c0>
 40071f8:	1011883a 	mov	r8,r2
 40071fc:	d8800617 	ldw	r2,24(sp)
 4007200:	0082370e 	bge	zero,r2,4007ae0 <_dtoa_r+0x1478>
 4007204:	d9000717 	ldw	r4,28(sp)
 4007208:	0025883a 	mov	r18,zero
 400720c:	20af883a 	add	r23,r4,r2
 4007210:	01800044 	movi	r6,1
 4007214:	800b883a 	mov	r5,r16
 4007218:	e009883a 	mov	r4,fp
 400721c:	da001715 	stw	r8,92(sp)
 4007220:	400a55c0 	call	400a55c <__lshift>
 4007224:	a80b883a 	mov	r5,r21
 4007228:	1009883a 	mov	r4,r2
 400722c:	d8800915 	stw	r2,36(sp)
 4007230:	400a6a40 	call	400a6a4 <__mcmp>
 4007234:	da001717 	ldw	r8,92(sp)
 4007238:	0081800e 	bge	zero,r2,400783c <_dtoa_r+0x11d4>
 400723c:	b93fffc3 	ldbu	r4,-1(r23)
 4007240:	b8bfffc4 	addi	r2,r23,-1
 4007244:	1007883a 	mov	r3,r2
 4007248:	01800e44 	movi	r6,57
 400724c:	d9c00717 	ldw	r7,28(sp)
 4007250:	00000506 	br	4007268 <_dtoa_r+0xc00>
 4007254:	18ffffc4 	addi	r3,r3,-1
 4007258:	11c12326 	beq	r2,r7,40076e8 <_dtoa_r+0x1080>
 400725c:	19000003 	ldbu	r4,0(r3)
 4007260:	102f883a 	mov	r23,r2
 4007264:	10bfffc4 	addi	r2,r2,-1
 4007268:	21403fcc 	andi	r5,r4,255
 400726c:	2940201c 	xori	r5,r5,128
 4007270:	297fe004 	addi	r5,r5,-128
 4007274:	29bff726 	beq	r5,r6,4007254 <__alt_data_end+0xfc007254>
 4007278:	21000044 	addi	r4,r4,1
 400727c:	11000005 	stb	r4,0(r2)
 4007280:	a80b883a 	mov	r5,r21
 4007284:	e009883a 	mov	r4,fp
 4007288:	4009dc80 	call	4009dc8 <_Bfree>
 400728c:	883ea026 	beq	r17,zero,4006d10 <__alt_data_end+0xfc006d10>
 4007290:	90000426 	beq	r18,zero,40072a4 <_dtoa_r+0xc3c>
 4007294:	94400326 	beq	r18,r17,40072a4 <_dtoa_r+0xc3c>
 4007298:	900b883a 	mov	r5,r18
 400729c:	e009883a 	mov	r4,fp
 40072a0:	4009dc80 	call	4009dc8 <_Bfree>
 40072a4:	880b883a 	mov	r5,r17
 40072a8:	e009883a 	mov	r4,fp
 40072ac:	4009dc80 	call	4009dc8 <_Bfree>
 40072b0:	003e9706 	br	4006d10 <__alt_data_end+0xfc006d10>
 40072b4:	01800044 	movi	r6,1
 40072b8:	d9800e15 	stw	r6,56(sp)
 40072bc:	003d9606 	br	4006918 <__alt_data_end+0xfc006918>
 40072c0:	d8800817 	ldw	r2,32(sp)
 40072c4:	d8c00517 	ldw	r3,20(sp)
 40072c8:	d8000d15 	stw	zero,52(sp)
 40072cc:	10c5c83a 	sub	r2,r2,r3
 40072d0:	00c9c83a 	sub	r4,zero,r3
 40072d4:	d8800815 	stw	r2,32(sp)
 40072d8:	d9000a15 	stw	r4,40(sp)
 40072dc:	003d9706 	br	400693c <__alt_data_end+0xfc00693c>
 40072e0:	05adc83a 	sub	r22,zero,r22
 40072e4:	dd800815 	stw	r22,32(sp)
 40072e8:	002d883a 	mov	r22,zero
 40072ec:	003d8e06 	br	4006928 <__alt_data_end+0xfc006928>
 40072f0:	d9000517 	ldw	r4,20(sp)
 40072f4:	4010a440 	call	4010a44 <__floatsidf>
 40072f8:	100d883a 	mov	r6,r2
 40072fc:	180f883a 	mov	r7,r3
 4007300:	a009883a 	mov	r4,r20
 4007304:	880b883a 	mov	r5,r17
 4007308:	400f6040 	call	400f604 <__eqdf2>
 400730c:	103d7126 	beq	r2,zero,40068d4 <__alt_data_end+0xfc0068d4>
 4007310:	d9c00517 	ldw	r7,20(sp)
 4007314:	39ffffc4 	addi	r7,r7,-1
 4007318:	d9c00515 	stw	r7,20(sp)
 400731c:	003d6d06 	br	40068d4 <__alt_data_end+0xfc0068d4>
 4007320:	dd400a17 	ldw	r21,40(sp)
 4007324:	dd000817 	ldw	r20,32(sp)
 4007328:	0023883a 	mov	r17,zero
 400732c:	003f4806 	br	4007050 <__alt_data_end+0xfc007050>
 4007330:	10e3c83a 	sub	r17,r2,r3
 4007334:	9448983a 	sll	r4,r18,r17
 4007338:	003d3206 	br	4006804 <__alt_data_end+0xfc006804>
 400733c:	d8000e15 	stw	zero,56(sp)
 4007340:	003d7506 	br	4006918 <__alt_data_end+0xfc006918>
 4007344:	b005883a 	mov	r2,r22
 4007348:	003f4506 	br	4007060 <__alt_data_end+0xfc007060>
 400734c:	dc000915 	stw	r16,36(sp)
 4007350:	d9800a17 	ldw	r6,40(sp)
 4007354:	d9400917 	ldw	r5,36(sp)
 4007358:	e009883a 	mov	r4,fp
 400735c:	400a41c0 	call	400a41c <__pow5mult>
 4007360:	1021883a 	mov	r16,r2
 4007364:	003f5a06 	br	40070d0 <__alt_data_end+0xfc0070d0>
 4007368:	01c00044 	movi	r7,1
 400736c:	d9c00b15 	stw	r7,44(sp)
 4007370:	d8802217 	ldw	r2,136(sp)
 4007374:	0081280e 	bge	zero,r2,4007818 <_dtoa_r+0x11b0>
 4007378:	100d883a 	mov	r6,r2
 400737c:	1021883a 	mov	r16,r2
 4007380:	d8800c15 	stw	r2,48(sp)
 4007384:	d8800615 	stw	r2,24(sp)
 4007388:	003d8806 	br	40069ac <__alt_data_end+0xfc0069ac>
 400738c:	d8800617 	ldw	r2,24(sp)
 4007390:	00be9b16 	blt	zero,r2,4006e00 <__alt_data_end+0xfc006e00>
 4007394:	10010f1e 	bne	r2,zero,40077d4 <_dtoa_r+0x116c>
 4007398:	880b883a 	mov	r5,r17
 400739c:	000d883a 	mov	r6,zero
 40073a0:	01d00534 	movhi	r7,16404
 40073a4:	8009883a 	mov	r4,r16
 40073a8:	400f85c0 	call	400f85c <__muldf3>
 40073ac:	900d883a 	mov	r6,r18
 40073b0:	980f883a 	mov	r7,r19
 40073b4:	1009883a 	mov	r4,r2
 40073b8:	180b883a 	mov	r5,r3
 40073bc:	400f68c0 	call	400f68c <__gedf2>
 40073c0:	002b883a 	mov	r21,zero
 40073c4:	0023883a 	mov	r17,zero
 40073c8:	1000bf16 	blt	r2,zero,40076c8 <_dtoa_r+0x1060>
 40073cc:	d9802217 	ldw	r6,136(sp)
 40073d0:	ddc00717 	ldw	r23,28(sp)
 40073d4:	018c303a 	nor	r6,zero,r6
 40073d8:	d9800515 	stw	r6,20(sp)
 40073dc:	a80b883a 	mov	r5,r21
 40073e0:	e009883a 	mov	r4,fp
 40073e4:	4009dc80 	call	4009dc8 <_Bfree>
 40073e8:	883e4926 	beq	r17,zero,4006d10 <__alt_data_end+0xfc006d10>
 40073ec:	003fad06 	br	40072a4 <__alt_data_end+0xfc0072a4>
 40073f0:	d9c01117 	ldw	r7,68(sp)
 40073f4:	3801bc26 	beq	r7,zero,4007ae8 <_dtoa_r+0x1480>
 40073f8:	10810cc4 	addi	r2,r2,1075
 40073fc:	dd400a17 	ldw	r21,40(sp)
 4007400:	dd000817 	ldw	r20,32(sp)
 4007404:	003f0a06 	br	4007030 <__alt_data_end+0xfc007030>
 4007408:	00800704 	movi	r2,28
 400740c:	d9000817 	ldw	r4,32(sp)
 4007410:	a0a9883a 	add	r20,r20,r2
 4007414:	b0ad883a 	add	r22,r22,r2
 4007418:	2089883a 	add	r4,r4,r2
 400741c:	d9000815 	stw	r4,32(sp)
 4007420:	003f5106 	br	4007168 <__alt_data_end+0xfc007168>
 4007424:	d8c00317 	ldw	r3,12(sp)
 4007428:	b8c1fc0e 	bge	r23,r3,4007c1c <_dtoa_r+0x15b4>
 400742c:	0027883a 	mov	r19,zero
 4007430:	b805883a 	mov	r2,r23
 4007434:	003f3e06 	br	4007130 <__alt_data_end+0xfc007130>
 4007438:	880b883a 	mov	r5,r17
 400743c:	e009883a 	mov	r4,fp
 4007440:	000f883a 	mov	r7,zero
 4007444:	01800284 	movi	r6,10
 4007448:	4009df00 	call	4009df0 <__multadd>
 400744c:	d9000c17 	ldw	r4,48(sp)
 4007450:	1023883a 	mov	r17,r2
 4007454:	0102040e 	bge	zero,r4,4007c68 <_dtoa_r+0x1600>
 4007458:	d9000615 	stw	r4,24(sp)
 400745c:	0500050e 	bge	zero,r20,4007474 <_dtoa_r+0xe0c>
 4007460:	880b883a 	mov	r5,r17
 4007464:	a00d883a 	mov	r6,r20
 4007468:	e009883a 	mov	r4,fp
 400746c:	400a55c0 	call	400a55c <__lshift>
 4007470:	1023883a 	mov	r17,r2
 4007474:	9801241e 	bne	r19,zero,4007908 <_dtoa_r+0x12a0>
 4007478:	8829883a 	mov	r20,r17
 400747c:	d9000617 	ldw	r4,24(sp)
 4007480:	dcc00717 	ldw	r19,28(sp)
 4007484:	9480004c 	andi	r18,r18,1
 4007488:	20bfffc4 	addi	r2,r4,-1
 400748c:	9885883a 	add	r2,r19,r2
 4007490:	d8800415 	stw	r2,16(sp)
 4007494:	dc800615 	stw	r18,24(sp)
 4007498:	a80b883a 	mov	r5,r21
 400749c:	8009883a 	mov	r4,r16
 40074a0:	40064400 	call	4006440 <quorem>
 40074a4:	880b883a 	mov	r5,r17
 40074a8:	8009883a 	mov	r4,r16
 40074ac:	102f883a 	mov	r23,r2
 40074b0:	400a6a40 	call	400a6a4 <__mcmp>
 40074b4:	a80b883a 	mov	r5,r21
 40074b8:	a00d883a 	mov	r6,r20
 40074bc:	e009883a 	mov	r4,fp
 40074c0:	102d883a 	mov	r22,r2
 40074c4:	400a7040 	call	400a704 <__mdiff>
 40074c8:	1007883a 	mov	r3,r2
 40074cc:	10800317 	ldw	r2,12(r2)
 40074d0:	bc800c04 	addi	r18,r23,48
 40074d4:	180b883a 	mov	r5,r3
 40074d8:	10004e1e 	bne	r2,zero,4007614 <_dtoa_r+0xfac>
 40074dc:	8009883a 	mov	r4,r16
 40074e0:	d8c01615 	stw	r3,88(sp)
 40074e4:	400a6a40 	call	400a6a4 <__mcmp>
 40074e8:	d8c01617 	ldw	r3,88(sp)
 40074ec:	e009883a 	mov	r4,fp
 40074f0:	d8801615 	stw	r2,88(sp)
 40074f4:	180b883a 	mov	r5,r3
 40074f8:	4009dc80 	call	4009dc8 <_Bfree>
 40074fc:	d8801617 	ldw	r2,88(sp)
 4007500:	1000041e 	bne	r2,zero,4007514 <_dtoa_r+0xeac>
 4007504:	d9800317 	ldw	r6,12(sp)
 4007508:	3000021e 	bne	r6,zero,4007514 <_dtoa_r+0xeac>
 400750c:	d8c00617 	ldw	r3,24(sp)
 4007510:	18003726 	beq	r3,zero,40075f0 <_dtoa_r+0xf88>
 4007514:	b0002016 	blt	r22,zero,4007598 <_dtoa_r+0xf30>
 4007518:	b000041e 	bne	r22,zero,400752c <_dtoa_r+0xec4>
 400751c:	d9000317 	ldw	r4,12(sp)
 4007520:	2000021e 	bne	r4,zero,400752c <_dtoa_r+0xec4>
 4007524:	d8c00617 	ldw	r3,24(sp)
 4007528:	18001b26 	beq	r3,zero,4007598 <_dtoa_r+0xf30>
 400752c:	00810716 	blt	zero,r2,400794c <_dtoa_r+0x12e4>
 4007530:	d8c00417 	ldw	r3,16(sp)
 4007534:	9d800044 	addi	r22,r19,1
 4007538:	9c800005 	stb	r18,0(r19)
 400753c:	b02f883a 	mov	r23,r22
 4007540:	98c10626 	beq	r19,r3,400795c <_dtoa_r+0x12f4>
 4007544:	800b883a 	mov	r5,r16
 4007548:	000f883a 	mov	r7,zero
 400754c:	01800284 	movi	r6,10
 4007550:	e009883a 	mov	r4,fp
 4007554:	4009df00 	call	4009df0 <__multadd>
 4007558:	1021883a 	mov	r16,r2
 400755c:	000f883a 	mov	r7,zero
 4007560:	01800284 	movi	r6,10
 4007564:	880b883a 	mov	r5,r17
 4007568:	e009883a 	mov	r4,fp
 400756c:	8d002526 	beq	r17,r20,4007604 <_dtoa_r+0xf9c>
 4007570:	4009df00 	call	4009df0 <__multadd>
 4007574:	a00b883a 	mov	r5,r20
 4007578:	000f883a 	mov	r7,zero
 400757c:	01800284 	movi	r6,10
 4007580:	e009883a 	mov	r4,fp
 4007584:	1023883a 	mov	r17,r2
 4007588:	4009df00 	call	4009df0 <__multadd>
 400758c:	1029883a 	mov	r20,r2
 4007590:	b027883a 	mov	r19,r22
 4007594:	003fc006 	br	4007498 <__alt_data_end+0xfc007498>
 4007598:	9011883a 	mov	r8,r18
 400759c:	00800e0e 	bge	zero,r2,40075d8 <_dtoa_r+0xf70>
 40075a0:	800b883a 	mov	r5,r16
 40075a4:	01800044 	movi	r6,1
 40075a8:	e009883a 	mov	r4,fp
 40075ac:	da001715 	stw	r8,92(sp)
 40075b0:	400a55c0 	call	400a55c <__lshift>
 40075b4:	a80b883a 	mov	r5,r21
 40075b8:	1009883a 	mov	r4,r2
 40075bc:	1021883a 	mov	r16,r2
 40075c0:	400a6a40 	call	400a6a4 <__mcmp>
 40075c4:	da001717 	ldw	r8,92(sp)
 40075c8:	0081960e 	bge	zero,r2,4007c24 <_dtoa_r+0x15bc>
 40075cc:	00800e44 	movi	r2,57
 40075d0:	40817026 	beq	r8,r2,4007b94 <_dtoa_r+0x152c>
 40075d4:	ba000c44 	addi	r8,r23,49
 40075d8:	8825883a 	mov	r18,r17
 40075dc:	9dc00044 	addi	r23,r19,1
 40075e0:	9a000005 	stb	r8,0(r19)
 40075e4:	a023883a 	mov	r17,r20
 40075e8:	dc000915 	stw	r16,36(sp)
 40075ec:	003f2406 	br	4007280 <__alt_data_end+0xfc007280>
 40075f0:	00800e44 	movi	r2,57
 40075f4:	9011883a 	mov	r8,r18
 40075f8:	90816626 	beq	r18,r2,4007b94 <_dtoa_r+0x152c>
 40075fc:	05bff516 	blt	zero,r22,40075d4 <__alt_data_end+0xfc0075d4>
 4007600:	003ff506 	br	40075d8 <__alt_data_end+0xfc0075d8>
 4007604:	4009df00 	call	4009df0 <__multadd>
 4007608:	1023883a 	mov	r17,r2
 400760c:	1029883a 	mov	r20,r2
 4007610:	003fdf06 	br	4007590 <__alt_data_end+0xfc007590>
 4007614:	e009883a 	mov	r4,fp
 4007618:	4009dc80 	call	4009dc8 <_Bfree>
 400761c:	00800044 	movi	r2,1
 4007620:	003fbc06 	br	4007514 <__alt_data_end+0xfc007514>
 4007624:	a80b883a 	mov	r5,r21
 4007628:	8009883a 	mov	r4,r16
 400762c:	400a6a40 	call	400a6a4 <__mcmp>
 4007630:	103edb0e 	bge	r2,zero,40071a0 <__alt_data_end+0xfc0071a0>
 4007634:	800b883a 	mov	r5,r16
 4007638:	000f883a 	mov	r7,zero
 400763c:	01800284 	movi	r6,10
 4007640:	e009883a 	mov	r4,fp
 4007644:	4009df00 	call	4009df0 <__multadd>
 4007648:	1021883a 	mov	r16,r2
 400764c:	d8800517 	ldw	r2,20(sp)
 4007650:	d8c00b17 	ldw	r3,44(sp)
 4007654:	10bfffc4 	addi	r2,r2,-1
 4007658:	d8800515 	stw	r2,20(sp)
 400765c:	183f761e 	bne	r3,zero,4007438 <__alt_data_end+0xfc007438>
 4007660:	d9000c17 	ldw	r4,48(sp)
 4007664:	0101730e 	bge	zero,r4,4007c34 <_dtoa_r+0x15cc>
 4007668:	d9000615 	stw	r4,24(sp)
 400766c:	003ed006 	br	40071b0 <__alt_data_end+0xfc0071b0>
 4007670:	00800084 	movi	r2,2
 4007674:	3081861e 	bne	r6,r2,4007c90 <_dtoa_r+0x1628>
 4007678:	d8000b15 	stw	zero,44(sp)
 400767c:	003f3c06 	br	4007370 <__alt_data_end+0xfc007370>
 4007680:	dc000917 	ldw	r16,36(sp)
 4007684:	003e9206 	br	40070d0 <__alt_data_end+0xfc0070d0>
 4007688:	d9c00317 	ldw	r7,12(sp)
 400768c:	00800084 	movi	r2,2
 4007690:	11fec50e 	bge	r2,r7,40071a8 <__alt_data_end+0xfc0071a8>
 4007694:	d9000617 	ldw	r4,24(sp)
 4007698:	20013c1e 	bne	r4,zero,4007b8c <_dtoa_r+0x1524>
 400769c:	a80b883a 	mov	r5,r21
 40076a0:	000f883a 	mov	r7,zero
 40076a4:	01800144 	movi	r6,5
 40076a8:	e009883a 	mov	r4,fp
 40076ac:	4009df00 	call	4009df0 <__multadd>
 40076b0:	100b883a 	mov	r5,r2
 40076b4:	8009883a 	mov	r4,r16
 40076b8:	102b883a 	mov	r21,r2
 40076bc:	400a6a40 	call	400a6a4 <__mcmp>
 40076c0:	dc000915 	stw	r16,36(sp)
 40076c4:	00bf410e 	bge	zero,r2,40073cc <__alt_data_end+0xfc0073cc>
 40076c8:	d9c00717 	ldw	r7,28(sp)
 40076cc:	00800c44 	movi	r2,49
 40076d0:	38800005 	stb	r2,0(r7)
 40076d4:	d8800517 	ldw	r2,20(sp)
 40076d8:	3dc00044 	addi	r23,r7,1
 40076dc:	10800044 	addi	r2,r2,1
 40076e0:	d8800515 	stw	r2,20(sp)
 40076e4:	003f3d06 	br	40073dc <__alt_data_end+0xfc0073dc>
 40076e8:	d9800517 	ldw	r6,20(sp)
 40076ec:	d9c00717 	ldw	r7,28(sp)
 40076f0:	00800c44 	movi	r2,49
 40076f4:	31800044 	addi	r6,r6,1
 40076f8:	d9800515 	stw	r6,20(sp)
 40076fc:	38800005 	stb	r2,0(r7)
 4007700:	003edf06 	br	4007280 <__alt_data_end+0xfc007280>
 4007704:	d8000b15 	stw	zero,44(sp)
 4007708:	003c9f06 	br	4006988 <__alt_data_end+0xfc006988>
 400770c:	903e7e1e 	bne	r18,zero,4007108 <__alt_data_end+0xfc007108>
 4007710:	00800434 	movhi	r2,16
 4007714:	10bfffc4 	addi	r2,r2,-1
 4007718:	9884703a 	and	r2,r19,r2
 400771c:	1000ea1e 	bne	r2,zero,4007ac8 <_dtoa_r+0x1460>
 4007720:	9cdffc2c 	andhi	r19,r19,32752
 4007724:	9800e826 	beq	r19,zero,4007ac8 <_dtoa_r+0x1460>
 4007728:	d9c00817 	ldw	r7,32(sp)
 400772c:	b5800044 	addi	r22,r22,1
 4007730:	04c00044 	movi	r19,1
 4007734:	39c00044 	addi	r7,r7,1
 4007738:	d9c00815 	stw	r7,32(sp)
 400773c:	d8800d17 	ldw	r2,52(sp)
 4007740:	103e721e 	bne	r2,zero,400710c <__alt_data_end+0xfc00710c>
 4007744:	00800044 	movi	r2,1
 4007748:	003e7906 	br	4007130 <__alt_data_end+0xfc007130>
 400774c:	8009883a 	mov	r4,r16
 4007750:	4010a440 	call	4010a44 <__floatsidf>
 4007754:	d9800f17 	ldw	r6,60(sp)
 4007758:	d9c01017 	ldw	r7,64(sp)
 400775c:	1009883a 	mov	r4,r2
 4007760:	180b883a 	mov	r5,r3
 4007764:	400f85c0 	call	400f85c <__muldf3>
 4007768:	000d883a 	mov	r6,zero
 400776c:	01d00734 	movhi	r7,16412
 4007770:	1009883a 	mov	r4,r2
 4007774:	180b883a 	mov	r5,r3
 4007778:	400e3880 	call	400e388 <__adddf3>
 400777c:	047f3034 	movhi	r17,64704
 4007780:	1021883a 	mov	r16,r2
 4007784:	1c63883a 	add	r17,r3,r17
 4007788:	d9000f17 	ldw	r4,60(sp)
 400778c:	d9401017 	ldw	r5,64(sp)
 4007790:	000d883a 	mov	r6,zero
 4007794:	01d00534 	movhi	r7,16404
 4007798:	40100c80 	call	40100c8 <__subdf3>
 400779c:	800d883a 	mov	r6,r16
 40077a0:	880f883a 	mov	r7,r17
 40077a4:	1009883a 	mov	r4,r2
 40077a8:	180b883a 	mov	r5,r3
 40077ac:	102b883a 	mov	r21,r2
 40077b0:	1829883a 	mov	r20,r3
 40077b4:	400f68c0 	call	400f68c <__gedf2>
 40077b8:	00806c16 	blt	zero,r2,400796c <_dtoa_r+0x1304>
 40077bc:	89e0003c 	xorhi	r7,r17,32768
 40077c0:	800d883a 	mov	r6,r16
 40077c4:	a809883a 	mov	r4,r21
 40077c8:	a00b883a 	mov	r5,r20
 40077cc:	400f7680 	call	400f768 <__ledf2>
 40077d0:	103d7e0e 	bge	r2,zero,4006dcc <__alt_data_end+0xfc006dcc>
 40077d4:	002b883a 	mov	r21,zero
 40077d8:	0023883a 	mov	r17,zero
 40077dc:	003efb06 	br	40073cc <__alt_data_end+0xfc0073cc>
 40077e0:	d8800717 	ldw	r2,28(sp)
 40077e4:	003bd006 	br	4006728 <__alt_data_end+0xfc006728>
 40077e8:	d9000a17 	ldw	r4,40(sp)
 40077ec:	d9800d17 	ldw	r6,52(sp)
 40077f0:	dd400a15 	stw	r21,40(sp)
 40077f4:	a905c83a 	sub	r2,r21,r4
 40077f8:	308d883a 	add	r6,r6,r2
 40077fc:	d9800d15 	stw	r6,52(sp)
 4007800:	002b883a 	mov	r21,zero
 4007804:	003e0606 	br	4007020 <__alt_data_end+0xfc007020>
 4007808:	9023883a 	mov	r17,r18
 400780c:	9829883a 	mov	r20,r19
 4007810:	04000084 	movi	r16,2
 4007814:	003c9206 	br	4006a60 <__alt_data_end+0xfc006a60>
 4007818:	04000044 	movi	r16,1
 400781c:	dc000c15 	stw	r16,48(sp)
 4007820:	dc000615 	stw	r16,24(sp)
 4007824:	dc002215 	stw	r16,136(sp)
 4007828:	e0001115 	stw	zero,68(fp)
 400782c:	000b883a 	mov	r5,zero
 4007830:	003c6906 	br	40069d8 <__alt_data_end+0xfc0069d8>
 4007834:	3021883a 	mov	r16,r6
 4007838:	003ffb06 	br	4007828 <__alt_data_end+0xfc007828>
 400783c:	1000021e 	bne	r2,zero,4007848 <_dtoa_r+0x11e0>
 4007840:	4200004c 	andi	r8,r8,1
 4007844:	403e7d1e 	bne	r8,zero,400723c <__alt_data_end+0xfc00723c>
 4007848:	01000c04 	movi	r4,48
 400784c:	00000106 	br	4007854 <_dtoa_r+0x11ec>
 4007850:	102f883a 	mov	r23,r2
 4007854:	b8bfffc4 	addi	r2,r23,-1
 4007858:	10c00007 	ldb	r3,0(r2)
 400785c:	193ffc26 	beq	r3,r4,4007850 <__alt_data_end+0xfc007850>
 4007860:	003e8706 	br	4007280 <__alt_data_end+0xfc007280>
 4007864:	d8800517 	ldw	r2,20(sp)
 4007868:	00a3c83a 	sub	r17,zero,r2
 400786c:	8800a426 	beq	r17,zero,4007b00 <_dtoa_r+0x1498>
 4007870:	888003cc 	andi	r2,r17,15
 4007874:	100490fa 	slli	r2,r2,3
 4007878:	00c10074 	movhi	r3,1025
 400787c:	18d71304 	addi	r3,r3,23628
 4007880:	1885883a 	add	r2,r3,r2
 4007884:	11800017 	ldw	r6,0(r2)
 4007888:	11c00117 	ldw	r7,4(r2)
 400788c:	9009883a 	mov	r4,r18
 4007890:	980b883a 	mov	r5,r19
 4007894:	8823d13a 	srai	r17,r17,4
 4007898:	400f85c0 	call	400f85c <__muldf3>
 400789c:	d8800f15 	stw	r2,60(sp)
 40078a0:	d8c01015 	stw	r3,64(sp)
 40078a4:	8800e826 	beq	r17,zero,4007c48 <_dtoa_r+0x15e0>
 40078a8:	05010074 	movhi	r20,1025
 40078ac:	a5170904 	addi	r20,r20,23588
 40078b0:	04000084 	movi	r16,2
 40078b4:	8980004c 	andi	r6,r17,1
 40078b8:	1009883a 	mov	r4,r2
 40078bc:	8823d07a 	srai	r17,r17,1
 40078c0:	180b883a 	mov	r5,r3
 40078c4:	30000426 	beq	r6,zero,40078d8 <_dtoa_r+0x1270>
 40078c8:	a1800017 	ldw	r6,0(r20)
 40078cc:	a1c00117 	ldw	r7,4(r20)
 40078d0:	84000044 	addi	r16,r16,1
 40078d4:	400f85c0 	call	400f85c <__muldf3>
 40078d8:	a5000204 	addi	r20,r20,8
 40078dc:	883ff51e 	bne	r17,zero,40078b4 <__alt_data_end+0xfc0078b4>
 40078e0:	d8800f15 	stw	r2,60(sp)
 40078e4:	d8c01015 	stw	r3,64(sp)
 40078e8:	003c7606 	br	4006ac4 <__alt_data_end+0xfc006ac4>
 40078ec:	00c00c04 	movi	r3,48
 40078f0:	10c00005 	stb	r3,0(r2)
 40078f4:	d8c00517 	ldw	r3,20(sp)
 40078f8:	bd3fffc3 	ldbu	r20,-1(r23)
 40078fc:	18c00044 	addi	r3,r3,1
 4007900:	d8c00515 	stw	r3,20(sp)
 4007904:	003db906 	br	4006fec <__alt_data_end+0xfc006fec>
 4007908:	89400117 	ldw	r5,4(r17)
 400790c:	e009883a 	mov	r4,fp
 4007910:	4009d200 	call	4009d20 <_Balloc>
 4007914:	89800417 	ldw	r6,16(r17)
 4007918:	89400304 	addi	r5,r17,12
 400791c:	11000304 	addi	r4,r2,12
 4007920:	31800084 	addi	r6,r6,2
 4007924:	318d883a 	add	r6,r6,r6
 4007928:	318d883a 	add	r6,r6,r6
 400792c:	1027883a 	mov	r19,r2
 4007930:	40099540 	call	4009954 <memcpy>
 4007934:	01800044 	movi	r6,1
 4007938:	980b883a 	mov	r5,r19
 400793c:	e009883a 	mov	r4,fp
 4007940:	400a55c0 	call	400a55c <__lshift>
 4007944:	1029883a 	mov	r20,r2
 4007948:	003ecc06 	br	400747c <__alt_data_end+0xfc00747c>
 400794c:	00800e44 	movi	r2,57
 4007950:	90809026 	beq	r18,r2,4007b94 <_dtoa_r+0x152c>
 4007954:	92000044 	addi	r8,r18,1
 4007958:	003f1f06 	br	40075d8 <__alt_data_end+0xfc0075d8>
 400795c:	9011883a 	mov	r8,r18
 4007960:	8825883a 	mov	r18,r17
 4007964:	a023883a 	mov	r17,r20
 4007968:	003e2906 	br	4007210 <__alt_data_end+0xfc007210>
 400796c:	002b883a 	mov	r21,zero
 4007970:	0023883a 	mov	r17,zero
 4007974:	003f5406 	br	40076c8 <__alt_data_end+0xfc0076c8>
 4007978:	61bfffc4 	addi	r6,r12,-1
 400797c:	300490fa 	slli	r2,r6,3
 4007980:	00c10074 	movhi	r3,1025
 4007984:	18d71304 	addi	r3,r3,23628
 4007988:	1885883a 	add	r2,r3,r2
 400798c:	11000017 	ldw	r4,0(r2)
 4007990:	11400117 	ldw	r5,4(r2)
 4007994:	d8800717 	ldw	r2,28(sp)
 4007998:	880f883a 	mov	r7,r17
 400799c:	d9801215 	stw	r6,72(sp)
 40079a0:	800d883a 	mov	r6,r16
 40079a4:	db001615 	stw	r12,88(sp)
 40079a8:	15c00044 	addi	r23,r2,1
 40079ac:	400f85c0 	call	400f85c <__muldf3>
 40079b0:	d9401017 	ldw	r5,64(sp)
 40079b4:	d9000f17 	ldw	r4,60(sp)
 40079b8:	d8c01515 	stw	r3,84(sp)
 40079bc:	d8801415 	stw	r2,80(sp)
 40079c0:	40109c40 	call	40109c4 <__fixdfsi>
 40079c4:	1009883a 	mov	r4,r2
 40079c8:	1021883a 	mov	r16,r2
 40079cc:	4010a440 	call	4010a44 <__floatsidf>
 40079d0:	d9000f17 	ldw	r4,60(sp)
 40079d4:	d9401017 	ldw	r5,64(sp)
 40079d8:	100d883a 	mov	r6,r2
 40079dc:	180f883a 	mov	r7,r3
 40079e0:	40100c80 	call	40100c8 <__subdf3>
 40079e4:	1829883a 	mov	r20,r3
 40079e8:	d8c00717 	ldw	r3,28(sp)
 40079ec:	84000c04 	addi	r16,r16,48
 40079f0:	1023883a 	mov	r17,r2
 40079f4:	1c000005 	stb	r16,0(r3)
 40079f8:	db001617 	ldw	r12,88(sp)
 40079fc:	00800044 	movi	r2,1
 4007a00:	60802226 	beq	r12,r2,4007a8c <_dtoa_r+0x1424>
 4007a04:	d9c00717 	ldw	r7,28(sp)
 4007a08:	8805883a 	mov	r2,r17
 4007a0c:	b82b883a 	mov	r21,r23
 4007a10:	3b19883a 	add	r12,r7,r12
 4007a14:	6023883a 	mov	r17,r12
 4007a18:	a007883a 	mov	r3,r20
 4007a1c:	dc800f15 	stw	r18,60(sp)
 4007a20:	000d883a 	mov	r6,zero
 4007a24:	01d00934 	movhi	r7,16420
 4007a28:	1009883a 	mov	r4,r2
 4007a2c:	180b883a 	mov	r5,r3
 4007a30:	400f85c0 	call	400f85c <__muldf3>
 4007a34:	180b883a 	mov	r5,r3
 4007a38:	1009883a 	mov	r4,r2
 4007a3c:	1829883a 	mov	r20,r3
 4007a40:	1025883a 	mov	r18,r2
 4007a44:	40109c40 	call	40109c4 <__fixdfsi>
 4007a48:	1009883a 	mov	r4,r2
 4007a4c:	1021883a 	mov	r16,r2
 4007a50:	4010a440 	call	4010a44 <__floatsidf>
 4007a54:	100d883a 	mov	r6,r2
 4007a58:	180f883a 	mov	r7,r3
 4007a5c:	9009883a 	mov	r4,r18
 4007a60:	a00b883a 	mov	r5,r20
 4007a64:	84000c04 	addi	r16,r16,48
 4007a68:	40100c80 	call	40100c8 <__subdf3>
 4007a6c:	ad400044 	addi	r21,r21,1
 4007a70:	ac3fffc5 	stb	r16,-1(r21)
 4007a74:	ac7fea1e 	bne	r21,r17,4007a20 <__alt_data_end+0xfc007a20>
 4007a78:	1023883a 	mov	r17,r2
 4007a7c:	d8801217 	ldw	r2,72(sp)
 4007a80:	dc800f17 	ldw	r18,60(sp)
 4007a84:	1829883a 	mov	r20,r3
 4007a88:	b8af883a 	add	r23,r23,r2
 4007a8c:	d9001417 	ldw	r4,80(sp)
 4007a90:	d9401517 	ldw	r5,84(sp)
 4007a94:	000d883a 	mov	r6,zero
 4007a98:	01cff834 	movhi	r7,16352
 4007a9c:	400e3880 	call	400e388 <__adddf3>
 4007aa0:	880d883a 	mov	r6,r17
 4007aa4:	a00f883a 	mov	r7,r20
 4007aa8:	1009883a 	mov	r4,r2
 4007aac:	180b883a 	mov	r5,r3
 4007ab0:	400f7680 	call	400f768 <__ledf2>
 4007ab4:	10003e0e 	bge	r2,zero,4007bb0 <_dtoa_r+0x1548>
 4007ab8:	d9001317 	ldw	r4,76(sp)
 4007abc:	bd3fffc3 	ldbu	r20,-1(r23)
 4007ac0:	d9000515 	stw	r4,20(sp)
 4007ac4:	003d3b06 	br	4006fb4 <__alt_data_end+0xfc006fb4>
 4007ac8:	0027883a 	mov	r19,zero
 4007acc:	003f1b06 	br	400773c <__alt_data_end+0xfc00773c>
 4007ad0:	d8800817 	ldw	r2,32(sp)
 4007ad4:	11e9c83a 	sub	r20,r2,r7
 4007ad8:	0005883a 	mov	r2,zero
 4007adc:	003d5406 	br	4007030 <__alt_data_end+0xfc007030>
 4007ae0:	00800044 	movi	r2,1
 4007ae4:	003dc706 	br	4007204 <__alt_data_end+0xfc007204>
 4007ae8:	d8c00217 	ldw	r3,8(sp)
 4007aec:	00800d84 	movi	r2,54
 4007af0:	dd400a17 	ldw	r21,40(sp)
 4007af4:	10c5c83a 	sub	r2,r2,r3
 4007af8:	dd000817 	ldw	r20,32(sp)
 4007afc:	003d4c06 	br	4007030 <__alt_data_end+0xfc007030>
 4007b00:	dc800f15 	stw	r18,60(sp)
 4007b04:	dcc01015 	stw	r19,64(sp)
 4007b08:	04000084 	movi	r16,2
 4007b0c:	003bed06 	br	4006ac4 <__alt_data_end+0xfc006ac4>
 4007b10:	d9000617 	ldw	r4,24(sp)
 4007b14:	203f0d26 	beq	r4,zero,400774c <__alt_data_end+0xfc00774c>
 4007b18:	d9800c17 	ldw	r6,48(sp)
 4007b1c:	01bcab0e 	bge	zero,r6,4006dcc <__alt_data_end+0xfc006dcc>
 4007b20:	d9401017 	ldw	r5,64(sp)
 4007b24:	d9000f17 	ldw	r4,60(sp)
 4007b28:	000d883a 	mov	r6,zero
 4007b2c:	01d00934 	movhi	r7,16420
 4007b30:	400f85c0 	call	400f85c <__muldf3>
 4007b34:	81000044 	addi	r4,r16,1
 4007b38:	d8800f15 	stw	r2,60(sp)
 4007b3c:	d8c01015 	stw	r3,64(sp)
 4007b40:	4010a440 	call	4010a44 <__floatsidf>
 4007b44:	d9800f17 	ldw	r6,60(sp)
 4007b48:	d9c01017 	ldw	r7,64(sp)
 4007b4c:	1009883a 	mov	r4,r2
 4007b50:	180b883a 	mov	r5,r3
 4007b54:	400f85c0 	call	400f85c <__muldf3>
 4007b58:	01d00734 	movhi	r7,16412
 4007b5c:	000d883a 	mov	r6,zero
 4007b60:	1009883a 	mov	r4,r2
 4007b64:	180b883a 	mov	r5,r3
 4007b68:	400e3880 	call	400e388 <__adddf3>
 4007b6c:	d9c00517 	ldw	r7,20(sp)
 4007b70:	047f3034 	movhi	r17,64704
 4007b74:	1021883a 	mov	r16,r2
 4007b78:	39ffffc4 	addi	r7,r7,-1
 4007b7c:	d9c01315 	stw	r7,76(sp)
 4007b80:	1c63883a 	add	r17,r3,r17
 4007b84:	db000c17 	ldw	r12,48(sp)
 4007b88:	003bea06 	br	4006b34 <__alt_data_end+0xfc006b34>
 4007b8c:	dc000915 	stw	r16,36(sp)
 4007b90:	003e0e06 	br	40073cc <__alt_data_end+0xfc0073cc>
 4007b94:	01000e44 	movi	r4,57
 4007b98:	8825883a 	mov	r18,r17
 4007b9c:	9dc00044 	addi	r23,r19,1
 4007ba0:	99000005 	stb	r4,0(r19)
 4007ba4:	a023883a 	mov	r17,r20
 4007ba8:	dc000915 	stw	r16,36(sp)
 4007bac:	003da406 	br	4007240 <__alt_data_end+0xfc007240>
 4007bb0:	d9801417 	ldw	r6,80(sp)
 4007bb4:	d9c01517 	ldw	r7,84(sp)
 4007bb8:	0009883a 	mov	r4,zero
 4007bbc:	014ff834 	movhi	r5,16352
 4007bc0:	40100c80 	call	40100c8 <__subdf3>
 4007bc4:	880d883a 	mov	r6,r17
 4007bc8:	a00f883a 	mov	r7,r20
 4007bcc:	1009883a 	mov	r4,r2
 4007bd0:	180b883a 	mov	r5,r3
 4007bd4:	400f68c0 	call	400f68c <__gedf2>
 4007bd8:	00bc7c0e 	bge	zero,r2,4006dcc <__alt_data_end+0xfc006dcc>
 4007bdc:	01000c04 	movi	r4,48
 4007be0:	00000106 	br	4007be8 <_dtoa_r+0x1580>
 4007be4:	102f883a 	mov	r23,r2
 4007be8:	b8bfffc4 	addi	r2,r23,-1
 4007bec:	10c00007 	ldb	r3,0(r2)
 4007bf0:	193ffc26 	beq	r3,r4,4007be4 <__alt_data_end+0xfc007be4>
 4007bf4:	d9801317 	ldw	r6,76(sp)
 4007bf8:	d9800515 	stw	r6,20(sp)
 4007bfc:	003c4406 	br	4006d10 <__alt_data_end+0xfc006d10>
 4007c00:	d9801317 	ldw	r6,76(sp)
 4007c04:	d9800515 	stw	r6,20(sp)
 4007c08:	003cea06 	br	4006fb4 <__alt_data_end+0xfc006fb4>
 4007c0c:	dd800f17 	ldw	r22,60(sp)
 4007c10:	dcc01017 	ldw	r19,64(sp)
 4007c14:	dc801217 	ldw	r18,72(sp)
 4007c18:	003c6c06 	br	4006dcc <__alt_data_end+0xfc006dcc>
 4007c1c:	903e031e 	bne	r18,zero,400742c <__alt_data_end+0xfc00742c>
 4007c20:	003ebb06 	br	4007710 <__alt_data_end+0xfc007710>
 4007c24:	103e6c1e 	bne	r2,zero,40075d8 <__alt_data_end+0xfc0075d8>
 4007c28:	4080004c 	andi	r2,r8,1
 4007c2c:	103e6a26 	beq	r2,zero,40075d8 <__alt_data_end+0xfc0075d8>
 4007c30:	003e6606 	br	40075cc <__alt_data_end+0xfc0075cc>
 4007c34:	d8c00317 	ldw	r3,12(sp)
 4007c38:	00800084 	movi	r2,2
 4007c3c:	10c02916 	blt	r2,r3,4007ce4 <_dtoa_r+0x167c>
 4007c40:	d9000c17 	ldw	r4,48(sp)
 4007c44:	003e8806 	br	4007668 <__alt_data_end+0xfc007668>
 4007c48:	04000084 	movi	r16,2
 4007c4c:	003b9d06 	br	4006ac4 <__alt_data_end+0xfc006ac4>
 4007c50:	d9001317 	ldw	r4,76(sp)
 4007c54:	d9000515 	stw	r4,20(sp)
 4007c58:	003cd606 	br	4006fb4 <__alt_data_end+0xfc006fb4>
 4007c5c:	d8801317 	ldw	r2,76(sp)
 4007c60:	d8800515 	stw	r2,20(sp)
 4007c64:	003c2a06 	br	4006d10 <__alt_data_end+0xfc006d10>
 4007c68:	d9800317 	ldw	r6,12(sp)
 4007c6c:	00800084 	movi	r2,2
 4007c70:	11801516 	blt	r2,r6,4007cc8 <_dtoa_r+0x1660>
 4007c74:	d9c00c17 	ldw	r7,48(sp)
 4007c78:	d9c00615 	stw	r7,24(sp)
 4007c7c:	003df706 	br	400745c <__alt_data_end+0xfc00745c>
 4007c80:	193d3926 	beq	r3,r4,4007168 <__alt_data_end+0xfc007168>
 4007c84:	00c00f04 	movi	r3,60
 4007c88:	1885c83a 	sub	r2,r3,r2
 4007c8c:	003ddf06 	br	400740c <__alt_data_end+0xfc00740c>
 4007c90:	e009883a 	mov	r4,fp
 4007c94:	e0001115 	stw	zero,68(fp)
 4007c98:	000b883a 	mov	r5,zero
 4007c9c:	4009d200 	call	4009d20 <_Balloc>
 4007ca0:	d8800715 	stw	r2,28(sp)
 4007ca4:	d8c00717 	ldw	r3,28(sp)
 4007ca8:	00bfffc4 	movi	r2,-1
 4007cac:	01000044 	movi	r4,1
 4007cb0:	d8800c15 	stw	r2,48(sp)
 4007cb4:	e0c01015 	stw	r3,64(fp)
 4007cb8:	d9000b15 	stw	r4,44(sp)
 4007cbc:	d8800615 	stw	r2,24(sp)
 4007cc0:	d8002215 	stw	zero,136(sp)
 4007cc4:	003c4106 	br	4006dcc <__alt_data_end+0xfc006dcc>
 4007cc8:	d8c00c17 	ldw	r3,48(sp)
 4007ccc:	d8c00615 	stw	r3,24(sp)
 4007cd0:	003e7006 	br	4007694 <__alt_data_end+0xfc007694>
 4007cd4:	04400044 	movi	r17,1
 4007cd8:	003b2006 	br	400695c <__alt_data_end+0xfc00695c>
 4007cdc:	000b883a 	mov	r5,zero
 4007ce0:	003b3d06 	br	40069d8 <__alt_data_end+0xfc0069d8>
 4007ce4:	d8800c17 	ldw	r2,48(sp)
 4007ce8:	d8800615 	stw	r2,24(sp)
 4007cec:	003e6906 	br	4007694 <__alt_data_end+0xfc007694>

04007cf0 <__sflush_r>:
 4007cf0:	2880030b 	ldhu	r2,12(r5)
 4007cf4:	defffb04 	addi	sp,sp,-20
 4007cf8:	dcc00315 	stw	r19,12(sp)
 4007cfc:	dc400115 	stw	r17,4(sp)
 4007d00:	dfc00415 	stw	ra,16(sp)
 4007d04:	dc800215 	stw	r18,8(sp)
 4007d08:	dc000015 	stw	r16,0(sp)
 4007d0c:	10c0020c 	andi	r3,r2,8
 4007d10:	2823883a 	mov	r17,r5
 4007d14:	2027883a 	mov	r19,r4
 4007d18:	1800311e 	bne	r3,zero,4007de0 <__sflush_r+0xf0>
 4007d1c:	28c00117 	ldw	r3,4(r5)
 4007d20:	10820014 	ori	r2,r2,2048
 4007d24:	2880030d 	sth	r2,12(r5)
 4007d28:	00c04b0e 	bge	zero,r3,4007e58 <__sflush_r+0x168>
 4007d2c:	8a000a17 	ldw	r8,40(r17)
 4007d30:	40002326 	beq	r8,zero,4007dc0 <__sflush_r+0xd0>
 4007d34:	9c000017 	ldw	r16,0(r19)
 4007d38:	10c4000c 	andi	r3,r2,4096
 4007d3c:	98000015 	stw	zero,0(r19)
 4007d40:	18004826 	beq	r3,zero,4007e64 <__sflush_r+0x174>
 4007d44:	89801417 	ldw	r6,80(r17)
 4007d48:	10c0010c 	andi	r3,r2,4
 4007d4c:	18000626 	beq	r3,zero,4007d68 <__sflush_r+0x78>
 4007d50:	88c00117 	ldw	r3,4(r17)
 4007d54:	88800c17 	ldw	r2,48(r17)
 4007d58:	30cdc83a 	sub	r6,r6,r3
 4007d5c:	10000226 	beq	r2,zero,4007d68 <__sflush_r+0x78>
 4007d60:	88800f17 	ldw	r2,60(r17)
 4007d64:	308dc83a 	sub	r6,r6,r2
 4007d68:	89400717 	ldw	r5,28(r17)
 4007d6c:	000f883a 	mov	r7,zero
 4007d70:	9809883a 	mov	r4,r19
 4007d74:	403ee83a 	callr	r8
 4007d78:	00ffffc4 	movi	r3,-1
 4007d7c:	10c04426 	beq	r2,r3,4007e90 <__sflush_r+0x1a0>
 4007d80:	88c0030b 	ldhu	r3,12(r17)
 4007d84:	89000417 	ldw	r4,16(r17)
 4007d88:	88000115 	stw	zero,4(r17)
 4007d8c:	197dffcc 	andi	r5,r3,63487
 4007d90:	8940030d 	sth	r5,12(r17)
 4007d94:	89000015 	stw	r4,0(r17)
 4007d98:	18c4000c 	andi	r3,r3,4096
 4007d9c:	18002c1e 	bne	r3,zero,4007e50 <__sflush_r+0x160>
 4007da0:	89400c17 	ldw	r5,48(r17)
 4007da4:	9c000015 	stw	r16,0(r19)
 4007da8:	28000526 	beq	r5,zero,4007dc0 <__sflush_r+0xd0>
 4007dac:	88801004 	addi	r2,r17,64
 4007db0:	28800226 	beq	r5,r2,4007dbc <__sflush_r+0xcc>
 4007db4:	9809883a 	mov	r4,r19
 4007db8:	400846c0 	call	400846c <_free_r>
 4007dbc:	88000c15 	stw	zero,48(r17)
 4007dc0:	0005883a 	mov	r2,zero
 4007dc4:	dfc00417 	ldw	ra,16(sp)
 4007dc8:	dcc00317 	ldw	r19,12(sp)
 4007dcc:	dc800217 	ldw	r18,8(sp)
 4007dd0:	dc400117 	ldw	r17,4(sp)
 4007dd4:	dc000017 	ldw	r16,0(sp)
 4007dd8:	dec00504 	addi	sp,sp,20
 4007ddc:	f800283a 	ret
 4007de0:	2c800417 	ldw	r18,16(r5)
 4007de4:	903ff626 	beq	r18,zero,4007dc0 <__alt_data_end+0xfc007dc0>
 4007de8:	2c000017 	ldw	r16,0(r5)
 4007dec:	108000cc 	andi	r2,r2,3
 4007df0:	2c800015 	stw	r18,0(r5)
 4007df4:	84a1c83a 	sub	r16,r16,r18
 4007df8:	1000131e 	bne	r2,zero,4007e48 <__sflush_r+0x158>
 4007dfc:	28800517 	ldw	r2,20(r5)
 4007e00:	88800215 	stw	r2,8(r17)
 4007e04:	04000316 	blt	zero,r16,4007e14 <__sflush_r+0x124>
 4007e08:	003fed06 	br	4007dc0 <__alt_data_end+0xfc007dc0>
 4007e0c:	90a5883a 	add	r18,r18,r2
 4007e10:	043feb0e 	bge	zero,r16,4007dc0 <__alt_data_end+0xfc007dc0>
 4007e14:	88800917 	ldw	r2,36(r17)
 4007e18:	89400717 	ldw	r5,28(r17)
 4007e1c:	800f883a 	mov	r7,r16
 4007e20:	900d883a 	mov	r6,r18
 4007e24:	9809883a 	mov	r4,r19
 4007e28:	103ee83a 	callr	r2
 4007e2c:	80a1c83a 	sub	r16,r16,r2
 4007e30:	00bff616 	blt	zero,r2,4007e0c <__alt_data_end+0xfc007e0c>
 4007e34:	88c0030b 	ldhu	r3,12(r17)
 4007e38:	00bfffc4 	movi	r2,-1
 4007e3c:	18c01014 	ori	r3,r3,64
 4007e40:	88c0030d 	sth	r3,12(r17)
 4007e44:	003fdf06 	br	4007dc4 <__alt_data_end+0xfc007dc4>
 4007e48:	0005883a 	mov	r2,zero
 4007e4c:	003fec06 	br	4007e00 <__alt_data_end+0xfc007e00>
 4007e50:	88801415 	stw	r2,80(r17)
 4007e54:	003fd206 	br	4007da0 <__alt_data_end+0xfc007da0>
 4007e58:	28c00f17 	ldw	r3,60(r5)
 4007e5c:	00ffb316 	blt	zero,r3,4007d2c <__alt_data_end+0xfc007d2c>
 4007e60:	003fd706 	br	4007dc0 <__alt_data_end+0xfc007dc0>
 4007e64:	89400717 	ldw	r5,28(r17)
 4007e68:	000d883a 	mov	r6,zero
 4007e6c:	01c00044 	movi	r7,1
 4007e70:	9809883a 	mov	r4,r19
 4007e74:	403ee83a 	callr	r8
 4007e78:	100d883a 	mov	r6,r2
 4007e7c:	00bfffc4 	movi	r2,-1
 4007e80:	30801426 	beq	r6,r2,4007ed4 <__sflush_r+0x1e4>
 4007e84:	8880030b 	ldhu	r2,12(r17)
 4007e88:	8a000a17 	ldw	r8,40(r17)
 4007e8c:	003fae06 	br	4007d48 <__alt_data_end+0xfc007d48>
 4007e90:	98c00017 	ldw	r3,0(r19)
 4007e94:	183fba26 	beq	r3,zero,4007d80 <__alt_data_end+0xfc007d80>
 4007e98:	01000744 	movi	r4,29
 4007e9c:	19000626 	beq	r3,r4,4007eb8 <__sflush_r+0x1c8>
 4007ea0:	01000584 	movi	r4,22
 4007ea4:	19000426 	beq	r3,r4,4007eb8 <__sflush_r+0x1c8>
 4007ea8:	88c0030b 	ldhu	r3,12(r17)
 4007eac:	18c01014 	ori	r3,r3,64
 4007eb0:	88c0030d 	sth	r3,12(r17)
 4007eb4:	003fc306 	br	4007dc4 <__alt_data_end+0xfc007dc4>
 4007eb8:	8880030b 	ldhu	r2,12(r17)
 4007ebc:	88c00417 	ldw	r3,16(r17)
 4007ec0:	88000115 	stw	zero,4(r17)
 4007ec4:	10bdffcc 	andi	r2,r2,63487
 4007ec8:	8880030d 	sth	r2,12(r17)
 4007ecc:	88c00015 	stw	r3,0(r17)
 4007ed0:	003fb306 	br	4007da0 <__alt_data_end+0xfc007da0>
 4007ed4:	98800017 	ldw	r2,0(r19)
 4007ed8:	103fea26 	beq	r2,zero,4007e84 <__alt_data_end+0xfc007e84>
 4007edc:	00c00744 	movi	r3,29
 4007ee0:	10c00226 	beq	r2,r3,4007eec <__sflush_r+0x1fc>
 4007ee4:	00c00584 	movi	r3,22
 4007ee8:	10c0031e 	bne	r2,r3,4007ef8 <__sflush_r+0x208>
 4007eec:	9c000015 	stw	r16,0(r19)
 4007ef0:	0005883a 	mov	r2,zero
 4007ef4:	003fb306 	br	4007dc4 <__alt_data_end+0xfc007dc4>
 4007ef8:	88c0030b 	ldhu	r3,12(r17)
 4007efc:	3005883a 	mov	r2,r6
 4007f00:	18c01014 	ori	r3,r3,64
 4007f04:	88c0030d 	sth	r3,12(r17)
 4007f08:	003fae06 	br	4007dc4 <__alt_data_end+0xfc007dc4>

04007f0c <_fflush_r>:
 4007f0c:	defffd04 	addi	sp,sp,-12
 4007f10:	dc000115 	stw	r16,4(sp)
 4007f14:	dfc00215 	stw	ra,8(sp)
 4007f18:	2021883a 	mov	r16,r4
 4007f1c:	20000226 	beq	r4,zero,4007f28 <_fflush_r+0x1c>
 4007f20:	20800e17 	ldw	r2,56(r4)
 4007f24:	10000c26 	beq	r2,zero,4007f58 <_fflush_r+0x4c>
 4007f28:	2880030f 	ldh	r2,12(r5)
 4007f2c:	1000051e 	bne	r2,zero,4007f44 <_fflush_r+0x38>
 4007f30:	0005883a 	mov	r2,zero
 4007f34:	dfc00217 	ldw	ra,8(sp)
 4007f38:	dc000117 	ldw	r16,4(sp)
 4007f3c:	dec00304 	addi	sp,sp,12
 4007f40:	f800283a 	ret
 4007f44:	8009883a 	mov	r4,r16
 4007f48:	dfc00217 	ldw	ra,8(sp)
 4007f4c:	dc000117 	ldw	r16,4(sp)
 4007f50:	dec00304 	addi	sp,sp,12
 4007f54:	4007cf01 	jmpi	4007cf0 <__sflush_r>
 4007f58:	d9400015 	stw	r5,0(sp)
 4007f5c:	40082f80 	call	40082f8 <__sinit>
 4007f60:	d9400017 	ldw	r5,0(sp)
 4007f64:	003ff006 	br	4007f28 <__alt_data_end+0xfc007f28>

04007f68 <fflush>:
 4007f68:	20000526 	beq	r4,zero,4007f80 <fflush+0x18>
 4007f6c:	00810074 	movhi	r2,1025
 4007f70:	109e2d04 	addi	r2,r2,30900
 4007f74:	200b883a 	mov	r5,r4
 4007f78:	11000017 	ldw	r4,0(r2)
 4007f7c:	4007f0c1 	jmpi	4007f0c <_fflush_r>
 4007f80:	00810074 	movhi	r2,1025
 4007f84:	109e2c04 	addi	r2,r2,30896
 4007f88:	11000017 	ldw	r4,0(r2)
 4007f8c:	01410034 	movhi	r5,1024
 4007f90:	295fc304 	addi	r5,r5,32524
 4007f94:	4008d081 	jmpi	4008d08 <_fwalk_reent>

04007f98 <__fp_unlock>:
 4007f98:	0005883a 	mov	r2,zero
 4007f9c:	f800283a 	ret

04007fa0 <_cleanup_r>:
 4007fa0:	01410074 	movhi	r5,1025
 4007fa4:	29745904 	addi	r5,r5,-11932
 4007fa8:	4008d081 	jmpi	4008d08 <_fwalk_reent>

04007fac <__sinit.part.1>:
 4007fac:	defff704 	addi	sp,sp,-36
 4007fb0:	00c10034 	movhi	r3,1024
 4007fb4:	dfc00815 	stw	ra,32(sp)
 4007fb8:	ddc00715 	stw	r23,28(sp)
 4007fbc:	dd800615 	stw	r22,24(sp)
 4007fc0:	dd400515 	stw	r21,20(sp)
 4007fc4:	dd000415 	stw	r20,16(sp)
 4007fc8:	dcc00315 	stw	r19,12(sp)
 4007fcc:	dc800215 	stw	r18,8(sp)
 4007fd0:	dc400115 	stw	r17,4(sp)
 4007fd4:	dc000015 	stw	r16,0(sp)
 4007fd8:	18dfe804 	addi	r3,r3,32672
 4007fdc:	24000117 	ldw	r16,4(r4)
 4007fe0:	20c00f15 	stw	r3,60(r4)
 4007fe4:	2080bb04 	addi	r2,r4,748
 4007fe8:	00c000c4 	movi	r3,3
 4007fec:	20c0b915 	stw	r3,740(r4)
 4007ff0:	2080ba15 	stw	r2,744(r4)
 4007ff4:	2000b815 	stw	zero,736(r4)
 4007ff8:	05c00204 	movi	r23,8
 4007ffc:	00800104 	movi	r2,4
 4008000:	2025883a 	mov	r18,r4
 4008004:	b80d883a 	mov	r6,r23
 4008008:	81001704 	addi	r4,r16,92
 400800c:	000b883a 	mov	r5,zero
 4008010:	80000015 	stw	zero,0(r16)
 4008014:	80000115 	stw	zero,4(r16)
 4008018:	80000215 	stw	zero,8(r16)
 400801c:	8080030d 	sth	r2,12(r16)
 4008020:	80001915 	stw	zero,100(r16)
 4008024:	8000038d 	sth	zero,14(r16)
 4008028:	80000415 	stw	zero,16(r16)
 400802c:	80000515 	stw	zero,20(r16)
 4008030:	80000615 	stw	zero,24(r16)
 4008034:	4009bf80 	call	4009bf8 <memset>
 4008038:	05810074 	movhi	r22,1025
 400803c:	94400217 	ldw	r17,8(r18)
 4008040:	05410074 	movhi	r21,1025
 4008044:	05010074 	movhi	r20,1025
 4008048:	04c10074 	movhi	r19,1025
 400804c:	b5ad5b04 	addi	r22,r22,-19092
 4008050:	ad6d7204 	addi	r21,r21,-19000
 4008054:	a52d9104 	addi	r20,r20,-18876
 4008058:	9ceda804 	addi	r19,r19,-18784
 400805c:	85800815 	stw	r22,32(r16)
 4008060:	85400915 	stw	r21,36(r16)
 4008064:	85000a15 	stw	r20,40(r16)
 4008068:	84c00b15 	stw	r19,44(r16)
 400806c:	84000715 	stw	r16,28(r16)
 4008070:	00800284 	movi	r2,10
 4008074:	8880030d 	sth	r2,12(r17)
 4008078:	00800044 	movi	r2,1
 400807c:	b80d883a 	mov	r6,r23
 4008080:	89001704 	addi	r4,r17,92
 4008084:	000b883a 	mov	r5,zero
 4008088:	88000015 	stw	zero,0(r17)
 400808c:	88000115 	stw	zero,4(r17)
 4008090:	88000215 	stw	zero,8(r17)
 4008094:	88001915 	stw	zero,100(r17)
 4008098:	8880038d 	sth	r2,14(r17)
 400809c:	88000415 	stw	zero,16(r17)
 40080a0:	88000515 	stw	zero,20(r17)
 40080a4:	88000615 	stw	zero,24(r17)
 40080a8:	4009bf80 	call	4009bf8 <memset>
 40080ac:	94000317 	ldw	r16,12(r18)
 40080b0:	00800484 	movi	r2,18
 40080b4:	8c400715 	stw	r17,28(r17)
 40080b8:	8d800815 	stw	r22,32(r17)
 40080bc:	8d400915 	stw	r21,36(r17)
 40080c0:	8d000a15 	stw	r20,40(r17)
 40080c4:	8cc00b15 	stw	r19,44(r17)
 40080c8:	8080030d 	sth	r2,12(r16)
 40080cc:	00800084 	movi	r2,2
 40080d0:	80000015 	stw	zero,0(r16)
 40080d4:	80000115 	stw	zero,4(r16)
 40080d8:	80000215 	stw	zero,8(r16)
 40080dc:	80001915 	stw	zero,100(r16)
 40080e0:	8080038d 	sth	r2,14(r16)
 40080e4:	80000415 	stw	zero,16(r16)
 40080e8:	80000515 	stw	zero,20(r16)
 40080ec:	80000615 	stw	zero,24(r16)
 40080f0:	b80d883a 	mov	r6,r23
 40080f4:	000b883a 	mov	r5,zero
 40080f8:	81001704 	addi	r4,r16,92
 40080fc:	4009bf80 	call	4009bf8 <memset>
 4008100:	00800044 	movi	r2,1
 4008104:	84000715 	stw	r16,28(r16)
 4008108:	85800815 	stw	r22,32(r16)
 400810c:	85400915 	stw	r21,36(r16)
 4008110:	85000a15 	stw	r20,40(r16)
 4008114:	84c00b15 	stw	r19,44(r16)
 4008118:	90800e15 	stw	r2,56(r18)
 400811c:	dfc00817 	ldw	ra,32(sp)
 4008120:	ddc00717 	ldw	r23,28(sp)
 4008124:	dd800617 	ldw	r22,24(sp)
 4008128:	dd400517 	ldw	r21,20(sp)
 400812c:	dd000417 	ldw	r20,16(sp)
 4008130:	dcc00317 	ldw	r19,12(sp)
 4008134:	dc800217 	ldw	r18,8(sp)
 4008138:	dc400117 	ldw	r17,4(sp)
 400813c:	dc000017 	ldw	r16,0(sp)
 4008140:	dec00904 	addi	sp,sp,36
 4008144:	f800283a 	ret

04008148 <__fp_lock>:
 4008148:	0005883a 	mov	r2,zero
 400814c:	f800283a 	ret

04008150 <__sfmoreglue>:
 4008150:	defffc04 	addi	sp,sp,-16
 4008154:	dc800215 	stw	r18,8(sp)
 4008158:	2825883a 	mov	r18,r5
 400815c:	dc000015 	stw	r16,0(sp)
 4008160:	01401a04 	movi	r5,104
 4008164:	2021883a 	mov	r16,r4
 4008168:	913fffc4 	addi	r4,r18,-1
 400816c:	dfc00315 	stw	ra,12(sp)
 4008170:	dc400115 	stw	r17,4(sp)
 4008174:	40031840 	call	4003184 <__mulsi3>
 4008178:	8009883a 	mov	r4,r16
 400817c:	11401d04 	addi	r5,r2,116
 4008180:	1023883a 	mov	r17,r2
 4008184:	40090640 	call	4009064 <_malloc_r>
 4008188:	1021883a 	mov	r16,r2
 400818c:	10000726 	beq	r2,zero,40081ac <__sfmoreglue+0x5c>
 4008190:	11000304 	addi	r4,r2,12
 4008194:	10000015 	stw	zero,0(r2)
 4008198:	14800115 	stw	r18,4(r2)
 400819c:	11000215 	stw	r4,8(r2)
 40081a0:	89801a04 	addi	r6,r17,104
 40081a4:	000b883a 	mov	r5,zero
 40081a8:	4009bf80 	call	4009bf8 <memset>
 40081ac:	8005883a 	mov	r2,r16
 40081b0:	dfc00317 	ldw	ra,12(sp)
 40081b4:	dc800217 	ldw	r18,8(sp)
 40081b8:	dc400117 	ldw	r17,4(sp)
 40081bc:	dc000017 	ldw	r16,0(sp)
 40081c0:	dec00404 	addi	sp,sp,16
 40081c4:	f800283a 	ret

040081c8 <__sfp>:
 40081c8:	defffb04 	addi	sp,sp,-20
 40081cc:	dc000015 	stw	r16,0(sp)
 40081d0:	04010074 	movhi	r16,1025
 40081d4:	841e2c04 	addi	r16,r16,30896
 40081d8:	dcc00315 	stw	r19,12(sp)
 40081dc:	2027883a 	mov	r19,r4
 40081e0:	81000017 	ldw	r4,0(r16)
 40081e4:	dfc00415 	stw	ra,16(sp)
 40081e8:	dc800215 	stw	r18,8(sp)
 40081ec:	20800e17 	ldw	r2,56(r4)
 40081f0:	dc400115 	stw	r17,4(sp)
 40081f4:	1000021e 	bne	r2,zero,4008200 <__sfp+0x38>
 40081f8:	4007fac0 	call	4007fac <__sinit.part.1>
 40081fc:	81000017 	ldw	r4,0(r16)
 4008200:	2480b804 	addi	r18,r4,736
 4008204:	047fffc4 	movi	r17,-1
 4008208:	91000117 	ldw	r4,4(r18)
 400820c:	94000217 	ldw	r16,8(r18)
 4008210:	213fffc4 	addi	r4,r4,-1
 4008214:	20000a16 	blt	r4,zero,4008240 <__sfp+0x78>
 4008218:	8080030f 	ldh	r2,12(r16)
 400821c:	10000c26 	beq	r2,zero,4008250 <__sfp+0x88>
 4008220:	80c01d04 	addi	r3,r16,116
 4008224:	00000206 	br	4008230 <__sfp+0x68>
 4008228:	18bfe60f 	ldh	r2,-104(r3)
 400822c:	10000826 	beq	r2,zero,4008250 <__sfp+0x88>
 4008230:	213fffc4 	addi	r4,r4,-1
 4008234:	1c3ffd04 	addi	r16,r3,-12
 4008238:	18c01a04 	addi	r3,r3,104
 400823c:	247ffa1e 	bne	r4,r17,4008228 <__alt_data_end+0xfc008228>
 4008240:	90800017 	ldw	r2,0(r18)
 4008244:	10001d26 	beq	r2,zero,40082bc <__sfp+0xf4>
 4008248:	1025883a 	mov	r18,r2
 400824c:	003fee06 	br	4008208 <__alt_data_end+0xfc008208>
 4008250:	00bfffc4 	movi	r2,-1
 4008254:	8080038d 	sth	r2,14(r16)
 4008258:	00800044 	movi	r2,1
 400825c:	8080030d 	sth	r2,12(r16)
 4008260:	80001915 	stw	zero,100(r16)
 4008264:	80000015 	stw	zero,0(r16)
 4008268:	80000215 	stw	zero,8(r16)
 400826c:	80000115 	stw	zero,4(r16)
 4008270:	80000415 	stw	zero,16(r16)
 4008274:	80000515 	stw	zero,20(r16)
 4008278:	80000615 	stw	zero,24(r16)
 400827c:	01800204 	movi	r6,8
 4008280:	000b883a 	mov	r5,zero
 4008284:	81001704 	addi	r4,r16,92
 4008288:	4009bf80 	call	4009bf8 <memset>
 400828c:	8005883a 	mov	r2,r16
 4008290:	80000c15 	stw	zero,48(r16)
 4008294:	80000d15 	stw	zero,52(r16)
 4008298:	80001115 	stw	zero,68(r16)
 400829c:	80001215 	stw	zero,72(r16)
 40082a0:	dfc00417 	ldw	ra,16(sp)
 40082a4:	dcc00317 	ldw	r19,12(sp)
 40082a8:	dc800217 	ldw	r18,8(sp)
 40082ac:	dc400117 	ldw	r17,4(sp)
 40082b0:	dc000017 	ldw	r16,0(sp)
 40082b4:	dec00504 	addi	sp,sp,20
 40082b8:	f800283a 	ret
 40082bc:	01400104 	movi	r5,4
 40082c0:	9809883a 	mov	r4,r19
 40082c4:	40081500 	call	4008150 <__sfmoreglue>
 40082c8:	90800015 	stw	r2,0(r18)
 40082cc:	103fde1e 	bne	r2,zero,4008248 <__alt_data_end+0xfc008248>
 40082d0:	00800304 	movi	r2,12
 40082d4:	98800015 	stw	r2,0(r19)
 40082d8:	0005883a 	mov	r2,zero
 40082dc:	003ff006 	br	40082a0 <__alt_data_end+0xfc0082a0>

040082e0 <_cleanup>:
 40082e0:	00810074 	movhi	r2,1025
 40082e4:	109e2c04 	addi	r2,r2,30896
 40082e8:	11000017 	ldw	r4,0(r2)
 40082ec:	01410074 	movhi	r5,1025
 40082f0:	29745904 	addi	r5,r5,-11932
 40082f4:	4008d081 	jmpi	4008d08 <_fwalk_reent>

040082f8 <__sinit>:
 40082f8:	20800e17 	ldw	r2,56(r4)
 40082fc:	10000126 	beq	r2,zero,4008304 <__sinit+0xc>
 4008300:	f800283a 	ret
 4008304:	4007fac1 	jmpi	4007fac <__sinit.part.1>

04008308 <__sfp_lock_acquire>:
 4008308:	f800283a 	ret

0400830c <__sfp_lock_release>:
 400830c:	f800283a 	ret

04008310 <__sinit_lock_acquire>:
 4008310:	f800283a 	ret

04008314 <__sinit_lock_release>:
 4008314:	f800283a 	ret

04008318 <__fp_lock_all>:
 4008318:	00810074 	movhi	r2,1025
 400831c:	109e2d04 	addi	r2,r2,30900
 4008320:	11000017 	ldw	r4,0(r2)
 4008324:	01410074 	movhi	r5,1025
 4008328:	29605204 	addi	r5,r5,-32440
 400832c:	4008c441 	jmpi	4008c44 <_fwalk>

04008330 <__fp_unlock_all>:
 4008330:	00810074 	movhi	r2,1025
 4008334:	109e2d04 	addi	r2,r2,30900
 4008338:	11000017 	ldw	r4,0(r2)
 400833c:	01410034 	movhi	r5,1024
 4008340:	295fe604 	addi	r5,r5,32664
 4008344:	4008c441 	jmpi	4008c44 <_fwalk>

04008348 <_malloc_trim_r>:
 4008348:	defffb04 	addi	sp,sp,-20
 400834c:	dcc00315 	stw	r19,12(sp)
 4008350:	04c10074 	movhi	r19,1025
 4008354:	dc800215 	stw	r18,8(sp)
 4008358:	dc400115 	stw	r17,4(sp)
 400835c:	dc000015 	stw	r16,0(sp)
 4008360:	dfc00415 	stw	ra,16(sp)
 4008364:	2821883a 	mov	r16,r5
 4008368:	9cd89604 	addi	r19,r19,25176
 400836c:	2025883a 	mov	r18,r4
 4008370:	40111640 	call	4011164 <__malloc_lock>
 4008374:	98800217 	ldw	r2,8(r19)
 4008378:	14400117 	ldw	r17,4(r2)
 400837c:	00bfff04 	movi	r2,-4
 4008380:	88a2703a 	and	r17,r17,r2
 4008384:	8c21c83a 	sub	r16,r17,r16
 4008388:	8403fbc4 	addi	r16,r16,4079
 400838c:	8020d33a 	srli	r16,r16,12
 4008390:	0083ffc4 	movi	r2,4095
 4008394:	843fffc4 	addi	r16,r16,-1
 4008398:	8020933a 	slli	r16,r16,12
 400839c:	1400060e 	bge	r2,r16,40083b8 <_malloc_trim_r+0x70>
 40083a0:	000b883a 	mov	r5,zero
 40083a4:	9009883a 	mov	r4,r18
 40083a8:	400b5180 	call	400b518 <_sbrk_r>
 40083ac:	98c00217 	ldw	r3,8(r19)
 40083b0:	1c47883a 	add	r3,r3,r17
 40083b4:	10c00a26 	beq	r2,r3,40083e0 <_malloc_trim_r+0x98>
 40083b8:	9009883a 	mov	r4,r18
 40083bc:	40111880 	call	4011188 <__malloc_unlock>
 40083c0:	0005883a 	mov	r2,zero
 40083c4:	dfc00417 	ldw	ra,16(sp)
 40083c8:	dcc00317 	ldw	r19,12(sp)
 40083cc:	dc800217 	ldw	r18,8(sp)
 40083d0:	dc400117 	ldw	r17,4(sp)
 40083d4:	dc000017 	ldw	r16,0(sp)
 40083d8:	dec00504 	addi	sp,sp,20
 40083dc:	f800283a 	ret
 40083e0:	040bc83a 	sub	r5,zero,r16
 40083e4:	9009883a 	mov	r4,r18
 40083e8:	400b5180 	call	400b518 <_sbrk_r>
 40083ec:	00ffffc4 	movi	r3,-1
 40083f0:	10c00d26 	beq	r2,r3,4008428 <_malloc_trim_r+0xe0>
 40083f4:	00c100b4 	movhi	r3,1026
 40083f8:	18e53704 	addi	r3,r3,-27428
 40083fc:	18800017 	ldw	r2,0(r3)
 4008400:	99000217 	ldw	r4,8(r19)
 4008404:	8c23c83a 	sub	r17,r17,r16
 4008408:	8c400054 	ori	r17,r17,1
 400840c:	1421c83a 	sub	r16,r2,r16
 4008410:	24400115 	stw	r17,4(r4)
 4008414:	9009883a 	mov	r4,r18
 4008418:	1c000015 	stw	r16,0(r3)
 400841c:	40111880 	call	4011188 <__malloc_unlock>
 4008420:	00800044 	movi	r2,1
 4008424:	003fe706 	br	40083c4 <__alt_data_end+0xfc0083c4>
 4008428:	000b883a 	mov	r5,zero
 400842c:	9009883a 	mov	r4,r18
 4008430:	400b5180 	call	400b518 <_sbrk_r>
 4008434:	99000217 	ldw	r4,8(r19)
 4008438:	014003c4 	movi	r5,15
 400843c:	1107c83a 	sub	r3,r2,r4
 4008440:	28ffdd0e 	bge	r5,r3,40083b8 <__alt_data_end+0xfc0083b8>
 4008444:	01410074 	movhi	r5,1025
 4008448:	295e2f04 	addi	r5,r5,30908
 400844c:	29400017 	ldw	r5,0(r5)
 4008450:	18c00054 	ori	r3,r3,1
 4008454:	20c00115 	stw	r3,4(r4)
 4008458:	00c100b4 	movhi	r3,1026
 400845c:	1145c83a 	sub	r2,r2,r5
 4008460:	18e53704 	addi	r3,r3,-27428
 4008464:	18800015 	stw	r2,0(r3)
 4008468:	003fd306 	br	40083b8 <__alt_data_end+0xfc0083b8>

0400846c <_free_r>:
 400846c:	28004126 	beq	r5,zero,4008574 <_free_r+0x108>
 4008470:	defffd04 	addi	sp,sp,-12
 4008474:	dc400115 	stw	r17,4(sp)
 4008478:	dc000015 	stw	r16,0(sp)
 400847c:	2023883a 	mov	r17,r4
 4008480:	2821883a 	mov	r16,r5
 4008484:	dfc00215 	stw	ra,8(sp)
 4008488:	40111640 	call	4011164 <__malloc_lock>
 400848c:	81ffff17 	ldw	r7,-4(r16)
 4008490:	00bfff84 	movi	r2,-2
 4008494:	01010074 	movhi	r4,1025
 4008498:	81bffe04 	addi	r6,r16,-8
 400849c:	3884703a 	and	r2,r7,r2
 40084a0:	21189604 	addi	r4,r4,25176
 40084a4:	308b883a 	add	r5,r6,r2
 40084a8:	2a400117 	ldw	r9,4(r5)
 40084ac:	22000217 	ldw	r8,8(r4)
 40084b0:	00ffff04 	movi	r3,-4
 40084b4:	48c6703a 	and	r3,r9,r3
 40084b8:	2a005726 	beq	r5,r8,4008618 <_free_r+0x1ac>
 40084bc:	28c00115 	stw	r3,4(r5)
 40084c0:	39c0004c 	andi	r7,r7,1
 40084c4:	3800091e 	bne	r7,zero,40084ec <_free_r+0x80>
 40084c8:	823ffe17 	ldw	r8,-8(r16)
 40084cc:	22400204 	addi	r9,r4,8
 40084d0:	320dc83a 	sub	r6,r6,r8
 40084d4:	31c00217 	ldw	r7,8(r6)
 40084d8:	1205883a 	add	r2,r2,r8
 40084dc:	3a406526 	beq	r7,r9,4008674 <_free_r+0x208>
 40084e0:	32000317 	ldw	r8,12(r6)
 40084e4:	3a000315 	stw	r8,12(r7)
 40084e8:	41c00215 	stw	r7,8(r8)
 40084ec:	28cf883a 	add	r7,r5,r3
 40084f0:	39c00117 	ldw	r7,4(r7)
 40084f4:	39c0004c 	andi	r7,r7,1
 40084f8:	38003a26 	beq	r7,zero,40085e4 <_free_r+0x178>
 40084fc:	10c00054 	ori	r3,r2,1
 4008500:	30c00115 	stw	r3,4(r6)
 4008504:	3087883a 	add	r3,r6,r2
 4008508:	18800015 	stw	r2,0(r3)
 400850c:	00c07fc4 	movi	r3,511
 4008510:	18801936 	bltu	r3,r2,4008578 <_free_r+0x10c>
 4008514:	1004d0fa 	srli	r2,r2,3
 4008518:	01c00044 	movi	r7,1
 400851c:	21400117 	ldw	r5,4(r4)
 4008520:	10c00044 	addi	r3,r2,1
 4008524:	18c7883a 	add	r3,r3,r3
 4008528:	1005d0ba 	srai	r2,r2,2
 400852c:	18c7883a 	add	r3,r3,r3
 4008530:	18c7883a 	add	r3,r3,r3
 4008534:	1907883a 	add	r3,r3,r4
 4008538:	3884983a 	sll	r2,r7,r2
 400853c:	19c00017 	ldw	r7,0(r3)
 4008540:	1a3ffe04 	addi	r8,r3,-8
 4008544:	1144b03a 	or	r2,r2,r5
 4008548:	32000315 	stw	r8,12(r6)
 400854c:	31c00215 	stw	r7,8(r6)
 4008550:	20800115 	stw	r2,4(r4)
 4008554:	19800015 	stw	r6,0(r3)
 4008558:	39800315 	stw	r6,12(r7)
 400855c:	8809883a 	mov	r4,r17
 4008560:	dfc00217 	ldw	ra,8(sp)
 4008564:	dc400117 	ldw	r17,4(sp)
 4008568:	dc000017 	ldw	r16,0(sp)
 400856c:	dec00304 	addi	sp,sp,12
 4008570:	40111881 	jmpi	4011188 <__malloc_unlock>
 4008574:	f800283a 	ret
 4008578:	100ad27a 	srli	r5,r2,9
 400857c:	00c00104 	movi	r3,4
 4008580:	19404a36 	bltu	r3,r5,40086ac <_free_r+0x240>
 4008584:	100ad1ba 	srli	r5,r2,6
 4008588:	28c00e44 	addi	r3,r5,57
 400858c:	18c7883a 	add	r3,r3,r3
 4008590:	29400e04 	addi	r5,r5,56
 4008594:	18c7883a 	add	r3,r3,r3
 4008598:	18c7883a 	add	r3,r3,r3
 400859c:	1909883a 	add	r4,r3,r4
 40085a0:	20c00017 	ldw	r3,0(r4)
 40085a4:	01c10074 	movhi	r7,1025
 40085a8:	213ffe04 	addi	r4,r4,-8
 40085ac:	39d89604 	addi	r7,r7,25176
 40085b0:	20c04426 	beq	r4,r3,40086c4 <_free_r+0x258>
 40085b4:	01ffff04 	movi	r7,-4
 40085b8:	19400117 	ldw	r5,4(r3)
 40085bc:	29ca703a 	and	r5,r5,r7
 40085c0:	1140022e 	bgeu	r2,r5,40085cc <_free_r+0x160>
 40085c4:	18c00217 	ldw	r3,8(r3)
 40085c8:	20fffb1e 	bne	r4,r3,40085b8 <__alt_data_end+0xfc0085b8>
 40085cc:	19000317 	ldw	r4,12(r3)
 40085d0:	31000315 	stw	r4,12(r6)
 40085d4:	30c00215 	stw	r3,8(r6)
 40085d8:	21800215 	stw	r6,8(r4)
 40085dc:	19800315 	stw	r6,12(r3)
 40085e0:	003fde06 	br	400855c <__alt_data_end+0xfc00855c>
 40085e4:	29c00217 	ldw	r7,8(r5)
 40085e8:	10c5883a 	add	r2,r2,r3
 40085ec:	00c10074 	movhi	r3,1025
 40085f0:	18d89804 	addi	r3,r3,25184
 40085f4:	38c03b26 	beq	r7,r3,40086e4 <_free_r+0x278>
 40085f8:	2a000317 	ldw	r8,12(r5)
 40085fc:	11400054 	ori	r5,r2,1
 4008600:	3087883a 	add	r3,r6,r2
 4008604:	3a000315 	stw	r8,12(r7)
 4008608:	41c00215 	stw	r7,8(r8)
 400860c:	31400115 	stw	r5,4(r6)
 4008610:	18800015 	stw	r2,0(r3)
 4008614:	003fbd06 	br	400850c <__alt_data_end+0xfc00850c>
 4008618:	39c0004c 	andi	r7,r7,1
 400861c:	10c5883a 	add	r2,r2,r3
 4008620:	3800071e 	bne	r7,zero,4008640 <_free_r+0x1d4>
 4008624:	81fffe17 	ldw	r7,-8(r16)
 4008628:	31cdc83a 	sub	r6,r6,r7
 400862c:	30c00317 	ldw	r3,12(r6)
 4008630:	31400217 	ldw	r5,8(r6)
 4008634:	11c5883a 	add	r2,r2,r7
 4008638:	28c00315 	stw	r3,12(r5)
 400863c:	19400215 	stw	r5,8(r3)
 4008640:	10c00054 	ori	r3,r2,1
 4008644:	30c00115 	stw	r3,4(r6)
 4008648:	00c10074 	movhi	r3,1025
 400864c:	18de3004 	addi	r3,r3,30912
 4008650:	18c00017 	ldw	r3,0(r3)
 4008654:	21800215 	stw	r6,8(r4)
 4008658:	10ffc036 	bltu	r2,r3,400855c <__alt_data_end+0xfc00855c>
 400865c:	008100b4 	movhi	r2,1026
 4008660:	10a52404 	addi	r2,r2,-27504
 4008664:	11400017 	ldw	r5,0(r2)
 4008668:	8809883a 	mov	r4,r17
 400866c:	40083480 	call	4008348 <_malloc_trim_r>
 4008670:	003fba06 	br	400855c <__alt_data_end+0xfc00855c>
 4008674:	28c9883a 	add	r4,r5,r3
 4008678:	21000117 	ldw	r4,4(r4)
 400867c:	2100004c 	andi	r4,r4,1
 4008680:	2000391e 	bne	r4,zero,4008768 <_free_r+0x2fc>
 4008684:	29c00217 	ldw	r7,8(r5)
 4008688:	29000317 	ldw	r4,12(r5)
 400868c:	1885883a 	add	r2,r3,r2
 4008690:	10c00054 	ori	r3,r2,1
 4008694:	39000315 	stw	r4,12(r7)
 4008698:	21c00215 	stw	r7,8(r4)
 400869c:	30c00115 	stw	r3,4(r6)
 40086a0:	308d883a 	add	r6,r6,r2
 40086a4:	30800015 	stw	r2,0(r6)
 40086a8:	003fac06 	br	400855c <__alt_data_end+0xfc00855c>
 40086ac:	00c00504 	movi	r3,20
 40086b0:	19401536 	bltu	r3,r5,4008708 <_free_r+0x29c>
 40086b4:	28c01704 	addi	r3,r5,92
 40086b8:	18c7883a 	add	r3,r3,r3
 40086bc:	294016c4 	addi	r5,r5,91
 40086c0:	003fb406 	br	4008594 <__alt_data_end+0xfc008594>
 40086c4:	280bd0ba 	srai	r5,r5,2
 40086c8:	00c00044 	movi	r3,1
 40086cc:	38800117 	ldw	r2,4(r7)
 40086d0:	194a983a 	sll	r5,r3,r5
 40086d4:	2007883a 	mov	r3,r4
 40086d8:	2884b03a 	or	r2,r5,r2
 40086dc:	38800115 	stw	r2,4(r7)
 40086e0:	003fbb06 	br	40085d0 <__alt_data_end+0xfc0085d0>
 40086e4:	21800515 	stw	r6,20(r4)
 40086e8:	21800415 	stw	r6,16(r4)
 40086ec:	10c00054 	ori	r3,r2,1
 40086f0:	31c00315 	stw	r7,12(r6)
 40086f4:	31c00215 	stw	r7,8(r6)
 40086f8:	30c00115 	stw	r3,4(r6)
 40086fc:	308d883a 	add	r6,r6,r2
 4008700:	30800015 	stw	r2,0(r6)
 4008704:	003f9506 	br	400855c <__alt_data_end+0xfc00855c>
 4008708:	00c01504 	movi	r3,84
 400870c:	19400536 	bltu	r3,r5,4008724 <_free_r+0x2b8>
 4008710:	100ad33a 	srli	r5,r2,12
 4008714:	28c01bc4 	addi	r3,r5,111
 4008718:	18c7883a 	add	r3,r3,r3
 400871c:	29401b84 	addi	r5,r5,110
 4008720:	003f9c06 	br	4008594 <__alt_data_end+0xfc008594>
 4008724:	00c05504 	movi	r3,340
 4008728:	19400536 	bltu	r3,r5,4008740 <_free_r+0x2d4>
 400872c:	100ad3fa 	srli	r5,r2,15
 4008730:	28c01e04 	addi	r3,r5,120
 4008734:	18c7883a 	add	r3,r3,r3
 4008738:	29401dc4 	addi	r5,r5,119
 400873c:	003f9506 	br	4008594 <__alt_data_end+0xfc008594>
 4008740:	00c15504 	movi	r3,1364
 4008744:	19400536 	bltu	r3,r5,400875c <_free_r+0x2f0>
 4008748:	100ad4ba 	srli	r5,r2,18
 400874c:	28c01f44 	addi	r3,r5,125
 4008750:	18c7883a 	add	r3,r3,r3
 4008754:	29401f04 	addi	r5,r5,124
 4008758:	003f8e06 	br	4008594 <__alt_data_end+0xfc008594>
 400875c:	00c03f84 	movi	r3,254
 4008760:	01401f84 	movi	r5,126
 4008764:	003f8b06 	br	4008594 <__alt_data_end+0xfc008594>
 4008768:	10c00054 	ori	r3,r2,1
 400876c:	30c00115 	stw	r3,4(r6)
 4008770:	308d883a 	add	r6,r6,r2
 4008774:	30800015 	stw	r2,0(r6)
 4008778:	003f7806 	br	400855c <__alt_data_end+0xfc00855c>

0400877c <__sfvwrite_r>:
 400877c:	30800217 	ldw	r2,8(r6)
 4008780:	10006726 	beq	r2,zero,4008920 <__sfvwrite_r+0x1a4>
 4008784:	28c0030b 	ldhu	r3,12(r5)
 4008788:	defff404 	addi	sp,sp,-48
 400878c:	dd400715 	stw	r21,28(sp)
 4008790:	dd000615 	stw	r20,24(sp)
 4008794:	dc000215 	stw	r16,8(sp)
 4008798:	dfc00b15 	stw	ra,44(sp)
 400879c:	df000a15 	stw	fp,40(sp)
 40087a0:	ddc00915 	stw	r23,36(sp)
 40087a4:	dd800815 	stw	r22,32(sp)
 40087a8:	dcc00515 	stw	r19,20(sp)
 40087ac:	dc800415 	stw	r18,16(sp)
 40087b0:	dc400315 	stw	r17,12(sp)
 40087b4:	1880020c 	andi	r2,r3,8
 40087b8:	2821883a 	mov	r16,r5
 40087bc:	202b883a 	mov	r21,r4
 40087c0:	3029883a 	mov	r20,r6
 40087c4:	10002726 	beq	r2,zero,4008864 <__sfvwrite_r+0xe8>
 40087c8:	28800417 	ldw	r2,16(r5)
 40087cc:	10002526 	beq	r2,zero,4008864 <__sfvwrite_r+0xe8>
 40087d0:	1880008c 	andi	r2,r3,2
 40087d4:	a4400017 	ldw	r17,0(r20)
 40087d8:	10002a26 	beq	r2,zero,4008884 <__sfvwrite_r+0x108>
 40087dc:	05a00034 	movhi	r22,32768
 40087e0:	0027883a 	mov	r19,zero
 40087e4:	0025883a 	mov	r18,zero
 40087e8:	b5bf0004 	addi	r22,r22,-1024
 40087ec:	980d883a 	mov	r6,r19
 40087f0:	a809883a 	mov	r4,r21
 40087f4:	90004626 	beq	r18,zero,4008910 <__sfvwrite_r+0x194>
 40087f8:	900f883a 	mov	r7,r18
 40087fc:	b480022e 	bgeu	r22,r18,4008808 <__sfvwrite_r+0x8c>
 4008800:	01e00034 	movhi	r7,32768
 4008804:	39ff0004 	addi	r7,r7,-1024
 4008808:	80800917 	ldw	r2,36(r16)
 400880c:	81400717 	ldw	r5,28(r16)
 4008810:	103ee83a 	callr	r2
 4008814:	00805a0e 	bge	zero,r2,4008980 <__sfvwrite_r+0x204>
 4008818:	a0c00217 	ldw	r3,8(r20)
 400881c:	98a7883a 	add	r19,r19,r2
 4008820:	90a5c83a 	sub	r18,r18,r2
 4008824:	1885c83a 	sub	r2,r3,r2
 4008828:	a0800215 	stw	r2,8(r20)
 400882c:	103fef1e 	bne	r2,zero,40087ec <__alt_data_end+0xfc0087ec>
 4008830:	0005883a 	mov	r2,zero
 4008834:	dfc00b17 	ldw	ra,44(sp)
 4008838:	df000a17 	ldw	fp,40(sp)
 400883c:	ddc00917 	ldw	r23,36(sp)
 4008840:	dd800817 	ldw	r22,32(sp)
 4008844:	dd400717 	ldw	r21,28(sp)
 4008848:	dd000617 	ldw	r20,24(sp)
 400884c:	dcc00517 	ldw	r19,20(sp)
 4008850:	dc800417 	ldw	r18,16(sp)
 4008854:	dc400317 	ldw	r17,12(sp)
 4008858:	dc000217 	ldw	r16,8(sp)
 400885c:	dec00c04 	addi	sp,sp,48
 4008860:	f800283a 	ret
 4008864:	800b883a 	mov	r5,r16
 4008868:	a809883a 	mov	r4,r21
 400886c:	40062ec0 	call	40062ec <__swsetup_r>
 4008870:	1000ee1e 	bne	r2,zero,4008c2c <__sfvwrite_r+0x4b0>
 4008874:	80c0030b 	ldhu	r3,12(r16)
 4008878:	a4400017 	ldw	r17,0(r20)
 400887c:	1880008c 	andi	r2,r3,2
 4008880:	103fd61e 	bne	r2,zero,40087dc <__alt_data_end+0xfc0087dc>
 4008884:	1880004c 	andi	r2,r3,1
 4008888:	1000421e 	bne	r2,zero,4008994 <__sfvwrite_r+0x218>
 400888c:	0039883a 	mov	fp,zero
 4008890:	0025883a 	mov	r18,zero
 4008894:	90001a26 	beq	r18,zero,4008900 <__sfvwrite_r+0x184>
 4008898:	1880800c 	andi	r2,r3,512
 400889c:	84c00217 	ldw	r19,8(r16)
 40088a0:	10002126 	beq	r2,zero,4008928 <__sfvwrite_r+0x1ac>
 40088a4:	982f883a 	mov	r23,r19
 40088a8:	94c09636 	bltu	r18,r19,4008b04 <__sfvwrite_r+0x388>
 40088ac:	1881200c 	andi	r2,r3,1152
 40088b0:	1000a11e 	bne	r2,zero,4008b38 <__sfvwrite_r+0x3bc>
 40088b4:	81000017 	ldw	r4,0(r16)
 40088b8:	b80d883a 	mov	r6,r23
 40088bc:	e00b883a 	mov	r5,fp
 40088c0:	4009a9c0 	call	4009a9c <memmove>
 40088c4:	80c00217 	ldw	r3,8(r16)
 40088c8:	81000017 	ldw	r4,0(r16)
 40088cc:	9005883a 	mov	r2,r18
 40088d0:	1ce7c83a 	sub	r19,r3,r19
 40088d4:	25cf883a 	add	r7,r4,r23
 40088d8:	84c00215 	stw	r19,8(r16)
 40088dc:	81c00015 	stw	r7,0(r16)
 40088e0:	a0c00217 	ldw	r3,8(r20)
 40088e4:	e0b9883a 	add	fp,fp,r2
 40088e8:	90a5c83a 	sub	r18,r18,r2
 40088ec:	18a7c83a 	sub	r19,r3,r2
 40088f0:	a4c00215 	stw	r19,8(r20)
 40088f4:	983fce26 	beq	r19,zero,4008830 <__alt_data_end+0xfc008830>
 40088f8:	80c0030b 	ldhu	r3,12(r16)
 40088fc:	903fe61e 	bne	r18,zero,4008898 <__alt_data_end+0xfc008898>
 4008900:	8f000017 	ldw	fp,0(r17)
 4008904:	8c800117 	ldw	r18,4(r17)
 4008908:	8c400204 	addi	r17,r17,8
 400890c:	003fe106 	br	4008894 <__alt_data_end+0xfc008894>
 4008910:	8cc00017 	ldw	r19,0(r17)
 4008914:	8c800117 	ldw	r18,4(r17)
 4008918:	8c400204 	addi	r17,r17,8
 400891c:	003fb306 	br	40087ec <__alt_data_end+0xfc0087ec>
 4008920:	0005883a 	mov	r2,zero
 4008924:	f800283a 	ret
 4008928:	81000017 	ldw	r4,0(r16)
 400892c:	80800417 	ldw	r2,16(r16)
 4008930:	11005a36 	bltu	r2,r4,4008a9c <__sfvwrite_r+0x320>
 4008934:	85c00517 	ldw	r23,20(r16)
 4008938:	95c05836 	bltu	r18,r23,4008a9c <__sfvwrite_r+0x320>
 400893c:	00a00034 	movhi	r2,32768
 4008940:	10bfffc4 	addi	r2,r2,-1
 4008944:	9009883a 	mov	r4,r18
 4008948:	1480012e 	bgeu	r2,r18,4008950 <__sfvwrite_r+0x1d4>
 400894c:	1009883a 	mov	r4,r2
 4008950:	b80b883a 	mov	r5,r23
 4008954:	4002fd00 	call	4002fd0 <__divsi3>
 4008958:	b80b883a 	mov	r5,r23
 400895c:	1009883a 	mov	r4,r2
 4008960:	40031840 	call	4003184 <__mulsi3>
 4008964:	81400717 	ldw	r5,28(r16)
 4008968:	80c00917 	ldw	r3,36(r16)
 400896c:	100f883a 	mov	r7,r2
 4008970:	e00d883a 	mov	r6,fp
 4008974:	a809883a 	mov	r4,r21
 4008978:	183ee83a 	callr	r3
 400897c:	00bfd816 	blt	zero,r2,40088e0 <__alt_data_end+0xfc0088e0>
 4008980:	8080030b 	ldhu	r2,12(r16)
 4008984:	10801014 	ori	r2,r2,64
 4008988:	8080030d 	sth	r2,12(r16)
 400898c:	00bfffc4 	movi	r2,-1
 4008990:	003fa806 	br	4008834 <__alt_data_end+0xfc008834>
 4008994:	0027883a 	mov	r19,zero
 4008998:	0011883a 	mov	r8,zero
 400899c:	0039883a 	mov	fp,zero
 40089a0:	0025883a 	mov	r18,zero
 40089a4:	90001f26 	beq	r18,zero,4008a24 <__sfvwrite_r+0x2a8>
 40089a8:	40005a26 	beq	r8,zero,4008b14 <__sfvwrite_r+0x398>
 40089ac:	982d883a 	mov	r22,r19
 40089b0:	94c0012e 	bgeu	r18,r19,40089b8 <__sfvwrite_r+0x23c>
 40089b4:	902d883a 	mov	r22,r18
 40089b8:	81000017 	ldw	r4,0(r16)
 40089bc:	80800417 	ldw	r2,16(r16)
 40089c0:	b02f883a 	mov	r23,r22
 40089c4:	81c00517 	ldw	r7,20(r16)
 40089c8:	1100032e 	bgeu	r2,r4,40089d8 <__sfvwrite_r+0x25c>
 40089cc:	80c00217 	ldw	r3,8(r16)
 40089d0:	38c7883a 	add	r3,r7,r3
 40089d4:	1d801816 	blt	r3,r22,4008a38 <__sfvwrite_r+0x2bc>
 40089d8:	b1c03e16 	blt	r22,r7,4008ad4 <__sfvwrite_r+0x358>
 40089dc:	80800917 	ldw	r2,36(r16)
 40089e0:	81400717 	ldw	r5,28(r16)
 40089e4:	e00d883a 	mov	r6,fp
 40089e8:	da000115 	stw	r8,4(sp)
 40089ec:	a809883a 	mov	r4,r21
 40089f0:	103ee83a 	callr	r2
 40089f4:	102f883a 	mov	r23,r2
 40089f8:	da000117 	ldw	r8,4(sp)
 40089fc:	00bfe00e 	bge	zero,r2,4008980 <__alt_data_end+0xfc008980>
 4008a00:	9de7c83a 	sub	r19,r19,r23
 4008a04:	98001f26 	beq	r19,zero,4008a84 <__sfvwrite_r+0x308>
 4008a08:	a0800217 	ldw	r2,8(r20)
 4008a0c:	e5f9883a 	add	fp,fp,r23
 4008a10:	95e5c83a 	sub	r18,r18,r23
 4008a14:	15efc83a 	sub	r23,r2,r23
 4008a18:	a5c00215 	stw	r23,8(r20)
 4008a1c:	b83f8426 	beq	r23,zero,4008830 <__alt_data_end+0xfc008830>
 4008a20:	903fe11e 	bne	r18,zero,40089a8 <__alt_data_end+0xfc0089a8>
 4008a24:	8f000017 	ldw	fp,0(r17)
 4008a28:	8c800117 	ldw	r18,4(r17)
 4008a2c:	0011883a 	mov	r8,zero
 4008a30:	8c400204 	addi	r17,r17,8
 4008a34:	003fdb06 	br	40089a4 <__alt_data_end+0xfc0089a4>
 4008a38:	180d883a 	mov	r6,r3
 4008a3c:	e00b883a 	mov	r5,fp
 4008a40:	da000115 	stw	r8,4(sp)
 4008a44:	d8c00015 	stw	r3,0(sp)
 4008a48:	4009a9c0 	call	4009a9c <memmove>
 4008a4c:	d8c00017 	ldw	r3,0(sp)
 4008a50:	80800017 	ldw	r2,0(r16)
 4008a54:	800b883a 	mov	r5,r16
 4008a58:	a809883a 	mov	r4,r21
 4008a5c:	10c5883a 	add	r2,r2,r3
 4008a60:	80800015 	stw	r2,0(r16)
 4008a64:	d8c00015 	stw	r3,0(sp)
 4008a68:	4007f0c0 	call	4007f0c <_fflush_r>
 4008a6c:	d8c00017 	ldw	r3,0(sp)
 4008a70:	da000117 	ldw	r8,4(sp)
 4008a74:	103fc21e 	bne	r2,zero,4008980 <__alt_data_end+0xfc008980>
 4008a78:	182f883a 	mov	r23,r3
 4008a7c:	9de7c83a 	sub	r19,r19,r23
 4008a80:	983fe11e 	bne	r19,zero,4008a08 <__alt_data_end+0xfc008a08>
 4008a84:	800b883a 	mov	r5,r16
 4008a88:	a809883a 	mov	r4,r21
 4008a8c:	4007f0c0 	call	4007f0c <_fflush_r>
 4008a90:	103fbb1e 	bne	r2,zero,4008980 <__alt_data_end+0xfc008980>
 4008a94:	0011883a 	mov	r8,zero
 4008a98:	003fdb06 	br	4008a08 <__alt_data_end+0xfc008a08>
 4008a9c:	94c0012e 	bgeu	r18,r19,4008aa4 <__sfvwrite_r+0x328>
 4008aa0:	9027883a 	mov	r19,r18
 4008aa4:	980d883a 	mov	r6,r19
 4008aa8:	e00b883a 	mov	r5,fp
 4008aac:	4009a9c0 	call	4009a9c <memmove>
 4008ab0:	80800217 	ldw	r2,8(r16)
 4008ab4:	80c00017 	ldw	r3,0(r16)
 4008ab8:	14c5c83a 	sub	r2,r2,r19
 4008abc:	1cc7883a 	add	r3,r3,r19
 4008ac0:	80800215 	stw	r2,8(r16)
 4008ac4:	80c00015 	stw	r3,0(r16)
 4008ac8:	10004326 	beq	r2,zero,4008bd8 <__sfvwrite_r+0x45c>
 4008acc:	9805883a 	mov	r2,r19
 4008ad0:	003f8306 	br	40088e0 <__alt_data_end+0xfc0088e0>
 4008ad4:	b00d883a 	mov	r6,r22
 4008ad8:	e00b883a 	mov	r5,fp
 4008adc:	da000115 	stw	r8,4(sp)
 4008ae0:	4009a9c0 	call	4009a9c <memmove>
 4008ae4:	80800217 	ldw	r2,8(r16)
 4008ae8:	80c00017 	ldw	r3,0(r16)
 4008aec:	da000117 	ldw	r8,4(sp)
 4008af0:	1585c83a 	sub	r2,r2,r22
 4008af4:	1dad883a 	add	r22,r3,r22
 4008af8:	80800215 	stw	r2,8(r16)
 4008afc:	85800015 	stw	r22,0(r16)
 4008b00:	003fbf06 	br	4008a00 <__alt_data_end+0xfc008a00>
 4008b04:	81000017 	ldw	r4,0(r16)
 4008b08:	9027883a 	mov	r19,r18
 4008b0c:	902f883a 	mov	r23,r18
 4008b10:	003f6906 	br	40088b8 <__alt_data_end+0xfc0088b8>
 4008b14:	900d883a 	mov	r6,r18
 4008b18:	01400284 	movi	r5,10
 4008b1c:	e009883a 	mov	r4,fp
 4008b20:	40098700 	call	4009870 <memchr>
 4008b24:	10003e26 	beq	r2,zero,4008c20 <__sfvwrite_r+0x4a4>
 4008b28:	10800044 	addi	r2,r2,1
 4008b2c:	1727c83a 	sub	r19,r2,fp
 4008b30:	02000044 	movi	r8,1
 4008b34:	003f9d06 	br	40089ac <__alt_data_end+0xfc0089ac>
 4008b38:	80800517 	ldw	r2,20(r16)
 4008b3c:	81400417 	ldw	r5,16(r16)
 4008b40:	81c00017 	ldw	r7,0(r16)
 4008b44:	10a7883a 	add	r19,r2,r2
 4008b48:	9885883a 	add	r2,r19,r2
 4008b4c:	1026d7fa 	srli	r19,r2,31
 4008b50:	396dc83a 	sub	r22,r7,r5
 4008b54:	b1000044 	addi	r4,r22,1
 4008b58:	9885883a 	add	r2,r19,r2
 4008b5c:	1027d07a 	srai	r19,r2,1
 4008b60:	2485883a 	add	r2,r4,r18
 4008b64:	980d883a 	mov	r6,r19
 4008b68:	9880022e 	bgeu	r19,r2,4008b74 <__sfvwrite_r+0x3f8>
 4008b6c:	1027883a 	mov	r19,r2
 4008b70:	100d883a 	mov	r6,r2
 4008b74:	18c1000c 	andi	r3,r3,1024
 4008b78:	18001c26 	beq	r3,zero,4008bec <__sfvwrite_r+0x470>
 4008b7c:	300b883a 	mov	r5,r6
 4008b80:	a809883a 	mov	r4,r21
 4008b84:	40090640 	call	4009064 <_malloc_r>
 4008b88:	102f883a 	mov	r23,r2
 4008b8c:	10002926 	beq	r2,zero,4008c34 <__sfvwrite_r+0x4b8>
 4008b90:	81400417 	ldw	r5,16(r16)
 4008b94:	b00d883a 	mov	r6,r22
 4008b98:	1009883a 	mov	r4,r2
 4008b9c:	40099540 	call	4009954 <memcpy>
 4008ba0:	8080030b 	ldhu	r2,12(r16)
 4008ba4:	00fedfc4 	movi	r3,-1153
 4008ba8:	10c4703a 	and	r2,r2,r3
 4008bac:	10802014 	ori	r2,r2,128
 4008bb0:	8080030d 	sth	r2,12(r16)
 4008bb4:	bd89883a 	add	r4,r23,r22
 4008bb8:	9d8fc83a 	sub	r7,r19,r22
 4008bbc:	85c00415 	stw	r23,16(r16)
 4008bc0:	84c00515 	stw	r19,20(r16)
 4008bc4:	81000015 	stw	r4,0(r16)
 4008bc8:	9027883a 	mov	r19,r18
 4008bcc:	81c00215 	stw	r7,8(r16)
 4008bd0:	902f883a 	mov	r23,r18
 4008bd4:	003f3806 	br	40088b8 <__alt_data_end+0xfc0088b8>
 4008bd8:	800b883a 	mov	r5,r16
 4008bdc:	a809883a 	mov	r4,r21
 4008be0:	4007f0c0 	call	4007f0c <_fflush_r>
 4008be4:	103fb926 	beq	r2,zero,4008acc <__alt_data_end+0xfc008acc>
 4008be8:	003f6506 	br	4008980 <__alt_data_end+0xfc008980>
 4008bec:	a809883a 	mov	r4,r21
 4008bf0:	400af400 	call	400af40 <_realloc_r>
 4008bf4:	102f883a 	mov	r23,r2
 4008bf8:	103fee1e 	bne	r2,zero,4008bb4 <__alt_data_end+0xfc008bb4>
 4008bfc:	81400417 	ldw	r5,16(r16)
 4008c00:	a809883a 	mov	r4,r21
 4008c04:	400846c0 	call	400846c <_free_r>
 4008c08:	8080030b 	ldhu	r2,12(r16)
 4008c0c:	00ffdfc4 	movi	r3,-129
 4008c10:	1884703a 	and	r2,r3,r2
 4008c14:	00c00304 	movi	r3,12
 4008c18:	a8c00015 	stw	r3,0(r21)
 4008c1c:	003f5906 	br	4008984 <__alt_data_end+0xfc008984>
 4008c20:	94c00044 	addi	r19,r18,1
 4008c24:	02000044 	movi	r8,1
 4008c28:	003f6006 	br	40089ac <__alt_data_end+0xfc0089ac>
 4008c2c:	00bfffc4 	movi	r2,-1
 4008c30:	003f0006 	br	4008834 <__alt_data_end+0xfc008834>
 4008c34:	00800304 	movi	r2,12
 4008c38:	a8800015 	stw	r2,0(r21)
 4008c3c:	8080030b 	ldhu	r2,12(r16)
 4008c40:	003f5006 	br	4008984 <__alt_data_end+0xfc008984>

04008c44 <_fwalk>:
 4008c44:	defff704 	addi	sp,sp,-36
 4008c48:	dd000415 	stw	r20,16(sp)
 4008c4c:	dfc00815 	stw	ra,32(sp)
 4008c50:	ddc00715 	stw	r23,28(sp)
 4008c54:	dd800615 	stw	r22,24(sp)
 4008c58:	dd400515 	stw	r21,20(sp)
 4008c5c:	dcc00315 	stw	r19,12(sp)
 4008c60:	dc800215 	stw	r18,8(sp)
 4008c64:	dc400115 	stw	r17,4(sp)
 4008c68:	dc000015 	stw	r16,0(sp)
 4008c6c:	2500b804 	addi	r20,r4,736
 4008c70:	a0002326 	beq	r20,zero,4008d00 <_fwalk+0xbc>
 4008c74:	282b883a 	mov	r21,r5
 4008c78:	002f883a 	mov	r23,zero
 4008c7c:	05800044 	movi	r22,1
 4008c80:	04ffffc4 	movi	r19,-1
 4008c84:	a4400117 	ldw	r17,4(r20)
 4008c88:	a4800217 	ldw	r18,8(r20)
 4008c8c:	8c7fffc4 	addi	r17,r17,-1
 4008c90:	88000d16 	blt	r17,zero,4008cc8 <_fwalk+0x84>
 4008c94:	94000304 	addi	r16,r18,12
 4008c98:	94800384 	addi	r18,r18,14
 4008c9c:	8080000b 	ldhu	r2,0(r16)
 4008ca0:	8c7fffc4 	addi	r17,r17,-1
 4008ca4:	813ffd04 	addi	r4,r16,-12
 4008ca8:	b080042e 	bgeu	r22,r2,4008cbc <_fwalk+0x78>
 4008cac:	9080000f 	ldh	r2,0(r18)
 4008cb0:	14c00226 	beq	r2,r19,4008cbc <_fwalk+0x78>
 4008cb4:	a83ee83a 	callr	r21
 4008cb8:	b8aeb03a 	or	r23,r23,r2
 4008cbc:	84001a04 	addi	r16,r16,104
 4008cc0:	94801a04 	addi	r18,r18,104
 4008cc4:	8cfff51e 	bne	r17,r19,4008c9c <__alt_data_end+0xfc008c9c>
 4008cc8:	a5000017 	ldw	r20,0(r20)
 4008ccc:	a03fed1e 	bne	r20,zero,4008c84 <__alt_data_end+0xfc008c84>
 4008cd0:	b805883a 	mov	r2,r23
 4008cd4:	dfc00817 	ldw	ra,32(sp)
 4008cd8:	ddc00717 	ldw	r23,28(sp)
 4008cdc:	dd800617 	ldw	r22,24(sp)
 4008ce0:	dd400517 	ldw	r21,20(sp)
 4008ce4:	dd000417 	ldw	r20,16(sp)
 4008ce8:	dcc00317 	ldw	r19,12(sp)
 4008cec:	dc800217 	ldw	r18,8(sp)
 4008cf0:	dc400117 	ldw	r17,4(sp)
 4008cf4:	dc000017 	ldw	r16,0(sp)
 4008cf8:	dec00904 	addi	sp,sp,36
 4008cfc:	f800283a 	ret
 4008d00:	002f883a 	mov	r23,zero
 4008d04:	003ff206 	br	4008cd0 <__alt_data_end+0xfc008cd0>

04008d08 <_fwalk_reent>:
 4008d08:	defff704 	addi	sp,sp,-36
 4008d0c:	dd000415 	stw	r20,16(sp)
 4008d10:	dfc00815 	stw	ra,32(sp)
 4008d14:	ddc00715 	stw	r23,28(sp)
 4008d18:	dd800615 	stw	r22,24(sp)
 4008d1c:	dd400515 	stw	r21,20(sp)
 4008d20:	dcc00315 	stw	r19,12(sp)
 4008d24:	dc800215 	stw	r18,8(sp)
 4008d28:	dc400115 	stw	r17,4(sp)
 4008d2c:	dc000015 	stw	r16,0(sp)
 4008d30:	2500b804 	addi	r20,r4,736
 4008d34:	a0002326 	beq	r20,zero,4008dc4 <_fwalk_reent+0xbc>
 4008d38:	282b883a 	mov	r21,r5
 4008d3c:	2027883a 	mov	r19,r4
 4008d40:	002f883a 	mov	r23,zero
 4008d44:	05800044 	movi	r22,1
 4008d48:	04bfffc4 	movi	r18,-1
 4008d4c:	a4400117 	ldw	r17,4(r20)
 4008d50:	a4000217 	ldw	r16,8(r20)
 4008d54:	8c7fffc4 	addi	r17,r17,-1
 4008d58:	88000c16 	blt	r17,zero,4008d8c <_fwalk_reent+0x84>
 4008d5c:	84000304 	addi	r16,r16,12
 4008d60:	8080000b 	ldhu	r2,0(r16)
 4008d64:	8c7fffc4 	addi	r17,r17,-1
 4008d68:	817ffd04 	addi	r5,r16,-12
 4008d6c:	b080052e 	bgeu	r22,r2,4008d84 <_fwalk_reent+0x7c>
 4008d70:	8080008f 	ldh	r2,2(r16)
 4008d74:	9809883a 	mov	r4,r19
 4008d78:	14800226 	beq	r2,r18,4008d84 <_fwalk_reent+0x7c>
 4008d7c:	a83ee83a 	callr	r21
 4008d80:	b8aeb03a 	or	r23,r23,r2
 4008d84:	84001a04 	addi	r16,r16,104
 4008d88:	8cbff51e 	bne	r17,r18,4008d60 <__alt_data_end+0xfc008d60>
 4008d8c:	a5000017 	ldw	r20,0(r20)
 4008d90:	a03fee1e 	bne	r20,zero,4008d4c <__alt_data_end+0xfc008d4c>
 4008d94:	b805883a 	mov	r2,r23
 4008d98:	dfc00817 	ldw	ra,32(sp)
 4008d9c:	ddc00717 	ldw	r23,28(sp)
 4008da0:	dd800617 	ldw	r22,24(sp)
 4008da4:	dd400517 	ldw	r21,20(sp)
 4008da8:	dd000417 	ldw	r20,16(sp)
 4008dac:	dcc00317 	ldw	r19,12(sp)
 4008db0:	dc800217 	ldw	r18,8(sp)
 4008db4:	dc400117 	ldw	r17,4(sp)
 4008db8:	dc000017 	ldw	r16,0(sp)
 4008dbc:	dec00904 	addi	sp,sp,36
 4008dc0:	f800283a 	ret
 4008dc4:	002f883a 	mov	r23,zero
 4008dc8:	003ff206 	br	4008d94 <__alt_data_end+0xfc008d94>

04008dcc <_setlocale_r>:
 4008dcc:	30001b26 	beq	r6,zero,4008e3c <_setlocale_r+0x70>
 4008dd0:	01410074 	movhi	r5,1025
 4008dd4:	defffe04 	addi	sp,sp,-8
 4008dd8:	2956f904 	addi	r5,r5,23524
 4008ddc:	3009883a 	mov	r4,r6
 4008de0:	dc000015 	stw	r16,0(sp)
 4008de4:	dfc00115 	stw	ra,4(sp)
 4008de8:	3021883a 	mov	r16,r6
 4008dec:	400b6a80 	call	400b6a8 <strcmp>
 4008df0:	1000061e 	bne	r2,zero,4008e0c <_setlocale_r+0x40>
 4008df4:	00810074 	movhi	r2,1025
 4008df8:	1096f804 	addi	r2,r2,23520
 4008dfc:	dfc00117 	ldw	ra,4(sp)
 4008e00:	dc000017 	ldw	r16,0(sp)
 4008e04:	dec00204 	addi	sp,sp,8
 4008e08:	f800283a 	ret
 4008e0c:	01410074 	movhi	r5,1025
 4008e10:	2956f804 	addi	r5,r5,23520
 4008e14:	8009883a 	mov	r4,r16
 4008e18:	400b6a80 	call	400b6a8 <strcmp>
 4008e1c:	103ff526 	beq	r2,zero,4008df4 <__alt_data_end+0xfc008df4>
 4008e20:	01410074 	movhi	r5,1025
 4008e24:	2956e304 	addi	r5,r5,23436
 4008e28:	8009883a 	mov	r4,r16
 4008e2c:	400b6a80 	call	400b6a8 <strcmp>
 4008e30:	103ff026 	beq	r2,zero,4008df4 <__alt_data_end+0xfc008df4>
 4008e34:	0005883a 	mov	r2,zero
 4008e38:	003ff006 	br	4008dfc <__alt_data_end+0xfc008dfc>
 4008e3c:	00810074 	movhi	r2,1025
 4008e40:	1096f804 	addi	r2,r2,23520
 4008e44:	f800283a 	ret

04008e48 <__locale_charset>:
 4008e48:	00810074 	movhi	r2,1025
 4008e4c:	10988004 	addi	r2,r2,25088
 4008e50:	f800283a 	ret

04008e54 <__locale_mb_cur_max>:
 4008e54:	00810074 	movhi	r2,1025
 4008e58:	109e2e04 	addi	r2,r2,30904
 4008e5c:	10800017 	ldw	r2,0(r2)
 4008e60:	f800283a 	ret

04008e64 <__locale_msgcharset>:
 4008e64:	00810074 	movhi	r2,1025
 4008e68:	10987804 	addi	r2,r2,25056
 4008e6c:	f800283a 	ret

04008e70 <__locale_cjk_lang>:
 4008e70:	0005883a 	mov	r2,zero
 4008e74:	f800283a 	ret

04008e78 <_localeconv_r>:
 4008e78:	00810074 	movhi	r2,1025
 4008e7c:	10988804 	addi	r2,r2,25120
 4008e80:	f800283a 	ret

04008e84 <setlocale>:
 4008e84:	00810074 	movhi	r2,1025
 4008e88:	109e2d04 	addi	r2,r2,30900
 4008e8c:	280d883a 	mov	r6,r5
 4008e90:	200b883a 	mov	r5,r4
 4008e94:	11000017 	ldw	r4,0(r2)
 4008e98:	4008dcc1 	jmpi	4008dcc <_setlocale_r>

04008e9c <localeconv>:
 4008e9c:	00810074 	movhi	r2,1025
 4008ea0:	10988804 	addi	r2,r2,25120
 4008ea4:	f800283a 	ret

04008ea8 <__smakebuf_r>:
 4008ea8:	2880030b 	ldhu	r2,12(r5)
 4008eac:	10c0008c 	andi	r3,r2,2
 4008eb0:	1800411e 	bne	r3,zero,4008fb8 <__smakebuf_r+0x110>
 4008eb4:	deffec04 	addi	sp,sp,-80
 4008eb8:	dc000f15 	stw	r16,60(sp)
 4008ebc:	2821883a 	mov	r16,r5
 4008ec0:	2940038f 	ldh	r5,14(r5)
 4008ec4:	dc401015 	stw	r17,64(sp)
 4008ec8:	dfc01315 	stw	ra,76(sp)
 4008ecc:	dcc01215 	stw	r19,72(sp)
 4008ed0:	dc801115 	stw	r18,68(sp)
 4008ed4:	2023883a 	mov	r17,r4
 4008ed8:	28001c16 	blt	r5,zero,4008f4c <__smakebuf_r+0xa4>
 4008edc:	d80d883a 	mov	r6,sp
 4008ee0:	400d4700 	call	400d470 <_fstat_r>
 4008ee4:	10001816 	blt	r2,zero,4008f48 <__smakebuf_r+0xa0>
 4008ee8:	d8800117 	ldw	r2,4(sp)
 4008eec:	00e00014 	movui	r3,32768
 4008ef0:	10bc000c 	andi	r2,r2,61440
 4008ef4:	14c80020 	cmpeqi	r19,r2,8192
 4008ef8:	10c03726 	beq	r2,r3,4008fd8 <__smakebuf_r+0x130>
 4008efc:	80c0030b 	ldhu	r3,12(r16)
 4008f00:	18c20014 	ori	r3,r3,2048
 4008f04:	80c0030d 	sth	r3,12(r16)
 4008f08:	00c80004 	movi	r3,8192
 4008f0c:	10c0521e 	bne	r2,r3,4009058 <__smakebuf_r+0x1b0>
 4008f10:	8140038f 	ldh	r5,14(r16)
 4008f14:	8809883a 	mov	r4,r17
 4008f18:	400d4cc0 	call	400d4cc <_isatty_r>
 4008f1c:	10004c26 	beq	r2,zero,4009050 <__smakebuf_r+0x1a8>
 4008f20:	8080030b 	ldhu	r2,12(r16)
 4008f24:	80c010c4 	addi	r3,r16,67
 4008f28:	80c00015 	stw	r3,0(r16)
 4008f2c:	10800054 	ori	r2,r2,1
 4008f30:	8080030d 	sth	r2,12(r16)
 4008f34:	00800044 	movi	r2,1
 4008f38:	80c00415 	stw	r3,16(r16)
 4008f3c:	80800515 	stw	r2,20(r16)
 4008f40:	04810004 	movi	r18,1024
 4008f44:	00000706 	br	4008f64 <__smakebuf_r+0xbc>
 4008f48:	8080030b 	ldhu	r2,12(r16)
 4008f4c:	10c0200c 	andi	r3,r2,128
 4008f50:	18001f1e 	bne	r3,zero,4008fd0 <__smakebuf_r+0x128>
 4008f54:	04810004 	movi	r18,1024
 4008f58:	10820014 	ori	r2,r2,2048
 4008f5c:	8080030d 	sth	r2,12(r16)
 4008f60:	0027883a 	mov	r19,zero
 4008f64:	900b883a 	mov	r5,r18
 4008f68:	8809883a 	mov	r4,r17
 4008f6c:	40090640 	call	4009064 <_malloc_r>
 4008f70:	10002c26 	beq	r2,zero,4009024 <__smakebuf_r+0x17c>
 4008f74:	80c0030b 	ldhu	r3,12(r16)
 4008f78:	01010034 	movhi	r4,1024
 4008f7c:	211fe804 	addi	r4,r4,32672
 4008f80:	89000f15 	stw	r4,60(r17)
 4008f84:	18c02014 	ori	r3,r3,128
 4008f88:	80c0030d 	sth	r3,12(r16)
 4008f8c:	80800015 	stw	r2,0(r16)
 4008f90:	80800415 	stw	r2,16(r16)
 4008f94:	84800515 	stw	r18,20(r16)
 4008f98:	98001a1e 	bne	r19,zero,4009004 <__smakebuf_r+0x15c>
 4008f9c:	dfc01317 	ldw	ra,76(sp)
 4008fa0:	dcc01217 	ldw	r19,72(sp)
 4008fa4:	dc801117 	ldw	r18,68(sp)
 4008fa8:	dc401017 	ldw	r17,64(sp)
 4008fac:	dc000f17 	ldw	r16,60(sp)
 4008fb0:	dec01404 	addi	sp,sp,80
 4008fb4:	f800283a 	ret
 4008fb8:	288010c4 	addi	r2,r5,67
 4008fbc:	28800015 	stw	r2,0(r5)
 4008fc0:	28800415 	stw	r2,16(r5)
 4008fc4:	00800044 	movi	r2,1
 4008fc8:	28800515 	stw	r2,20(r5)
 4008fcc:	f800283a 	ret
 4008fd0:	04801004 	movi	r18,64
 4008fd4:	003fe006 	br	4008f58 <__alt_data_end+0xfc008f58>
 4008fd8:	81000a17 	ldw	r4,40(r16)
 4008fdc:	00c10074 	movhi	r3,1025
 4008fe0:	18ed9104 	addi	r3,r3,-18876
 4008fe4:	20ffc51e 	bne	r4,r3,4008efc <__alt_data_end+0xfc008efc>
 4008fe8:	8080030b 	ldhu	r2,12(r16)
 4008fec:	04810004 	movi	r18,1024
 4008ff0:	84801315 	stw	r18,76(r16)
 4008ff4:	1484b03a 	or	r2,r2,r18
 4008ff8:	8080030d 	sth	r2,12(r16)
 4008ffc:	0027883a 	mov	r19,zero
 4009000:	003fd806 	br	4008f64 <__alt_data_end+0xfc008f64>
 4009004:	8140038f 	ldh	r5,14(r16)
 4009008:	8809883a 	mov	r4,r17
 400900c:	400d4cc0 	call	400d4cc <_isatty_r>
 4009010:	103fe226 	beq	r2,zero,4008f9c <__alt_data_end+0xfc008f9c>
 4009014:	8080030b 	ldhu	r2,12(r16)
 4009018:	10800054 	ori	r2,r2,1
 400901c:	8080030d 	sth	r2,12(r16)
 4009020:	003fde06 	br	4008f9c <__alt_data_end+0xfc008f9c>
 4009024:	8080030b 	ldhu	r2,12(r16)
 4009028:	10c0800c 	andi	r3,r2,512
 400902c:	183fdb1e 	bne	r3,zero,4008f9c <__alt_data_end+0xfc008f9c>
 4009030:	10800094 	ori	r2,r2,2
 4009034:	80c010c4 	addi	r3,r16,67
 4009038:	8080030d 	sth	r2,12(r16)
 400903c:	00800044 	movi	r2,1
 4009040:	80c00015 	stw	r3,0(r16)
 4009044:	80c00415 	stw	r3,16(r16)
 4009048:	80800515 	stw	r2,20(r16)
 400904c:	003fd306 	br	4008f9c <__alt_data_end+0xfc008f9c>
 4009050:	04810004 	movi	r18,1024
 4009054:	003fc306 	br	4008f64 <__alt_data_end+0xfc008f64>
 4009058:	0027883a 	mov	r19,zero
 400905c:	04810004 	movi	r18,1024
 4009060:	003fc006 	br	4008f64 <__alt_data_end+0xfc008f64>

04009064 <_malloc_r>:
 4009064:	defff504 	addi	sp,sp,-44
 4009068:	dc800315 	stw	r18,12(sp)
 400906c:	dfc00a15 	stw	ra,40(sp)
 4009070:	df000915 	stw	fp,36(sp)
 4009074:	ddc00815 	stw	r23,32(sp)
 4009078:	dd800715 	stw	r22,28(sp)
 400907c:	dd400615 	stw	r21,24(sp)
 4009080:	dd000515 	stw	r20,20(sp)
 4009084:	dcc00415 	stw	r19,16(sp)
 4009088:	dc400215 	stw	r17,8(sp)
 400908c:	dc000115 	stw	r16,4(sp)
 4009090:	288002c4 	addi	r2,r5,11
 4009094:	00c00584 	movi	r3,22
 4009098:	2025883a 	mov	r18,r4
 400909c:	18807f2e 	bgeu	r3,r2,400929c <_malloc_r+0x238>
 40090a0:	047ffe04 	movi	r17,-8
 40090a4:	1462703a 	and	r17,r2,r17
 40090a8:	8800a316 	blt	r17,zero,4009338 <_malloc_r+0x2d4>
 40090ac:	8940a236 	bltu	r17,r5,4009338 <_malloc_r+0x2d4>
 40090b0:	40111640 	call	4011164 <__malloc_lock>
 40090b4:	00807dc4 	movi	r2,503
 40090b8:	1441e92e 	bgeu	r2,r17,4009860 <_malloc_r+0x7fc>
 40090bc:	8804d27a 	srli	r2,r17,9
 40090c0:	1000a126 	beq	r2,zero,4009348 <_malloc_r+0x2e4>
 40090c4:	00c00104 	movi	r3,4
 40090c8:	18811e36 	bltu	r3,r2,4009544 <_malloc_r+0x4e0>
 40090cc:	8804d1ba 	srli	r2,r17,6
 40090d0:	12000e44 	addi	r8,r2,57
 40090d4:	11c00e04 	addi	r7,r2,56
 40090d8:	4209883a 	add	r4,r8,r8
 40090dc:	04c10074 	movhi	r19,1025
 40090e0:	2109883a 	add	r4,r4,r4
 40090e4:	9cd89604 	addi	r19,r19,25176
 40090e8:	2109883a 	add	r4,r4,r4
 40090ec:	9909883a 	add	r4,r19,r4
 40090f0:	24000117 	ldw	r16,4(r4)
 40090f4:	213ffe04 	addi	r4,r4,-8
 40090f8:	24009726 	beq	r4,r16,4009358 <_malloc_r+0x2f4>
 40090fc:	80800117 	ldw	r2,4(r16)
 4009100:	01bfff04 	movi	r6,-4
 4009104:	014003c4 	movi	r5,15
 4009108:	1184703a 	and	r2,r2,r6
 400910c:	1447c83a 	sub	r3,r2,r17
 4009110:	28c00716 	blt	r5,r3,4009130 <_malloc_r+0xcc>
 4009114:	1800920e 	bge	r3,zero,4009360 <_malloc_r+0x2fc>
 4009118:	84000317 	ldw	r16,12(r16)
 400911c:	24008e26 	beq	r4,r16,4009358 <_malloc_r+0x2f4>
 4009120:	80800117 	ldw	r2,4(r16)
 4009124:	1184703a 	and	r2,r2,r6
 4009128:	1447c83a 	sub	r3,r2,r17
 400912c:	28fff90e 	bge	r5,r3,4009114 <__alt_data_end+0xfc009114>
 4009130:	3809883a 	mov	r4,r7
 4009134:	01810074 	movhi	r6,1025
 4009138:	9c000417 	ldw	r16,16(r19)
 400913c:	31989604 	addi	r6,r6,25176
 4009140:	32000204 	addi	r8,r6,8
 4009144:	82013426 	beq	r16,r8,4009618 <_malloc_r+0x5b4>
 4009148:	80c00117 	ldw	r3,4(r16)
 400914c:	00bfff04 	movi	r2,-4
 4009150:	188e703a 	and	r7,r3,r2
 4009154:	3c45c83a 	sub	r2,r7,r17
 4009158:	00c003c4 	movi	r3,15
 400915c:	18811f16 	blt	r3,r2,40095dc <_malloc_r+0x578>
 4009160:	32000515 	stw	r8,20(r6)
 4009164:	32000415 	stw	r8,16(r6)
 4009168:	10007f0e 	bge	r2,zero,4009368 <_malloc_r+0x304>
 400916c:	00807fc4 	movi	r2,511
 4009170:	11c0fd36 	bltu	r2,r7,4009568 <_malloc_r+0x504>
 4009174:	3806d0fa 	srli	r3,r7,3
 4009178:	01c00044 	movi	r7,1
 400917c:	30800117 	ldw	r2,4(r6)
 4009180:	19400044 	addi	r5,r3,1
 4009184:	294b883a 	add	r5,r5,r5
 4009188:	1807d0ba 	srai	r3,r3,2
 400918c:	294b883a 	add	r5,r5,r5
 4009190:	294b883a 	add	r5,r5,r5
 4009194:	298b883a 	add	r5,r5,r6
 4009198:	38c6983a 	sll	r3,r7,r3
 400919c:	29c00017 	ldw	r7,0(r5)
 40091a0:	2a7ffe04 	addi	r9,r5,-8
 40091a4:	1886b03a 	or	r3,r3,r2
 40091a8:	82400315 	stw	r9,12(r16)
 40091ac:	81c00215 	stw	r7,8(r16)
 40091b0:	30c00115 	stw	r3,4(r6)
 40091b4:	2c000015 	stw	r16,0(r5)
 40091b8:	3c000315 	stw	r16,12(r7)
 40091bc:	2005d0ba 	srai	r2,r4,2
 40091c0:	01400044 	movi	r5,1
 40091c4:	288a983a 	sll	r5,r5,r2
 40091c8:	19406f36 	bltu	r3,r5,4009388 <_malloc_r+0x324>
 40091cc:	28c4703a 	and	r2,r5,r3
 40091d0:	10000a1e 	bne	r2,zero,40091fc <_malloc_r+0x198>
 40091d4:	00bfff04 	movi	r2,-4
 40091d8:	294b883a 	add	r5,r5,r5
 40091dc:	2088703a 	and	r4,r4,r2
 40091e0:	28c4703a 	and	r2,r5,r3
 40091e4:	21000104 	addi	r4,r4,4
 40091e8:	1000041e 	bne	r2,zero,40091fc <_malloc_r+0x198>
 40091ec:	294b883a 	add	r5,r5,r5
 40091f0:	28c4703a 	and	r2,r5,r3
 40091f4:	21000104 	addi	r4,r4,4
 40091f8:	103ffc26 	beq	r2,zero,40091ec <__alt_data_end+0xfc0091ec>
 40091fc:	02bfff04 	movi	r10,-4
 4009200:	024003c4 	movi	r9,15
 4009204:	21800044 	addi	r6,r4,1
 4009208:	318d883a 	add	r6,r6,r6
 400920c:	318d883a 	add	r6,r6,r6
 4009210:	318d883a 	add	r6,r6,r6
 4009214:	998d883a 	add	r6,r19,r6
 4009218:	333ffe04 	addi	r12,r6,-8
 400921c:	2017883a 	mov	r11,r4
 4009220:	31800104 	addi	r6,r6,4
 4009224:	34000017 	ldw	r16,0(r6)
 4009228:	31fffd04 	addi	r7,r6,-12
 400922c:	81c0041e 	bne	r16,r7,4009240 <_malloc_r+0x1dc>
 4009230:	0000fb06 	br	4009620 <_malloc_r+0x5bc>
 4009234:	1801030e 	bge	r3,zero,4009644 <_malloc_r+0x5e0>
 4009238:	84000317 	ldw	r16,12(r16)
 400923c:	81c0f826 	beq	r16,r7,4009620 <_malloc_r+0x5bc>
 4009240:	80800117 	ldw	r2,4(r16)
 4009244:	1284703a 	and	r2,r2,r10
 4009248:	1447c83a 	sub	r3,r2,r17
 400924c:	48fff90e 	bge	r9,r3,4009234 <__alt_data_end+0xfc009234>
 4009250:	80800317 	ldw	r2,12(r16)
 4009254:	81000217 	ldw	r4,8(r16)
 4009258:	89400054 	ori	r5,r17,1
 400925c:	81400115 	stw	r5,4(r16)
 4009260:	20800315 	stw	r2,12(r4)
 4009264:	11000215 	stw	r4,8(r2)
 4009268:	8463883a 	add	r17,r16,r17
 400926c:	9c400515 	stw	r17,20(r19)
 4009270:	9c400415 	stw	r17,16(r19)
 4009274:	18800054 	ori	r2,r3,1
 4009278:	88800115 	stw	r2,4(r17)
 400927c:	8a000315 	stw	r8,12(r17)
 4009280:	8a000215 	stw	r8,8(r17)
 4009284:	88e3883a 	add	r17,r17,r3
 4009288:	88c00015 	stw	r3,0(r17)
 400928c:	9009883a 	mov	r4,r18
 4009290:	40111880 	call	4011188 <__malloc_unlock>
 4009294:	80800204 	addi	r2,r16,8
 4009298:	00001b06 	br	4009308 <_malloc_r+0x2a4>
 400929c:	04400404 	movi	r17,16
 40092a0:	89402536 	bltu	r17,r5,4009338 <_malloc_r+0x2d4>
 40092a4:	40111640 	call	4011164 <__malloc_lock>
 40092a8:	00800184 	movi	r2,6
 40092ac:	01000084 	movi	r4,2
 40092b0:	04c10074 	movhi	r19,1025
 40092b4:	1085883a 	add	r2,r2,r2
 40092b8:	9cd89604 	addi	r19,r19,25176
 40092bc:	1085883a 	add	r2,r2,r2
 40092c0:	9885883a 	add	r2,r19,r2
 40092c4:	14000117 	ldw	r16,4(r2)
 40092c8:	10fffe04 	addi	r3,r2,-8
 40092cc:	80c0d926 	beq	r16,r3,4009634 <_malloc_r+0x5d0>
 40092d0:	80c00117 	ldw	r3,4(r16)
 40092d4:	81000317 	ldw	r4,12(r16)
 40092d8:	00bfff04 	movi	r2,-4
 40092dc:	1884703a 	and	r2,r3,r2
 40092e0:	81400217 	ldw	r5,8(r16)
 40092e4:	8085883a 	add	r2,r16,r2
 40092e8:	10c00117 	ldw	r3,4(r2)
 40092ec:	29000315 	stw	r4,12(r5)
 40092f0:	21400215 	stw	r5,8(r4)
 40092f4:	18c00054 	ori	r3,r3,1
 40092f8:	10c00115 	stw	r3,4(r2)
 40092fc:	9009883a 	mov	r4,r18
 4009300:	40111880 	call	4011188 <__malloc_unlock>
 4009304:	80800204 	addi	r2,r16,8
 4009308:	dfc00a17 	ldw	ra,40(sp)
 400930c:	df000917 	ldw	fp,36(sp)
 4009310:	ddc00817 	ldw	r23,32(sp)
 4009314:	dd800717 	ldw	r22,28(sp)
 4009318:	dd400617 	ldw	r21,24(sp)
 400931c:	dd000517 	ldw	r20,20(sp)
 4009320:	dcc00417 	ldw	r19,16(sp)
 4009324:	dc800317 	ldw	r18,12(sp)
 4009328:	dc400217 	ldw	r17,8(sp)
 400932c:	dc000117 	ldw	r16,4(sp)
 4009330:	dec00b04 	addi	sp,sp,44
 4009334:	f800283a 	ret
 4009338:	00800304 	movi	r2,12
 400933c:	90800015 	stw	r2,0(r18)
 4009340:	0005883a 	mov	r2,zero
 4009344:	003ff006 	br	4009308 <__alt_data_end+0xfc009308>
 4009348:	01002004 	movi	r4,128
 400934c:	02001004 	movi	r8,64
 4009350:	01c00fc4 	movi	r7,63
 4009354:	003f6106 	br	40090dc <__alt_data_end+0xfc0090dc>
 4009358:	4009883a 	mov	r4,r8
 400935c:	003f7506 	br	4009134 <__alt_data_end+0xfc009134>
 4009360:	81000317 	ldw	r4,12(r16)
 4009364:	003fde06 	br	40092e0 <__alt_data_end+0xfc0092e0>
 4009368:	81c5883a 	add	r2,r16,r7
 400936c:	11400117 	ldw	r5,4(r2)
 4009370:	9009883a 	mov	r4,r18
 4009374:	29400054 	ori	r5,r5,1
 4009378:	11400115 	stw	r5,4(r2)
 400937c:	40111880 	call	4011188 <__malloc_unlock>
 4009380:	80800204 	addi	r2,r16,8
 4009384:	003fe006 	br	4009308 <__alt_data_end+0xfc009308>
 4009388:	9c000217 	ldw	r16,8(r19)
 400938c:	00bfff04 	movi	r2,-4
 4009390:	85800117 	ldw	r22,4(r16)
 4009394:	b0ac703a 	and	r22,r22,r2
 4009398:	b4400336 	bltu	r22,r17,40093a8 <_malloc_r+0x344>
 400939c:	b445c83a 	sub	r2,r22,r17
 40093a0:	00c003c4 	movi	r3,15
 40093a4:	18805d16 	blt	r3,r2,400951c <_malloc_r+0x4b8>
 40093a8:	05c10074 	movhi	r23,1025
 40093ac:	008100b4 	movhi	r2,1026
 40093b0:	10a52404 	addi	r2,r2,-27504
 40093b4:	bdde2f04 	addi	r23,r23,30908
 40093b8:	15400017 	ldw	r21,0(r2)
 40093bc:	b8c00017 	ldw	r3,0(r23)
 40093c0:	00bfffc4 	movi	r2,-1
 40093c4:	858d883a 	add	r6,r16,r22
 40093c8:	8d6b883a 	add	r21,r17,r21
 40093cc:	1880ea26 	beq	r3,r2,4009778 <_malloc_r+0x714>
 40093d0:	ad4403c4 	addi	r21,r21,4111
 40093d4:	00bc0004 	movi	r2,-4096
 40093d8:	a8aa703a 	and	r21,r21,r2
 40093dc:	a80b883a 	mov	r5,r21
 40093e0:	9009883a 	mov	r4,r18
 40093e4:	d9800015 	stw	r6,0(sp)
 40093e8:	400b5180 	call	400b518 <_sbrk_r>
 40093ec:	1029883a 	mov	r20,r2
 40093f0:	00bfffc4 	movi	r2,-1
 40093f4:	d9800017 	ldw	r6,0(sp)
 40093f8:	a080e826 	beq	r20,r2,400979c <_malloc_r+0x738>
 40093fc:	a180a636 	bltu	r20,r6,4009698 <_malloc_r+0x634>
 4009400:	070100b4 	movhi	fp,1026
 4009404:	e7253704 	addi	fp,fp,-27428
 4009408:	e0800017 	ldw	r2,0(fp)
 400940c:	a887883a 	add	r3,r21,r2
 4009410:	e0c00015 	stw	r3,0(fp)
 4009414:	3500e626 	beq	r6,r20,40097b0 <_malloc_r+0x74c>
 4009418:	b9000017 	ldw	r4,0(r23)
 400941c:	00bfffc4 	movi	r2,-1
 4009420:	2080ee26 	beq	r4,r2,40097dc <_malloc_r+0x778>
 4009424:	a185c83a 	sub	r2,r20,r6
 4009428:	10c5883a 	add	r2,r2,r3
 400942c:	e0800015 	stw	r2,0(fp)
 4009430:	a0c001cc 	andi	r3,r20,7
 4009434:	1800bc26 	beq	r3,zero,4009728 <_malloc_r+0x6c4>
 4009438:	a0e9c83a 	sub	r20,r20,r3
 400943c:	00840204 	movi	r2,4104
 4009440:	a5000204 	addi	r20,r20,8
 4009444:	10c7c83a 	sub	r3,r2,r3
 4009448:	a545883a 	add	r2,r20,r21
 400944c:	1083ffcc 	andi	r2,r2,4095
 4009450:	18abc83a 	sub	r21,r3,r2
 4009454:	a80b883a 	mov	r5,r21
 4009458:	9009883a 	mov	r4,r18
 400945c:	400b5180 	call	400b518 <_sbrk_r>
 4009460:	00ffffc4 	movi	r3,-1
 4009464:	10c0e126 	beq	r2,r3,40097ec <_malloc_r+0x788>
 4009468:	1505c83a 	sub	r2,r2,r20
 400946c:	1545883a 	add	r2,r2,r21
 4009470:	10800054 	ori	r2,r2,1
 4009474:	e0c00017 	ldw	r3,0(fp)
 4009478:	9d000215 	stw	r20,8(r19)
 400947c:	a0800115 	stw	r2,4(r20)
 4009480:	a8c7883a 	add	r3,r21,r3
 4009484:	e0c00015 	stw	r3,0(fp)
 4009488:	84c00e26 	beq	r16,r19,40094c4 <_malloc_r+0x460>
 400948c:	018003c4 	movi	r6,15
 4009490:	3580a72e 	bgeu	r6,r22,4009730 <_malloc_r+0x6cc>
 4009494:	81400117 	ldw	r5,4(r16)
 4009498:	013ffe04 	movi	r4,-8
 400949c:	b0bffd04 	addi	r2,r22,-12
 40094a0:	1104703a 	and	r2,r2,r4
 40094a4:	2900004c 	andi	r4,r5,1
 40094a8:	2088b03a 	or	r4,r4,r2
 40094ac:	81000115 	stw	r4,4(r16)
 40094b0:	01400144 	movi	r5,5
 40094b4:	8089883a 	add	r4,r16,r2
 40094b8:	21400115 	stw	r5,4(r4)
 40094bc:	21400215 	stw	r5,8(r4)
 40094c0:	3080cd36 	bltu	r6,r2,40097f8 <_malloc_r+0x794>
 40094c4:	008100b4 	movhi	r2,1026
 40094c8:	10a52304 	addi	r2,r2,-27508
 40094cc:	11000017 	ldw	r4,0(r2)
 40094d0:	20c0012e 	bgeu	r4,r3,40094d8 <_malloc_r+0x474>
 40094d4:	10c00015 	stw	r3,0(r2)
 40094d8:	008100b4 	movhi	r2,1026
 40094dc:	10a52204 	addi	r2,r2,-27512
 40094e0:	11000017 	ldw	r4,0(r2)
 40094e4:	9c000217 	ldw	r16,8(r19)
 40094e8:	20c0012e 	bgeu	r4,r3,40094f0 <_malloc_r+0x48c>
 40094ec:	10c00015 	stw	r3,0(r2)
 40094f0:	80c00117 	ldw	r3,4(r16)
 40094f4:	00bfff04 	movi	r2,-4
 40094f8:	1886703a 	and	r3,r3,r2
 40094fc:	1c45c83a 	sub	r2,r3,r17
 4009500:	1c400236 	bltu	r3,r17,400950c <_malloc_r+0x4a8>
 4009504:	00c003c4 	movi	r3,15
 4009508:	18800416 	blt	r3,r2,400951c <_malloc_r+0x4b8>
 400950c:	9009883a 	mov	r4,r18
 4009510:	40111880 	call	4011188 <__malloc_unlock>
 4009514:	0005883a 	mov	r2,zero
 4009518:	003f7b06 	br	4009308 <__alt_data_end+0xfc009308>
 400951c:	88c00054 	ori	r3,r17,1
 4009520:	80c00115 	stw	r3,4(r16)
 4009524:	8463883a 	add	r17,r16,r17
 4009528:	10800054 	ori	r2,r2,1
 400952c:	9c400215 	stw	r17,8(r19)
 4009530:	88800115 	stw	r2,4(r17)
 4009534:	9009883a 	mov	r4,r18
 4009538:	40111880 	call	4011188 <__malloc_unlock>
 400953c:	80800204 	addi	r2,r16,8
 4009540:	003f7106 	br	4009308 <__alt_data_end+0xfc009308>
 4009544:	00c00504 	movi	r3,20
 4009548:	18804a2e 	bgeu	r3,r2,4009674 <_malloc_r+0x610>
 400954c:	00c01504 	movi	r3,84
 4009550:	18806e36 	bltu	r3,r2,400970c <_malloc_r+0x6a8>
 4009554:	8804d33a 	srli	r2,r17,12
 4009558:	12001bc4 	addi	r8,r2,111
 400955c:	11c01b84 	addi	r7,r2,110
 4009560:	4209883a 	add	r4,r8,r8
 4009564:	003edd06 	br	40090dc <__alt_data_end+0xfc0090dc>
 4009568:	3804d27a 	srli	r2,r7,9
 400956c:	00c00104 	movi	r3,4
 4009570:	1880442e 	bgeu	r3,r2,4009684 <_malloc_r+0x620>
 4009574:	00c00504 	movi	r3,20
 4009578:	18808136 	bltu	r3,r2,4009780 <_malloc_r+0x71c>
 400957c:	11401704 	addi	r5,r2,92
 4009580:	10c016c4 	addi	r3,r2,91
 4009584:	294b883a 	add	r5,r5,r5
 4009588:	294b883a 	add	r5,r5,r5
 400958c:	294b883a 	add	r5,r5,r5
 4009590:	994b883a 	add	r5,r19,r5
 4009594:	28800017 	ldw	r2,0(r5)
 4009598:	01810074 	movhi	r6,1025
 400959c:	297ffe04 	addi	r5,r5,-8
 40095a0:	31989604 	addi	r6,r6,25176
 40095a4:	28806526 	beq	r5,r2,400973c <_malloc_r+0x6d8>
 40095a8:	01bfff04 	movi	r6,-4
 40095ac:	10c00117 	ldw	r3,4(r2)
 40095b0:	1986703a 	and	r3,r3,r6
 40095b4:	38c0022e 	bgeu	r7,r3,40095c0 <_malloc_r+0x55c>
 40095b8:	10800217 	ldw	r2,8(r2)
 40095bc:	28bffb1e 	bne	r5,r2,40095ac <__alt_data_end+0xfc0095ac>
 40095c0:	11400317 	ldw	r5,12(r2)
 40095c4:	98c00117 	ldw	r3,4(r19)
 40095c8:	81400315 	stw	r5,12(r16)
 40095cc:	80800215 	stw	r2,8(r16)
 40095d0:	2c000215 	stw	r16,8(r5)
 40095d4:	14000315 	stw	r16,12(r2)
 40095d8:	003ef806 	br	40091bc <__alt_data_end+0xfc0091bc>
 40095dc:	88c00054 	ori	r3,r17,1
 40095e0:	80c00115 	stw	r3,4(r16)
 40095e4:	8463883a 	add	r17,r16,r17
 40095e8:	34400515 	stw	r17,20(r6)
 40095ec:	34400415 	stw	r17,16(r6)
 40095f0:	10c00054 	ori	r3,r2,1
 40095f4:	8a000315 	stw	r8,12(r17)
 40095f8:	8a000215 	stw	r8,8(r17)
 40095fc:	88c00115 	stw	r3,4(r17)
 4009600:	88a3883a 	add	r17,r17,r2
 4009604:	88800015 	stw	r2,0(r17)
 4009608:	9009883a 	mov	r4,r18
 400960c:	40111880 	call	4011188 <__malloc_unlock>
 4009610:	80800204 	addi	r2,r16,8
 4009614:	003f3c06 	br	4009308 <__alt_data_end+0xfc009308>
 4009618:	30c00117 	ldw	r3,4(r6)
 400961c:	003ee706 	br	40091bc <__alt_data_end+0xfc0091bc>
 4009620:	5ac00044 	addi	r11,r11,1
 4009624:	588000cc 	andi	r2,r11,3
 4009628:	31800204 	addi	r6,r6,8
 400962c:	103efd1e 	bne	r2,zero,4009224 <__alt_data_end+0xfc009224>
 4009630:	00002406 	br	40096c4 <_malloc_r+0x660>
 4009634:	14000317 	ldw	r16,12(r2)
 4009638:	143f251e 	bne	r2,r16,40092d0 <__alt_data_end+0xfc0092d0>
 400963c:	21000084 	addi	r4,r4,2
 4009640:	003ebc06 	br	4009134 <__alt_data_end+0xfc009134>
 4009644:	8085883a 	add	r2,r16,r2
 4009648:	10c00117 	ldw	r3,4(r2)
 400964c:	81000317 	ldw	r4,12(r16)
 4009650:	81400217 	ldw	r5,8(r16)
 4009654:	18c00054 	ori	r3,r3,1
 4009658:	10c00115 	stw	r3,4(r2)
 400965c:	29000315 	stw	r4,12(r5)
 4009660:	21400215 	stw	r5,8(r4)
 4009664:	9009883a 	mov	r4,r18
 4009668:	40111880 	call	4011188 <__malloc_unlock>
 400966c:	80800204 	addi	r2,r16,8
 4009670:	003f2506 	br	4009308 <__alt_data_end+0xfc009308>
 4009674:	12001704 	addi	r8,r2,92
 4009678:	11c016c4 	addi	r7,r2,91
 400967c:	4209883a 	add	r4,r8,r8
 4009680:	003e9606 	br	40090dc <__alt_data_end+0xfc0090dc>
 4009684:	3804d1ba 	srli	r2,r7,6
 4009688:	11400e44 	addi	r5,r2,57
 400968c:	10c00e04 	addi	r3,r2,56
 4009690:	294b883a 	add	r5,r5,r5
 4009694:	003fbc06 	br	4009588 <__alt_data_end+0xfc009588>
 4009698:	84ff5926 	beq	r16,r19,4009400 <__alt_data_end+0xfc009400>
 400969c:	00810074 	movhi	r2,1025
 40096a0:	10989604 	addi	r2,r2,25176
 40096a4:	14000217 	ldw	r16,8(r2)
 40096a8:	00bfff04 	movi	r2,-4
 40096ac:	80c00117 	ldw	r3,4(r16)
 40096b0:	1886703a 	and	r3,r3,r2
 40096b4:	003f9106 	br	40094fc <__alt_data_end+0xfc0094fc>
 40096b8:	60800217 	ldw	r2,8(r12)
 40096bc:	213fffc4 	addi	r4,r4,-1
 40096c0:	1300651e 	bne	r2,r12,4009858 <_malloc_r+0x7f4>
 40096c4:	208000cc 	andi	r2,r4,3
 40096c8:	633ffe04 	addi	r12,r12,-8
 40096cc:	103ffa1e 	bne	r2,zero,40096b8 <__alt_data_end+0xfc0096b8>
 40096d0:	98800117 	ldw	r2,4(r19)
 40096d4:	0146303a 	nor	r3,zero,r5
 40096d8:	1884703a 	and	r2,r3,r2
 40096dc:	98800115 	stw	r2,4(r19)
 40096e0:	294b883a 	add	r5,r5,r5
 40096e4:	117f2836 	bltu	r2,r5,4009388 <__alt_data_end+0xfc009388>
 40096e8:	283f2726 	beq	r5,zero,4009388 <__alt_data_end+0xfc009388>
 40096ec:	2886703a 	and	r3,r5,r2
 40096f0:	5809883a 	mov	r4,r11
 40096f4:	183ec31e 	bne	r3,zero,4009204 <__alt_data_end+0xfc009204>
 40096f8:	294b883a 	add	r5,r5,r5
 40096fc:	2886703a 	and	r3,r5,r2
 4009700:	21000104 	addi	r4,r4,4
 4009704:	183ffc26 	beq	r3,zero,40096f8 <__alt_data_end+0xfc0096f8>
 4009708:	003ebe06 	br	4009204 <__alt_data_end+0xfc009204>
 400970c:	00c05504 	movi	r3,340
 4009710:	18801236 	bltu	r3,r2,400975c <_malloc_r+0x6f8>
 4009714:	8804d3fa 	srli	r2,r17,15
 4009718:	12001e04 	addi	r8,r2,120
 400971c:	11c01dc4 	addi	r7,r2,119
 4009720:	4209883a 	add	r4,r8,r8
 4009724:	003e6d06 	br	40090dc <__alt_data_end+0xfc0090dc>
 4009728:	00c40004 	movi	r3,4096
 400972c:	003f4606 	br	4009448 <__alt_data_end+0xfc009448>
 4009730:	00800044 	movi	r2,1
 4009734:	a0800115 	stw	r2,4(r20)
 4009738:	003f7406 	br	400950c <__alt_data_end+0xfc00950c>
 400973c:	1805d0ba 	srai	r2,r3,2
 4009740:	01c00044 	movi	r7,1
 4009744:	30c00117 	ldw	r3,4(r6)
 4009748:	388e983a 	sll	r7,r7,r2
 400974c:	2805883a 	mov	r2,r5
 4009750:	38c6b03a 	or	r3,r7,r3
 4009754:	30c00115 	stw	r3,4(r6)
 4009758:	003f9b06 	br	40095c8 <__alt_data_end+0xfc0095c8>
 400975c:	00c15504 	movi	r3,1364
 4009760:	18801a36 	bltu	r3,r2,40097cc <_malloc_r+0x768>
 4009764:	8804d4ba 	srli	r2,r17,18
 4009768:	12001f44 	addi	r8,r2,125
 400976c:	11c01f04 	addi	r7,r2,124
 4009770:	4209883a 	add	r4,r8,r8
 4009774:	003e5906 	br	40090dc <__alt_data_end+0xfc0090dc>
 4009778:	ad400404 	addi	r21,r21,16
 400977c:	003f1706 	br	40093dc <__alt_data_end+0xfc0093dc>
 4009780:	00c01504 	movi	r3,84
 4009784:	18802336 	bltu	r3,r2,4009814 <_malloc_r+0x7b0>
 4009788:	3804d33a 	srli	r2,r7,12
 400978c:	11401bc4 	addi	r5,r2,111
 4009790:	10c01b84 	addi	r3,r2,110
 4009794:	294b883a 	add	r5,r5,r5
 4009798:	003f7b06 	br	4009588 <__alt_data_end+0xfc009588>
 400979c:	9c000217 	ldw	r16,8(r19)
 40097a0:	00bfff04 	movi	r2,-4
 40097a4:	80c00117 	ldw	r3,4(r16)
 40097a8:	1886703a 	and	r3,r3,r2
 40097ac:	003f5306 	br	40094fc <__alt_data_end+0xfc0094fc>
 40097b0:	3083ffcc 	andi	r2,r6,4095
 40097b4:	103f181e 	bne	r2,zero,4009418 <__alt_data_end+0xfc009418>
 40097b8:	99000217 	ldw	r4,8(r19)
 40097bc:	b545883a 	add	r2,r22,r21
 40097c0:	10800054 	ori	r2,r2,1
 40097c4:	20800115 	stw	r2,4(r4)
 40097c8:	003f3e06 	br	40094c4 <__alt_data_end+0xfc0094c4>
 40097cc:	01003f84 	movi	r4,254
 40097d0:	02001fc4 	movi	r8,127
 40097d4:	01c01f84 	movi	r7,126
 40097d8:	003e4006 	br	40090dc <__alt_data_end+0xfc0090dc>
 40097dc:	00810074 	movhi	r2,1025
 40097e0:	109e2f04 	addi	r2,r2,30908
 40097e4:	15000015 	stw	r20,0(r2)
 40097e8:	003f1106 	br	4009430 <__alt_data_end+0xfc009430>
 40097ec:	00800044 	movi	r2,1
 40097f0:	002b883a 	mov	r21,zero
 40097f4:	003f1f06 	br	4009474 <__alt_data_end+0xfc009474>
 40097f8:	81400204 	addi	r5,r16,8
 40097fc:	9009883a 	mov	r4,r18
 4009800:	400846c0 	call	400846c <_free_r>
 4009804:	008100b4 	movhi	r2,1026
 4009808:	10a53704 	addi	r2,r2,-27428
 400980c:	10c00017 	ldw	r3,0(r2)
 4009810:	003f2c06 	br	40094c4 <__alt_data_end+0xfc0094c4>
 4009814:	00c05504 	movi	r3,340
 4009818:	18800536 	bltu	r3,r2,4009830 <_malloc_r+0x7cc>
 400981c:	3804d3fa 	srli	r2,r7,15
 4009820:	11401e04 	addi	r5,r2,120
 4009824:	10c01dc4 	addi	r3,r2,119
 4009828:	294b883a 	add	r5,r5,r5
 400982c:	003f5606 	br	4009588 <__alt_data_end+0xfc009588>
 4009830:	00c15504 	movi	r3,1364
 4009834:	18800536 	bltu	r3,r2,400984c <_malloc_r+0x7e8>
 4009838:	3804d4ba 	srli	r2,r7,18
 400983c:	11401f44 	addi	r5,r2,125
 4009840:	10c01f04 	addi	r3,r2,124
 4009844:	294b883a 	add	r5,r5,r5
 4009848:	003f4f06 	br	4009588 <__alt_data_end+0xfc009588>
 400984c:	01403f84 	movi	r5,254
 4009850:	00c01f84 	movi	r3,126
 4009854:	003f4c06 	br	4009588 <__alt_data_end+0xfc009588>
 4009858:	98800117 	ldw	r2,4(r19)
 400985c:	003fa006 	br	40096e0 <__alt_data_end+0xfc0096e0>
 4009860:	8808d0fa 	srli	r4,r17,3
 4009864:	20800044 	addi	r2,r4,1
 4009868:	1085883a 	add	r2,r2,r2
 400986c:	003e9006 	br	40092b0 <__alt_data_end+0xfc0092b0>

04009870 <memchr>:
 4009870:	208000cc 	andi	r2,r4,3
 4009874:	280f883a 	mov	r7,r5
 4009878:	10003426 	beq	r2,zero,400994c <memchr+0xdc>
 400987c:	30bfffc4 	addi	r2,r6,-1
 4009880:	30001a26 	beq	r6,zero,40098ec <memchr+0x7c>
 4009884:	20c00003 	ldbu	r3,0(r4)
 4009888:	29803fcc 	andi	r6,r5,255
 400988c:	30c0051e 	bne	r6,r3,40098a4 <memchr+0x34>
 4009890:	00001806 	br	40098f4 <memchr+0x84>
 4009894:	10001526 	beq	r2,zero,40098ec <memchr+0x7c>
 4009898:	20c00003 	ldbu	r3,0(r4)
 400989c:	10bfffc4 	addi	r2,r2,-1
 40098a0:	30c01426 	beq	r6,r3,40098f4 <memchr+0x84>
 40098a4:	21000044 	addi	r4,r4,1
 40098a8:	20c000cc 	andi	r3,r4,3
 40098ac:	183ff91e 	bne	r3,zero,4009894 <__alt_data_end+0xfc009894>
 40098b0:	020000c4 	movi	r8,3
 40098b4:	40801136 	bltu	r8,r2,40098fc <memchr+0x8c>
 40098b8:	10000c26 	beq	r2,zero,40098ec <memchr+0x7c>
 40098bc:	20c00003 	ldbu	r3,0(r4)
 40098c0:	29403fcc 	andi	r5,r5,255
 40098c4:	28c00b26 	beq	r5,r3,40098f4 <memchr+0x84>
 40098c8:	20c00044 	addi	r3,r4,1
 40098cc:	39803fcc 	andi	r6,r7,255
 40098d0:	2089883a 	add	r4,r4,r2
 40098d4:	00000306 	br	40098e4 <memchr+0x74>
 40098d8:	18c00044 	addi	r3,r3,1
 40098dc:	197fffc3 	ldbu	r5,-1(r3)
 40098e0:	31400526 	beq	r6,r5,40098f8 <memchr+0x88>
 40098e4:	1805883a 	mov	r2,r3
 40098e8:	20fffb1e 	bne	r4,r3,40098d8 <__alt_data_end+0xfc0098d8>
 40098ec:	0005883a 	mov	r2,zero
 40098f0:	f800283a 	ret
 40098f4:	2005883a 	mov	r2,r4
 40098f8:	f800283a 	ret
 40098fc:	28c03fcc 	andi	r3,r5,255
 4009900:	1812923a 	slli	r9,r3,8
 4009904:	02ffbff4 	movhi	r11,65279
 4009908:	02a02074 	movhi	r10,32897
 400990c:	48d2b03a 	or	r9,r9,r3
 4009910:	4806943a 	slli	r3,r9,16
 4009914:	5affbfc4 	addi	r11,r11,-257
 4009918:	52a02004 	addi	r10,r10,-32640
 400991c:	48d2b03a 	or	r9,r9,r3
 4009920:	20c00017 	ldw	r3,0(r4)
 4009924:	48c6f03a 	xor	r3,r9,r3
 4009928:	1acd883a 	add	r6,r3,r11
 400992c:	00c6303a 	nor	r3,zero,r3
 4009930:	30c6703a 	and	r3,r6,r3
 4009934:	1a86703a 	and	r3,r3,r10
 4009938:	183fe01e 	bne	r3,zero,40098bc <__alt_data_end+0xfc0098bc>
 400993c:	10bfff04 	addi	r2,r2,-4
 4009940:	21000104 	addi	r4,r4,4
 4009944:	40bff636 	bltu	r8,r2,4009920 <__alt_data_end+0xfc009920>
 4009948:	003fdb06 	br	40098b8 <__alt_data_end+0xfc0098b8>
 400994c:	3005883a 	mov	r2,r6
 4009950:	003fd706 	br	40098b0 <__alt_data_end+0xfc0098b0>

04009954 <memcpy>:
 4009954:	defffd04 	addi	sp,sp,-12
 4009958:	dfc00215 	stw	ra,8(sp)
 400995c:	dc400115 	stw	r17,4(sp)
 4009960:	dc000015 	stw	r16,0(sp)
 4009964:	00c003c4 	movi	r3,15
 4009968:	2005883a 	mov	r2,r4
 400996c:	1980452e 	bgeu	r3,r6,4009a84 <memcpy+0x130>
 4009970:	2906b03a 	or	r3,r5,r4
 4009974:	18c000cc 	andi	r3,r3,3
 4009978:	1800441e 	bne	r3,zero,4009a8c <memcpy+0x138>
 400997c:	347ffc04 	addi	r17,r6,-16
 4009980:	8822d13a 	srli	r17,r17,4
 4009984:	28c00104 	addi	r3,r5,4
 4009988:	23400104 	addi	r13,r4,4
 400998c:	8820913a 	slli	r16,r17,4
 4009990:	2b000204 	addi	r12,r5,8
 4009994:	22c00204 	addi	r11,r4,8
 4009998:	84000504 	addi	r16,r16,20
 400999c:	2a800304 	addi	r10,r5,12
 40099a0:	22400304 	addi	r9,r4,12
 40099a4:	2c21883a 	add	r16,r5,r16
 40099a8:	2811883a 	mov	r8,r5
 40099ac:	200f883a 	mov	r7,r4
 40099b0:	41000017 	ldw	r4,0(r8)
 40099b4:	1fc00017 	ldw	ra,0(r3)
 40099b8:	63c00017 	ldw	r15,0(r12)
 40099bc:	39000015 	stw	r4,0(r7)
 40099c0:	53800017 	ldw	r14,0(r10)
 40099c4:	6fc00015 	stw	ra,0(r13)
 40099c8:	5bc00015 	stw	r15,0(r11)
 40099cc:	4b800015 	stw	r14,0(r9)
 40099d0:	18c00404 	addi	r3,r3,16
 40099d4:	39c00404 	addi	r7,r7,16
 40099d8:	42000404 	addi	r8,r8,16
 40099dc:	6b400404 	addi	r13,r13,16
 40099e0:	63000404 	addi	r12,r12,16
 40099e4:	5ac00404 	addi	r11,r11,16
 40099e8:	52800404 	addi	r10,r10,16
 40099ec:	4a400404 	addi	r9,r9,16
 40099f0:	1c3fef1e 	bne	r3,r16,40099b0 <__alt_data_end+0xfc0099b0>
 40099f4:	89c00044 	addi	r7,r17,1
 40099f8:	380e913a 	slli	r7,r7,4
 40099fc:	310003cc 	andi	r4,r6,15
 4009a00:	02c000c4 	movi	r11,3
 4009a04:	11c7883a 	add	r3,r2,r7
 4009a08:	29cb883a 	add	r5,r5,r7
 4009a0c:	5900212e 	bgeu	r11,r4,4009a94 <memcpy+0x140>
 4009a10:	1813883a 	mov	r9,r3
 4009a14:	2811883a 	mov	r8,r5
 4009a18:	200f883a 	mov	r7,r4
 4009a1c:	42800017 	ldw	r10,0(r8)
 4009a20:	4a400104 	addi	r9,r9,4
 4009a24:	39ffff04 	addi	r7,r7,-4
 4009a28:	4abfff15 	stw	r10,-4(r9)
 4009a2c:	42000104 	addi	r8,r8,4
 4009a30:	59fffa36 	bltu	r11,r7,4009a1c <__alt_data_end+0xfc009a1c>
 4009a34:	213fff04 	addi	r4,r4,-4
 4009a38:	2008d0ba 	srli	r4,r4,2
 4009a3c:	318000cc 	andi	r6,r6,3
 4009a40:	21000044 	addi	r4,r4,1
 4009a44:	2109883a 	add	r4,r4,r4
 4009a48:	2109883a 	add	r4,r4,r4
 4009a4c:	1907883a 	add	r3,r3,r4
 4009a50:	290b883a 	add	r5,r5,r4
 4009a54:	30000626 	beq	r6,zero,4009a70 <memcpy+0x11c>
 4009a58:	198d883a 	add	r6,r3,r6
 4009a5c:	29c00003 	ldbu	r7,0(r5)
 4009a60:	18c00044 	addi	r3,r3,1
 4009a64:	29400044 	addi	r5,r5,1
 4009a68:	19ffffc5 	stb	r7,-1(r3)
 4009a6c:	19bffb1e 	bne	r3,r6,4009a5c <__alt_data_end+0xfc009a5c>
 4009a70:	dfc00217 	ldw	ra,8(sp)
 4009a74:	dc400117 	ldw	r17,4(sp)
 4009a78:	dc000017 	ldw	r16,0(sp)
 4009a7c:	dec00304 	addi	sp,sp,12
 4009a80:	f800283a 	ret
 4009a84:	2007883a 	mov	r3,r4
 4009a88:	003ff206 	br	4009a54 <__alt_data_end+0xfc009a54>
 4009a8c:	2007883a 	mov	r3,r4
 4009a90:	003ff106 	br	4009a58 <__alt_data_end+0xfc009a58>
 4009a94:	200d883a 	mov	r6,r4
 4009a98:	003fee06 	br	4009a54 <__alt_data_end+0xfc009a54>

04009a9c <memmove>:
 4009a9c:	2005883a 	mov	r2,r4
 4009aa0:	29000b2e 	bgeu	r5,r4,4009ad0 <memmove+0x34>
 4009aa4:	298f883a 	add	r7,r5,r6
 4009aa8:	21c0092e 	bgeu	r4,r7,4009ad0 <memmove+0x34>
 4009aac:	2187883a 	add	r3,r4,r6
 4009ab0:	198bc83a 	sub	r5,r3,r6
 4009ab4:	30004826 	beq	r6,zero,4009bd8 <memmove+0x13c>
 4009ab8:	39ffffc4 	addi	r7,r7,-1
 4009abc:	39000003 	ldbu	r4,0(r7)
 4009ac0:	18ffffc4 	addi	r3,r3,-1
 4009ac4:	19000005 	stb	r4,0(r3)
 4009ac8:	28fffb1e 	bne	r5,r3,4009ab8 <__alt_data_end+0xfc009ab8>
 4009acc:	f800283a 	ret
 4009ad0:	00c003c4 	movi	r3,15
 4009ad4:	1980412e 	bgeu	r3,r6,4009bdc <memmove+0x140>
 4009ad8:	2886b03a 	or	r3,r5,r2
 4009adc:	18c000cc 	andi	r3,r3,3
 4009ae0:	1800401e 	bne	r3,zero,4009be4 <memmove+0x148>
 4009ae4:	33fffc04 	addi	r15,r6,-16
 4009ae8:	781ed13a 	srli	r15,r15,4
 4009aec:	28c00104 	addi	r3,r5,4
 4009af0:	13400104 	addi	r13,r2,4
 4009af4:	781c913a 	slli	r14,r15,4
 4009af8:	2b000204 	addi	r12,r5,8
 4009afc:	12c00204 	addi	r11,r2,8
 4009b00:	73800504 	addi	r14,r14,20
 4009b04:	2a800304 	addi	r10,r5,12
 4009b08:	12400304 	addi	r9,r2,12
 4009b0c:	2b9d883a 	add	r14,r5,r14
 4009b10:	2811883a 	mov	r8,r5
 4009b14:	100f883a 	mov	r7,r2
 4009b18:	41000017 	ldw	r4,0(r8)
 4009b1c:	39c00404 	addi	r7,r7,16
 4009b20:	18c00404 	addi	r3,r3,16
 4009b24:	393ffc15 	stw	r4,-16(r7)
 4009b28:	193ffc17 	ldw	r4,-16(r3)
 4009b2c:	6b400404 	addi	r13,r13,16
 4009b30:	5ac00404 	addi	r11,r11,16
 4009b34:	693ffc15 	stw	r4,-16(r13)
 4009b38:	61000017 	ldw	r4,0(r12)
 4009b3c:	4a400404 	addi	r9,r9,16
 4009b40:	42000404 	addi	r8,r8,16
 4009b44:	593ffc15 	stw	r4,-16(r11)
 4009b48:	51000017 	ldw	r4,0(r10)
 4009b4c:	63000404 	addi	r12,r12,16
 4009b50:	52800404 	addi	r10,r10,16
 4009b54:	493ffc15 	stw	r4,-16(r9)
 4009b58:	1bbfef1e 	bne	r3,r14,4009b18 <__alt_data_end+0xfc009b18>
 4009b5c:	79000044 	addi	r4,r15,1
 4009b60:	2008913a 	slli	r4,r4,4
 4009b64:	328003cc 	andi	r10,r6,15
 4009b68:	02c000c4 	movi	r11,3
 4009b6c:	1107883a 	add	r3,r2,r4
 4009b70:	290b883a 	add	r5,r5,r4
 4009b74:	5a801e2e 	bgeu	r11,r10,4009bf0 <memmove+0x154>
 4009b78:	1813883a 	mov	r9,r3
 4009b7c:	2811883a 	mov	r8,r5
 4009b80:	500f883a 	mov	r7,r10
 4009b84:	41000017 	ldw	r4,0(r8)
 4009b88:	4a400104 	addi	r9,r9,4
 4009b8c:	39ffff04 	addi	r7,r7,-4
 4009b90:	493fff15 	stw	r4,-4(r9)
 4009b94:	42000104 	addi	r8,r8,4
 4009b98:	59fffa36 	bltu	r11,r7,4009b84 <__alt_data_end+0xfc009b84>
 4009b9c:	513fff04 	addi	r4,r10,-4
 4009ba0:	2008d0ba 	srli	r4,r4,2
 4009ba4:	318000cc 	andi	r6,r6,3
 4009ba8:	21000044 	addi	r4,r4,1
 4009bac:	2109883a 	add	r4,r4,r4
 4009bb0:	2109883a 	add	r4,r4,r4
 4009bb4:	1907883a 	add	r3,r3,r4
 4009bb8:	290b883a 	add	r5,r5,r4
 4009bbc:	30000b26 	beq	r6,zero,4009bec <memmove+0x150>
 4009bc0:	198d883a 	add	r6,r3,r6
 4009bc4:	29c00003 	ldbu	r7,0(r5)
 4009bc8:	18c00044 	addi	r3,r3,1
 4009bcc:	29400044 	addi	r5,r5,1
 4009bd0:	19ffffc5 	stb	r7,-1(r3)
 4009bd4:	19bffb1e 	bne	r3,r6,4009bc4 <__alt_data_end+0xfc009bc4>
 4009bd8:	f800283a 	ret
 4009bdc:	1007883a 	mov	r3,r2
 4009be0:	003ff606 	br	4009bbc <__alt_data_end+0xfc009bbc>
 4009be4:	1007883a 	mov	r3,r2
 4009be8:	003ff506 	br	4009bc0 <__alt_data_end+0xfc009bc0>
 4009bec:	f800283a 	ret
 4009bf0:	500d883a 	mov	r6,r10
 4009bf4:	003ff106 	br	4009bbc <__alt_data_end+0xfc009bbc>

04009bf8 <memset>:
 4009bf8:	20c000cc 	andi	r3,r4,3
 4009bfc:	2005883a 	mov	r2,r4
 4009c00:	18004426 	beq	r3,zero,4009d14 <memset+0x11c>
 4009c04:	31ffffc4 	addi	r7,r6,-1
 4009c08:	30004026 	beq	r6,zero,4009d0c <memset+0x114>
 4009c0c:	2813883a 	mov	r9,r5
 4009c10:	200d883a 	mov	r6,r4
 4009c14:	2007883a 	mov	r3,r4
 4009c18:	00000406 	br	4009c2c <memset+0x34>
 4009c1c:	3a3fffc4 	addi	r8,r7,-1
 4009c20:	31800044 	addi	r6,r6,1
 4009c24:	38003926 	beq	r7,zero,4009d0c <memset+0x114>
 4009c28:	400f883a 	mov	r7,r8
 4009c2c:	18c00044 	addi	r3,r3,1
 4009c30:	32400005 	stb	r9,0(r6)
 4009c34:	1a0000cc 	andi	r8,r3,3
 4009c38:	403ff81e 	bne	r8,zero,4009c1c <__alt_data_end+0xfc009c1c>
 4009c3c:	010000c4 	movi	r4,3
 4009c40:	21c02d2e 	bgeu	r4,r7,4009cf8 <memset+0x100>
 4009c44:	29003fcc 	andi	r4,r5,255
 4009c48:	200c923a 	slli	r6,r4,8
 4009c4c:	3108b03a 	or	r4,r6,r4
 4009c50:	200c943a 	slli	r6,r4,16
 4009c54:	218cb03a 	or	r6,r4,r6
 4009c58:	010003c4 	movi	r4,15
 4009c5c:	21c0182e 	bgeu	r4,r7,4009cc0 <memset+0xc8>
 4009c60:	3b3ffc04 	addi	r12,r7,-16
 4009c64:	6018d13a 	srli	r12,r12,4
 4009c68:	1a000104 	addi	r8,r3,4
 4009c6c:	1ac00204 	addi	r11,r3,8
 4009c70:	6008913a 	slli	r4,r12,4
 4009c74:	1a800304 	addi	r10,r3,12
 4009c78:	1813883a 	mov	r9,r3
 4009c7c:	21000504 	addi	r4,r4,20
 4009c80:	1909883a 	add	r4,r3,r4
 4009c84:	49800015 	stw	r6,0(r9)
 4009c88:	41800015 	stw	r6,0(r8)
 4009c8c:	59800015 	stw	r6,0(r11)
 4009c90:	51800015 	stw	r6,0(r10)
 4009c94:	42000404 	addi	r8,r8,16
 4009c98:	4a400404 	addi	r9,r9,16
 4009c9c:	5ac00404 	addi	r11,r11,16
 4009ca0:	52800404 	addi	r10,r10,16
 4009ca4:	413ff71e 	bne	r8,r4,4009c84 <__alt_data_end+0xfc009c84>
 4009ca8:	63000044 	addi	r12,r12,1
 4009cac:	6018913a 	slli	r12,r12,4
 4009cb0:	39c003cc 	andi	r7,r7,15
 4009cb4:	010000c4 	movi	r4,3
 4009cb8:	1b07883a 	add	r3,r3,r12
 4009cbc:	21c00e2e 	bgeu	r4,r7,4009cf8 <memset+0x100>
 4009cc0:	1813883a 	mov	r9,r3
 4009cc4:	3811883a 	mov	r8,r7
 4009cc8:	010000c4 	movi	r4,3
 4009ccc:	49800015 	stw	r6,0(r9)
 4009cd0:	423fff04 	addi	r8,r8,-4
 4009cd4:	4a400104 	addi	r9,r9,4
 4009cd8:	223ffc36 	bltu	r4,r8,4009ccc <__alt_data_end+0xfc009ccc>
 4009cdc:	393fff04 	addi	r4,r7,-4
 4009ce0:	2008d0ba 	srli	r4,r4,2
 4009ce4:	39c000cc 	andi	r7,r7,3
 4009ce8:	21000044 	addi	r4,r4,1
 4009cec:	2109883a 	add	r4,r4,r4
 4009cf0:	2109883a 	add	r4,r4,r4
 4009cf4:	1907883a 	add	r3,r3,r4
 4009cf8:	38000526 	beq	r7,zero,4009d10 <memset+0x118>
 4009cfc:	19cf883a 	add	r7,r3,r7
 4009d00:	19400005 	stb	r5,0(r3)
 4009d04:	18c00044 	addi	r3,r3,1
 4009d08:	38fffd1e 	bne	r7,r3,4009d00 <__alt_data_end+0xfc009d00>
 4009d0c:	f800283a 	ret
 4009d10:	f800283a 	ret
 4009d14:	2007883a 	mov	r3,r4
 4009d18:	300f883a 	mov	r7,r6
 4009d1c:	003fc706 	br	4009c3c <__alt_data_end+0xfc009c3c>

04009d20 <_Balloc>:
 4009d20:	20801317 	ldw	r2,76(r4)
 4009d24:	defffc04 	addi	sp,sp,-16
 4009d28:	dc400115 	stw	r17,4(sp)
 4009d2c:	dc000015 	stw	r16,0(sp)
 4009d30:	dfc00315 	stw	ra,12(sp)
 4009d34:	dc800215 	stw	r18,8(sp)
 4009d38:	2023883a 	mov	r17,r4
 4009d3c:	2821883a 	mov	r16,r5
 4009d40:	10000f26 	beq	r2,zero,4009d80 <_Balloc+0x60>
 4009d44:	8407883a 	add	r3,r16,r16
 4009d48:	18c7883a 	add	r3,r3,r3
 4009d4c:	10c7883a 	add	r3,r2,r3
 4009d50:	18800017 	ldw	r2,0(r3)
 4009d54:	10001126 	beq	r2,zero,4009d9c <_Balloc+0x7c>
 4009d58:	11000017 	ldw	r4,0(r2)
 4009d5c:	19000015 	stw	r4,0(r3)
 4009d60:	10000415 	stw	zero,16(r2)
 4009d64:	10000315 	stw	zero,12(r2)
 4009d68:	dfc00317 	ldw	ra,12(sp)
 4009d6c:	dc800217 	ldw	r18,8(sp)
 4009d70:	dc400117 	ldw	r17,4(sp)
 4009d74:	dc000017 	ldw	r16,0(sp)
 4009d78:	dec00404 	addi	sp,sp,16
 4009d7c:	f800283a 	ret
 4009d80:	01800844 	movi	r6,33
 4009d84:	01400104 	movi	r5,4
 4009d88:	400d0880 	call	400d088 <_calloc_r>
 4009d8c:	88801315 	stw	r2,76(r17)
 4009d90:	103fec1e 	bne	r2,zero,4009d44 <__alt_data_end+0xfc009d44>
 4009d94:	0005883a 	mov	r2,zero
 4009d98:	003ff306 	br	4009d68 <__alt_data_end+0xfc009d68>
 4009d9c:	01400044 	movi	r5,1
 4009da0:	2c24983a 	sll	r18,r5,r16
 4009da4:	8809883a 	mov	r4,r17
 4009da8:	91800144 	addi	r6,r18,5
 4009dac:	318d883a 	add	r6,r6,r6
 4009db0:	318d883a 	add	r6,r6,r6
 4009db4:	400d0880 	call	400d088 <_calloc_r>
 4009db8:	103ff626 	beq	r2,zero,4009d94 <__alt_data_end+0xfc009d94>
 4009dbc:	14000115 	stw	r16,4(r2)
 4009dc0:	14800215 	stw	r18,8(r2)
 4009dc4:	003fe606 	br	4009d60 <__alt_data_end+0xfc009d60>

04009dc8 <_Bfree>:
 4009dc8:	28000826 	beq	r5,zero,4009dec <_Bfree+0x24>
 4009dcc:	28c00117 	ldw	r3,4(r5)
 4009dd0:	20801317 	ldw	r2,76(r4)
 4009dd4:	18c7883a 	add	r3,r3,r3
 4009dd8:	18c7883a 	add	r3,r3,r3
 4009ddc:	10c5883a 	add	r2,r2,r3
 4009de0:	10c00017 	ldw	r3,0(r2)
 4009de4:	28c00015 	stw	r3,0(r5)
 4009de8:	11400015 	stw	r5,0(r2)
 4009dec:	f800283a 	ret

04009df0 <__multadd>:
 4009df0:	defff704 	addi	sp,sp,-36
 4009df4:	dc800215 	stw	r18,8(sp)
 4009df8:	2c800417 	ldw	r18,16(r5)
 4009dfc:	dd800615 	stw	r22,24(sp)
 4009e00:	dd400515 	stw	r21,20(sp)
 4009e04:	dd000415 	stw	r20,16(sp)
 4009e08:	dcc00315 	stw	r19,12(sp)
 4009e0c:	dc400115 	stw	r17,4(sp)
 4009e10:	dc000015 	stw	r16,0(sp)
 4009e14:	dfc00815 	stw	ra,32(sp)
 4009e18:	ddc00715 	stw	r23,28(sp)
 4009e1c:	2827883a 	mov	r19,r5
 4009e20:	2029883a 	mov	r20,r4
 4009e24:	3023883a 	mov	r17,r6
 4009e28:	3821883a 	mov	r16,r7
 4009e2c:	2d400504 	addi	r21,r5,20
 4009e30:	002d883a 	mov	r22,zero
 4009e34:	adc00017 	ldw	r23,0(r21)
 4009e38:	880b883a 	mov	r5,r17
 4009e3c:	ad400104 	addi	r21,r21,4
 4009e40:	b93fffcc 	andi	r4,r23,65535
 4009e44:	40031840 	call	4003184 <__mulsi3>
 4009e48:	b808d43a 	srli	r4,r23,16
 4009e4c:	880b883a 	mov	r5,r17
 4009e50:	1421883a 	add	r16,r2,r16
 4009e54:	40031840 	call	4003184 <__mulsi3>
 4009e58:	800ed43a 	srli	r7,r16,16
 4009e5c:	80ffffcc 	andi	r3,r16,65535
 4009e60:	b5800044 	addi	r22,r22,1
 4009e64:	11c5883a 	add	r2,r2,r7
 4009e68:	100e943a 	slli	r7,r2,16
 4009e6c:	1020d43a 	srli	r16,r2,16
 4009e70:	38c7883a 	add	r3,r7,r3
 4009e74:	a8ffff15 	stw	r3,-4(r21)
 4009e78:	b4bfee16 	blt	r22,r18,4009e34 <__alt_data_end+0xfc009e34>
 4009e7c:	80000926 	beq	r16,zero,4009ea4 <__multadd+0xb4>
 4009e80:	98800217 	ldw	r2,8(r19)
 4009e84:	9080130e 	bge	r18,r2,4009ed4 <__multadd+0xe4>
 4009e88:	90800144 	addi	r2,r18,5
 4009e8c:	1085883a 	add	r2,r2,r2
 4009e90:	1085883a 	add	r2,r2,r2
 4009e94:	9885883a 	add	r2,r19,r2
 4009e98:	14000015 	stw	r16,0(r2)
 4009e9c:	94800044 	addi	r18,r18,1
 4009ea0:	9c800415 	stw	r18,16(r19)
 4009ea4:	9805883a 	mov	r2,r19
 4009ea8:	dfc00817 	ldw	ra,32(sp)
 4009eac:	ddc00717 	ldw	r23,28(sp)
 4009eb0:	dd800617 	ldw	r22,24(sp)
 4009eb4:	dd400517 	ldw	r21,20(sp)
 4009eb8:	dd000417 	ldw	r20,16(sp)
 4009ebc:	dcc00317 	ldw	r19,12(sp)
 4009ec0:	dc800217 	ldw	r18,8(sp)
 4009ec4:	dc400117 	ldw	r17,4(sp)
 4009ec8:	dc000017 	ldw	r16,0(sp)
 4009ecc:	dec00904 	addi	sp,sp,36
 4009ed0:	f800283a 	ret
 4009ed4:	99400117 	ldw	r5,4(r19)
 4009ed8:	a009883a 	mov	r4,r20
 4009edc:	29400044 	addi	r5,r5,1
 4009ee0:	4009d200 	call	4009d20 <_Balloc>
 4009ee4:	99800417 	ldw	r6,16(r19)
 4009ee8:	99400304 	addi	r5,r19,12
 4009eec:	11000304 	addi	r4,r2,12
 4009ef0:	31800084 	addi	r6,r6,2
 4009ef4:	318d883a 	add	r6,r6,r6
 4009ef8:	318d883a 	add	r6,r6,r6
 4009efc:	1023883a 	mov	r17,r2
 4009f00:	40099540 	call	4009954 <memcpy>
 4009f04:	98000a26 	beq	r19,zero,4009f30 <__multadd+0x140>
 4009f08:	98c00117 	ldw	r3,4(r19)
 4009f0c:	a0801317 	ldw	r2,76(r20)
 4009f10:	18c7883a 	add	r3,r3,r3
 4009f14:	18c7883a 	add	r3,r3,r3
 4009f18:	10c5883a 	add	r2,r2,r3
 4009f1c:	10c00017 	ldw	r3,0(r2)
 4009f20:	98c00015 	stw	r3,0(r19)
 4009f24:	14c00015 	stw	r19,0(r2)
 4009f28:	8827883a 	mov	r19,r17
 4009f2c:	003fd606 	br	4009e88 <__alt_data_end+0xfc009e88>
 4009f30:	8827883a 	mov	r19,r17
 4009f34:	003fd406 	br	4009e88 <__alt_data_end+0xfc009e88>

04009f38 <__s2b>:
 4009f38:	defff904 	addi	sp,sp,-28
 4009f3c:	dc400115 	stw	r17,4(sp)
 4009f40:	dc000015 	stw	r16,0(sp)
 4009f44:	2023883a 	mov	r17,r4
 4009f48:	2821883a 	mov	r16,r5
 4009f4c:	39000204 	addi	r4,r7,8
 4009f50:	01400244 	movi	r5,9
 4009f54:	dcc00315 	stw	r19,12(sp)
 4009f58:	dc800215 	stw	r18,8(sp)
 4009f5c:	dfc00615 	stw	ra,24(sp)
 4009f60:	dd400515 	stw	r21,20(sp)
 4009f64:	dd000415 	stw	r20,16(sp)
 4009f68:	3825883a 	mov	r18,r7
 4009f6c:	3027883a 	mov	r19,r6
 4009f70:	4002fd00 	call	4002fd0 <__divsi3>
 4009f74:	00c00044 	movi	r3,1
 4009f78:	000b883a 	mov	r5,zero
 4009f7c:	1880030e 	bge	r3,r2,4009f8c <__s2b+0x54>
 4009f80:	18c7883a 	add	r3,r3,r3
 4009f84:	29400044 	addi	r5,r5,1
 4009f88:	18bffd16 	blt	r3,r2,4009f80 <__alt_data_end+0xfc009f80>
 4009f8c:	8809883a 	mov	r4,r17
 4009f90:	4009d200 	call	4009d20 <_Balloc>
 4009f94:	d8c00717 	ldw	r3,28(sp)
 4009f98:	10c00515 	stw	r3,20(r2)
 4009f9c:	00c00044 	movi	r3,1
 4009fa0:	10c00415 	stw	r3,16(r2)
 4009fa4:	00c00244 	movi	r3,9
 4009fa8:	1cc0210e 	bge	r3,r19,400a030 <__s2b+0xf8>
 4009fac:	80eb883a 	add	r21,r16,r3
 4009fb0:	a829883a 	mov	r20,r21
 4009fb4:	84e1883a 	add	r16,r16,r19
 4009fb8:	a1c00007 	ldb	r7,0(r20)
 4009fbc:	01800284 	movi	r6,10
 4009fc0:	a5000044 	addi	r20,r20,1
 4009fc4:	100b883a 	mov	r5,r2
 4009fc8:	39fff404 	addi	r7,r7,-48
 4009fcc:	8809883a 	mov	r4,r17
 4009fd0:	4009df00 	call	4009df0 <__multadd>
 4009fd4:	a43ff81e 	bne	r20,r16,4009fb8 <__alt_data_end+0xfc009fb8>
 4009fd8:	ace1883a 	add	r16,r21,r19
 4009fdc:	843ffe04 	addi	r16,r16,-8
 4009fe0:	9c800a0e 	bge	r19,r18,400a00c <__s2b+0xd4>
 4009fe4:	94e5c83a 	sub	r18,r18,r19
 4009fe8:	84a5883a 	add	r18,r16,r18
 4009fec:	81c00007 	ldb	r7,0(r16)
 4009ff0:	01800284 	movi	r6,10
 4009ff4:	84000044 	addi	r16,r16,1
 4009ff8:	100b883a 	mov	r5,r2
 4009ffc:	39fff404 	addi	r7,r7,-48
 400a000:	8809883a 	mov	r4,r17
 400a004:	4009df00 	call	4009df0 <__multadd>
 400a008:	84bff81e 	bne	r16,r18,4009fec <__alt_data_end+0xfc009fec>
 400a00c:	dfc00617 	ldw	ra,24(sp)
 400a010:	dd400517 	ldw	r21,20(sp)
 400a014:	dd000417 	ldw	r20,16(sp)
 400a018:	dcc00317 	ldw	r19,12(sp)
 400a01c:	dc800217 	ldw	r18,8(sp)
 400a020:	dc400117 	ldw	r17,4(sp)
 400a024:	dc000017 	ldw	r16,0(sp)
 400a028:	dec00704 	addi	sp,sp,28
 400a02c:	f800283a 	ret
 400a030:	84000284 	addi	r16,r16,10
 400a034:	1827883a 	mov	r19,r3
 400a038:	003fe906 	br	4009fe0 <__alt_data_end+0xfc009fe0>

0400a03c <__hi0bits>:
 400a03c:	20bfffec 	andhi	r2,r4,65535
 400a040:	1000141e 	bne	r2,zero,400a094 <__hi0bits+0x58>
 400a044:	2008943a 	slli	r4,r4,16
 400a048:	00800404 	movi	r2,16
 400a04c:	20ffc02c 	andhi	r3,r4,65280
 400a050:	1800021e 	bne	r3,zero,400a05c <__hi0bits+0x20>
 400a054:	2008923a 	slli	r4,r4,8
 400a058:	10800204 	addi	r2,r2,8
 400a05c:	20fc002c 	andhi	r3,r4,61440
 400a060:	1800021e 	bne	r3,zero,400a06c <__hi0bits+0x30>
 400a064:	2008913a 	slli	r4,r4,4
 400a068:	10800104 	addi	r2,r2,4
 400a06c:	20f0002c 	andhi	r3,r4,49152
 400a070:	1800031e 	bne	r3,zero,400a080 <__hi0bits+0x44>
 400a074:	2109883a 	add	r4,r4,r4
 400a078:	10800084 	addi	r2,r2,2
 400a07c:	2109883a 	add	r4,r4,r4
 400a080:	20000316 	blt	r4,zero,400a090 <__hi0bits+0x54>
 400a084:	2110002c 	andhi	r4,r4,16384
 400a088:	2000041e 	bne	r4,zero,400a09c <__hi0bits+0x60>
 400a08c:	00800804 	movi	r2,32
 400a090:	f800283a 	ret
 400a094:	0005883a 	mov	r2,zero
 400a098:	003fec06 	br	400a04c <__alt_data_end+0xfc00a04c>
 400a09c:	10800044 	addi	r2,r2,1
 400a0a0:	f800283a 	ret

0400a0a4 <__lo0bits>:
 400a0a4:	20c00017 	ldw	r3,0(r4)
 400a0a8:	188001cc 	andi	r2,r3,7
 400a0ac:	10000826 	beq	r2,zero,400a0d0 <__lo0bits+0x2c>
 400a0b0:	1880004c 	andi	r2,r3,1
 400a0b4:	1000211e 	bne	r2,zero,400a13c <__lo0bits+0x98>
 400a0b8:	1880008c 	andi	r2,r3,2
 400a0bc:	1000211e 	bne	r2,zero,400a144 <__lo0bits+0xa0>
 400a0c0:	1806d0ba 	srli	r3,r3,2
 400a0c4:	00800084 	movi	r2,2
 400a0c8:	20c00015 	stw	r3,0(r4)
 400a0cc:	f800283a 	ret
 400a0d0:	18bfffcc 	andi	r2,r3,65535
 400a0d4:	10001326 	beq	r2,zero,400a124 <__lo0bits+0x80>
 400a0d8:	0005883a 	mov	r2,zero
 400a0dc:	19403fcc 	andi	r5,r3,255
 400a0e0:	2800021e 	bne	r5,zero,400a0ec <__lo0bits+0x48>
 400a0e4:	1806d23a 	srli	r3,r3,8
 400a0e8:	10800204 	addi	r2,r2,8
 400a0ec:	194003cc 	andi	r5,r3,15
 400a0f0:	2800021e 	bne	r5,zero,400a0fc <__lo0bits+0x58>
 400a0f4:	1806d13a 	srli	r3,r3,4
 400a0f8:	10800104 	addi	r2,r2,4
 400a0fc:	194000cc 	andi	r5,r3,3
 400a100:	2800021e 	bne	r5,zero,400a10c <__lo0bits+0x68>
 400a104:	1806d0ba 	srli	r3,r3,2
 400a108:	10800084 	addi	r2,r2,2
 400a10c:	1940004c 	andi	r5,r3,1
 400a110:	2800081e 	bne	r5,zero,400a134 <__lo0bits+0x90>
 400a114:	1806d07a 	srli	r3,r3,1
 400a118:	1800051e 	bne	r3,zero,400a130 <__lo0bits+0x8c>
 400a11c:	00800804 	movi	r2,32
 400a120:	f800283a 	ret
 400a124:	1806d43a 	srli	r3,r3,16
 400a128:	00800404 	movi	r2,16
 400a12c:	003feb06 	br	400a0dc <__alt_data_end+0xfc00a0dc>
 400a130:	10800044 	addi	r2,r2,1
 400a134:	20c00015 	stw	r3,0(r4)
 400a138:	f800283a 	ret
 400a13c:	0005883a 	mov	r2,zero
 400a140:	f800283a 	ret
 400a144:	1806d07a 	srli	r3,r3,1
 400a148:	00800044 	movi	r2,1
 400a14c:	20c00015 	stw	r3,0(r4)
 400a150:	f800283a 	ret

0400a154 <__i2b>:
 400a154:	defffd04 	addi	sp,sp,-12
 400a158:	dc000015 	stw	r16,0(sp)
 400a15c:	04000044 	movi	r16,1
 400a160:	dc400115 	stw	r17,4(sp)
 400a164:	2823883a 	mov	r17,r5
 400a168:	800b883a 	mov	r5,r16
 400a16c:	dfc00215 	stw	ra,8(sp)
 400a170:	4009d200 	call	4009d20 <_Balloc>
 400a174:	14400515 	stw	r17,20(r2)
 400a178:	14000415 	stw	r16,16(r2)
 400a17c:	dfc00217 	ldw	ra,8(sp)
 400a180:	dc400117 	ldw	r17,4(sp)
 400a184:	dc000017 	ldw	r16,0(sp)
 400a188:	dec00304 	addi	sp,sp,12
 400a18c:	f800283a 	ret

0400a190 <__multiply>:
 400a190:	deffef04 	addi	sp,sp,-68
 400a194:	dc400815 	stw	r17,32(sp)
 400a198:	dc000715 	stw	r16,28(sp)
 400a19c:	34400417 	ldw	r17,16(r6)
 400a1a0:	2c000417 	ldw	r16,16(r5)
 400a1a4:	dd800d15 	stw	r22,52(sp)
 400a1a8:	dc800915 	stw	r18,36(sp)
 400a1ac:	dfc01015 	stw	ra,64(sp)
 400a1b0:	df000f15 	stw	fp,60(sp)
 400a1b4:	ddc00e15 	stw	r23,56(sp)
 400a1b8:	dd400c15 	stw	r21,48(sp)
 400a1bc:	dd000b15 	stw	r20,44(sp)
 400a1c0:	dcc00a15 	stw	r19,40(sp)
 400a1c4:	2825883a 	mov	r18,r5
 400a1c8:	302d883a 	mov	r22,r6
 400a1cc:	8440050e 	bge	r16,r17,400a1e4 <__multiply+0x54>
 400a1d0:	8007883a 	mov	r3,r16
 400a1d4:	3025883a 	mov	r18,r6
 400a1d8:	8821883a 	mov	r16,r17
 400a1dc:	282d883a 	mov	r22,r5
 400a1e0:	1823883a 	mov	r17,r3
 400a1e4:	90800217 	ldw	r2,8(r18)
 400a1e8:	8447883a 	add	r3,r16,r17
 400a1ec:	d8c00215 	stw	r3,8(sp)
 400a1f0:	91400117 	ldw	r5,4(r18)
 400a1f4:	10c0010e 	bge	r2,r3,400a1fc <__multiply+0x6c>
 400a1f8:	29400044 	addi	r5,r5,1
 400a1fc:	4009d200 	call	4009d20 <_Balloc>
 400a200:	d8c00217 	ldw	r3,8(sp)
 400a204:	d8800615 	stw	r2,24(sp)
 400a208:	18eb883a 	add	r21,r3,r3
 400a20c:	ad6b883a 	add	r21,r21,r21
 400a210:	10c00504 	addi	r3,r2,20
 400a214:	1d6b883a 	add	r21,r3,r21
 400a218:	d8c00115 	stw	r3,4(sp)
 400a21c:	dd400315 	stw	r21,12(sp)
 400a220:	1805883a 	mov	r2,r3
 400a224:	1d40042e 	bgeu	r3,r21,400a238 <__multiply+0xa8>
 400a228:	d8c00317 	ldw	r3,12(sp)
 400a22c:	10000015 	stw	zero,0(r2)
 400a230:	10800104 	addi	r2,r2,4
 400a234:	10fffc36 	bltu	r2,r3,400a228 <__alt_data_end+0xfc00a228>
 400a238:	8c63883a 	add	r17,r17,r17
 400a23c:	b5800504 	addi	r22,r22,20
 400a240:	8c63883a 	add	r17,r17,r17
 400a244:	94800504 	addi	r18,r18,20
 400a248:	8421883a 	add	r16,r16,r16
 400a24c:	b463883a 	add	r17,r22,r17
 400a250:	8421883a 	add	r16,r16,r16
 400a254:	dd800015 	stw	r22,0(sp)
 400a258:	dc800415 	stw	r18,16(sp)
 400a25c:	dc400515 	stw	r17,20(sp)
 400a260:	9429883a 	add	r20,r18,r16
 400a264:	b4404f2e 	bgeu	r22,r17,400a3a4 <__multiply+0x214>
 400a268:	d8c00017 	ldw	r3,0(sp)
 400a26c:	1c800017 	ldw	r18,0(r3)
 400a270:	947fffcc 	andi	r17,r18,65535
 400a274:	88001e26 	beq	r17,zero,400a2f0 <__multiply+0x160>
 400a278:	dd800117 	ldw	r22,4(sp)
 400a27c:	dd400417 	ldw	r21,16(sp)
 400a280:	0027883a 	mov	r19,zero
 400a284:	ac800017 	ldw	r18,0(r21)
 400a288:	b4000017 	ldw	r16,0(r22)
 400a28c:	880b883a 	mov	r5,r17
 400a290:	913fffcc 	andi	r4,r18,65535
 400a294:	40031840 	call	4003184 <__mulsi3>
 400a298:	9008d43a 	srli	r4,r18,16
 400a29c:	84bfffcc 	andi	r18,r16,65535
 400a2a0:	1485883a 	add	r2,r2,r18
 400a2a4:	14e5883a 	add	r18,r2,r19
 400a2a8:	8020d43a 	srli	r16,r16,16
 400a2ac:	9026d43a 	srli	r19,r18,16
 400a2b0:	880b883a 	mov	r5,r17
 400a2b4:	40031840 	call	4003184 <__mulsi3>
 400a2b8:	1405883a 	add	r2,r2,r16
 400a2bc:	14e1883a 	add	r16,r2,r19
 400a2c0:	90ffffcc 	andi	r3,r18,65535
 400a2c4:	8024943a 	slli	r18,r16,16
 400a2c8:	ad400104 	addi	r21,r21,4
 400a2cc:	b005883a 	mov	r2,r22
 400a2d0:	90c6b03a 	or	r3,r18,r3
 400a2d4:	b0c00015 	stw	r3,0(r22)
 400a2d8:	8026d43a 	srli	r19,r16,16
 400a2dc:	b5800104 	addi	r22,r22,4
 400a2e0:	ad3fe836 	bltu	r21,r20,400a284 <__alt_data_end+0xfc00a284>
 400a2e4:	d8c00017 	ldw	r3,0(sp)
 400a2e8:	14c00115 	stw	r19,4(r2)
 400a2ec:	1c800017 	ldw	r18,0(r3)
 400a2f0:	9024d43a 	srli	r18,r18,16
 400a2f4:	90002226 	beq	r18,zero,400a380 <__multiply+0x1f0>
 400a2f8:	d8c00117 	ldw	r3,4(sp)
 400a2fc:	dd800417 	ldw	r22,16(sp)
 400a300:	002f883a 	mov	r23,zero
 400a304:	1f000017 	ldw	fp,0(r3)
 400a308:	1823883a 	mov	r17,r3
 400a30c:	182b883a 	mov	r21,r3
 400a310:	e021883a 	mov	r16,fp
 400a314:	00000106 	br	400a31c <__multiply+0x18c>
 400a318:	982b883a 	mov	r21,r19
 400a31c:	b100000b 	ldhu	r4,0(r22)
 400a320:	8020d43a 	srli	r16,r16,16
 400a324:	900b883a 	mov	r5,r18
 400a328:	40031840 	call	4003184 <__mulsi3>
 400a32c:	1405883a 	add	r2,r2,r16
 400a330:	15ef883a 	add	r23,r2,r23
 400a334:	b804943a 	slli	r2,r23,16
 400a338:	e0ffffcc 	andi	r3,fp,65535
 400a33c:	8c400104 	addi	r17,r17,4
 400a340:	10c6b03a 	or	r3,r2,r3
 400a344:	88ffff15 	stw	r3,-4(r17)
 400a348:	b5800104 	addi	r22,r22,4
 400a34c:	b13fff17 	ldw	r4,-4(r22)
 400a350:	acc00104 	addi	r19,r21,4
 400a354:	900b883a 	mov	r5,r18
 400a358:	2008d43a 	srli	r4,r4,16
 400a35c:	9c000017 	ldw	r16,0(r19)
 400a360:	40031840 	call	4003184 <__mulsi3>
 400a364:	b806d43a 	srli	r3,r23,16
 400a368:	813fffcc 	andi	r4,r16,65535
 400a36c:	1105883a 	add	r2,r2,r4
 400a370:	10f9883a 	add	fp,r2,r3
 400a374:	e02ed43a 	srli	r23,fp,16
 400a378:	b53fe736 	bltu	r22,r20,400a318 <__alt_data_end+0xfc00a318>
 400a37c:	af000115 	stw	fp,4(r21)
 400a380:	d8c00017 	ldw	r3,0(sp)
 400a384:	d9000517 	ldw	r4,20(sp)
 400a388:	18c00104 	addi	r3,r3,4
 400a38c:	d8c00015 	stw	r3,0(sp)
 400a390:	d8c00117 	ldw	r3,4(sp)
 400a394:	18c00104 	addi	r3,r3,4
 400a398:	d8c00115 	stw	r3,4(sp)
 400a39c:	d8c00017 	ldw	r3,0(sp)
 400a3a0:	193fb136 	bltu	r3,r4,400a268 <__alt_data_end+0xfc00a268>
 400a3a4:	d8c00217 	ldw	r3,8(sp)
 400a3a8:	00c00c0e 	bge	zero,r3,400a3dc <__multiply+0x24c>
 400a3ac:	d8c00317 	ldw	r3,12(sp)
 400a3b0:	18bfff17 	ldw	r2,-4(r3)
 400a3b4:	1d7fff04 	addi	r21,r3,-4
 400a3b8:	10000326 	beq	r2,zero,400a3c8 <__multiply+0x238>
 400a3bc:	00000706 	br	400a3dc <__multiply+0x24c>
 400a3c0:	a8800017 	ldw	r2,0(r21)
 400a3c4:	1000051e 	bne	r2,zero,400a3dc <__multiply+0x24c>
 400a3c8:	d8c00217 	ldw	r3,8(sp)
 400a3cc:	ad7fff04 	addi	r21,r21,-4
 400a3d0:	18ffffc4 	addi	r3,r3,-1
 400a3d4:	d8c00215 	stw	r3,8(sp)
 400a3d8:	183ff91e 	bne	r3,zero,400a3c0 <__alt_data_end+0xfc00a3c0>
 400a3dc:	d8c00617 	ldw	r3,24(sp)
 400a3e0:	d9000217 	ldw	r4,8(sp)
 400a3e4:	1805883a 	mov	r2,r3
 400a3e8:	19000415 	stw	r4,16(r3)
 400a3ec:	dfc01017 	ldw	ra,64(sp)
 400a3f0:	df000f17 	ldw	fp,60(sp)
 400a3f4:	ddc00e17 	ldw	r23,56(sp)
 400a3f8:	dd800d17 	ldw	r22,52(sp)
 400a3fc:	dd400c17 	ldw	r21,48(sp)
 400a400:	dd000b17 	ldw	r20,44(sp)
 400a404:	dcc00a17 	ldw	r19,40(sp)
 400a408:	dc800917 	ldw	r18,36(sp)
 400a40c:	dc400817 	ldw	r17,32(sp)
 400a410:	dc000717 	ldw	r16,28(sp)
 400a414:	dec01104 	addi	sp,sp,68
 400a418:	f800283a 	ret

0400a41c <__pow5mult>:
 400a41c:	defffa04 	addi	sp,sp,-24
 400a420:	dcc00315 	stw	r19,12(sp)
 400a424:	dc000015 	stw	r16,0(sp)
 400a428:	dfc00515 	stw	ra,20(sp)
 400a42c:	dd000415 	stw	r20,16(sp)
 400a430:	dc800215 	stw	r18,8(sp)
 400a434:	dc400115 	stw	r17,4(sp)
 400a438:	308000cc 	andi	r2,r6,3
 400a43c:	3021883a 	mov	r16,r6
 400a440:	2027883a 	mov	r19,r4
 400a444:	10002f1e 	bne	r2,zero,400a504 <__pow5mult+0xe8>
 400a448:	2825883a 	mov	r18,r5
 400a44c:	8021d0ba 	srai	r16,r16,2
 400a450:	80001a26 	beq	r16,zero,400a4bc <__pow5mult+0xa0>
 400a454:	9c401217 	ldw	r17,72(r19)
 400a458:	8800061e 	bne	r17,zero,400a474 <__pow5mult+0x58>
 400a45c:	00003406 	br	400a530 <__pow5mult+0x114>
 400a460:	8021d07a 	srai	r16,r16,1
 400a464:	80001526 	beq	r16,zero,400a4bc <__pow5mult+0xa0>
 400a468:	88800017 	ldw	r2,0(r17)
 400a46c:	10001c26 	beq	r2,zero,400a4e0 <__pow5mult+0xc4>
 400a470:	1023883a 	mov	r17,r2
 400a474:	8080004c 	andi	r2,r16,1
 400a478:	103ff926 	beq	r2,zero,400a460 <__alt_data_end+0xfc00a460>
 400a47c:	880d883a 	mov	r6,r17
 400a480:	900b883a 	mov	r5,r18
 400a484:	9809883a 	mov	r4,r19
 400a488:	400a1900 	call	400a190 <__multiply>
 400a48c:	90001b26 	beq	r18,zero,400a4fc <__pow5mult+0xe0>
 400a490:	91000117 	ldw	r4,4(r18)
 400a494:	98c01317 	ldw	r3,76(r19)
 400a498:	8021d07a 	srai	r16,r16,1
 400a49c:	2109883a 	add	r4,r4,r4
 400a4a0:	2109883a 	add	r4,r4,r4
 400a4a4:	1907883a 	add	r3,r3,r4
 400a4a8:	19000017 	ldw	r4,0(r3)
 400a4ac:	91000015 	stw	r4,0(r18)
 400a4b0:	1c800015 	stw	r18,0(r3)
 400a4b4:	1025883a 	mov	r18,r2
 400a4b8:	803feb1e 	bne	r16,zero,400a468 <__alt_data_end+0xfc00a468>
 400a4bc:	9005883a 	mov	r2,r18
 400a4c0:	dfc00517 	ldw	ra,20(sp)
 400a4c4:	dd000417 	ldw	r20,16(sp)
 400a4c8:	dcc00317 	ldw	r19,12(sp)
 400a4cc:	dc800217 	ldw	r18,8(sp)
 400a4d0:	dc400117 	ldw	r17,4(sp)
 400a4d4:	dc000017 	ldw	r16,0(sp)
 400a4d8:	dec00604 	addi	sp,sp,24
 400a4dc:	f800283a 	ret
 400a4e0:	880d883a 	mov	r6,r17
 400a4e4:	880b883a 	mov	r5,r17
 400a4e8:	9809883a 	mov	r4,r19
 400a4ec:	400a1900 	call	400a190 <__multiply>
 400a4f0:	88800015 	stw	r2,0(r17)
 400a4f4:	10000015 	stw	zero,0(r2)
 400a4f8:	003fdd06 	br	400a470 <__alt_data_end+0xfc00a470>
 400a4fc:	1025883a 	mov	r18,r2
 400a500:	003fd706 	br	400a460 <__alt_data_end+0xfc00a460>
 400a504:	10bfffc4 	addi	r2,r2,-1
 400a508:	1085883a 	add	r2,r2,r2
 400a50c:	00c10074 	movhi	r3,1025
 400a510:	18d6fc04 	addi	r3,r3,23536
 400a514:	1085883a 	add	r2,r2,r2
 400a518:	1885883a 	add	r2,r3,r2
 400a51c:	11800017 	ldw	r6,0(r2)
 400a520:	000f883a 	mov	r7,zero
 400a524:	4009df00 	call	4009df0 <__multadd>
 400a528:	1025883a 	mov	r18,r2
 400a52c:	003fc706 	br	400a44c <__alt_data_end+0xfc00a44c>
 400a530:	05000044 	movi	r20,1
 400a534:	a00b883a 	mov	r5,r20
 400a538:	9809883a 	mov	r4,r19
 400a53c:	4009d200 	call	4009d20 <_Balloc>
 400a540:	1023883a 	mov	r17,r2
 400a544:	00809c44 	movi	r2,625
 400a548:	88800515 	stw	r2,20(r17)
 400a54c:	8d000415 	stw	r20,16(r17)
 400a550:	9c401215 	stw	r17,72(r19)
 400a554:	88000015 	stw	zero,0(r17)
 400a558:	003fc606 	br	400a474 <__alt_data_end+0xfc00a474>

0400a55c <__lshift>:
 400a55c:	defff904 	addi	sp,sp,-28
 400a560:	dd400515 	stw	r21,20(sp)
 400a564:	dcc00315 	stw	r19,12(sp)
 400a568:	302bd17a 	srai	r21,r6,5
 400a56c:	2cc00417 	ldw	r19,16(r5)
 400a570:	28800217 	ldw	r2,8(r5)
 400a574:	dd000415 	stw	r20,16(sp)
 400a578:	ace7883a 	add	r19,r21,r19
 400a57c:	dc800215 	stw	r18,8(sp)
 400a580:	dc400115 	stw	r17,4(sp)
 400a584:	dc000015 	stw	r16,0(sp)
 400a588:	dfc00615 	stw	ra,24(sp)
 400a58c:	9c000044 	addi	r16,r19,1
 400a590:	2823883a 	mov	r17,r5
 400a594:	3029883a 	mov	r20,r6
 400a598:	2025883a 	mov	r18,r4
 400a59c:	29400117 	ldw	r5,4(r5)
 400a5a0:	1400030e 	bge	r2,r16,400a5b0 <__lshift+0x54>
 400a5a4:	1085883a 	add	r2,r2,r2
 400a5a8:	29400044 	addi	r5,r5,1
 400a5ac:	143ffd16 	blt	r2,r16,400a5a4 <__alt_data_end+0xfc00a5a4>
 400a5b0:	9009883a 	mov	r4,r18
 400a5b4:	4009d200 	call	4009d20 <_Balloc>
 400a5b8:	10c00504 	addi	r3,r2,20
 400a5bc:	0540070e 	bge	zero,r21,400a5dc <__lshift+0x80>
 400a5c0:	ad6b883a 	add	r21,r21,r21
 400a5c4:	ad6b883a 	add	r21,r21,r21
 400a5c8:	1809883a 	mov	r4,r3
 400a5cc:	1d47883a 	add	r3,r3,r21
 400a5d0:	20000015 	stw	zero,0(r4)
 400a5d4:	21000104 	addi	r4,r4,4
 400a5d8:	193ffd1e 	bne	r3,r4,400a5d0 <__alt_data_end+0xfc00a5d0>
 400a5dc:	8a000417 	ldw	r8,16(r17)
 400a5e0:	89000504 	addi	r4,r17,20
 400a5e4:	a18007cc 	andi	r6,r20,31
 400a5e8:	4211883a 	add	r8,r8,r8
 400a5ec:	4211883a 	add	r8,r8,r8
 400a5f0:	2211883a 	add	r8,r4,r8
 400a5f4:	30002326 	beq	r6,zero,400a684 <__lshift+0x128>
 400a5f8:	02400804 	movi	r9,32
 400a5fc:	4993c83a 	sub	r9,r9,r6
 400a600:	000b883a 	mov	r5,zero
 400a604:	21c00017 	ldw	r7,0(r4)
 400a608:	1815883a 	mov	r10,r3
 400a60c:	18c00104 	addi	r3,r3,4
 400a610:	398e983a 	sll	r7,r7,r6
 400a614:	21000104 	addi	r4,r4,4
 400a618:	394ab03a 	or	r5,r7,r5
 400a61c:	197fff15 	stw	r5,-4(r3)
 400a620:	217fff17 	ldw	r5,-4(r4)
 400a624:	2a4ad83a 	srl	r5,r5,r9
 400a628:	223ff636 	bltu	r4,r8,400a604 <__alt_data_end+0xfc00a604>
 400a62c:	51400115 	stw	r5,4(r10)
 400a630:	28001a1e 	bne	r5,zero,400a69c <__lshift+0x140>
 400a634:	843fffc4 	addi	r16,r16,-1
 400a638:	14000415 	stw	r16,16(r2)
 400a63c:	88000826 	beq	r17,zero,400a660 <__lshift+0x104>
 400a640:	89000117 	ldw	r4,4(r17)
 400a644:	90c01317 	ldw	r3,76(r18)
 400a648:	2109883a 	add	r4,r4,r4
 400a64c:	2109883a 	add	r4,r4,r4
 400a650:	1907883a 	add	r3,r3,r4
 400a654:	19000017 	ldw	r4,0(r3)
 400a658:	89000015 	stw	r4,0(r17)
 400a65c:	1c400015 	stw	r17,0(r3)
 400a660:	dfc00617 	ldw	ra,24(sp)
 400a664:	dd400517 	ldw	r21,20(sp)
 400a668:	dd000417 	ldw	r20,16(sp)
 400a66c:	dcc00317 	ldw	r19,12(sp)
 400a670:	dc800217 	ldw	r18,8(sp)
 400a674:	dc400117 	ldw	r17,4(sp)
 400a678:	dc000017 	ldw	r16,0(sp)
 400a67c:	dec00704 	addi	sp,sp,28
 400a680:	f800283a 	ret
 400a684:	21400017 	ldw	r5,0(r4)
 400a688:	18c00104 	addi	r3,r3,4
 400a68c:	21000104 	addi	r4,r4,4
 400a690:	197fff15 	stw	r5,-4(r3)
 400a694:	223ffb36 	bltu	r4,r8,400a684 <__alt_data_end+0xfc00a684>
 400a698:	003fe606 	br	400a634 <__alt_data_end+0xfc00a634>
 400a69c:	9c000084 	addi	r16,r19,2
 400a6a0:	003fe406 	br	400a634 <__alt_data_end+0xfc00a634>

0400a6a4 <__mcmp>:
 400a6a4:	20800417 	ldw	r2,16(r4)
 400a6a8:	28c00417 	ldw	r3,16(r5)
 400a6ac:	10c5c83a 	sub	r2,r2,r3
 400a6b0:	1000111e 	bne	r2,zero,400a6f8 <__mcmp+0x54>
 400a6b4:	18c7883a 	add	r3,r3,r3
 400a6b8:	18c7883a 	add	r3,r3,r3
 400a6bc:	21000504 	addi	r4,r4,20
 400a6c0:	29400504 	addi	r5,r5,20
 400a6c4:	20c5883a 	add	r2,r4,r3
 400a6c8:	28cb883a 	add	r5,r5,r3
 400a6cc:	00000106 	br	400a6d4 <__mcmp+0x30>
 400a6d0:	20800a2e 	bgeu	r4,r2,400a6fc <__mcmp+0x58>
 400a6d4:	10bfff04 	addi	r2,r2,-4
 400a6d8:	297fff04 	addi	r5,r5,-4
 400a6dc:	11800017 	ldw	r6,0(r2)
 400a6e0:	28c00017 	ldw	r3,0(r5)
 400a6e4:	30fffa26 	beq	r6,r3,400a6d0 <__alt_data_end+0xfc00a6d0>
 400a6e8:	30c00236 	bltu	r6,r3,400a6f4 <__mcmp+0x50>
 400a6ec:	00800044 	movi	r2,1
 400a6f0:	f800283a 	ret
 400a6f4:	00bfffc4 	movi	r2,-1
 400a6f8:	f800283a 	ret
 400a6fc:	0005883a 	mov	r2,zero
 400a700:	f800283a 	ret

0400a704 <__mdiff>:
 400a704:	28c00417 	ldw	r3,16(r5)
 400a708:	30800417 	ldw	r2,16(r6)
 400a70c:	defffa04 	addi	sp,sp,-24
 400a710:	dcc00315 	stw	r19,12(sp)
 400a714:	dc800215 	stw	r18,8(sp)
 400a718:	dfc00515 	stw	ra,20(sp)
 400a71c:	dd000415 	stw	r20,16(sp)
 400a720:	dc400115 	stw	r17,4(sp)
 400a724:	dc000015 	stw	r16,0(sp)
 400a728:	1887c83a 	sub	r3,r3,r2
 400a72c:	2825883a 	mov	r18,r5
 400a730:	3027883a 	mov	r19,r6
 400a734:	1800141e 	bne	r3,zero,400a788 <__mdiff+0x84>
 400a738:	1085883a 	add	r2,r2,r2
 400a73c:	1085883a 	add	r2,r2,r2
 400a740:	2a000504 	addi	r8,r5,20
 400a744:	34000504 	addi	r16,r6,20
 400a748:	4087883a 	add	r3,r8,r2
 400a74c:	8085883a 	add	r2,r16,r2
 400a750:	00000106 	br	400a758 <__mdiff+0x54>
 400a754:	40c0592e 	bgeu	r8,r3,400a8bc <__mdiff+0x1b8>
 400a758:	18ffff04 	addi	r3,r3,-4
 400a75c:	10bfff04 	addi	r2,r2,-4
 400a760:	19c00017 	ldw	r7,0(r3)
 400a764:	11400017 	ldw	r5,0(r2)
 400a768:	397ffa26 	beq	r7,r5,400a754 <__alt_data_end+0xfc00a754>
 400a76c:	3940592e 	bgeu	r7,r5,400a8d4 <__mdiff+0x1d0>
 400a770:	9005883a 	mov	r2,r18
 400a774:	4023883a 	mov	r17,r8
 400a778:	9825883a 	mov	r18,r19
 400a77c:	05000044 	movi	r20,1
 400a780:	1027883a 	mov	r19,r2
 400a784:	00000406 	br	400a798 <__mdiff+0x94>
 400a788:	18005616 	blt	r3,zero,400a8e4 <__mdiff+0x1e0>
 400a78c:	34400504 	addi	r17,r6,20
 400a790:	2c000504 	addi	r16,r5,20
 400a794:	0029883a 	mov	r20,zero
 400a798:	91400117 	ldw	r5,4(r18)
 400a79c:	4009d200 	call	4009d20 <_Balloc>
 400a7a0:	92400417 	ldw	r9,16(r18)
 400a7a4:	9b000417 	ldw	r12,16(r19)
 400a7a8:	12c00504 	addi	r11,r2,20
 400a7ac:	4a51883a 	add	r8,r9,r9
 400a7b0:	6319883a 	add	r12,r12,r12
 400a7b4:	4211883a 	add	r8,r8,r8
 400a7b8:	6319883a 	add	r12,r12,r12
 400a7bc:	15000315 	stw	r20,12(r2)
 400a7c0:	8211883a 	add	r8,r16,r8
 400a7c4:	8b19883a 	add	r12,r17,r12
 400a7c8:	0007883a 	mov	r3,zero
 400a7cc:	81400017 	ldw	r5,0(r16)
 400a7d0:	89c00017 	ldw	r7,0(r17)
 400a7d4:	59800104 	addi	r6,r11,4
 400a7d8:	293fffcc 	andi	r4,r5,65535
 400a7dc:	20c7883a 	add	r3,r4,r3
 400a7e0:	393fffcc 	andi	r4,r7,65535
 400a7e4:	1909c83a 	sub	r4,r3,r4
 400a7e8:	280ad43a 	srli	r5,r5,16
 400a7ec:	380ed43a 	srli	r7,r7,16
 400a7f0:	2007d43a 	srai	r3,r4,16
 400a7f4:	213fffcc 	andi	r4,r4,65535
 400a7f8:	29cbc83a 	sub	r5,r5,r7
 400a7fc:	28c7883a 	add	r3,r5,r3
 400a800:	180a943a 	slli	r5,r3,16
 400a804:	8c400104 	addi	r17,r17,4
 400a808:	84000104 	addi	r16,r16,4
 400a80c:	2908b03a 	or	r4,r5,r4
 400a810:	59000015 	stw	r4,0(r11)
 400a814:	1807d43a 	srai	r3,r3,16
 400a818:	3015883a 	mov	r10,r6
 400a81c:	3017883a 	mov	r11,r6
 400a820:	8b3fea36 	bltu	r17,r12,400a7cc <__alt_data_end+0xfc00a7cc>
 400a824:	8200162e 	bgeu	r16,r8,400a880 <__mdiff+0x17c>
 400a828:	8017883a 	mov	r11,r16
 400a82c:	59400017 	ldw	r5,0(r11)
 400a830:	31800104 	addi	r6,r6,4
 400a834:	5ac00104 	addi	r11,r11,4
 400a838:	293fffcc 	andi	r4,r5,65535
 400a83c:	20c7883a 	add	r3,r4,r3
 400a840:	280ed43a 	srli	r7,r5,16
 400a844:	180bd43a 	srai	r5,r3,16
 400a848:	193fffcc 	andi	r4,r3,65535
 400a84c:	3947883a 	add	r3,r7,r5
 400a850:	180a943a 	slli	r5,r3,16
 400a854:	1807d43a 	srai	r3,r3,16
 400a858:	2908b03a 	or	r4,r5,r4
 400a85c:	313fff15 	stw	r4,-4(r6)
 400a860:	5a3ff236 	bltu	r11,r8,400a82c <__alt_data_end+0xfc00a82c>
 400a864:	0406303a 	nor	r3,zero,r16
 400a868:	1a07883a 	add	r3,r3,r8
 400a86c:	1806d0ba 	srli	r3,r3,2
 400a870:	18c00044 	addi	r3,r3,1
 400a874:	18c7883a 	add	r3,r3,r3
 400a878:	18c7883a 	add	r3,r3,r3
 400a87c:	50d5883a 	add	r10,r10,r3
 400a880:	50ffff04 	addi	r3,r10,-4
 400a884:	2000041e 	bne	r4,zero,400a898 <__mdiff+0x194>
 400a888:	18ffff04 	addi	r3,r3,-4
 400a88c:	19000017 	ldw	r4,0(r3)
 400a890:	4a7fffc4 	addi	r9,r9,-1
 400a894:	203ffc26 	beq	r4,zero,400a888 <__alt_data_end+0xfc00a888>
 400a898:	12400415 	stw	r9,16(r2)
 400a89c:	dfc00517 	ldw	ra,20(sp)
 400a8a0:	dd000417 	ldw	r20,16(sp)
 400a8a4:	dcc00317 	ldw	r19,12(sp)
 400a8a8:	dc800217 	ldw	r18,8(sp)
 400a8ac:	dc400117 	ldw	r17,4(sp)
 400a8b0:	dc000017 	ldw	r16,0(sp)
 400a8b4:	dec00604 	addi	sp,sp,24
 400a8b8:	f800283a 	ret
 400a8bc:	000b883a 	mov	r5,zero
 400a8c0:	4009d200 	call	4009d20 <_Balloc>
 400a8c4:	00c00044 	movi	r3,1
 400a8c8:	10c00415 	stw	r3,16(r2)
 400a8cc:	10000515 	stw	zero,20(r2)
 400a8d0:	003ff206 	br	400a89c <__alt_data_end+0xfc00a89c>
 400a8d4:	8023883a 	mov	r17,r16
 400a8d8:	0029883a 	mov	r20,zero
 400a8dc:	4021883a 	mov	r16,r8
 400a8e0:	003fad06 	br	400a798 <__alt_data_end+0xfc00a798>
 400a8e4:	9005883a 	mov	r2,r18
 400a8e8:	94400504 	addi	r17,r18,20
 400a8ec:	9c000504 	addi	r16,r19,20
 400a8f0:	9825883a 	mov	r18,r19
 400a8f4:	05000044 	movi	r20,1
 400a8f8:	1027883a 	mov	r19,r2
 400a8fc:	003fa606 	br	400a798 <__alt_data_end+0xfc00a798>

0400a900 <__ulp>:
 400a900:	295ffc2c 	andhi	r5,r5,32752
 400a904:	00bf3034 	movhi	r2,64704
 400a908:	2887883a 	add	r3,r5,r2
 400a90c:	00c0020e 	bge	zero,r3,400a918 <__ulp+0x18>
 400a910:	0005883a 	mov	r2,zero
 400a914:	f800283a 	ret
 400a918:	00c7c83a 	sub	r3,zero,r3
 400a91c:	1807d53a 	srai	r3,r3,20
 400a920:	008004c4 	movi	r2,19
 400a924:	10c00b0e 	bge	r2,r3,400a954 <__ulp+0x54>
 400a928:	18bffb04 	addi	r2,r3,-20
 400a92c:	01000784 	movi	r4,30
 400a930:	0007883a 	mov	r3,zero
 400a934:	20800516 	blt	r4,r2,400a94c <__ulp+0x4c>
 400a938:	010007c4 	movi	r4,31
 400a93c:	2089c83a 	sub	r4,r4,r2
 400a940:	00800044 	movi	r2,1
 400a944:	1104983a 	sll	r2,r2,r4
 400a948:	f800283a 	ret
 400a94c:	00800044 	movi	r2,1
 400a950:	f800283a 	ret
 400a954:	01400234 	movhi	r5,8
 400a958:	28c7d83a 	sra	r3,r5,r3
 400a95c:	0005883a 	mov	r2,zero
 400a960:	f800283a 	ret

0400a964 <__b2d>:
 400a964:	defffa04 	addi	sp,sp,-24
 400a968:	dc000015 	stw	r16,0(sp)
 400a96c:	24000417 	ldw	r16,16(r4)
 400a970:	dc400115 	stw	r17,4(sp)
 400a974:	24400504 	addi	r17,r4,20
 400a978:	8421883a 	add	r16,r16,r16
 400a97c:	8421883a 	add	r16,r16,r16
 400a980:	8c21883a 	add	r16,r17,r16
 400a984:	dc800215 	stw	r18,8(sp)
 400a988:	84bfff17 	ldw	r18,-4(r16)
 400a98c:	dd000415 	stw	r20,16(sp)
 400a990:	dcc00315 	stw	r19,12(sp)
 400a994:	9009883a 	mov	r4,r18
 400a998:	2829883a 	mov	r20,r5
 400a99c:	dfc00515 	stw	ra,20(sp)
 400a9a0:	400a03c0 	call	400a03c <__hi0bits>
 400a9a4:	00c00804 	movi	r3,32
 400a9a8:	1889c83a 	sub	r4,r3,r2
 400a9ac:	a1000015 	stw	r4,0(r20)
 400a9b0:	01000284 	movi	r4,10
 400a9b4:	84ffff04 	addi	r19,r16,-4
 400a9b8:	20801216 	blt	r4,r2,400aa04 <__b2d+0xa0>
 400a9bc:	018002c4 	movi	r6,11
 400a9c0:	308dc83a 	sub	r6,r6,r2
 400a9c4:	9186d83a 	srl	r3,r18,r6
 400a9c8:	18cffc34 	orhi	r3,r3,16368
 400a9cc:	8cc0212e 	bgeu	r17,r19,400aa54 <__b2d+0xf0>
 400a9d0:	813ffe17 	ldw	r4,-8(r16)
 400a9d4:	218cd83a 	srl	r6,r4,r6
 400a9d8:	10800544 	addi	r2,r2,21
 400a9dc:	9084983a 	sll	r2,r18,r2
 400a9e0:	1184b03a 	or	r2,r2,r6
 400a9e4:	dfc00517 	ldw	ra,20(sp)
 400a9e8:	dd000417 	ldw	r20,16(sp)
 400a9ec:	dcc00317 	ldw	r19,12(sp)
 400a9f0:	dc800217 	ldw	r18,8(sp)
 400a9f4:	dc400117 	ldw	r17,4(sp)
 400a9f8:	dc000017 	ldw	r16,0(sp)
 400a9fc:	dec00604 	addi	sp,sp,24
 400aa00:	f800283a 	ret
 400aa04:	8cc00f2e 	bgeu	r17,r19,400aa44 <__b2d+0xe0>
 400aa08:	117ffd44 	addi	r5,r2,-11
 400aa0c:	80bffe17 	ldw	r2,-8(r16)
 400aa10:	28000e26 	beq	r5,zero,400aa4c <__b2d+0xe8>
 400aa14:	1949c83a 	sub	r4,r3,r5
 400aa18:	9164983a 	sll	r18,r18,r5
 400aa1c:	1106d83a 	srl	r3,r2,r4
 400aa20:	81bffe04 	addi	r6,r16,-8
 400aa24:	948ffc34 	orhi	r18,r18,16368
 400aa28:	90c6b03a 	or	r3,r18,r3
 400aa2c:	89800e2e 	bgeu	r17,r6,400aa68 <__b2d+0x104>
 400aa30:	81bffd17 	ldw	r6,-12(r16)
 400aa34:	1144983a 	sll	r2,r2,r5
 400aa38:	310ad83a 	srl	r5,r6,r4
 400aa3c:	2884b03a 	or	r2,r5,r2
 400aa40:	003fe806 	br	400a9e4 <__alt_data_end+0xfc00a9e4>
 400aa44:	10bffd44 	addi	r2,r2,-11
 400aa48:	1000041e 	bne	r2,zero,400aa5c <__b2d+0xf8>
 400aa4c:	90cffc34 	orhi	r3,r18,16368
 400aa50:	003fe406 	br	400a9e4 <__alt_data_end+0xfc00a9e4>
 400aa54:	000d883a 	mov	r6,zero
 400aa58:	003fdf06 	br	400a9d8 <__alt_data_end+0xfc00a9d8>
 400aa5c:	90a4983a 	sll	r18,r18,r2
 400aa60:	0005883a 	mov	r2,zero
 400aa64:	003ff906 	br	400aa4c <__alt_data_end+0xfc00aa4c>
 400aa68:	1144983a 	sll	r2,r2,r5
 400aa6c:	003fdd06 	br	400a9e4 <__alt_data_end+0xfc00a9e4>

0400aa70 <__d2b>:
 400aa70:	defff804 	addi	sp,sp,-32
 400aa74:	dc000215 	stw	r16,8(sp)
 400aa78:	3021883a 	mov	r16,r6
 400aa7c:	dc400315 	stw	r17,12(sp)
 400aa80:	8022907a 	slli	r17,r16,1
 400aa84:	dd000615 	stw	r20,24(sp)
 400aa88:	2829883a 	mov	r20,r5
 400aa8c:	01400044 	movi	r5,1
 400aa90:	dcc00515 	stw	r19,20(sp)
 400aa94:	dc800415 	stw	r18,16(sp)
 400aa98:	dfc00715 	stw	ra,28(sp)
 400aa9c:	3825883a 	mov	r18,r7
 400aaa0:	8822d57a 	srli	r17,r17,21
 400aaa4:	4009d200 	call	4009d20 <_Balloc>
 400aaa8:	1027883a 	mov	r19,r2
 400aaac:	00800434 	movhi	r2,16
 400aab0:	10bfffc4 	addi	r2,r2,-1
 400aab4:	808c703a 	and	r6,r16,r2
 400aab8:	88000126 	beq	r17,zero,400aac0 <__d2b+0x50>
 400aabc:	31800434 	orhi	r6,r6,16
 400aac0:	d9800015 	stw	r6,0(sp)
 400aac4:	a0002426 	beq	r20,zero,400ab58 <__d2b+0xe8>
 400aac8:	d9000104 	addi	r4,sp,4
 400aacc:	dd000115 	stw	r20,4(sp)
 400aad0:	400a0a40 	call	400a0a4 <__lo0bits>
 400aad4:	d8c00017 	ldw	r3,0(sp)
 400aad8:	10002f1e 	bne	r2,zero,400ab98 <__d2b+0x128>
 400aadc:	d9000117 	ldw	r4,4(sp)
 400aae0:	99000515 	stw	r4,20(r19)
 400aae4:	1821003a 	cmpeq	r16,r3,zero
 400aae8:	01000084 	movi	r4,2
 400aaec:	2421c83a 	sub	r16,r4,r16
 400aaf0:	98c00615 	stw	r3,24(r19)
 400aaf4:	9c000415 	stw	r16,16(r19)
 400aaf8:	88001f1e 	bne	r17,zero,400ab78 <__d2b+0x108>
 400aafc:	10bef384 	addi	r2,r2,-1074
 400ab00:	90800015 	stw	r2,0(r18)
 400ab04:	00900034 	movhi	r2,16384
 400ab08:	10bfffc4 	addi	r2,r2,-1
 400ab0c:	8085883a 	add	r2,r16,r2
 400ab10:	1085883a 	add	r2,r2,r2
 400ab14:	1085883a 	add	r2,r2,r2
 400ab18:	9885883a 	add	r2,r19,r2
 400ab1c:	11000517 	ldw	r4,20(r2)
 400ab20:	8020917a 	slli	r16,r16,5
 400ab24:	400a03c0 	call	400a03c <__hi0bits>
 400ab28:	d8c00817 	ldw	r3,32(sp)
 400ab2c:	8085c83a 	sub	r2,r16,r2
 400ab30:	18800015 	stw	r2,0(r3)
 400ab34:	9805883a 	mov	r2,r19
 400ab38:	dfc00717 	ldw	ra,28(sp)
 400ab3c:	dd000617 	ldw	r20,24(sp)
 400ab40:	dcc00517 	ldw	r19,20(sp)
 400ab44:	dc800417 	ldw	r18,16(sp)
 400ab48:	dc400317 	ldw	r17,12(sp)
 400ab4c:	dc000217 	ldw	r16,8(sp)
 400ab50:	dec00804 	addi	sp,sp,32
 400ab54:	f800283a 	ret
 400ab58:	d809883a 	mov	r4,sp
 400ab5c:	400a0a40 	call	400a0a4 <__lo0bits>
 400ab60:	d8c00017 	ldw	r3,0(sp)
 400ab64:	04000044 	movi	r16,1
 400ab68:	9c000415 	stw	r16,16(r19)
 400ab6c:	98c00515 	stw	r3,20(r19)
 400ab70:	10800804 	addi	r2,r2,32
 400ab74:	883fe126 	beq	r17,zero,400aafc <__alt_data_end+0xfc00aafc>
 400ab78:	00c00d44 	movi	r3,53
 400ab7c:	8c7ef344 	addi	r17,r17,-1075
 400ab80:	88a3883a 	add	r17,r17,r2
 400ab84:	1885c83a 	sub	r2,r3,r2
 400ab88:	d8c00817 	ldw	r3,32(sp)
 400ab8c:	94400015 	stw	r17,0(r18)
 400ab90:	18800015 	stw	r2,0(r3)
 400ab94:	003fe706 	br	400ab34 <__alt_data_end+0xfc00ab34>
 400ab98:	01000804 	movi	r4,32
 400ab9c:	2089c83a 	sub	r4,r4,r2
 400aba0:	1908983a 	sll	r4,r3,r4
 400aba4:	d9400117 	ldw	r5,4(sp)
 400aba8:	1886d83a 	srl	r3,r3,r2
 400abac:	2148b03a 	or	r4,r4,r5
 400abb0:	99000515 	stw	r4,20(r19)
 400abb4:	d8c00015 	stw	r3,0(sp)
 400abb8:	003fca06 	br	400aae4 <__alt_data_end+0xfc00aae4>

0400abbc <__ratio>:
 400abbc:	defff904 	addi	sp,sp,-28
 400abc0:	dc400315 	stw	r17,12(sp)
 400abc4:	2823883a 	mov	r17,r5
 400abc8:	d9400104 	addi	r5,sp,4
 400abcc:	dfc00615 	stw	ra,24(sp)
 400abd0:	dcc00515 	stw	r19,20(sp)
 400abd4:	dc800415 	stw	r18,16(sp)
 400abd8:	2027883a 	mov	r19,r4
 400abdc:	dc000215 	stw	r16,8(sp)
 400abe0:	400a9640 	call	400a964 <__b2d>
 400abe4:	d80b883a 	mov	r5,sp
 400abe8:	8809883a 	mov	r4,r17
 400abec:	1025883a 	mov	r18,r2
 400abf0:	1821883a 	mov	r16,r3
 400abf4:	400a9640 	call	400a964 <__b2d>
 400abf8:	8a000417 	ldw	r8,16(r17)
 400abfc:	99000417 	ldw	r4,16(r19)
 400ac00:	d9400117 	ldw	r5,4(sp)
 400ac04:	2209c83a 	sub	r4,r4,r8
 400ac08:	2010917a 	slli	r8,r4,5
 400ac0c:	d9000017 	ldw	r4,0(sp)
 400ac10:	2909c83a 	sub	r4,r5,r4
 400ac14:	4109883a 	add	r4,r8,r4
 400ac18:	01000e0e 	bge	zero,r4,400ac54 <__ratio+0x98>
 400ac1c:	2008953a 	slli	r4,r4,20
 400ac20:	2421883a 	add	r16,r4,r16
 400ac24:	100d883a 	mov	r6,r2
 400ac28:	180f883a 	mov	r7,r3
 400ac2c:	9009883a 	mov	r4,r18
 400ac30:	800b883a 	mov	r5,r16
 400ac34:	400ec340 	call	400ec34 <__divdf3>
 400ac38:	dfc00617 	ldw	ra,24(sp)
 400ac3c:	dcc00517 	ldw	r19,20(sp)
 400ac40:	dc800417 	ldw	r18,16(sp)
 400ac44:	dc400317 	ldw	r17,12(sp)
 400ac48:	dc000217 	ldw	r16,8(sp)
 400ac4c:	dec00704 	addi	sp,sp,28
 400ac50:	f800283a 	ret
 400ac54:	2008953a 	slli	r4,r4,20
 400ac58:	1907c83a 	sub	r3,r3,r4
 400ac5c:	003ff106 	br	400ac24 <__alt_data_end+0xfc00ac24>

0400ac60 <_mprec_log10>:
 400ac60:	defffe04 	addi	sp,sp,-8
 400ac64:	dc000015 	stw	r16,0(sp)
 400ac68:	dfc00115 	stw	ra,4(sp)
 400ac6c:	008005c4 	movi	r2,23
 400ac70:	2021883a 	mov	r16,r4
 400ac74:	11000d0e 	bge	r2,r4,400acac <_mprec_log10+0x4c>
 400ac78:	0005883a 	mov	r2,zero
 400ac7c:	00cffc34 	movhi	r3,16368
 400ac80:	843fffc4 	addi	r16,r16,-1
 400ac84:	000d883a 	mov	r6,zero
 400ac88:	01d00934 	movhi	r7,16420
 400ac8c:	1009883a 	mov	r4,r2
 400ac90:	180b883a 	mov	r5,r3
 400ac94:	400f85c0 	call	400f85c <__muldf3>
 400ac98:	803ff91e 	bne	r16,zero,400ac80 <__alt_data_end+0xfc00ac80>
 400ac9c:	dfc00117 	ldw	ra,4(sp)
 400aca0:	dc000017 	ldw	r16,0(sp)
 400aca4:	dec00204 	addi	sp,sp,8
 400aca8:	f800283a 	ret
 400acac:	202090fa 	slli	r16,r4,3
 400acb0:	00810074 	movhi	r2,1025
 400acb4:	10971304 	addi	r2,r2,23628
 400acb8:	1421883a 	add	r16,r2,r16
 400acbc:	80800017 	ldw	r2,0(r16)
 400acc0:	80c00117 	ldw	r3,4(r16)
 400acc4:	dfc00117 	ldw	ra,4(sp)
 400acc8:	dc000017 	ldw	r16,0(sp)
 400accc:	dec00204 	addi	sp,sp,8
 400acd0:	f800283a 	ret

0400acd4 <__copybits>:
 400acd4:	297fffc4 	addi	r5,r5,-1
 400acd8:	280fd17a 	srai	r7,r5,5
 400acdc:	30c00417 	ldw	r3,16(r6)
 400ace0:	30800504 	addi	r2,r6,20
 400ace4:	39c00044 	addi	r7,r7,1
 400ace8:	18c7883a 	add	r3,r3,r3
 400acec:	39cf883a 	add	r7,r7,r7
 400acf0:	18c7883a 	add	r3,r3,r3
 400acf4:	39cf883a 	add	r7,r7,r7
 400acf8:	10c7883a 	add	r3,r2,r3
 400acfc:	21cf883a 	add	r7,r4,r7
 400ad00:	10c00d2e 	bgeu	r2,r3,400ad38 <__copybits+0x64>
 400ad04:	200b883a 	mov	r5,r4
 400ad08:	12000017 	ldw	r8,0(r2)
 400ad0c:	29400104 	addi	r5,r5,4
 400ad10:	10800104 	addi	r2,r2,4
 400ad14:	2a3fff15 	stw	r8,-4(r5)
 400ad18:	10fffb36 	bltu	r2,r3,400ad08 <__alt_data_end+0xfc00ad08>
 400ad1c:	1985c83a 	sub	r2,r3,r6
 400ad20:	10bffac4 	addi	r2,r2,-21
 400ad24:	1004d0ba 	srli	r2,r2,2
 400ad28:	10800044 	addi	r2,r2,1
 400ad2c:	1085883a 	add	r2,r2,r2
 400ad30:	1085883a 	add	r2,r2,r2
 400ad34:	2089883a 	add	r4,r4,r2
 400ad38:	21c0032e 	bgeu	r4,r7,400ad48 <__copybits+0x74>
 400ad3c:	20000015 	stw	zero,0(r4)
 400ad40:	21000104 	addi	r4,r4,4
 400ad44:	21fffd36 	bltu	r4,r7,400ad3c <__alt_data_end+0xfc00ad3c>
 400ad48:	f800283a 	ret

0400ad4c <__any_on>:
 400ad4c:	20c00417 	ldw	r3,16(r4)
 400ad50:	2805d17a 	srai	r2,r5,5
 400ad54:	21000504 	addi	r4,r4,20
 400ad58:	18800d0e 	bge	r3,r2,400ad90 <__any_on+0x44>
 400ad5c:	18c7883a 	add	r3,r3,r3
 400ad60:	18c7883a 	add	r3,r3,r3
 400ad64:	20c7883a 	add	r3,r4,r3
 400ad68:	20c0192e 	bgeu	r4,r3,400add0 <__any_on+0x84>
 400ad6c:	18bfff17 	ldw	r2,-4(r3)
 400ad70:	18ffff04 	addi	r3,r3,-4
 400ad74:	1000041e 	bne	r2,zero,400ad88 <__any_on+0x3c>
 400ad78:	20c0142e 	bgeu	r4,r3,400adcc <__any_on+0x80>
 400ad7c:	18ffff04 	addi	r3,r3,-4
 400ad80:	19400017 	ldw	r5,0(r3)
 400ad84:	283ffc26 	beq	r5,zero,400ad78 <__alt_data_end+0xfc00ad78>
 400ad88:	00800044 	movi	r2,1
 400ad8c:	f800283a 	ret
 400ad90:	10c00a0e 	bge	r2,r3,400adbc <__any_on+0x70>
 400ad94:	1085883a 	add	r2,r2,r2
 400ad98:	1085883a 	add	r2,r2,r2
 400ad9c:	294007cc 	andi	r5,r5,31
 400ada0:	2087883a 	add	r3,r4,r2
 400ada4:	283ff026 	beq	r5,zero,400ad68 <__alt_data_end+0xfc00ad68>
 400ada8:	19800017 	ldw	r6,0(r3)
 400adac:	3144d83a 	srl	r2,r6,r5
 400adb0:	114a983a 	sll	r5,r2,r5
 400adb4:	317ff41e 	bne	r6,r5,400ad88 <__alt_data_end+0xfc00ad88>
 400adb8:	003feb06 	br	400ad68 <__alt_data_end+0xfc00ad68>
 400adbc:	1085883a 	add	r2,r2,r2
 400adc0:	1085883a 	add	r2,r2,r2
 400adc4:	2087883a 	add	r3,r4,r2
 400adc8:	003fe706 	br	400ad68 <__alt_data_end+0xfc00ad68>
 400adcc:	f800283a 	ret
 400add0:	0005883a 	mov	r2,zero
 400add4:	f800283a 	ret

0400add8 <_putc_r>:
 400add8:	defffc04 	addi	sp,sp,-16
 400addc:	dc000215 	stw	r16,8(sp)
 400ade0:	dfc00315 	stw	ra,12(sp)
 400ade4:	2021883a 	mov	r16,r4
 400ade8:	20000226 	beq	r4,zero,400adf4 <_putc_r+0x1c>
 400adec:	20800e17 	ldw	r2,56(r4)
 400adf0:	10001b26 	beq	r2,zero,400ae60 <_putc_r+0x88>
 400adf4:	30800217 	ldw	r2,8(r6)
 400adf8:	10bfffc4 	addi	r2,r2,-1
 400adfc:	30800215 	stw	r2,8(r6)
 400ae00:	10000a16 	blt	r2,zero,400ae2c <_putc_r+0x54>
 400ae04:	30800017 	ldw	r2,0(r6)
 400ae08:	11400005 	stb	r5,0(r2)
 400ae0c:	30800017 	ldw	r2,0(r6)
 400ae10:	10c00044 	addi	r3,r2,1
 400ae14:	30c00015 	stw	r3,0(r6)
 400ae18:	10800003 	ldbu	r2,0(r2)
 400ae1c:	dfc00317 	ldw	ra,12(sp)
 400ae20:	dc000217 	ldw	r16,8(sp)
 400ae24:	dec00404 	addi	sp,sp,16
 400ae28:	f800283a 	ret
 400ae2c:	30c00617 	ldw	r3,24(r6)
 400ae30:	10c00616 	blt	r2,r3,400ae4c <_putc_r+0x74>
 400ae34:	30800017 	ldw	r2,0(r6)
 400ae38:	00c00284 	movi	r3,10
 400ae3c:	11400005 	stb	r5,0(r2)
 400ae40:	30800017 	ldw	r2,0(r6)
 400ae44:	11400003 	ldbu	r5,0(r2)
 400ae48:	28fff11e 	bne	r5,r3,400ae10 <__alt_data_end+0xfc00ae10>
 400ae4c:	8009883a 	mov	r4,r16
 400ae50:	dfc00317 	ldw	ra,12(sp)
 400ae54:	dc000217 	ldw	r16,8(sp)
 400ae58:	dec00404 	addi	sp,sp,16
 400ae5c:	400ce7c1 	jmpi	400ce7c <__swbuf_r>
 400ae60:	d9400015 	stw	r5,0(sp)
 400ae64:	d9800115 	stw	r6,4(sp)
 400ae68:	40082f80 	call	40082f8 <__sinit>
 400ae6c:	d9800117 	ldw	r6,4(sp)
 400ae70:	d9400017 	ldw	r5,0(sp)
 400ae74:	003fdf06 	br	400adf4 <__alt_data_end+0xfc00adf4>

0400ae78 <putc>:
 400ae78:	00810074 	movhi	r2,1025
 400ae7c:	defffc04 	addi	sp,sp,-16
 400ae80:	109e2d04 	addi	r2,r2,30900
 400ae84:	dc000115 	stw	r16,4(sp)
 400ae88:	14000017 	ldw	r16,0(r2)
 400ae8c:	dc400215 	stw	r17,8(sp)
 400ae90:	dfc00315 	stw	ra,12(sp)
 400ae94:	2023883a 	mov	r17,r4
 400ae98:	80000226 	beq	r16,zero,400aea4 <putc+0x2c>
 400ae9c:	80800e17 	ldw	r2,56(r16)
 400aea0:	10001a26 	beq	r2,zero,400af0c <putc+0x94>
 400aea4:	28800217 	ldw	r2,8(r5)
 400aea8:	10bfffc4 	addi	r2,r2,-1
 400aeac:	28800215 	stw	r2,8(r5)
 400aeb0:	10000b16 	blt	r2,zero,400aee0 <putc+0x68>
 400aeb4:	28800017 	ldw	r2,0(r5)
 400aeb8:	14400005 	stb	r17,0(r2)
 400aebc:	28800017 	ldw	r2,0(r5)
 400aec0:	10c00044 	addi	r3,r2,1
 400aec4:	28c00015 	stw	r3,0(r5)
 400aec8:	10800003 	ldbu	r2,0(r2)
 400aecc:	dfc00317 	ldw	ra,12(sp)
 400aed0:	dc400217 	ldw	r17,8(sp)
 400aed4:	dc000117 	ldw	r16,4(sp)
 400aed8:	dec00404 	addi	sp,sp,16
 400aedc:	f800283a 	ret
 400aee0:	28c00617 	ldw	r3,24(r5)
 400aee4:	10c00e16 	blt	r2,r3,400af20 <putc+0xa8>
 400aee8:	28800017 	ldw	r2,0(r5)
 400aeec:	01000284 	movi	r4,10
 400aef0:	14400005 	stb	r17,0(r2)
 400aef4:	28800017 	ldw	r2,0(r5)
 400aef8:	10c00003 	ldbu	r3,0(r2)
 400aefc:	193ff01e 	bne	r3,r4,400aec0 <__alt_data_end+0xfc00aec0>
 400af00:	280d883a 	mov	r6,r5
 400af04:	180b883a 	mov	r5,r3
 400af08:	00000706 	br	400af28 <putc+0xb0>
 400af0c:	8009883a 	mov	r4,r16
 400af10:	d9400015 	stw	r5,0(sp)
 400af14:	40082f80 	call	40082f8 <__sinit>
 400af18:	d9400017 	ldw	r5,0(sp)
 400af1c:	003fe106 	br	400aea4 <__alt_data_end+0xfc00aea4>
 400af20:	280d883a 	mov	r6,r5
 400af24:	880b883a 	mov	r5,r17
 400af28:	8009883a 	mov	r4,r16
 400af2c:	dfc00317 	ldw	ra,12(sp)
 400af30:	dc400217 	ldw	r17,8(sp)
 400af34:	dc000117 	ldw	r16,4(sp)
 400af38:	dec00404 	addi	sp,sp,16
 400af3c:	400ce7c1 	jmpi	400ce7c <__swbuf_r>

0400af40 <_realloc_r>:
 400af40:	defff604 	addi	sp,sp,-40
 400af44:	dc800215 	stw	r18,8(sp)
 400af48:	dfc00915 	stw	ra,36(sp)
 400af4c:	df000815 	stw	fp,32(sp)
 400af50:	ddc00715 	stw	r23,28(sp)
 400af54:	dd800615 	stw	r22,24(sp)
 400af58:	dd400515 	stw	r21,20(sp)
 400af5c:	dd000415 	stw	r20,16(sp)
 400af60:	dcc00315 	stw	r19,12(sp)
 400af64:	dc400115 	stw	r17,4(sp)
 400af68:	dc000015 	stw	r16,0(sp)
 400af6c:	3025883a 	mov	r18,r6
 400af70:	2800b726 	beq	r5,zero,400b250 <_realloc_r+0x310>
 400af74:	282b883a 	mov	r21,r5
 400af78:	2029883a 	mov	r20,r4
 400af7c:	40111640 	call	4011164 <__malloc_lock>
 400af80:	a8bfff17 	ldw	r2,-4(r21)
 400af84:	043fff04 	movi	r16,-4
 400af88:	90c002c4 	addi	r3,r18,11
 400af8c:	01000584 	movi	r4,22
 400af90:	acfffe04 	addi	r19,r21,-8
 400af94:	1420703a 	and	r16,r2,r16
 400af98:	20c0332e 	bgeu	r4,r3,400b068 <_realloc_r+0x128>
 400af9c:	047ffe04 	movi	r17,-8
 400afa0:	1c62703a 	and	r17,r3,r17
 400afa4:	8807883a 	mov	r3,r17
 400afa8:	88005816 	blt	r17,zero,400b10c <_realloc_r+0x1cc>
 400afac:	8c805736 	bltu	r17,r18,400b10c <_realloc_r+0x1cc>
 400afb0:	80c0300e 	bge	r16,r3,400b074 <_realloc_r+0x134>
 400afb4:	07010074 	movhi	fp,1025
 400afb8:	e7189604 	addi	fp,fp,25176
 400afbc:	e1c00217 	ldw	r7,8(fp)
 400afc0:	9c09883a 	add	r4,r19,r16
 400afc4:	22000117 	ldw	r8,4(r4)
 400afc8:	21c06326 	beq	r4,r7,400b158 <_realloc_r+0x218>
 400afcc:	017fff84 	movi	r5,-2
 400afd0:	414a703a 	and	r5,r8,r5
 400afd4:	214b883a 	add	r5,r4,r5
 400afd8:	29800117 	ldw	r6,4(r5)
 400afdc:	3180004c 	andi	r6,r6,1
 400afe0:	30003f26 	beq	r6,zero,400b0e0 <_realloc_r+0x1a0>
 400afe4:	1080004c 	andi	r2,r2,1
 400afe8:	10008326 	beq	r2,zero,400b1f8 <_realloc_r+0x2b8>
 400afec:	900b883a 	mov	r5,r18
 400aff0:	a009883a 	mov	r4,r20
 400aff4:	40090640 	call	4009064 <_malloc_r>
 400aff8:	1025883a 	mov	r18,r2
 400affc:	10011e26 	beq	r2,zero,400b478 <_realloc_r+0x538>
 400b000:	a93fff17 	ldw	r4,-4(r21)
 400b004:	10fffe04 	addi	r3,r2,-8
 400b008:	00bfff84 	movi	r2,-2
 400b00c:	2084703a 	and	r2,r4,r2
 400b010:	9885883a 	add	r2,r19,r2
 400b014:	1880ee26 	beq	r3,r2,400b3d0 <_realloc_r+0x490>
 400b018:	81bfff04 	addi	r6,r16,-4
 400b01c:	00800904 	movi	r2,36
 400b020:	1180b836 	bltu	r2,r6,400b304 <_realloc_r+0x3c4>
 400b024:	00c004c4 	movi	r3,19
 400b028:	19809636 	bltu	r3,r6,400b284 <_realloc_r+0x344>
 400b02c:	9005883a 	mov	r2,r18
 400b030:	a807883a 	mov	r3,r21
 400b034:	19000017 	ldw	r4,0(r3)
 400b038:	11000015 	stw	r4,0(r2)
 400b03c:	19000117 	ldw	r4,4(r3)
 400b040:	11000115 	stw	r4,4(r2)
 400b044:	18c00217 	ldw	r3,8(r3)
 400b048:	10c00215 	stw	r3,8(r2)
 400b04c:	a80b883a 	mov	r5,r21
 400b050:	a009883a 	mov	r4,r20
 400b054:	400846c0 	call	400846c <_free_r>
 400b058:	a009883a 	mov	r4,r20
 400b05c:	40111880 	call	4011188 <__malloc_unlock>
 400b060:	9005883a 	mov	r2,r18
 400b064:	00001206 	br	400b0b0 <_realloc_r+0x170>
 400b068:	00c00404 	movi	r3,16
 400b06c:	1823883a 	mov	r17,r3
 400b070:	003fce06 	br	400afac <__alt_data_end+0xfc00afac>
 400b074:	a825883a 	mov	r18,r21
 400b078:	8445c83a 	sub	r2,r16,r17
 400b07c:	00c003c4 	movi	r3,15
 400b080:	18802636 	bltu	r3,r2,400b11c <_realloc_r+0x1dc>
 400b084:	99800117 	ldw	r6,4(r19)
 400b088:	9c07883a 	add	r3,r19,r16
 400b08c:	3180004c 	andi	r6,r6,1
 400b090:	3420b03a 	or	r16,r6,r16
 400b094:	9c000115 	stw	r16,4(r19)
 400b098:	18800117 	ldw	r2,4(r3)
 400b09c:	10800054 	ori	r2,r2,1
 400b0a0:	18800115 	stw	r2,4(r3)
 400b0a4:	a009883a 	mov	r4,r20
 400b0a8:	40111880 	call	4011188 <__malloc_unlock>
 400b0ac:	9005883a 	mov	r2,r18
 400b0b0:	dfc00917 	ldw	ra,36(sp)
 400b0b4:	df000817 	ldw	fp,32(sp)
 400b0b8:	ddc00717 	ldw	r23,28(sp)
 400b0bc:	dd800617 	ldw	r22,24(sp)
 400b0c0:	dd400517 	ldw	r21,20(sp)
 400b0c4:	dd000417 	ldw	r20,16(sp)
 400b0c8:	dcc00317 	ldw	r19,12(sp)
 400b0cc:	dc800217 	ldw	r18,8(sp)
 400b0d0:	dc400117 	ldw	r17,4(sp)
 400b0d4:	dc000017 	ldw	r16,0(sp)
 400b0d8:	dec00a04 	addi	sp,sp,40
 400b0dc:	f800283a 	ret
 400b0e0:	017fff04 	movi	r5,-4
 400b0e4:	414a703a 	and	r5,r8,r5
 400b0e8:	814d883a 	add	r6,r16,r5
 400b0ec:	30c01f16 	blt	r6,r3,400b16c <_realloc_r+0x22c>
 400b0f0:	20800317 	ldw	r2,12(r4)
 400b0f4:	20c00217 	ldw	r3,8(r4)
 400b0f8:	a825883a 	mov	r18,r21
 400b0fc:	3021883a 	mov	r16,r6
 400b100:	18800315 	stw	r2,12(r3)
 400b104:	10c00215 	stw	r3,8(r2)
 400b108:	003fdb06 	br	400b078 <__alt_data_end+0xfc00b078>
 400b10c:	00800304 	movi	r2,12
 400b110:	a0800015 	stw	r2,0(r20)
 400b114:	0005883a 	mov	r2,zero
 400b118:	003fe506 	br	400b0b0 <__alt_data_end+0xfc00b0b0>
 400b11c:	98c00117 	ldw	r3,4(r19)
 400b120:	9c4b883a 	add	r5,r19,r17
 400b124:	11000054 	ori	r4,r2,1
 400b128:	18c0004c 	andi	r3,r3,1
 400b12c:	1c62b03a 	or	r17,r3,r17
 400b130:	9c400115 	stw	r17,4(r19)
 400b134:	29000115 	stw	r4,4(r5)
 400b138:	2885883a 	add	r2,r5,r2
 400b13c:	10c00117 	ldw	r3,4(r2)
 400b140:	29400204 	addi	r5,r5,8
 400b144:	a009883a 	mov	r4,r20
 400b148:	18c00054 	ori	r3,r3,1
 400b14c:	10c00115 	stw	r3,4(r2)
 400b150:	400846c0 	call	400846c <_free_r>
 400b154:	003fd306 	br	400b0a4 <__alt_data_end+0xfc00b0a4>
 400b158:	017fff04 	movi	r5,-4
 400b15c:	414a703a 	and	r5,r8,r5
 400b160:	89800404 	addi	r6,r17,16
 400b164:	8151883a 	add	r8,r16,r5
 400b168:	4180590e 	bge	r8,r6,400b2d0 <_realloc_r+0x390>
 400b16c:	1080004c 	andi	r2,r2,1
 400b170:	103f9e1e 	bne	r2,zero,400afec <__alt_data_end+0xfc00afec>
 400b174:	adbffe17 	ldw	r22,-8(r21)
 400b178:	00bfff04 	movi	r2,-4
 400b17c:	9dadc83a 	sub	r22,r19,r22
 400b180:	b1800117 	ldw	r6,4(r22)
 400b184:	3084703a 	and	r2,r6,r2
 400b188:	20002026 	beq	r4,zero,400b20c <_realloc_r+0x2cc>
 400b18c:	80af883a 	add	r23,r16,r2
 400b190:	b96f883a 	add	r23,r23,r5
 400b194:	21c05f26 	beq	r4,r7,400b314 <_realloc_r+0x3d4>
 400b198:	b8c01c16 	blt	r23,r3,400b20c <_realloc_r+0x2cc>
 400b19c:	20800317 	ldw	r2,12(r4)
 400b1a0:	20c00217 	ldw	r3,8(r4)
 400b1a4:	81bfff04 	addi	r6,r16,-4
 400b1a8:	01000904 	movi	r4,36
 400b1ac:	18800315 	stw	r2,12(r3)
 400b1b0:	10c00215 	stw	r3,8(r2)
 400b1b4:	b0c00217 	ldw	r3,8(r22)
 400b1b8:	b0800317 	ldw	r2,12(r22)
 400b1bc:	b4800204 	addi	r18,r22,8
 400b1c0:	18800315 	stw	r2,12(r3)
 400b1c4:	10c00215 	stw	r3,8(r2)
 400b1c8:	21801b36 	bltu	r4,r6,400b238 <_realloc_r+0x2f8>
 400b1cc:	008004c4 	movi	r2,19
 400b1d0:	1180352e 	bgeu	r2,r6,400b2a8 <_realloc_r+0x368>
 400b1d4:	a8800017 	ldw	r2,0(r21)
 400b1d8:	b0800215 	stw	r2,8(r22)
 400b1dc:	a8800117 	ldw	r2,4(r21)
 400b1e0:	b0800315 	stw	r2,12(r22)
 400b1e4:	008006c4 	movi	r2,27
 400b1e8:	11807f36 	bltu	r2,r6,400b3e8 <_realloc_r+0x4a8>
 400b1ec:	b0800404 	addi	r2,r22,16
 400b1f0:	ad400204 	addi	r21,r21,8
 400b1f4:	00002d06 	br	400b2ac <_realloc_r+0x36c>
 400b1f8:	adbffe17 	ldw	r22,-8(r21)
 400b1fc:	00bfff04 	movi	r2,-4
 400b200:	9dadc83a 	sub	r22,r19,r22
 400b204:	b1000117 	ldw	r4,4(r22)
 400b208:	2084703a 	and	r2,r4,r2
 400b20c:	b03f7726 	beq	r22,zero,400afec <__alt_data_end+0xfc00afec>
 400b210:	80af883a 	add	r23,r16,r2
 400b214:	b8ff7516 	blt	r23,r3,400afec <__alt_data_end+0xfc00afec>
 400b218:	b0800317 	ldw	r2,12(r22)
 400b21c:	b0c00217 	ldw	r3,8(r22)
 400b220:	81bfff04 	addi	r6,r16,-4
 400b224:	01000904 	movi	r4,36
 400b228:	18800315 	stw	r2,12(r3)
 400b22c:	10c00215 	stw	r3,8(r2)
 400b230:	b4800204 	addi	r18,r22,8
 400b234:	21bfe52e 	bgeu	r4,r6,400b1cc <__alt_data_end+0xfc00b1cc>
 400b238:	a80b883a 	mov	r5,r21
 400b23c:	9009883a 	mov	r4,r18
 400b240:	4009a9c0 	call	4009a9c <memmove>
 400b244:	b821883a 	mov	r16,r23
 400b248:	b027883a 	mov	r19,r22
 400b24c:	003f8a06 	br	400b078 <__alt_data_end+0xfc00b078>
 400b250:	300b883a 	mov	r5,r6
 400b254:	dfc00917 	ldw	ra,36(sp)
 400b258:	df000817 	ldw	fp,32(sp)
 400b25c:	ddc00717 	ldw	r23,28(sp)
 400b260:	dd800617 	ldw	r22,24(sp)
 400b264:	dd400517 	ldw	r21,20(sp)
 400b268:	dd000417 	ldw	r20,16(sp)
 400b26c:	dcc00317 	ldw	r19,12(sp)
 400b270:	dc800217 	ldw	r18,8(sp)
 400b274:	dc400117 	ldw	r17,4(sp)
 400b278:	dc000017 	ldw	r16,0(sp)
 400b27c:	dec00a04 	addi	sp,sp,40
 400b280:	40090641 	jmpi	4009064 <_malloc_r>
 400b284:	a8c00017 	ldw	r3,0(r21)
 400b288:	90c00015 	stw	r3,0(r18)
 400b28c:	a8c00117 	ldw	r3,4(r21)
 400b290:	90c00115 	stw	r3,4(r18)
 400b294:	00c006c4 	movi	r3,27
 400b298:	19804536 	bltu	r3,r6,400b3b0 <_realloc_r+0x470>
 400b29c:	90800204 	addi	r2,r18,8
 400b2a0:	a8c00204 	addi	r3,r21,8
 400b2a4:	003f6306 	br	400b034 <__alt_data_end+0xfc00b034>
 400b2a8:	9005883a 	mov	r2,r18
 400b2ac:	a8c00017 	ldw	r3,0(r21)
 400b2b0:	b821883a 	mov	r16,r23
 400b2b4:	b027883a 	mov	r19,r22
 400b2b8:	10c00015 	stw	r3,0(r2)
 400b2bc:	a8c00117 	ldw	r3,4(r21)
 400b2c0:	10c00115 	stw	r3,4(r2)
 400b2c4:	a8c00217 	ldw	r3,8(r21)
 400b2c8:	10c00215 	stw	r3,8(r2)
 400b2cc:	003f6a06 	br	400b078 <__alt_data_end+0xfc00b078>
 400b2d0:	9c67883a 	add	r19,r19,r17
 400b2d4:	4445c83a 	sub	r2,r8,r17
 400b2d8:	e4c00215 	stw	r19,8(fp)
 400b2dc:	10800054 	ori	r2,r2,1
 400b2e0:	98800115 	stw	r2,4(r19)
 400b2e4:	a8bfff17 	ldw	r2,-4(r21)
 400b2e8:	a009883a 	mov	r4,r20
 400b2ec:	1080004c 	andi	r2,r2,1
 400b2f0:	1462b03a 	or	r17,r2,r17
 400b2f4:	ac7fff15 	stw	r17,-4(r21)
 400b2f8:	40111880 	call	4011188 <__malloc_unlock>
 400b2fc:	a805883a 	mov	r2,r21
 400b300:	003f6b06 	br	400b0b0 <__alt_data_end+0xfc00b0b0>
 400b304:	a80b883a 	mov	r5,r21
 400b308:	9009883a 	mov	r4,r18
 400b30c:	4009a9c0 	call	4009a9c <memmove>
 400b310:	003f4e06 	br	400b04c <__alt_data_end+0xfc00b04c>
 400b314:	89000404 	addi	r4,r17,16
 400b318:	b93fbc16 	blt	r23,r4,400b20c <__alt_data_end+0xfc00b20c>
 400b31c:	b0800317 	ldw	r2,12(r22)
 400b320:	b0c00217 	ldw	r3,8(r22)
 400b324:	81bfff04 	addi	r6,r16,-4
 400b328:	01000904 	movi	r4,36
 400b32c:	18800315 	stw	r2,12(r3)
 400b330:	10c00215 	stw	r3,8(r2)
 400b334:	b4800204 	addi	r18,r22,8
 400b338:	21804336 	bltu	r4,r6,400b448 <_realloc_r+0x508>
 400b33c:	008004c4 	movi	r2,19
 400b340:	11803f2e 	bgeu	r2,r6,400b440 <_realloc_r+0x500>
 400b344:	a8800017 	ldw	r2,0(r21)
 400b348:	b0800215 	stw	r2,8(r22)
 400b34c:	a8800117 	ldw	r2,4(r21)
 400b350:	b0800315 	stw	r2,12(r22)
 400b354:	008006c4 	movi	r2,27
 400b358:	11803f36 	bltu	r2,r6,400b458 <_realloc_r+0x518>
 400b35c:	b0800404 	addi	r2,r22,16
 400b360:	ad400204 	addi	r21,r21,8
 400b364:	a8c00017 	ldw	r3,0(r21)
 400b368:	10c00015 	stw	r3,0(r2)
 400b36c:	a8c00117 	ldw	r3,4(r21)
 400b370:	10c00115 	stw	r3,4(r2)
 400b374:	a8c00217 	ldw	r3,8(r21)
 400b378:	10c00215 	stw	r3,8(r2)
 400b37c:	b447883a 	add	r3,r22,r17
 400b380:	bc45c83a 	sub	r2,r23,r17
 400b384:	e0c00215 	stw	r3,8(fp)
 400b388:	10800054 	ori	r2,r2,1
 400b38c:	18800115 	stw	r2,4(r3)
 400b390:	b0800117 	ldw	r2,4(r22)
 400b394:	a009883a 	mov	r4,r20
 400b398:	1080004c 	andi	r2,r2,1
 400b39c:	1462b03a 	or	r17,r2,r17
 400b3a0:	b4400115 	stw	r17,4(r22)
 400b3a4:	40111880 	call	4011188 <__malloc_unlock>
 400b3a8:	9005883a 	mov	r2,r18
 400b3ac:	003f4006 	br	400b0b0 <__alt_data_end+0xfc00b0b0>
 400b3b0:	a8c00217 	ldw	r3,8(r21)
 400b3b4:	90c00215 	stw	r3,8(r18)
 400b3b8:	a8c00317 	ldw	r3,12(r21)
 400b3bc:	90c00315 	stw	r3,12(r18)
 400b3c0:	30801126 	beq	r6,r2,400b408 <_realloc_r+0x4c8>
 400b3c4:	90800404 	addi	r2,r18,16
 400b3c8:	a8c00404 	addi	r3,r21,16
 400b3cc:	003f1906 	br	400b034 <__alt_data_end+0xfc00b034>
 400b3d0:	90ffff17 	ldw	r3,-4(r18)
 400b3d4:	00bfff04 	movi	r2,-4
 400b3d8:	a825883a 	mov	r18,r21
 400b3dc:	1884703a 	and	r2,r3,r2
 400b3e0:	80a1883a 	add	r16,r16,r2
 400b3e4:	003f2406 	br	400b078 <__alt_data_end+0xfc00b078>
 400b3e8:	a8800217 	ldw	r2,8(r21)
 400b3ec:	b0800415 	stw	r2,16(r22)
 400b3f0:	a8800317 	ldw	r2,12(r21)
 400b3f4:	b0800515 	stw	r2,20(r22)
 400b3f8:	31000a26 	beq	r6,r4,400b424 <_realloc_r+0x4e4>
 400b3fc:	b0800604 	addi	r2,r22,24
 400b400:	ad400404 	addi	r21,r21,16
 400b404:	003fa906 	br	400b2ac <__alt_data_end+0xfc00b2ac>
 400b408:	a9000417 	ldw	r4,16(r21)
 400b40c:	90800604 	addi	r2,r18,24
 400b410:	a8c00604 	addi	r3,r21,24
 400b414:	91000415 	stw	r4,16(r18)
 400b418:	a9000517 	ldw	r4,20(r21)
 400b41c:	91000515 	stw	r4,20(r18)
 400b420:	003f0406 	br	400b034 <__alt_data_end+0xfc00b034>
 400b424:	a8c00417 	ldw	r3,16(r21)
 400b428:	ad400604 	addi	r21,r21,24
 400b42c:	b0800804 	addi	r2,r22,32
 400b430:	b0c00615 	stw	r3,24(r22)
 400b434:	a8ffff17 	ldw	r3,-4(r21)
 400b438:	b0c00715 	stw	r3,28(r22)
 400b43c:	003f9b06 	br	400b2ac <__alt_data_end+0xfc00b2ac>
 400b440:	9005883a 	mov	r2,r18
 400b444:	003fc706 	br	400b364 <__alt_data_end+0xfc00b364>
 400b448:	a80b883a 	mov	r5,r21
 400b44c:	9009883a 	mov	r4,r18
 400b450:	4009a9c0 	call	4009a9c <memmove>
 400b454:	003fc906 	br	400b37c <__alt_data_end+0xfc00b37c>
 400b458:	a8800217 	ldw	r2,8(r21)
 400b45c:	b0800415 	stw	r2,16(r22)
 400b460:	a8800317 	ldw	r2,12(r21)
 400b464:	b0800515 	stw	r2,20(r22)
 400b468:	31000726 	beq	r6,r4,400b488 <_realloc_r+0x548>
 400b46c:	b0800604 	addi	r2,r22,24
 400b470:	ad400404 	addi	r21,r21,16
 400b474:	003fbb06 	br	400b364 <__alt_data_end+0xfc00b364>
 400b478:	a009883a 	mov	r4,r20
 400b47c:	40111880 	call	4011188 <__malloc_unlock>
 400b480:	0005883a 	mov	r2,zero
 400b484:	003f0a06 	br	400b0b0 <__alt_data_end+0xfc00b0b0>
 400b488:	a8c00417 	ldw	r3,16(r21)
 400b48c:	ad400604 	addi	r21,r21,24
 400b490:	b0800804 	addi	r2,r22,32
 400b494:	b0c00615 	stw	r3,24(r22)
 400b498:	a8ffff17 	ldw	r3,-4(r21)
 400b49c:	b0c00715 	stw	r3,28(r22)
 400b4a0:	003fb006 	br	400b364 <__alt_data_end+0xfc00b364>

0400b4a4 <__fpclassifyd>:
 400b4a4:	00a00034 	movhi	r2,32768
 400b4a8:	10bfffc4 	addi	r2,r2,-1
 400b4ac:	2884703a 	and	r2,r5,r2
 400b4b0:	10000726 	beq	r2,zero,400b4d0 <__fpclassifyd+0x2c>
 400b4b4:	00fffc34 	movhi	r3,65520
 400b4b8:	019ff834 	movhi	r6,32736
 400b4bc:	28c7883a 	add	r3,r5,r3
 400b4c0:	31bfffc4 	addi	r6,r6,-1
 400b4c4:	30c00536 	bltu	r6,r3,400b4dc <__fpclassifyd+0x38>
 400b4c8:	00800104 	movi	r2,4
 400b4cc:	f800283a 	ret
 400b4d0:	2000021e 	bne	r4,zero,400b4dc <__fpclassifyd+0x38>
 400b4d4:	00800084 	movi	r2,2
 400b4d8:	f800283a 	ret
 400b4dc:	00dffc34 	movhi	r3,32752
 400b4e0:	019ff834 	movhi	r6,32736
 400b4e4:	28cb883a 	add	r5,r5,r3
 400b4e8:	31bfffc4 	addi	r6,r6,-1
 400b4ec:	317ff62e 	bgeu	r6,r5,400b4c8 <__alt_data_end+0xfc00b4c8>
 400b4f0:	01400434 	movhi	r5,16
 400b4f4:	297fffc4 	addi	r5,r5,-1
 400b4f8:	28800236 	bltu	r5,r2,400b504 <__fpclassifyd+0x60>
 400b4fc:	008000c4 	movi	r2,3
 400b500:	f800283a 	ret
 400b504:	10c00226 	beq	r2,r3,400b510 <__fpclassifyd+0x6c>
 400b508:	0005883a 	mov	r2,zero
 400b50c:	f800283a 	ret
 400b510:	2005003a 	cmpeq	r2,r4,zero
 400b514:	f800283a 	ret

0400b518 <_sbrk_r>:
 400b518:	defffd04 	addi	sp,sp,-12
 400b51c:	dc000015 	stw	r16,0(sp)
 400b520:	040100b4 	movhi	r16,1026
 400b524:	dc400115 	stw	r17,4(sp)
 400b528:	84252504 	addi	r16,r16,-27500
 400b52c:	2023883a 	mov	r17,r4
 400b530:	2809883a 	mov	r4,r5
 400b534:	dfc00215 	stw	ra,8(sp)
 400b538:	80000015 	stw	zero,0(r16)
 400b53c:	40113700 	call	4011370 <sbrk>
 400b540:	00ffffc4 	movi	r3,-1
 400b544:	10c00526 	beq	r2,r3,400b55c <_sbrk_r+0x44>
 400b548:	dfc00217 	ldw	ra,8(sp)
 400b54c:	dc400117 	ldw	r17,4(sp)
 400b550:	dc000017 	ldw	r16,0(sp)
 400b554:	dec00304 	addi	sp,sp,12
 400b558:	f800283a 	ret
 400b55c:	80c00017 	ldw	r3,0(r16)
 400b560:	183ff926 	beq	r3,zero,400b548 <__alt_data_end+0xfc00b548>
 400b564:	88c00015 	stw	r3,0(r17)
 400b568:	003ff706 	br	400b548 <__alt_data_end+0xfc00b548>

0400b56c <__sread>:
 400b56c:	defffe04 	addi	sp,sp,-8
 400b570:	dc000015 	stw	r16,0(sp)
 400b574:	2821883a 	mov	r16,r5
 400b578:	2940038f 	ldh	r5,14(r5)
 400b57c:	dfc00115 	stw	ra,4(sp)
 400b580:	400d5800 	call	400d580 <_read_r>
 400b584:	10000716 	blt	r2,zero,400b5a4 <__sread+0x38>
 400b588:	80c01417 	ldw	r3,80(r16)
 400b58c:	1887883a 	add	r3,r3,r2
 400b590:	80c01415 	stw	r3,80(r16)
 400b594:	dfc00117 	ldw	ra,4(sp)
 400b598:	dc000017 	ldw	r16,0(sp)
 400b59c:	dec00204 	addi	sp,sp,8
 400b5a0:	f800283a 	ret
 400b5a4:	80c0030b 	ldhu	r3,12(r16)
 400b5a8:	18fbffcc 	andi	r3,r3,61439
 400b5ac:	80c0030d 	sth	r3,12(r16)
 400b5b0:	dfc00117 	ldw	ra,4(sp)
 400b5b4:	dc000017 	ldw	r16,0(sp)
 400b5b8:	dec00204 	addi	sp,sp,8
 400b5bc:	f800283a 	ret

0400b5c0 <__seofread>:
 400b5c0:	0005883a 	mov	r2,zero
 400b5c4:	f800283a 	ret

0400b5c8 <__swrite>:
 400b5c8:	2880030b 	ldhu	r2,12(r5)
 400b5cc:	defffb04 	addi	sp,sp,-20
 400b5d0:	dcc00315 	stw	r19,12(sp)
 400b5d4:	dc800215 	stw	r18,8(sp)
 400b5d8:	dc400115 	stw	r17,4(sp)
 400b5dc:	dc000015 	stw	r16,0(sp)
 400b5e0:	dfc00415 	stw	ra,16(sp)
 400b5e4:	10c0400c 	andi	r3,r2,256
 400b5e8:	2821883a 	mov	r16,r5
 400b5ec:	2023883a 	mov	r17,r4
 400b5f0:	3025883a 	mov	r18,r6
 400b5f4:	3827883a 	mov	r19,r7
 400b5f8:	18000526 	beq	r3,zero,400b610 <__swrite+0x48>
 400b5fc:	2940038f 	ldh	r5,14(r5)
 400b600:	01c00084 	movi	r7,2
 400b604:	000d883a 	mov	r6,zero
 400b608:	400d5200 	call	400d520 <_lseek_r>
 400b60c:	8080030b 	ldhu	r2,12(r16)
 400b610:	8140038f 	ldh	r5,14(r16)
 400b614:	10bbffcc 	andi	r2,r2,61439
 400b618:	980f883a 	mov	r7,r19
 400b61c:	900d883a 	mov	r6,r18
 400b620:	8809883a 	mov	r4,r17
 400b624:	8080030d 	sth	r2,12(r16)
 400b628:	dfc00417 	ldw	ra,16(sp)
 400b62c:	dcc00317 	ldw	r19,12(sp)
 400b630:	dc800217 	ldw	r18,8(sp)
 400b634:	dc400117 	ldw	r17,4(sp)
 400b638:	dc000017 	ldw	r16,0(sp)
 400b63c:	dec00504 	addi	sp,sp,20
 400b640:	400cfd41 	jmpi	400cfd4 <_write_r>

0400b644 <__sseek>:
 400b644:	defffe04 	addi	sp,sp,-8
 400b648:	dc000015 	stw	r16,0(sp)
 400b64c:	2821883a 	mov	r16,r5
 400b650:	2940038f 	ldh	r5,14(r5)
 400b654:	dfc00115 	stw	ra,4(sp)
 400b658:	400d5200 	call	400d520 <_lseek_r>
 400b65c:	00ffffc4 	movi	r3,-1
 400b660:	10c00826 	beq	r2,r3,400b684 <__sseek+0x40>
 400b664:	80c0030b 	ldhu	r3,12(r16)
 400b668:	80801415 	stw	r2,80(r16)
 400b66c:	18c40014 	ori	r3,r3,4096
 400b670:	80c0030d 	sth	r3,12(r16)
 400b674:	dfc00117 	ldw	ra,4(sp)
 400b678:	dc000017 	ldw	r16,0(sp)
 400b67c:	dec00204 	addi	sp,sp,8
 400b680:	f800283a 	ret
 400b684:	80c0030b 	ldhu	r3,12(r16)
 400b688:	18fbffcc 	andi	r3,r3,61439
 400b68c:	80c0030d 	sth	r3,12(r16)
 400b690:	dfc00117 	ldw	ra,4(sp)
 400b694:	dc000017 	ldw	r16,0(sp)
 400b698:	dec00204 	addi	sp,sp,8
 400b69c:	f800283a 	ret

0400b6a0 <__sclose>:
 400b6a0:	2940038f 	ldh	r5,14(r5)
 400b6a4:	400d0341 	jmpi	400d034 <_close_r>

0400b6a8 <strcmp>:
 400b6a8:	2144b03a 	or	r2,r4,r5
 400b6ac:	108000cc 	andi	r2,r2,3
 400b6b0:	1000171e 	bne	r2,zero,400b710 <strcmp+0x68>
 400b6b4:	20800017 	ldw	r2,0(r4)
 400b6b8:	28c00017 	ldw	r3,0(r5)
 400b6bc:	10c0141e 	bne	r2,r3,400b710 <strcmp+0x68>
 400b6c0:	027fbff4 	movhi	r9,65279
 400b6c4:	4a7fbfc4 	addi	r9,r9,-257
 400b6c8:	0086303a 	nor	r3,zero,r2
 400b6cc:	02202074 	movhi	r8,32897
 400b6d0:	1245883a 	add	r2,r2,r9
 400b6d4:	42202004 	addi	r8,r8,-32640
 400b6d8:	10c4703a 	and	r2,r2,r3
 400b6dc:	1204703a 	and	r2,r2,r8
 400b6e0:	10000226 	beq	r2,zero,400b6ec <strcmp+0x44>
 400b6e4:	00002306 	br	400b774 <strcmp+0xcc>
 400b6e8:	1000221e 	bne	r2,zero,400b774 <strcmp+0xcc>
 400b6ec:	21000104 	addi	r4,r4,4
 400b6f0:	20c00017 	ldw	r3,0(r4)
 400b6f4:	29400104 	addi	r5,r5,4
 400b6f8:	29800017 	ldw	r6,0(r5)
 400b6fc:	1a4f883a 	add	r7,r3,r9
 400b700:	00c4303a 	nor	r2,zero,r3
 400b704:	3884703a 	and	r2,r7,r2
 400b708:	1204703a 	and	r2,r2,r8
 400b70c:	19bff626 	beq	r3,r6,400b6e8 <__alt_data_end+0xfc00b6e8>
 400b710:	20800003 	ldbu	r2,0(r4)
 400b714:	10c03fcc 	andi	r3,r2,255
 400b718:	18c0201c 	xori	r3,r3,128
 400b71c:	18ffe004 	addi	r3,r3,-128
 400b720:	18000c26 	beq	r3,zero,400b754 <strcmp+0xac>
 400b724:	29800007 	ldb	r6,0(r5)
 400b728:	19800326 	beq	r3,r6,400b738 <strcmp+0x90>
 400b72c:	00001306 	br	400b77c <strcmp+0xd4>
 400b730:	29800007 	ldb	r6,0(r5)
 400b734:	11800b1e 	bne	r2,r6,400b764 <strcmp+0xbc>
 400b738:	21000044 	addi	r4,r4,1
 400b73c:	20c00003 	ldbu	r3,0(r4)
 400b740:	29400044 	addi	r5,r5,1
 400b744:	18803fcc 	andi	r2,r3,255
 400b748:	1080201c 	xori	r2,r2,128
 400b74c:	10bfe004 	addi	r2,r2,-128
 400b750:	103ff71e 	bne	r2,zero,400b730 <__alt_data_end+0xfc00b730>
 400b754:	0007883a 	mov	r3,zero
 400b758:	28800003 	ldbu	r2,0(r5)
 400b75c:	1885c83a 	sub	r2,r3,r2
 400b760:	f800283a 	ret
 400b764:	28800003 	ldbu	r2,0(r5)
 400b768:	18c03fcc 	andi	r3,r3,255
 400b76c:	1885c83a 	sub	r2,r3,r2
 400b770:	f800283a 	ret
 400b774:	0005883a 	mov	r2,zero
 400b778:	f800283a 	ret
 400b77c:	10c03fcc 	andi	r3,r2,255
 400b780:	003ff506 	br	400b758 <__alt_data_end+0xfc00b758>

0400b784 <__sprint_r.part.0>:
 400b784:	28801917 	ldw	r2,100(r5)
 400b788:	defff604 	addi	sp,sp,-40
 400b78c:	dd400515 	stw	r21,20(sp)
 400b790:	dfc00915 	stw	ra,36(sp)
 400b794:	df000815 	stw	fp,32(sp)
 400b798:	ddc00715 	stw	r23,28(sp)
 400b79c:	dd800615 	stw	r22,24(sp)
 400b7a0:	dd000415 	stw	r20,16(sp)
 400b7a4:	dcc00315 	stw	r19,12(sp)
 400b7a8:	dc800215 	stw	r18,8(sp)
 400b7ac:	dc400115 	stw	r17,4(sp)
 400b7b0:	dc000015 	stw	r16,0(sp)
 400b7b4:	1088000c 	andi	r2,r2,8192
 400b7b8:	302b883a 	mov	r21,r6
 400b7bc:	10002e26 	beq	r2,zero,400b878 <__sprint_r.part.0+0xf4>
 400b7c0:	30800217 	ldw	r2,8(r6)
 400b7c4:	35800017 	ldw	r22,0(r6)
 400b7c8:	10002926 	beq	r2,zero,400b870 <__sprint_r.part.0+0xec>
 400b7cc:	2827883a 	mov	r19,r5
 400b7d0:	2029883a 	mov	r20,r4
 400b7d4:	b5c00104 	addi	r23,r22,4
 400b7d8:	04bfffc4 	movi	r18,-1
 400b7dc:	bc400017 	ldw	r17,0(r23)
 400b7e0:	b4000017 	ldw	r16,0(r22)
 400b7e4:	0039883a 	mov	fp,zero
 400b7e8:	8822d0ba 	srli	r17,r17,2
 400b7ec:	8800031e 	bne	r17,zero,400b7fc <__sprint_r.part.0+0x78>
 400b7f0:	00001806 	br	400b854 <__sprint_r.part.0+0xd0>
 400b7f4:	84000104 	addi	r16,r16,4
 400b7f8:	8f001526 	beq	r17,fp,400b850 <__sprint_r.part.0+0xcc>
 400b7fc:	81400017 	ldw	r5,0(r16)
 400b800:	980d883a 	mov	r6,r19
 400b804:	a009883a 	mov	r4,r20
 400b808:	400d3cc0 	call	400d3cc <_fputwc_r>
 400b80c:	e7000044 	addi	fp,fp,1
 400b810:	14bff81e 	bne	r2,r18,400b7f4 <__alt_data_end+0xfc00b7f4>
 400b814:	9005883a 	mov	r2,r18
 400b818:	a8000215 	stw	zero,8(r21)
 400b81c:	a8000115 	stw	zero,4(r21)
 400b820:	dfc00917 	ldw	ra,36(sp)
 400b824:	df000817 	ldw	fp,32(sp)
 400b828:	ddc00717 	ldw	r23,28(sp)
 400b82c:	dd800617 	ldw	r22,24(sp)
 400b830:	dd400517 	ldw	r21,20(sp)
 400b834:	dd000417 	ldw	r20,16(sp)
 400b838:	dcc00317 	ldw	r19,12(sp)
 400b83c:	dc800217 	ldw	r18,8(sp)
 400b840:	dc400117 	ldw	r17,4(sp)
 400b844:	dc000017 	ldw	r16,0(sp)
 400b848:	dec00a04 	addi	sp,sp,40
 400b84c:	f800283a 	ret
 400b850:	a8800217 	ldw	r2,8(r21)
 400b854:	8c63883a 	add	r17,r17,r17
 400b858:	8c63883a 	add	r17,r17,r17
 400b85c:	1445c83a 	sub	r2,r2,r17
 400b860:	a8800215 	stw	r2,8(r21)
 400b864:	b5800204 	addi	r22,r22,8
 400b868:	bdc00204 	addi	r23,r23,8
 400b86c:	103fdb1e 	bne	r2,zero,400b7dc <__alt_data_end+0xfc00b7dc>
 400b870:	0005883a 	mov	r2,zero
 400b874:	003fe806 	br	400b818 <__alt_data_end+0xfc00b818>
 400b878:	400877c0 	call	400877c <__sfvwrite_r>
 400b87c:	003fe606 	br	400b818 <__alt_data_end+0xfc00b818>

0400b880 <__sprint_r>:
 400b880:	30c00217 	ldw	r3,8(r6)
 400b884:	18000126 	beq	r3,zero,400b88c <__sprint_r+0xc>
 400b888:	400b7841 	jmpi	400b784 <__sprint_r.part.0>
 400b88c:	30000115 	stw	zero,4(r6)
 400b890:	0005883a 	mov	r2,zero
 400b894:	f800283a 	ret

0400b898 <___vfiprintf_internal_r>:
 400b898:	deffca04 	addi	sp,sp,-216
 400b89c:	dd403115 	stw	r21,196(sp)
 400b8a0:	dfc03515 	stw	ra,212(sp)
 400b8a4:	df003415 	stw	fp,208(sp)
 400b8a8:	ddc03315 	stw	r23,204(sp)
 400b8ac:	dd803215 	stw	r22,200(sp)
 400b8b0:	dd003015 	stw	r20,192(sp)
 400b8b4:	dcc02f15 	stw	r19,188(sp)
 400b8b8:	dc802e15 	stw	r18,184(sp)
 400b8bc:	dc402d15 	stw	r17,180(sp)
 400b8c0:	dc002c15 	stw	r16,176(sp)
 400b8c4:	d9002115 	stw	r4,132(sp)
 400b8c8:	d9402015 	stw	r5,128(sp)
 400b8cc:	d9c02215 	stw	r7,136(sp)
 400b8d0:	302b883a 	mov	r21,r6
 400b8d4:	20000226 	beq	r4,zero,400b8e0 <___vfiprintf_internal_r+0x48>
 400b8d8:	20800e17 	ldw	r2,56(r4)
 400b8dc:	1000cf26 	beq	r2,zero,400bc1c <___vfiprintf_internal_r+0x384>
 400b8e0:	d8c02017 	ldw	r3,128(sp)
 400b8e4:	1880030b 	ldhu	r2,12(r3)
 400b8e8:	10c8000c 	andi	r3,r2,8192
 400b8ec:	1800071e 	bne	r3,zero,400b90c <___vfiprintf_internal_r+0x74>
 400b8f0:	d9402017 	ldw	r5,128(sp)
 400b8f4:	00f7ffc4 	movi	r3,-8193
 400b8f8:	10880014 	ori	r2,r2,8192
 400b8fc:	29001917 	ldw	r4,100(r5)
 400b900:	2880030d 	sth	r2,12(r5)
 400b904:	20c6703a 	and	r3,r4,r3
 400b908:	28c01915 	stw	r3,100(r5)
 400b90c:	10c0020c 	andi	r3,r2,8
 400b910:	1800a526 	beq	r3,zero,400bba8 <___vfiprintf_internal_r+0x310>
 400b914:	d9002017 	ldw	r4,128(sp)
 400b918:	20c00417 	ldw	r3,16(r4)
 400b91c:	1800a226 	beq	r3,zero,400bba8 <___vfiprintf_internal_r+0x310>
 400b920:	1080068c 	andi	r2,r2,26
 400b924:	00c00284 	movi	r3,10
 400b928:	10c0a826 	beq	r2,r3,400bbcc <___vfiprintf_internal_r+0x334>
 400b92c:	d9001a04 	addi	r4,sp,104
 400b930:	d94019c4 	addi	r5,sp,103
 400b934:	04810074 	movhi	r18,1025
 400b938:	2145c83a 	sub	r2,r4,r5
 400b93c:	94974504 	addi	r18,r18,23828
 400b940:	d9001e15 	stw	r4,120(sp)
 400b944:	d9401f15 	stw	r5,124(sp)
 400b948:	dec01a15 	stw	sp,104(sp)
 400b94c:	d8001c15 	stw	zero,112(sp)
 400b950:	d8001b15 	stw	zero,108(sp)
 400b954:	d811883a 	mov	r8,sp
 400b958:	d8002615 	stw	zero,152(sp)
 400b95c:	d8002415 	stw	zero,144(sp)
 400b960:	d8802815 	stw	r2,160(sp)
 400b964:	a82d883a 	mov	r22,r21
 400b968:	b0800007 	ldb	r2,0(r22)
 400b96c:	10040d26 	beq	r2,zero,400c9a4 <___vfiprintf_internal_r+0x110c>
 400b970:	00c00944 	movi	r3,37
 400b974:	b029883a 	mov	r20,r22
 400b978:	10c0021e 	bne	r2,r3,400b984 <___vfiprintf_internal_r+0xec>
 400b97c:	00001606 	br	400b9d8 <___vfiprintf_internal_r+0x140>
 400b980:	10c00326 	beq	r2,r3,400b990 <___vfiprintf_internal_r+0xf8>
 400b984:	a5000044 	addi	r20,r20,1
 400b988:	a0800007 	ldb	r2,0(r20)
 400b98c:	103ffc1e 	bne	r2,zero,400b980 <__alt_data_end+0xfc00b980>
 400b990:	a5a1c83a 	sub	r16,r20,r22
 400b994:	80001026 	beq	r16,zero,400b9d8 <___vfiprintf_internal_r+0x140>
 400b998:	d8c01c17 	ldw	r3,112(sp)
 400b99c:	d8801b17 	ldw	r2,108(sp)
 400b9a0:	45800015 	stw	r22,0(r8)
 400b9a4:	80c7883a 	add	r3,r16,r3
 400b9a8:	10800044 	addi	r2,r2,1
 400b9ac:	44000115 	stw	r16,4(r8)
 400b9b0:	d8c01c15 	stw	r3,112(sp)
 400b9b4:	d8801b15 	stw	r2,108(sp)
 400b9b8:	010001c4 	movi	r4,7
 400b9bc:	2080750e 	bge	r4,r2,400bb94 <___vfiprintf_internal_r+0x2fc>
 400b9c0:	1803951e 	bne	r3,zero,400c818 <___vfiprintf_internal_r+0xf80>
 400b9c4:	d8c02417 	ldw	r3,144(sp)
 400b9c8:	d8001b15 	stw	zero,108(sp)
 400b9cc:	d811883a 	mov	r8,sp
 400b9d0:	1c07883a 	add	r3,r3,r16
 400b9d4:	d8c02415 	stw	r3,144(sp)
 400b9d8:	a0800007 	ldb	r2,0(r20)
 400b9dc:	1002e026 	beq	r2,zero,400c560 <___vfiprintf_internal_r+0xcc8>
 400b9e0:	a5800044 	addi	r22,r20,1
 400b9e4:	a0c00047 	ldb	r3,1(r20)
 400b9e8:	d8001d85 	stb	zero,118(sp)
 400b9ec:	0027883a 	mov	r19,zero
 400b9f0:	d8002305 	stb	zero,140(sp)
 400b9f4:	043fffc4 	movi	r16,-1
 400b9f8:	d8002515 	stw	zero,148(sp)
 400b9fc:	0023883a 	mov	r17,zero
 400ba00:	05001604 	movi	r20,88
 400ba04:	05400244 	movi	r21,9
 400ba08:	402f883a 	mov	r23,r8
 400ba0c:	b5800044 	addi	r22,r22,1
 400ba10:	18bff804 	addi	r2,r3,-32
 400ba14:	a0827736 	bltu	r20,r2,400c3f4 <___vfiprintf_internal_r+0xb5c>
 400ba18:	100490ba 	slli	r2,r2,2
 400ba1c:	01010074 	movhi	r4,1025
 400ba20:	212e8c04 	addi	r4,r4,-17872
 400ba24:	1105883a 	add	r2,r2,r4
 400ba28:	10800017 	ldw	r2,0(r2)
 400ba2c:	1000683a 	jmp	r2
 400ba30:	0400c0f4 	movhi	r16,771
 400ba34:	0400c3f4 	movhi	r16,783
 400ba38:	0400c3f4 	movhi	r16,783
 400ba3c:	0400c110 	cmplti	r16,zero,772
 400ba40:	0400c3f4 	movhi	r16,783
 400ba44:	0400c3f4 	movhi	r16,783
 400ba48:	0400c3f4 	movhi	r16,783
 400ba4c:	0400c3f4 	movhi	r16,783
 400ba50:	0400c3f4 	movhi	r16,783
 400ba54:	0400c3f4 	movhi	r16,783
 400ba58:	0400c318 	cmpnei	r16,zero,780
 400ba5c:	0400c33c 	xorhi	r16,zero,780
 400ba60:	0400c3f4 	movhi	r16,783
 400ba64:	0400bc34 	movhi	r16,752
 400ba68:	0400c350 	cmplti	r16,zero,781
 400ba6c:	0400c3f4 	movhi	r16,783
 400ba70:	0400c11c 	xori	r16,zero,772
 400ba74:	0400c128 	cmpgeui	r16,zero,772
 400ba78:	0400c128 	cmpgeui	r16,zero,772
 400ba7c:	0400c128 	cmpgeui	r16,zero,772
 400ba80:	0400c128 	cmpgeui	r16,zero,772
 400ba84:	0400c128 	cmpgeui	r16,zero,772
 400ba88:	0400c128 	cmpgeui	r16,zero,772
 400ba8c:	0400c128 	cmpgeui	r16,zero,772
 400ba90:	0400c128 	cmpgeui	r16,zero,772
 400ba94:	0400c128 	cmpgeui	r16,zero,772
 400ba98:	0400c3f4 	movhi	r16,783
 400ba9c:	0400c3f4 	movhi	r16,783
 400baa0:	0400c3f4 	movhi	r16,783
 400baa4:	0400c3f4 	movhi	r16,783
 400baa8:	0400c3f4 	movhi	r16,783
 400baac:	0400c3f4 	movhi	r16,783
 400bab0:	0400c3f4 	movhi	r16,783
 400bab4:	0400c3f4 	movhi	r16,783
 400bab8:	0400c3f4 	movhi	r16,783
 400babc:	0400c3f4 	movhi	r16,783
 400bac0:	0400c168 	cmpgeui	r16,zero,773
 400bac4:	0400c3f4 	movhi	r16,783
 400bac8:	0400c3f4 	movhi	r16,783
 400bacc:	0400c3f4 	movhi	r16,783
 400bad0:	0400c3f4 	movhi	r16,783
 400bad4:	0400c3f4 	movhi	r16,783
 400bad8:	0400c3f4 	movhi	r16,783
 400badc:	0400c3f4 	movhi	r16,783
 400bae0:	0400c3f4 	movhi	r16,783
 400bae4:	0400c3f4 	movhi	r16,783
 400bae8:	0400c3f4 	movhi	r16,783
 400baec:	0400c1a4 	muli	r16,zero,774
 400baf0:	0400c3f4 	movhi	r16,783
 400baf4:	0400c3f4 	movhi	r16,783
 400baf8:	0400c3f4 	movhi	r16,783
 400bafc:	0400c3f4 	movhi	r16,783
 400bb00:	0400c3f4 	movhi	r16,783
 400bb04:	0400c200 	call	400c20 <__alt_mem_sdram-0x3bff3e0>
 400bb08:	0400c3f4 	movhi	r16,783
 400bb0c:	0400c3f4 	movhi	r16,783
 400bb10:	0400c274 	movhi	r16,777
 400bb14:	0400c3f4 	movhi	r16,783
 400bb18:	0400c3f4 	movhi	r16,783
 400bb1c:	0400c3f4 	movhi	r16,783
 400bb20:	0400c3f4 	movhi	r16,783
 400bb24:	0400c3f4 	movhi	r16,783
 400bb28:	0400c3f4 	movhi	r16,783
 400bb2c:	0400c3f4 	movhi	r16,783
 400bb30:	0400c3f4 	movhi	r16,783
 400bb34:	0400c3f4 	movhi	r16,783
 400bb38:	0400c3f4 	movhi	r16,783
 400bb3c:	0400c01c 	xori	r16,zero,768
 400bb40:	0400c04c 	andi	r16,zero,769
 400bb44:	0400c3f4 	movhi	r16,783
 400bb48:	0400c3f4 	movhi	r16,783
 400bb4c:	0400c3f4 	movhi	r16,783
 400bb50:	0400c39c 	xori	r16,zero,782
 400bb54:	0400c04c 	andi	r16,zero,769
 400bb58:	0400c3f4 	movhi	r16,783
 400bb5c:	0400c3f4 	movhi	r16,783
 400bb60:	0400bef4 	movhi	r16,763
 400bb64:	0400c3f4 	movhi	r16,783
 400bb68:	0400bf08 	cmpgei	r16,zero,764
 400bb6c:	0400bf40 	call	400bf4 <__alt_mem_sdram-0x3bff40c>
 400bb70:	0400bc40 	call	400bc4 <__alt_mem_sdram-0x3bff43c>
 400bb74:	0400bee8 	cmpgeui	r16,zero,763
 400bb78:	0400c3f4 	movhi	r16,783
 400bb7c:	0400c2b4 	movhi	r16,778
 400bb80:	0400c3f4 	movhi	r16,783
 400bb84:	0400c300 	call	400c30 <__alt_mem_sdram-0x3bff3d0>
 400bb88:	0400c3f4 	movhi	r16,783
 400bb8c:	0400c3f4 	movhi	r16,783
 400bb90:	0400bfc4 	movi	r16,767
 400bb94:	42000204 	addi	r8,r8,8
 400bb98:	d8c02417 	ldw	r3,144(sp)
 400bb9c:	1c07883a 	add	r3,r3,r16
 400bba0:	d8c02415 	stw	r3,144(sp)
 400bba4:	003f8c06 	br	400b9d8 <__alt_data_end+0xfc00b9d8>
 400bba8:	d9402017 	ldw	r5,128(sp)
 400bbac:	d9002117 	ldw	r4,132(sp)
 400bbb0:	40062ec0 	call	40062ec <__swsetup_r>
 400bbb4:	1003c11e 	bne	r2,zero,400cabc <___vfiprintf_internal_r+0x1224>
 400bbb8:	d9402017 	ldw	r5,128(sp)
 400bbbc:	00c00284 	movi	r3,10
 400bbc0:	2880030b 	ldhu	r2,12(r5)
 400bbc4:	1080068c 	andi	r2,r2,26
 400bbc8:	10ff581e 	bne	r2,r3,400b92c <__alt_data_end+0xfc00b92c>
 400bbcc:	d8c02017 	ldw	r3,128(sp)
 400bbd0:	1880038f 	ldh	r2,14(r3)
 400bbd4:	103f5516 	blt	r2,zero,400b92c <__alt_data_end+0xfc00b92c>
 400bbd8:	d9c02217 	ldw	r7,136(sp)
 400bbdc:	d9002117 	ldw	r4,132(sp)
 400bbe0:	a80d883a 	mov	r6,r21
 400bbe4:	180b883a 	mov	r5,r3
 400bbe8:	400cdc00 	call	400cdc0 <__sbprintf>
 400bbec:	dfc03517 	ldw	ra,212(sp)
 400bbf0:	df003417 	ldw	fp,208(sp)
 400bbf4:	ddc03317 	ldw	r23,204(sp)
 400bbf8:	dd803217 	ldw	r22,200(sp)
 400bbfc:	dd403117 	ldw	r21,196(sp)
 400bc00:	dd003017 	ldw	r20,192(sp)
 400bc04:	dcc02f17 	ldw	r19,188(sp)
 400bc08:	dc802e17 	ldw	r18,184(sp)
 400bc0c:	dc402d17 	ldw	r17,180(sp)
 400bc10:	dc002c17 	ldw	r16,176(sp)
 400bc14:	dec03604 	addi	sp,sp,216
 400bc18:	f800283a 	ret
 400bc1c:	40082f80 	call	40082f8 <__sinit>
 400bc20:	003f2f06 	br	400b8e0 <__alt_data_end+0xfc00b8e0>
 400bc24:	d8c02517 	ldw	r3,148(sp)
 400bc28:	d8802215 	stw	r2,136(sp)
 400bc2c:	00c7c83a 	sub	r3,zero,r3
 400bc30:	d8c02515 	stw	r3,148(sp)
 400bc34:	8c400114 	ori	r17,r17,4
 400bc38:	b0c00007 	ldb	r3,0(r22)
 400bc3c:	003f7306 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400bc40:	00800c04 	movi	r2,48
 400bc44:	d9402217 	ldw	r5,136(sp)
 400bc48:	d8801d05 	stb	r2,116(sp)
 400bc4c:	00801e04 	movi	r2,120
 400bc50:	d8801d45 	stb	r2,117(sp)
 400bc54:	d8001d85 	stb	zero,118(sp)
 400bc58:	b811883a 	mov	r8,r23
 400bc5c:	28c00104 	addi	r3,r5,4
 400bc60:	2cc00017 	ldw	r19,0(r5)
 400bc64:	0029883a 	mov	r20,zero
 400bc68:	88800094 	ori	r2,r17,2
 400bc6c:	80032516 	blt	r16,zero,400c904 <___vfiprintf_internal_r+0x106c>
 400bc70:	00bfdfc4 	movi	r2,-129
 400bc74:	88a2703a 	and	r17,r17,r2
 400bc78:	d8c02215 	stw	r3,136(sp)
 400bc7c:	8c400094 	ori	r17,r17,2
 400bc80:	98032a1e 	bne	r19,zero,400c92c <___vfiprintf_internal_r+0x1094>
 400bc84:	00810074 	movhi	r2,1025
 400bc88:	1096e404 	addi	r2,r2,23440
 400bc8c:	d8802615 	stw	r2,152(sp)
 400bc90:	002b883a 	mov	r21,zero
 400bc94:	8001741e 	bne	r16,zero,400c268 <___vfiprintf_internal_r+0x9d0>
 400bc98:	0021883a 	mov	r16,zero
 400bc9c:	0029883a 	mov	r20,zero
 400bca0:	ddc01a04 	addi	r23,sp,104
 400bca4:	8027883a 	mov	r19,r16
 400bca8:	8500010e 	bge	r16,r20,400bcb0 <___vfiprintf_internal_r+0x418>
 400bcac:	a027883a 	mov	r19,r20
 400bcb0:	ad403fcc 	andi	r21,r21,255
 400bcb4:	ad40201c 	xori	r21,r21,128
 400bcb8:	ad7fe004 	addi	r21,r21,-128
 400bcbc:	a8000126 	beq	r21,zero,400bcc4 <___vfiprintf_internal_r+0x42c>
 400bcc0:	9cc00044 	addi	r19,r19,1
 400bcc4:	89c0008c 	andi	r7,r17,2
 400bcc8:	38000126 	beq	r7,zero,400bcd0 <___vfiprintf_internal_r+0x438>
 400bccc:	9cc00084 	addi	r19,r19,2
 400bcd0:	88c0210c 	andi	r3,r17,132
 400bcd4:	1801dd1e 	bne	r3,zero,400c44c <___vfiprintf_internal_r+0xbb4>
 400bcd8:	d9402517 	ldw	r5,148(sp)
 400bcdc:	2cebc83a 	sub	r21,r5,r19
 400bce0:	0541da0e 	bge	zero,r21,400c44c <___vfiprintf_internal_r+0xbb4>
 400bce4:	07000404 	movi	fp,16
 400bce8:	d8801c17 	ldw	r2,112(sp)
 400bcec:	e543be0e 	bge	fp,r21,400cbe8 <___vfiprintf_internal_r+0x1350>
 400bcf0:	01410074 	movhi	r5,1025
 400bcf4:	29574904 	addi	r5,r5,23844
 400bcf8:	dc002715 	stw	r16,156(sp)
 400bcfc:	d9801b17 	ldw	r6,108(sp)
 400bd00:	a821883a 	mov	r16,r21
 400bd04:	d9402315 	stw	r5,140(sp)
 400bd08:	028001c4 	movi	r10,7
 400bd0c:	d9c02915 	stw	r7,164(sp)
 400bd10:	182b883a 	mov	r21,r3
 400bd14:	00000506 	br	400bd2c <___vfiprintf_internal_r+0x494>
 400bd18:	31000084 	addi	r4,r6,2
 400bd1c:	42000204 	addi	r8,r8,8
 400bd20:	180d883a 	mov	r6,r3
 400bd24:	843ffc04 	addi	r16,r16,-16
 400bd28:	e4000f0e 	bge	fp,r16,400bd68 <___vfiprintf_internal_r+0x4d0>
 400bd2c:	01010074 	movhi	r4,1025
 400bd30:	10800404 	addi	r2,r2,16
 400bd34:	30c00044 	addi	r3,r6,1
 400bd38:	21174904 	addi	r4,r4,23844
 400bd3c:	41000015 	stw	r4,0(r8)
 400bd40:	47000115 	stw	fp,4(r8)
 400bd44:	d8801c15 	stw	r2,112(sp)
 400bd48:	d8c01b15 	stw	r3,108(sp)
 400bd4c:	50fff20e 	bge	r10,r3,400bd18 <__alt_data_end+0xfc00bd18>
 400bd50:	1001b21e 	bne	r2,zero,400c41c <___vfiprintf_internal_r+0xb84>
 400bd54:	843ffc04 	addi	r16,r16,-16
 400bd58:	000d883a 	mov	r6,zero
 400bd5c:	01000044 	movi	r4,1
 400bd60:	d811883a 	mov	r8,sp
 400bd64:	e43ff116 	blt	fp,r16,400bd2c <__alt_data_end+0xfc00bd2c>
 400bd68:	a807883a 	mov	r3,r21
 400bd6c:	d9c02917 	ldw	r7,164(sp)
 400bd70:	802b883a 	mov	r21,r16
 400bd74:	dc002717 	ldw	r16,156(sp)
 400bd78:	d9402317 	ldw	r5,140(sp)
 400bd7c:	a885883a 	add	r2,r21,r2
 400bd80:	45400115 	stw	r21,4(r8)
 400bd84:	41400015 	stw	r5,0(r8)
 400bd88:	d8801c15 	stw	r2,112(sp)
 400bd8c:	d9001b15 	stw	r4,108(sp)
 400bd90:	014001c4 	movi	r5,7
 400bd94:	29026216 	blt	r5,r4,400c720 <___vfiprintf_internal_r+0xe88>
 400bd98:	d9801d87 	ldb	r6,118(sp)
 400bd9c:	42000204 	addi	r8,r8,8
 400bda0:	21400044 	addi	r5,r4,1
 400bda4:	3001ae1e 	bne	r6,zero,400c460 <___vfiprintf_internal_r+0xbc8>
 400bda8:	3801bb26 	beq	r7,zero,400c498 <___vfiprintf_internal_r+0xc00>
 400bdac:	d9001d04 	addi	r4,sp,116
 400bdb0:	10800084 	addi	r2,r2,2
 400bdb4:	41000015 	stw	r4,0(r8)
 400bdb8:	01000084 	movi	r4,2
 400bdbc:	41000115 	stw	r4,4(r8)
 400bdc0:	d8801c15 	stw	r2,112(sp)
 400bdc4:	d9401b15 	stw	r5,108(sp)
 400bdc8:	010001c4 	movi	r4,7
 400bdcc:	2142680e 	bge	r4,r5,400c770 <___vfiprintf_internal_r+0xed8>
 400bdd0:	1002b11e 	bne	r2,zero,400c898 <___vfiprintf_internal_r+0x1000>
 400bdd4:	01802004 	movi	r6,128
 400bdd8:	01400044 	movi	r5,1
 400bddc:	0009883a 	mov	r4,zero
 400bde0:	d811883a 	mov	r8,sp
 400bde4:	1981ae1e 	bne	r3,r6,400c4a0 <___vfiprintf_internal_r+0xc08>
 400bde8:	d8c02517 	ldw	r3,148(sp)
 400bdec:	1cf9c83a 	sub	fp,r3,r19
 400bdf0:	0701ab0e 	bge	zero,fp,400c4a0 <___vfiprintf_internal_r+0xc08>
 400bdf4:	05400404 	movi	r21,16
 400bdf8:	af03a90e 	bge	r21,fp,400cca0 <___vfiprintf_internal_r+0x1408>
 400bdfc:	01410074 	movhi	r5,1025
 400be00:	29574504 	addi	r5,r5,23828
 400be04:	d9402315 	stw	r5,140(sp)
 400be08:	01c001c4 	movi	r7,7
 400be0c:	00000506 	br	400be24 <___vfiprintf_internal_r+0x58c>
 400be10:	21800084 	addi	r6,r4,2
 400be14:	42000204 	addi	r8,r8,8
 400be18:	1809883a 	mov	r4,r3
 400be1c:	e73ffc04 	addi	fp,fp,-16
 400be20:	af000d0e 	bge	r21,fp,400be58 <___vfiprintf_internal_r+0x5c0>
 400be24:	10800404 	addi	r2,r2,16
 400be28:	20c00044 	addi	r3,r4,1
 400be2c:	44800015 	stw	r18,0(r8)
 400be30:	45400115 	stw	r21,4(r8)
 400be34:	d8801c15 	stw	r2,112(sp)
 400be38:	d8c01b15 	stw	r3,108(sp)
 400be3c:	38fff40e 	bge	r7,r3,400be10 <__alt_data_end+0xfc00be10>
 400be40:	10022b1e 	bne	r2,zero,400c6f0 <___vfiprintf_internal_r+0xe58>
 400be44:	e73ffc04 	addi	fp,fp,-16
 400be48:	01800044 	movi	r6,1
 400be4c:	0009883a 	mov	r4,zero
 400be50:	d811883a 	mov	r8,sp
 400be54:	af3ff316 	blt	r21,fp,400be24 <__alt_data_end+0xfc00be24>
 400be58:	d8c02317 	ldw	r3,140(sp)
 400be5c:	1705883a 	add	r2,r2,fp
 400be60:	47000115 	stw	fp,4(r8)
 400be64:	40c00015 	stw	r3,0(r8)
 400be68:	d8801c15 	stw	r2,112(sp)
 400be6c:	d9801b15 	stw	r6,108(sp)
 400be70:	00c001c4 	movi	r3,7
 400be74:	19829416 	blt	r3,r6,400c8c8 <___vfiprintf_internal_r+0x1030>
 400be78:	8521c83a 	sub	r16,r16,r20
 400be7c:	42000204 	addi	r8,r8,8
 400be80:	31400044 	addi	r5,r6,1
 400be84:	3009883a 	mov	r4,r6
 400be88:	04018716 	blt	zero,r16,400c4a8 <___vfiprintf_internal_r+0xc10>
 400be8c:	a085883a 	add	r2,r20,r2
 400be90:	45c00015 	stw	r23,0(r8)
 400be94:	45000115 	stw	r20,4(r8)
 400be98:	d8801c15 	stw	r2,112(sp)
 400be9c:	d9401b15 	stw	r5,108(sp)
 400bea0:	00c001c4 	movi	r3,7
 400bea4:	1941c20e 	bge	r3,r5,400c5b0 <___vfiprintf_internal_r+0xd18>
 400bea8:	1002531e 	bne	r2,zero,400c7f8 <___vfiprintf_internal_r+0xf60>
 400beac:	d8001b15 	stw	zero,108(sp)
 400beb0:	8c40010c 	andi	r17,r17,4
 400beb4:	88023226 	beq	r17,zero,400c780 <___vfiprintf_internal_r+0xee8>
 400beb8:	d9002517 	ldw	r4,148(sp)
 400bebc:	24e3c83a 	sub	r17,r4,r19
 400bec0:	04432916 	blt	zero,r17,400cb68 <___vfiprintf_internal_r+0x12d0>
 400bec4:	d8802517 	ldw	r2,148(sp)
 400bec8:	14c0010e 	bge	r2,r19,400bed0 <___vfiprintf_internal_r+0x638>
 400becc:	9805883a 	mov	r2,r19
 400bed0:	d8c02417 	ldw	r3,144(sp)
 400bed4:	1887883a 	add	r3,r3,r2
 400bed8:	d8c02415 	stw	r3,144(sp)
 400bedc:	d8001b15 	stw	zero,108(sp)
 400bee0:	d811883a 	mov	r8,sp
 400bee4:	003ea006 	br	400b968 <__alt_data_end+0xfc00b968>
 400bee8:	8c400814 	ori	r17,r17,32
 400beec:	b0c00007 	ldb	r3,0(r22)
 400bef0:	003ec606 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400bef4:	b0c00007 	ldb	r3,0(r22)
 400bef8:	00801b04 	movi	r2,108
 400befc:	18832026 	beq	r3,r2,400cb80 <___vfiprintf_internal_r+0x12e8>
 400bf00:	8c400414 	ori	r17,r17,16
 400bf04:	003ec106 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400bf08:	9cc03fcc 	andi	r19,r19,255
 400bf0c:	b811883a 	mov	r8,r23
 400bf10:	9803981e 	bne	r19,zero,400cd74 <___vfiprintf_internal_r+0x14dc>
 400bf14:	8880080c 	andi	r2,r17,32
 400bf18:	1002be26 	beq	r2,zero,400ca14 <___vfiprintf_internal_r+0x117c>
 400bf1c:	d9002217 	ldw	r4,136(sp)
 400bf20:	d9402417 	ldw	r5,144(sp)
 400bf24:	20800017 	ldw	r2,0(r4)
 400bf28:	2807d7fa 	srai	r3,r5,31
 400bf2c:	21000104 	addi	r4,r4,4
 400bf30:	d9002215 	stw	r4,136(sp)
 400bf34:	11400015 	stw	r5,0(r2)
 400bf38:	10c00115 	stw	r3,4(r2)
 400bf3c:	003e8a06 	br	400b968 <__alt_data_end+0xfc00b968>
 400bf40:	9cc03fcc 	andi	r19,r19,255
 400bf44:	b811883a 	mov	r8,r23
 400bf48:	9803871e 	bne	r19,zero,400cd68 <___vfiprintf_internal_r+0x14d0>
 400bf4c:	8880080c 	andi	r2,r17,32
 400bf50:	10009a26 	beq	r2,zero,400c1bc <___vfiprintf_internal_r+0x924>
 400bf54:	d9002217 	ldw	r4,136(sp)
 400bf58:	d8001d85 	stb	zero,118(sp)
 400bf5c:	20800204 	addi	r2,r4,8
 400bf60:	24c00017 	ldw	r19,0(r4)
 400bf64:	25000117 	ldw	r20,4(r4)
 400bf68:	8002a416 	blt	r16,zero,400c9fc <___vfiprintf_internal_r+0x1164>
 400bf6c:	013fdfc4 	movi	r4,-129
 400bf70:	9d06b03a 	or	r3,r19,r20
 400bf74:	d8802215 	stw	r2,136(sp)
 400bf78:	8922703a 	and	r17,r17,r4
 400bf7c:	18009b26 	beq	r3,zero,400c1ec <___vfiprintf_internal_r+0x954>
 400bf80:	002b883a 	mov	r21,zero
 400bf84:	ddc01a04 	addi	r23,sp,104
 400bf88:	9806d0fa 	srli	r3,r19,3
 400bf8c:	a008977a 	slli	r4,r20,29
 400bf90:	a028d0fa 	srli	r20,r20,3
 400bf94:	9cc001cc 	andi	r19,r19,7
 400bf98:	98800c04 	addi	r2,r19,48
 400bf9c:	bdffffc4 	addi	r23,r23,-1
 400bfa0:	20e6b03a 	or	r19,r4,r3
 400bfa4:	b8800005 	stb	r2,0(r23)
 400bfa8:	9d06b03a 	or	r3,r19,r20
 400bfac:	183ff61e 	bne	r3,zero,400bf88 <__alt_data_end+0xfc00bf88>
 400bfb0:	88c0004c 	andi	r3,r17,1
 400bfb4:	18021f1e 	bne	r3,zero,400c834 <___vfiprintf_internal_r+0xf9c>
 400bfb8:	d9401e17 	ldw	r5,120(sp)
 400bfbc:	2de9c83a 	sub	r20,r5,r23
 400bfc0:	003f3806 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400bfc4:	9cc03fcc 	andi	r19,r19,255
 400bfc8:	b811883a 	mov	r8,r23
 400bfcc:	98034f1e 	bne	r19,zero,400cd0c <___vfiprintf_internal_r+0x1474>
 400bfd0:	00810074 	movhi	r2,1025
 400bfd4:	1096e404 	addi	r2,r2,23440
 400bfd8:	d8802615 	stw	r2,152(sp)
 400bfdc:	8880080c 	andi	r2,r17,32
 400bfe0:	1000ac26 	beq	r2,zero,400c294 <___vfiprintf_internal_r+0x9fc>
 400bfe4:	d9002217 	ldw	r4,136(sp)
 400bfe8:	24c00017 	ldw	r19,0(r4)
 400bfec:	25000117 	ldw	r20,4(r4)
 400bff0:	21000204 	addi	r4,r4,8
 400bff4:	d9002215 	stw	r4,136(sp)
 400bff8:	8880004c 	andi	r2,r17,1
 400bffc:	1001e726 	beq	r2,zero,400c79c <___vfiprintf_internal_r+0xf04>
 400c000:	9d04b03a 	or	r2,r19,r20
 400c004:	10025c1e 	bne	r2,zero,400c978 <___vfiprintf_internal_r+0x10e0>
 400c008:	d8001d85 	stb	zero,118(sp)
 400c00c:	80024416 	blt	r16,zero,400c920 <___vfiprintf_internal_r+0x1088>
 400c010:	00bfdfc4 	movi	r2,-129
 400c014:	88a2703a 	and	r17,r17,r2
 400c018:	003f1d06 	br	400bc90 <__alt_data_end+0xfc00bc90>
 400c01c:	d8c02217 	ldw	r3,136(sp)
 400c020:	04c00044 	movi	r19,1
 400c024:	b811883a 	mov	r8,r23
 400c028:	18800017 	ldw	r2,0(r3)
 400c02c:	18c00104 	addi	r3,r3,4
 400c030:	d8001d85 	stb	zero,118(sp)
 400c034:	d8801005 	stb	r2,64(sp)
 400c038:	d8c02215 	stw	r3,136(sp)
 400c03c:	9829883a 	mov	r20,r19
 400c040:	ddc01004 	addi	r23,sp,64
 400c044:	0021883a 	mov	r16,zero
 400c048:	003f1e06 	br	400bcc4 <__alt_data_end+0xfc00bcc4>
 400c04c:	9cc03fcc 	andi	r19,r19,255
 400c050:	b811883a 	mov	r8,r23
 400c054:	9803331e 	bne	r19,zero,400cd24 <___vfiprintf_internal_r+0x148c>
 400c058:	8880080c 	andi	r2,r17,32
 400c05c:	10004826 	beq	r2,zero,400c180 <___vfiprintf_internal_r+0x8e8>
 400c060:	d9002217 	ldw	r4,136(sp)
 400c064:	20800117 	ldw	r2,4(r4)
 400c068:	24c00017 	ldw	r19,0(r4)
 400c06c:	21000204 	addi	r4,r4,8
 400c070:	d9002215 	stw	r4,136(sp)
 400c074:	1029883a 	mov	r20,r2
 400c078:	10024c16 	blt	r2,zero,400c9ac <___vfiprintf_internal_r+0x1114>
 400c07c:	dd401d83 	ldbu	r21,118(sp)
 400c080:	80007116 	blt	r16,zero,400c248 <___vfiprintf_internal_r+0x9b0>
 400c084:	00ffdfc4 	movi	r3,-129
 400c088:	9d04b03a 	or	r2,r19,r20
 400c08c:	88e2703a 	and	r17,r17,r3
 400c090:	1000d126 	beq	r2,zero,400c3d8 <___vfiprintf_internal_r+0xb40>
 400c094:	a0023526 	beq	r20,zero,400c96c <___vfiprintf_internal_r+0x10d4>
 400c098:	ddc01a04 	addi	r23,sp,104
 400c09c:	4039883a 	mov	fp,r8
 400c0a0:	9809883a 	mov	r4,r19
 400c0a4:	a00b883a 	mov	r5,r20
 400c0a8:	01800284 	movi	r6,10
 400c0ac:	000f883a 	mov	r7,zero
 400c0b0:	400ddc40 	call	400ddc4 <__umoddi3>
 400c0b4:	10800c04 	addi	r2,r2,48
 400c0b8:	bdffffc4 	addi	r23,r23,-1
 400c0bc:	9809883a 	mov	r4,r19
 400c0c0:	a00b883a 	mov	r5,r20
 400c0c4:	b8800005 	stb	r2,0(r23)
 400c0c8:	01800284 	movi	r6,10
 400c0cc:	000f883a 	mov	r7,zero
 400c0d0:	400d7c80 	call	400d7c8 <__udivdi3>
 400c0d4:	1027883a 	mov	r19,r2
 400c0d8:	10c4b03a 	or	r2,r2,r3
 400c0dc:	1829883a 	mov	r20,r3
 400c0e0:	103fef1e 	bne	r2,zero,400c0a0 <__alt_data_end+0xfc00c0a0>
 400c0e4:	d9001e17 	ldw	r4,120(sp)
 400c0e8:	e011883a 	mov	r8,fp
 400c0ec:	25e9c83a 	sub	r20,r4,r23
 400c0f0:	003eec06 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400c0f4:	d8802307 	ldb	r2,140(sp)
 400c0f8:	1002361e 	bne	r2,zero,400c9d4 <___vfiprintf_internal_r+0x113c>
 400c0fc:	00c00804 	movi	r3,32
 400c100:	d8c02305 	stb	r3,140(sp)
 400c104:	04c00044 	movi	r19,1
 400c108:	b0c00007 	ldb	r3,0(r22)
 400c10c:	003e3f06 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400c110:	8c400054 	ori	r17,r17,1
 400c114:	b0c00007 	ldb	r3,0(r22)
 400c118:	003e3c06 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400c11c:	8c402014 	ori	r17,r17,128
 400c120:	b0c00007 	ldb	r3,0(r22)
 400c124:	003e3906 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400c128:	dc002715 	stw	r16,156(sp)
 400c12c:	d8002515 	stw	zero,148(sp)
 400c130:	1f3ff404 	addi	fp,r3,-48
 400c134:	0009883a 	mov	r4,zero
 400c138:	b021883a 	mov	r16,r22
 400c13c:	01400284 	movi	r5,10
 400c140:	40031840 	call	4003184 <__mulsi3>
 400c144:	80c00007 	ldb	r3,0(r16)
 400c148:	e089883a 	add	r4,fp,r2
 400c14c:	b5800044 	addi	r22,r22,1
 400c150:	1f3ff404 	addi	fp,r3,-48
 400c154:	b021883a 	mov	r16,r22
 400c158:	af3ff82e 	bgeu	r21,fp,400c13c <__alt_data_end+0xfc00c13c>
 400c15c:	d9002515 	stw	r4,148(sp)
 400c160:	dc002717 	ldw	r16,156(sp)
 400c164:	003e2a06 	br	400ba10 <__alt_data_end+0xfc00ba10>
 400c168:	9cc03fcc 	andi	r19,r19,255
 400c16c:	b811883a 	mov	r8,r23
 400c170:	9802e91e 	bne	r19,zero,400cd18 <___vfiprintf_internal_r+0x1480>
 400c174:	8c400414 	ori	r17,r17,16
 400c178:	8880080c 	andi	r2,r17,32
 400c17c:	103fb81e 	bne	r2,zero,400c060 <__alt_data_end+0xfc00c060>
 400c180:	8880040c 	andi	r2,r17,16
 400c184:	10022e26 	beq	r2,zero,400ca40 <___vfiprintf_internal_r+0x11a8>
 400c188:	d9402217 	ldw	r5,136(sp)
 400c18c:	2cc00017 	ldw	r19,0(r5)
 400c190:	29400104 	addi	r5,r5,4
 400c194:	d9402215 	stw	r5,136(sp)
 400c198:	9829d7fa 	srai	r20,r19,31
 400c19c:	a005883a 	mov	r2,r20
 400c1a0:	003fb506 	br	400c078 <__alt_data_end+0xfc00c078>
 400c1a4:	9cc03fcc 	andi	r19,r19,255
 400c1a8:	b811883a 	mov	r8,r23
 400c1ac:	9802fa1e 	bne	r19,zero,400cd98 <___vfiprintf_internal_r+0x1500>
 400c1b0:	8c400414 	ori	r17,r17,16
 400c1b4:	8880080c 	andi	r2,r17,32
 400c1b8:	103f661e 	bne	r2,zero,400bf54 <__alt_data_end+0xfc00bf54>
 400c1bc:	8880040c 	andi	r2,r17,16
 400c1c0:	10020626 	beq	r2,zero,400c9dc <___vfiprintf_internal_r+0x1144>
 400c1c4:	d9402217 	ldw	r5,136(sp)
 400c1c8:	d8001d85 	stb	zero,118(sp)
 400c1cc:	0029883a 	mov	r20,zero
 400c1d0:	28800104 	addi	r2,r5,4
 400c1d4:	2cc00017 	ldw	r19,0(r5)
 400c1d8:	80020816 	blt	r16,zero,400c9fc <___vfiprintf_internal_r+0x1164>
 400c1dc:	00ffdfc4 	movi	r3,-129
 400c1e0:	d8802215 	stw	r2,136(sp)
 400c1e4:	88e2703a 	and	r17,r17,r3
 400c1e8:	983f651e 	bne	r19,zero,400bf80 <__alt_data_end+0xfc00bf80>
 400c1ec:	002b883a 	mov	r21,zero
 400c1f0:	8002cf26 	beq	r16,zero,400cd30 <___vfiprintf_internal_r+0x1498>
 400c1f4:	0027883a 	mov	r19,zero
 400c1f8:	0029883a 	mov	r20,zero
 400c1fc:	003f6106 	br	400bf84 <__alt_data_end+0xfc00bf84>
 400c200:	9cc03fcc 	andi	r19,r19,255
 400c204:	b811883a 	mov	r8,r23
 400c208:	9802e01e 	bne	r19,zero,400cd8c <___vfiprintf_internal_r+0x14f4>
 400c20c:	8c400414 	ori	r17,r17,16
 400c210:	8880080c 	andi	r2,r17,32
 400c214:	1000641e 	bne	r2,zero,400c3a8 <___vfiprintf_internal_r+0xb10>
 400c218:	8880040c 	andi	r2,r17,16
 400c21c:	1001c81e 	bne	r2,zero,400c940 <___vfiprintf_internal_r+0x10a8>
 400c220:	8880100c 	andi	r2,r17,64
 400c224:	d8001d85 	stb	zero,118(sp)
 400c228:	1002281e 	bne	r2,zero,400cacc <___vfiprintf_internal_r+0x1234>
 400c22c:	d9002217 	ldw	r4,136(sp)
 400c230:	0029883a 	mov	r20,zero
 400c234:	20800104 	addi	r2,r4,4
 400c238:	24c00017 	ldw	r19,0(r4)
 400c23c:	8001c60e 	bge	r16,zero,400c958 <___vfiprintf_internal_r+0x10c0>
 400c240:	d8802215 	stw	r2,136(sp)
 400c244:	002b883a 	mov	r21,zero
 400c248:	9d04b03a 	or	r2,r19,r20
 400c24c:	103f911e 	bne	r2,zero,400c094 <__alt_data_end+0xfc00c094>
 400c250:	00800044 	movi	r2,1
 400c254:	10803fcc 	andi	r2,r2,255
 400c258:	00c00044 	movi	r3,1
 400c25c:	10c05f26 	beq	r2,r3,400c3dc <___vfiprintf_internal_r+0xb44>
 400c260:	00c00084 	movi	r3,2
 400c264:	10ffe31e 	bne	r2,r3,400c1f4 <__alt_data_end+0xfc00c1f4>
 400c268:	0027883a 	mov	r19,zero
 400c26c:	0029883a 	mov	r20,zero
 400c270:	00015106 	br	400c7b8 <___vfiprintf_internal_r+0xf20>
 400c274:	9cc03fcc 	andi	r19,r19,255
 400c278:	b811883a 	mov	r8,r23
 400c27c:	9802c01e 	bne	r19,zero,400cd80 <___vfiprintf_internal_r+0x14e8>
 400c280:	01410074 	movhi	r5,1025
 400c284:	2956df04 	addi	r5,r5,23420
 400c288:	d9402615 	stw	r5,152(sp)
 400c28c:	8880080c 	andi	r2,r17,32
 400c290:	103f541e 	bne	r2,zero,400bfe4 <__alt_data_end+0xfc00bfe4>
 400c294:	8880040c 	andi	r2,r17,16
 400c298:	1001f226 	beq	r2,zero,400ca64 <___vfiprintf_internal_r+0x11cc>
 400c29c:	d9402217 	ldw	r5,136(sp)
 400c2a0:	0029883a 	mov	r20,zero
 400c2a4:	2cc00017 	ldw	r19,0(r5)
 400c2a8:	29400104 	addi	r5,r5,4
 400c2ac:	d9402215 	stw	r5,136(sp)
 400c2b0:	003f5106 	br	400bff8 <__alt_data_end+0xfc00bff8>
 400c2b4:	d8c02217 	ldw	r3,136(sp)
 400c2b8:	b811883a 	mov	r8,r23
 400c2bc:	d8001d85 	stb	zero,118(sp)
 400c2c0:	1dc00017 	ldw	r23,0(r3)
 400c2c4:	1f000104 	addi	fp,r3,4
 400c2c8:	b8025926 	beq	r23,zero,400cc30 <___vfiprintf_internal_r+0x1398>
 400c2cc:	80023316 	blt	r16,zero,400cb9c <___vfiprintf_internal_r+0x1304>
 400c2d0:	800d883a 	mov	r6,r16
 400c2d4:	000b883a 	mov	r5,zero
 400c2d8:	b809883a 	mov	r4,r23
 400c2dc:	da002a15 	stw	r8,168(sp)
 400c2e0:	40098700 	call	4009870 <memchr>
 400c2e4:	da002a17 	ldw	r8,168(sp)
 400c2e8:	10026826 	beq	r2,zero,400cc8c <___vfiprintf_internal_r+0x13f4>
 400c2ec:	15e9c83a 	sub	r20,r2,r23
 400c2f0:	dd401d83 	ldbu	r21,118(sp)
 400c2f4:	df002215 	stw	fp,136(sp)
 400c2f8:	0021883a 	mov	r16,zero
 400c2fc:	003e6906 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400c300:	9cc03fcc 	andi	r19,r19,255
 400c304:	b811883a 	mov	r8,r23
 400c308:	983fc126 	beq	r19,zero,400c210 <__alt_data_end+0xfc00c210>
 400c30c:	d8c02303 	ldbu	r3,140(sp)
 400c310:	d8c01d85 	stb	r3,118(sp)
 400c314:	003fbe06 	br	400c210 <__alt_data_end+0xfc00c210>
 400c318:	d9002217 	ldw	r4,136(sp)
 400c31c:	d9402217 	ldw	r5,136(sp)
 400c320:	21000017 	ldw	r4,0(r4)
 400c324:	28800104 	addi	r2,r5,4
 400c328:	d9002515 	stw	r4,148(sp)
 400c32c:	203e3d16 	blt	r4,zero,400bc24 <__alt_data_end+0xfc00bc24>
 400c330:	d8802215 	stw	r2,136(sp)
 400c334:	b0c00007 	ldb	r3,0(r22)
 400c338:	003db406 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400c33c:	00c00ac4 	movi	r3,43
 400c340:	d8c02305 	stb	r3,140(sp)
 400c344:	04c00044 	movi	r19,1
 400c348:	b0c00007 	ldb	r3,0(r22)
 400c34c:	003daf06 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400c350:	b0c00007 	ldb	r3,0(r22)
 400c354:	01000a84 	movi	r4,42
 400c358:	b4000044 	addi	r16,r22,1
 400c35c:	19025e26 	beq	r3,r4,400ccd8 <___vfiprintf_internal_r+0x1440>
 400c360:	1f3ff404 	addi	fp,r3,-48
 400c364:	0009883a 	mov	r4,zero
 400c368:	af025236 	bltu	r21,fp,400ccb4 <___vfiprintf_internal_r+0x141c>
 400c36c:	01400284 	movi	r5,10
 400c370:	40031840 	call	4003184 <__mulsi3>
 400c374:	80c00007 	ldb	r3,0(r16)
 400c378:	1709883a 	add	r4,r2,fp
 400c37c:	85800044 	addi	r22,r16,1
 400c380:	1f3ff404 	addi	fp,r3,-48
 400c384:	b021883a 	mov	r16,r22
 400c388:	af3ff82e 	bgeu	r21,fp,400c36c <__alt_data_end+0xfc00c36c>
 400c38c:	2021883a 	mov	r16,r4
 400c390:	203d9f0e 	bge	r4,zero,400ba10 <__alt_data_end+0xfc00ba10>
 400c394:	043fffc4 	movi	r16,-1
 400c398:	003d9d06 	br	400ba10 <__alt_data_end+0xfc00ba10>
 400c39c:	8c401014 	ori	r17,r17,64
 400c3a0:	b0c00007 	ldb	r3,0(r22)
 400c3a4:	003d9906 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400c3a8:	d9002217 	ldw	r4,136(sp)
 400c3ac:	d8001d85 	stb	zero,118(sp)
 400c3b0:	20c00204 	addi	r3,r4,8
 400c3b4:	24c00017 	ldw	r19,0(r4)
 400c3b8:	25000117 	ldw	r20,4(r4)
 400c3bc:	8001e716 	blt	r16,zero,400cb5c <___vfiprintf_internal_r+0x12c4>
 400c3c0:	013fdfc4 	movi	r4,-129
 400c3c4:	9d04b03a 	or	r2,r19,r20
 400c3c8:	d8c02215 	stw	r3,136(sp)
 400c3cc:	8922703a 	and	r17,r17,r4
 400c3d0:	002b883a 	mov	r21,zero
 400c3d4:	103f2f1e 	bne	r2,zero,400c094 <__alt_data_end+0xfc00c094>
 400c3d8:	803e2f26 	beq	r16,zero,400bc98 <__alt_data_end+0xfc00bc98>
 400c3dc:	0027883a 	mov	r19,zero
 400c3e0:	9cc00c04 	addi	r19,r19,48
 400c3e4:	dcc019c5 	stb	r19,103(sp)
 400c3e8:	dd002817 	ldw	r20,160(sp)
 400c3ec:	ddc019c4 	addi	r23,sp,103
 400c3f0:	003e2c06 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400c3f4:	9cc03fcc 	andi	r19,r19,255
 400c3f8:	b811883a 	mov	r8,r23
 400c3fc:	9802571e 	bne	r19,zero,400cd5c <___vfiprintf_internal_r+0x14c4>
 400c400:	18005726 	beq	r3,zero,400c560 <___vfiprintf_internal_r+0xcc8>
 400c404:	04c00044 	movi	r19,1
 400c408:	d8c01005 	stb	r3,64(sp)
 400c40c:	d8001d85 	stb	zero,118(sp)
 400c410:	9829883a 	mov	r20,r19
 400c414:	ddc01004 	addi	r23,sp,64
 400c418:	003f0a06 	br	400c044 <__alt_data_end+0xfc00c044>
 400c41c:	d9402017 	ldw	r5,128(sp)
 400c420:	d9002117 	ldw	r4,132(sp)
 400c424:	d9801a04 	addi	r6,sp,104
 400c428:	da802a15 	stw	r10,168(sp)
 400c42c:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c430:	da802a17 	ldw	r10,168(sp)
 400c434:	1000501e 	bne	r2,zero,400c578 <___vfiprintf_internal_r+0xce0>
 400c438:	d9801b17 	ldw	r6,108(sp)
 400c43c:	d8801c17 	ldw	r2,112(sp)
 400c440:	d811883a 	mov	r8,sp
 400c444:	31000044 	addi	r4,r6,1
 400c448:	003e3606 	br	400bd24 <__alt_data_end+0xfc00bd24>
 400c44c:	d9001b17 	ldw	r4,108(sp)
 400c450:	d8801c17 	ldw	r2,112(sp)
 400c454:	21400044 	addi	r5,r4,1
 400c458:	d9801d87 	ldb	r6,118(sp)
 400c45c:	303e5226 	beq	r6,zero,400bda8 <__alt_data_end+0xfc00bda8>
 400c460:	01800044 	movi	r6,1
 400c464:	d9001d84 	addi	r4,sp,118
 400c468:	1185883a 	add	r2,r2,r6
 400c46c:	41000015 	stw	r4,0(r8)
 400c470:	41800115 	stw	r6,4(r8)
 400c474:	d8801c15 	stw	r2,112(sp)
 400c478:	d9401b15 	stw	r5,108(sp)
 400c47c:	010001c4 	movi	r4,7
 400c480:	2140b00e 	bge	r4,r5,400c744 <___vfiprintf_internal_r+0xeac>
 400c484:	1000f61e 	bne	r2,zero,400c860 <___vfiprintf_internal_r+0xfc8>
 400c488:	3800b31e 	bne	r7,zero,400c758 <___vfiprintf_internal_r+0xec0>
 400c48c:	0009883a 	mov	r4,zero
 400c490:	300b883a 	mov	r5,r6
 400c494:	d811883a 	mov	r8,sp
 400c498:	01802004 	movi	r6,128
 400c49c:	19be5226 	beq	r3,r6,400bde8 <__alt_data_end+0xfc00bde8>
 400c4a0:	8521c83a 	sub	r16,r16,r20
 400c4a4:	043e790e 	bge	zero,r16,400be8c <__alt_data_end+0xfc00be8c>
 400c4a8:	05400404 	movi	r21,16
 400c4ac:	ac01b00e 	bge	r21,r16,400cb70 <___vfiprintf_internal_r+0x12d8>
 400c4b0:	01410074 	movhi	r5,1025
 400c4b4:	29574504 	addi	r5,r5,23828
 400c4b8:	d9402315 	stw	r5,140(sp)
 400c4bc:	070001c4 	movi	fp,7
 400c4c0:	00000506 	br	400c4d8 <___vfiprintf_internal_r+0xc40>
 400c4c4:	21400084 	addi	r5,r4,2
 400c4c8:	42000204 	addi	r8,r8,8
 400c4cc:	1809883a 	mov	r4,r3
 400c4d0:	843ffc04 	addi	r16,r16,-16
 400c4d4:	ac000d0e 	bge	r21,r16,400c50c <___vfiprintf_internal_r+0xc74>
 400c4d8:	10800404 	addi	r2,r2,16
 400c4dc:	20c00044 	addi	r3,r4,1
 400c4e0:	44800015 	stw	r18,0(r8)
 400c4e4:	45400115 	stw	r21,4(r8)
 400c4e8:	d8801c15 	stw	r2,112(sp)
 400c4ec:	d8c01b15 	stw	r3,108(sp)
 400c4f0:	e0fff40e 	bge	fp,r3,400c4c4 <__alt_data_end+0xfc00c4c4>
 400c4f4:	1000101e 	bne	r2,zero,400c538 <___vfiprintf_internal_r+0xca0>
 400c4f8:	843ffc04 	addi	r16,r16,-16
 400c4fc:	01400044 	movi	r5,1
 400c500:	0009883a 	mov	r4,zero
 400c504:	d811883a 	mov	r8,sp
 400c508:	ac3ff316 	blt	r21,r16,400c4d8 <__alt_data_end+0xfc00c4d8>
 400c50c:	d8c02317 	ldw	r3,140(sp)
 400c510:	1405883a 	add	r2,r2,r16
 400c514:	44000115 	stw	r16,4(r8)
 400c518:	40c00015 	stw	r3,0(r8)
 400c51c:	d8801c15 	stw	r2,112(sp)
 400c520:	d9401b15 	stw	r5,108(sp)
 400c524:	00c001c4 	movi	r3,7
 400c528:	19401916 	blt	r3,r5,400c590 <___vfiprintf_internal_r+0xcf8>
 400c52c:	42000204 	addi	r8,r8,8
 400c530:	29400044 	addi	r5,r5,1
 400c534:	003e5506 	br	400be8c <__alt_data_end+0xfc00be8c>
 400c538:	d9402017 	ldw	r5,128(sp)
 400c53c:	d9002117 	ldw	r4,132(sp)
 400c540:	d9801a04 	addi	r6,sp,104
 400c544:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c548:	10000b1e 	bne	r2,zero,400c578 <___vfiprintf_internal_r+0xce0>
 400c54c:	d9001b17 	ldw	r4,108(sp)
 400c550:	d8801c17 	ldw	r2,112(sp)
 400c554:	d811883a 	mov	r8,sp
 400c558:	21400044 	addi	r5,r4,1
 400c55c:	003fdc06 	br	400c4d0 <__alt_data_end+0xfc00c4d0>
 400c560:	d8801c17 	ldw	r2,112(sp)
 400c564:	10000426 	beq	r2,zero,400c578 <___vfiprintf_internal_r+0xce0>
 400c568:	d9402017 	ldw	r5,128(sp)
 400c56c:	d9002117 	ldw	r4,132(sp)
 400c570:	d9801a04 	addi	r6,sp,104
 400c574:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c578:	d9402017 	ldw	r5,128(sp)
 400c57c:	2880030b 	ldhu	r2,12(r5)
 400c580:	1080100c 	andi	r2,r2,64
 400c584:	10014d1e 	bne	r2,zero,400cabc <___vfiprintf_internal_r+0x1224>
 400c588:	d8802417 	ldw	r2,144(sp)
 400c58c:	003d9706 	br	400bbec <__alt_data_end+0xfc00bbec>
 400c590:	1000d21e 	bne	r2,zero,400c8dc <___vfiprintf_internal_r+0x1044>
 400c594:	00c00044 	movi	r3,1
 400c598:	a005883a 	mov	r2,r20
 400c59c:	ddc00015 	stw	r23,0(sp)
 400c5a0:	dd000115 	stw	r20,4(sp)
 400c5a4:	dd001c15 	stw	r20,112(sp)
 400c5a8:	d8c01b15 	stw	r3,108(sp)
 400c5ac:	d811883a 	mov	r8,sp
 400c5b0:	42000204 	addi	r8,r8,8
 400c5b4:	8c40010c 	andi	r17,r17,4
 400c5b8:	88004026 	beq	r17,zero,400c6bc <___vfiprintf_internal_r+0xe24>
 400c5bc:	d9002517 	ldw	r4,148(sp)
 400c5c0:	24e3c83a 	sub	r17,r4,r19
 400c5c4:	04403d0e 	bge	zero,r17,400c6bc <___vfiprintf_internal_r+0xe24>
 400c5c8:	04000404 	movi	r16,16
 400c5cc:	8441a90e 	bge	r16,r17,400cc74 <___vfiprintf_internal_r+0x13dc>
 400c5d0:	00c10074 	movhi	r3,1025
 400c5d4:	18d74904 	addi	r3,r3,23844
 400c5d8:	d9001b17 	ldw	r4,108(sp)
 400c5dc:	d8c02315 	stw	r3,140(sp)
 400c5e0:	050001c4 	movi	r20,7
 400c5e4:	dd402117 	ldw	r21,132(sp)
 400c5e8:	ddc02017 	ldw	r23,128(sp)
 400c5ec:	00000506 	br	400c604 <___vfiprintf_internal_r+0xd6c>
 400c5f0:	21400084 	addi	r5,r4,2
 400c5f4:	42000204 	addi	r8,r8,8
 400c5f8:	1809883a 	mov	r4,r3
 400c5fc:	8c7ffc04 	addi	r17,r17,-16
 400c600:	84400f0e 	bge	r16,r17,400c640 <___vfiprintf_internal_r+0xda8>
 400c604:	01410074 	movhi	r5,1025
 400c608:	10800404 	addi	r2,r2,16
 400c60c:	20c00044 	addi	r3,r4,1
 400c610:	29574904 	addi	r5,r5,23844
 400c614:	41400015 	stw	r5,0(r8)
 400c618:	44000115 	stw	r16,4(r8)
 400c61c:	d8801c15 	stw	r2,112(sp)
 400c620:	d8c01b15 	stw	r3,108(sp)
 400c624:	a0fff20e 	bge	r20,r3,400c5f0 <__alt_data_end+0xfc00c5f0>
 400c628:	1000141e 	bne	r2,zero,400c67c <___vfiprintf_internal_r+0xde4>
 400c62c:	8c7ffc04 	addi	r17,r17,-16
 400c630:	01400044 	movi	r5,1
 400c634:	0009883a 	mov	r4,zero
 400c638:	d811883a 	mov	r8,sp
 400c63c:	847ff116 	blt	r16,r17,400c604 <__alt_data_end+0xfc00c604>
 400c640:	d8c02317 	ldw	r3,140(sp)
 400c644:	1445883a 	add	r2,r2,r17
 400c648:	44400115 	stw	r17,4(r8)
 400c64c:	40c00015 	stw	r3,0(r8)
 400c650:	d8801c15 	stw	r2,112(sp)
 400c654:	d9401b15 	stw	r5,108(sp)
 400c658:	00c001c4 	movi	r3,7
 400c65c:	1940170e 	bge	r3,r5,400c6bc <___vfiprintf_internal_r+0xe24>
 400c660:	1000101e 	bne	r2,zero,400c6a4 <___vfiprintf_internal_r+0xe0c>
 400c664:	d8802517 	ldw	r2,148(sp)
 400c668:	14c11616 	blt	r2,r19,400cac4 <___vfiprintf_internal_r+0x122c>
 400c66c:	d9002417 	ldw	r4,144(sp)
 400c670:	2089883a 	add	r4,r4,r2
 400c674:	d9002415 	stw	r4,144(sp)
 400c678:	003e1806 	br	400bedc <__alt_data_end+0xfc00bedc>
 400c67c:	d9801a04 	addi	r6,sp,104
 400c680:	b80b883a 	mov	r5,r23
 400c684:	a809883a 	mov	r4,r21
 400c688:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c68c:	103fba1e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c690:	d9001b17 	ldw	r4,108(sp)
 400c694:	d8801c17 	ldw	r2,112(sp)
 400c698:	d811883a 	mov	r8,sp
 400c69c:	21400044 	addi	r5,r4,1
 400c6a0:	003fd606 	br	400c5fc <__alt_data_end+0xfc00c5fc>
 400c6a4:	d9402017 	ldw	r5,128(sp)
 400c6a8:	d9002117 	ldw	r4,132(sp)
 400c6ac:	d9801a04 	addi	r6,sp,104
 400c6b0:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c6b4:	103fb01e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c6b8:	d8801c17 	ldw	r2,112(sp)
 400c6bc:	d8c02517 	ldw	r3,148(sp)
 400c6c0:	1cc0010e 	bge	r3,r19,400c6c8 <___vfiprintf_internal_r+0xe30>
 400c6c4:	9807883a 	mov	r3,r19
 400c6c8:	d9002417 	ldw	r4,144(sp)
 400c6cc:	20c9883a 	add	r4,r4,r3
 400c6d0:	d9002415 	stw	r4,144(sp)
 400c6d4:	103e0126 	beq	r2,zero,400bedc <__alt_data_end+0xfc00bedc>
 400c6d8:	d9402017 	ldw	r5,128(sp)
 400c6dc:	d9002117 	ldw	r4,132(sp)
 400c6e0:	d9801a04 	addi	r6,sp,104
 400c6e4:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c6e8:	103dfc26 	beq	r2,zero,400bedc <__alt_data_end+0xfc00bedc>
 400c6ec:	003fa206 	br	400c578 <__alt_data_end+0xfc00c578>
 400c6f0:	d9402017 	ldw	r5,128(sp)
 400c6f4:	d9002117 	ldw	r4,132(sp)
 400c6f8:	d9801a04 	addi	r6,sp,104
 400c6fc:	d9c02b15 	stw	r7,172(sp)
 400c700:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c704:	d9c02b17 	ldw	r7,172(sp)
 400c708:	103f9b1e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c70c:	d9001b17 	ldw	r4,108(sp)
 400c710:	d8801c17 	ldw	r2,112(sp)
 400c714:	d811883a 	mov	r8,sp
 400c718:	21800044 	addi	r6,r4,1
 400c71c:	003dbf06 	br	400be1c <__alt_data_end+0xfc00be1c>
 400c720:	1000d81e 	bne	r2,zero,400ca84 <___vfiprintf_internal_r+0x11ec>
 400c724:	d9001d87 	ldb	r4,118(sp)
 400c728:	20000a26 	beq	r4,zero,400c754 <___vfiprintf_internal_r+0xebc>
 400c72c:	00800044 	movi	r2,1
 400c730:	d9001d84 	addi	r4,sp,118
 400c734:	100b883a 	mov	r5,r2
 400c738:	d9000015 	stw	r4,0(sp)
 400c73c:	d8800115 	stw	r2,4(sp)
 400c740:	d811883a 	mov	r8,sp
 400c744:	2809883a 	mov	r4,r5
 400c748:	42000204 	addi	r8,r8,8
 400c74c:	29400044 	addi	r5,r5,1
 400c750:	003d9506 	br	400bda8 <__alt_data_end+0xfc00bda8>
 400c754:	3800fd26 	beq	r7,zero,400cb4c <___vfiprintf_internal_r+0x12b4>
 400c758:	00800084 	movi	r2,2
 400c75c:	d9001d04 	addi	r4,sp,116
 400c760:	d9000015 	stw	r4,0(sp)
 400c764:	d8800115 	stw	r2,4(sp)
 400c768:	01400044 	movi	r5,1
 400c76c:	d811883a 	mov	r8,sp
 400c770:	2809883a 	mov	r4,r5
 400c774:	42000204 	addi	r8,r8,8
 400c778:	29400044 	addi	r5,r5,1
 400c77c:	003f4606 	br	400c498 <__alt_data_end+0xfc00c498>
 400c780:	d8802517 	ldw	r2,148(sp)
 400c784:	14c0010e 	bge	r2,r19,400c78c <___vfiprintf_internal_r+0xef4>
 400c788:	9805883a 	mov	r2,r19
 400c78c:	d9402417 	ldw	r5,144(sp)
 400c790:	288b883a 	add	r5,r5,r2
 400c794:	d9402415 	stw	r5,144(sp)
 400c798:	003dd006 	br	400bedc <__alt_data_end+0xfc00bedc>
 400c79c:	d8001d85 	stb	zero,118(sp)
 400c7a0:	80005d16 	blt	r16,zero,400c918 <___vfiprintf_internal_r+0x1080>
 400c7a4:	00ffdfc4 	movi	r3,-129
 400c7a8:	9d04b03a 	or	r2,r19,r20
 400c7ac:	88e2703a 	and	r17,r17,r3
 400c7b0:	103d3726 	beq	r2,zero,400bc90 <__alt_data_end+0xfc00bc90>
 400c7b4:	002b883a 	mov	r21,zero
 400c7b8:	d9002617 	ldw	r4,152(sp)
 400c7bc:	ddc01a04 	addi	r23,sp,104
 400c7c0:	988003cc 	andi	r2,r19,15
 400c7c4:	a006973a 	slli	r3,r20,28
 400c7c8:	2085883a 	add	r2,r4,r2
 400c7cc:	9826d13a 	srli	r19,r19,4
 400c7d0:	10800003 	ldbu	r2,0(r2)
 400c7d4:	a028d13a 	srli	r20,r20,4
 400c7d8:	bdffffc4 	addi	r23,r23,-1
 400c7dc:	1ce6b03a 	or	r19,r3,r19
 400c7e0:	b8800005 	stb	r2,0(r23)
 400c7e4:	9d04b03a 	or	r2,r19,r20
 400c7e8:	103ff51e 	bne	r2,zero,400c7c0 <__alt_data_end+0xfc00c7c0>
 400c7ec:	d8801e17 	ldw	r2,120(sp)
 400c7f0:	15e9c83a 	sub	r20,r2,r23
 400c7f4:	003d2b06 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400c7f8:	d9402017 	ldw	r5,128(sp)
 400c7fc:	d9002117 	ldw	r4,132(sp)
 400c800:	d9801a04 	addi	r6,sp,104
 400c804:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c808:	103f5b1e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c80c:	d8801c17 	ldw	r2,112(sp)
 400c810:	d811883a 	mov	r8,sp
 400c814:	003f6706 	br	400c5b4 <__alt_data_end+0xfc00c5b4>
 400c818:	d9402017 	ldw	r5,128(sp)
 400c81c:	d9002117 	ldw	r4,132(sp)
 400c820:	d9801a04 	addi	r6,sp,104
 400c824:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c828:	103f531e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c82c:	d811883a 	mov	r8,sp
 400c830:	003cd906 	br	400bb98 <__alt_data_end+0xfc00bb98>
 400c834:	10803fcc 	andi	r2,r2,255
 400c838:	1080201c 	xori	r2,r2,128
 400c83c:	10bfe004 	addi	r2,r2,-128
 400c840:	00c00c04 	movi	r3,48
 400c844:	10ffe926 	beq	r2,r3,400c7ec <__alt_data_end+0xfc00c7ec>
 400c848:	b8ffffc5 	stb	r3,-1(r23)
 400c84c:	d8c01e17 	ldw	r3,120(sp)
 400c850:	b8bfffc4 	addi	r2,r23,-1
 400c854:	102f883a 	mov	r23,r2
 400c858:	18a9c83a 	sub	r20,r3,r2
 400c85c:	003d1106 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400c860:	d9402017 	ldw	r5,128(sp)
 400c864:	d9002117 	ldw	r4,132(sp)
 400c868:	d9801a04 	addi	r6,sp,104
 400c86c:	d8c02a15 	stw	r3,168(sp)
 400c870:	d9c02b15 	stw	r7,172(sp)
 400c874:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c878:	d8c02a17 	ldw	r3,168(sp)
 400c87c:	d9c02b17 	ldw	r7,172(sp)
 400c880:	103f3d1e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c884:	d9001b17 	ldw	r4,108(sp)
 400c888:	d8801c17 	ldw	r2,112(sp)
 400c88c:	d811883a 	mov	r8,sp
 400c890:	21400044 	addi	r5,r4,1
 400c894:	003d4406 	br	400bda8 <__alt_data_end+0xfc00bda8>
 400c898:	d9402017 	ldw	r5,128(sp)
 400c89c:	d9002117 	ldw	r4,132(sp)
 400c8a0:	d9801a04 	addi	r6,sp,104
 400c8a4:	d8c02a15 	stw	r3,168(sp)
 400c8a8:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c8ac:	d8c02a17 	ldw	r3,168(sp)
 400c8b0:	103f311e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c8b4:	d9001b17 	ldw	r4,108(sp)
 400c8b8:	d8801c17 	ldw	r2,112(sp)
 400c8bc:	d811883a 	mov	r8,sp
 400c8c0:	21400044 	addi	r5,r4,1
 400c8c4:	003ef406 	br	400c498 <__alt_data_end+0xfc00c498>
 400c8c8:	1000bd1e 	bne	r2,zero,400cbc0 <___vfiprintf_internal_r+0x1328>
 400c8cc:	01400044 	movi	r5,1
 400c8d0:	0009883a 	mov	r4,zero
 400c8d4:	d811883a 	mov	r8,sp
 400c8d8:	003ef106 	br	400c4a0 <__alt_data_end+0xfc00c4a0>
 400c8dc:	d9402017 	ldw	r5,128(sp)
 400c8e0:	d9002117 	ldw	r4,132(sp)
 400c8e4:	d9801a04 	addi	r6,sp,104
 400c8e8:	400b7840 	call	400b784 <__sprint_r.part.0>
 400c8ec:	103f221e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400c8f0:	d9401b17 	ldw	r5,108(sp)
 400c8f4:	d8801c17 	ldw	r2,112(sp)
 400c8f8:	d811883a 	mov	r8,sp
 400c8fc:	29400044 	addi	r5,r5,1
 400c900:	003d6206 	br	400be8c <__alt_data_end+0xfc00be8c>
 400c904:	01410074 	movhi	r5,1025
 400c908:	2956e404 	addi	r5,r5,23440
 400c90c:	d9402615 	stw	r5,152(sp)
 400c910:	d8c02215 	stw	r3,136(sp)
 400c914:	1023883a 	mov	r17,r2
 400c918:	9d04b03a 	or	r2,r19,r20
 400c91c:	103fa51e 	bne	r2,zero,400c7b4 <__alt_data_end+0xfc00c7b4>
 400c920:	002b883a 	mov	r21,zero
 400c924:	00800084 	movi	r2,2
 400c928:	003e4a06 	br	400c254 <__alt_data_end+0xfc00c254>
 400c92c:	01410074 	movhi	r5,1025
 400c930:	2956e404 	addi	r5,r5,23440
 400c934:	002b883a 	mov	r21,zero
 400c938:	d9402615 	stw	r5,152(sp)
 400c93c:	003f9e06 	br	400c7b8 <__alt_data_end+0xfc00c7b8>
 400c940:	d9402217 	ldw	r5,136(sp)
 400c944:	d8001d85 	stb	zero,118(sp)
 400c948:	0029883a 	mov	r20,zero
 400c94c:	28800104 	addi	r2,r5,4
 400c950:	2cc00017 	ldw	r19,0(r5)
 400c954:	803e3a16 	blt	r16,zero,400c240 <__alt_data_end+0xfc00c240>
 400c958:	00ffdfc4 	movi	r3,-129
 400c95c:	d8802215 	stw	r2,136(sp)
 400c960:	88e2703a 	and	r17,r17,r3
 400c964:	002b883a 	mov	r21,zero
 400c968:	983e9b26 	beq	r19,zero,400c3d8 <__alt_data_end+0xfc00c3d8>
 400c96c:	00800244 	movi	r2,9
 400c970:	14fdc936 	bltu	r2,r19,400c098 <__alt_data_end+0xfc00c098>
 400c974:	003e9a06 	br	400c3e0 <__alt_data_end+0xfc00c3e0>
 400c978:	00800c04 	movi	r2,48
 400c97c:	d8c01d45 	stb	r3,117(sp)
 400c980:	d8801d05 	stb	r2,116(sp)
 400c984:	d8001d85 	stb	zero,118(sp)
 400c988:	88c00094 	ori	r3,r17,2
 400c98c:	80009c16 	blt	r16,zero,400cc00 <___vfiprintf_internal_r+0x1368>
 400c990:	00bfdfc4 	movi	r2,-129
 400c994:	88a2703a 	and	r17,r17,r2
 400c998:	8c400094 	ori	r17,r17,2
 400c99c:	002b883a 	mov	r21,zero
 400c9a0:	003f8506 	br	400c7b8 <__alt_data_end+0xfc00c7b8>
 400c9a4:	b029883a 	mov	r20,r22
 400c9a8:	003c0b06 	br	400b9d8 <__alt_data_end+0xfc00b9d8>
 400c9ac:	04e7c83a 	sub	r19,zero,r19
 400c9b0:	05400b44 	movi	r21,45
 400c9b4:	9804c03a 	cmpne	r2,r19,zero
 400c9b8:	0529c83a 	sub	r20,zero,r20
 400c9bc:	dd401d85 	stb	r21,118(sp)
 400c9c0:	a0a9c83a 	sub	r20,r20,r2
 400c9c4:	80009716 	blt	r16,zero,400cc24 <___vfiprintf_internal_r+0x138c>
 400c9c8:	00bfdfc4 	movi	r2,-129
 400c9cc:	88a2703a 	and	r17,r17,r2
 400c9d0:	003db006 	br	400c094 <__alt_data_end+0xfc00c094>
 400c9d4:	b0c00007 	ldb	r3,0(r22)
 400c9d8:	003c0c06 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400c9dc:	8880100c 	andi	r2,r17,64
 400c9e0:	d8001d85 	stb	zero,118(sp)
 400c9e4:	1000461e 	bne	r2,zero,400cb00 <___vfiprintf_internal_r+0x1268>
 400c9e8:	d9002217 	ldw	r4,136(sp)
 400c9ec:	0029883a 	mov	r20,zero
 400c9f0:	20800104 	addi	r2,r4,4
 400c9f4:	24c00017 	ldw	r19,0(r4)
 400c9f8:	803df80e 	bge	r16,zero,400c1dc <__alt_data_end+0xfc00c1dc>
 400c9fc:	9d06b03a 	or	r3,r19,r20
 400ca00:	d8802215 	stw	r2,136(sp)
 400ca04:	183d5e1e 	bne	r3,zero,400bf80 <__alt_data_end+0xfc00bf80>
 400ca08:	002b883a 	mov	r21,zero
 400ca0c:	0005883a 	mov	r2,zero
 400ca10:	003e1006 	br	400c254 <__alt_data_end+0xfc00c254>
 400ca14:	8880040c 	andi	r2,r17,16
 400ca18:	1000321e 	bne	r2,zero,400cae4 <___vfiprintf_internal_r+0x124c>
 400ca1c:	8c40100c 	andi	r17,r17,64
 400ca20:	88008d26 	beq	r17,zero,400cc58 <___vfiprintf_internal_r+0x13c0>
 400ca24:	d9402217 	ldw	r5,136(sp)
 400ca28:	d8c02417 	ldw	r3,144(sp)
 400ca2c:	28800017 	ldw	r2,0(r5)
 400ca30:	29400104 	addi	r5,r5,4
 400ca34:	d9402215 	stw	r5,136(sp)
 400ca38:	10c0000d 	sth	r3,0(r2)
 400ca3c:	003bca06 	br	400b968 <__alt_data_end+0xfc00b968>
 400ca40:	8880100c 	andi	r2,r17,64
 400ca44:	10003a26 	beq	r2,zero,400cb30 <___vfiprintf_internal_r+0x1298>
 400ca48:	d8802217 	ldw	r2,136(sp)
 400ca4c:	14c0000f 	ldh	r19,0(r2)
 400ca50:	10800104 	addi	r2,r2,4
 400ca54:	d8802215 	stw	r2,136(sp)
 400ca58:	9829d7fa 	srai	r20,r19,31
 400ca5c:	a005883a 	mov	r2,r20
 400ca60:	003d8506 	br	400c078 <__alt_data_end+0xfc00c078>
 400ca64:	8880100c 	andi	r2,r17,64
 400ca68:	10002b26 	beq	r2,zero,400cb18 <___vfiprintf_internal_r+0x1280>
 400ca6c:	d8802217 	ldw	r2,136(sp)
 400ca70:	0029883a 	mov	r20,zero
 400ca74:	14c0000b 	ldhu	r19,0(r2)
 400ca78:	10800104 	addi	r2,r2,4
 400ca7c:	d8802215 	stw	r2,136(sp)
 400ca80:	003d5d06 	br	400bff8 <__alt_data_end+0xfc00bff8>
 400ca84:	d9402017 	ldw	r5,128(sp)
 400ca88:	d9002117 	ldw	r4,132(sp)
 400ca8c:	d9801a04 	addi	r6,sp,104
 400ca90:	d8c02a15 	stw	r3,168(sp)
 400ca94:	d9c02b15 	stw	r7,172(sp)
 400ca98:	400b7840 	call	400b784 <__sprint_r.part.0>
 400ca9c:	d8c02a17 	ldw	r3,168(sp)
 400caa0:	d9c02b17 	ldw	r7,172(sp)
 400caa4:	103eb41e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400caa8:	d9001b17 	ldw	r4,108(sp)
 400caac:	d8801c17 	ldw	r2,112(sp)
 400cab0:	d811883a 	mov	r8,sp
 400cab4:	21400044 	addi	r5,r4,1
 400cab8:	003e6706 	br	400c458 <__alt_data_end+0xfc00c458>
 400cabc:	00bfffc4 	movi	r2,-1
 400cac0:	003c4a06 	br	400bbec <__alt_data_end+0xfc00bbec>
 400cac4:	9805883a 	mov	r2,r19
 400cac8:	003ee806 	br	400c66c <__alt_data_end+0xfc00c66c>
 400cacc:	d8c02217 	ldw	r3,136(sp)
 400cad0:	0029883a 	mov	r20,zero
 400cad4:	18800104 	addi	r2,r3,4
 400cad8:	1cc0000b 	ldhu	r19,0(r3)
 400cadc:	803f9e0e 	bge	r16,zero,400c958 <__alt_data_end+0xfc00c958>
 400cae0:	003dd706 	br	400c240 <__alt_data_end+0xfc00c240>
 400cae4:	d8c02217 	ldw	r3,136(sp)
 400cae8:	d9002417 	ldw	r4,144(sp)
 400caec:	18800017 	ldw	r2,0(r3)
 400caf0:	18c00104 	addi	r3,r3,4
 400caf4:	d8c02215 	stw	r3,136(sp)
 400caf8:	11000015 	stw	r4,0(r2)
 400cafc:	003b9a06 	br	400b968 <__alt_data_end+0xfc00b968>
 400cb00:	d8c02217 	ldw	r3,136(sp)
 400cb04:	0029883a 	mov	r20,zero
 400cb08:	18800104 	addi	r2,r3,4
 400cb0c:	1cc0000b 	ldhu	r19,0(r3)
 400cb10:	803db20e 	bge	r16,zero,400c1dc <__alt_data_end+0xfc00c1dc>
 400cb14:	003fb906 	br	400c9fc <__alt_data_end+0xfc00c9fc>
 400cb18:	d9002217 	ldw	r4,136(sp)
 400cb1c:	0029883a 	mov	r20,zero
 400cb20:	24c00017 	ldw	r19,0(r4)
 400cb24:	21000104 	addi	r4,r4,4
 400cb28:	d9002215 	stw	r4,136(sp)
 400cb2c:	003d3206 	br	400bff8 <__alt_data_end+0xfc00bff8>
 400cb30:	d8c02217 	ldw	r3,136(sp)
 400cb34:	1cc00017 	ldw	r19,0(r3)
 400cb38:	18c00104 	addi	r3,r3,4
 400cb3c:	d8c02215 	stw	r3,136(sp)
 400cb40:	9829d7fa 	srai	r20,r19,31
 400cb44:	a005883a 	mov	r2,r20
 400cb48:	003d4b06 	br	400c078 <__alt_data_end+0xfc00c078>
 400cb4c:	0009883a 	mov	r4,zero
 400cb50:	01400044 	movi	r5,1
 400cb54:	d811883a 	mov	r8,sp
 400cb58:	003e4f06 	br	400c498 <__alt_data_end+0xfc00c498>
 400cb5c:	d8c02215 	stw	r3,136(sp)
 400cb60:	002b883a 	mov	r21,zero
 400cb64:	003db806 	br	400c248 <__alt_data_end+0xfc00c248>
 400cb68:	d811883a 	mov	r8,sp
 400cb6c:	003e9606 	br	400c5c8 <__alt_data_end+0xfc00c5c8>
 400cb70:	01010074 	movhi	r4,1025
 400cb74:	21174504 	addi	r4,r4,23828
 400cb78:	d9002315 	stw	r4,140(sp)
 400cb7c:	003e6306 	br	400c50c <__alt_data_end+0xfc00c50c>
 400cb80:	b0c00043 	ldbu	r3,1(r22)
 400cb84:	8c400814 	ori	r17,r17,32
 400cb88:	b5800044 	addi	r22,r22,1
 400cb8c:	18c03fcc 	andi	r3,r3,255
 400cb90:	18c0201c 	xori	r3,r3,128
 400cb94:	18ffe004 	addi	r3,r3,-128
 400cb98:	003b9c06 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400cb9c:	b809883a 	mov	r4,r23
 400cba0:	da002a15 	stw	r8,168(sp)
 400cba4:	4003ea00 	call	4003ea0 <strlen>
 400cba8:	1029883a 	mov	r20,r2
 400cbac:	dd401d83 	ldbu	r21,118(sp)
 400cbb0:	df002215 	stw	fp,136(sp)
 400cbb4:	0021883a 	mov	r16,zero
 400cbb8:	da002a17 	ldw	r8,168(sp)
 400cbbc:	003c3906 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400cbc0:	d9402017 	ldw	r5,128(sp)
 400cbc4:	d9002117 	ldw	r4,132(sp)
 400cbc8:	d9801a04 	addi	r6,sp,104
 400cbcc:	400b7840 	call	400b784 <__sprint_r.part.0>
 400cbd0:	103e691e 	bne	r2,zero,400c578 <__alt_data_end+0xfc00c578>
 400cbd4:	d9001b17 	ldw	r4,108(sp)
 400cbd8:	d8801c17 	ldw	r2,112(sp)
 400cbdc:	d811883a 	mov	r8,sp
 400cbe0:	21400044 	addi	r5,r4,1
 400cbe4:	003e2e06 	br	400c4a0 <__alt_data_end+0xfc00c4a0>
 400cbe8:	01010074 	movhi	r4,1025
 400cbec:	21174904 	addi	r4,r4,23844
 400cbf0:	d9002315 	stw	r4,140(sp)
 400cbf4:	d9001b17 	ldw	r4,108(sp)
 400cbf8:	21000044 	addi	r4,r4,1
 400cbfc:	003c5e06 	br	400bd78 <__alt_data_end+0xfc00bd78>
 400cc00:	002b883a 	mov	r21,zero
 400cc04:	00800084 	movi	r2,2
 400cc08:	10803fcc 	andi	r2,r2,255
 400cc0c:	01000044 	movi	r4,1
 400cc10:	11002b26 	beq	r2,r4,400ccc0 <___vfiprintf_internal_r+0x1428>
 400cc14:	01000084 	movi	r4,2
 400cc18:	11002b1e 	bne	r2,r4,400ccc8 <___vfiprintf_internal_r+0x1430>
 400cc1c:	1823883a 	mov	r17,r3
 400cc20:	003ee506 	br	400c7b8 <__alt_data_end+0xfc00c7b8>
 400cc24:	8807883a 	mov	r3,r17
 400cc28:	00800044 	movi	r2,1
 400cc2c:	003ff606 	br	400cc08 <__alt_data_end+0xfc00cc08>
 400cc30:	00800184 	movi	r2,6
 400cc34:	1400012e 	bgeu	r2,r16,400cc3c <___vfiprintf_internal_r+0x13a4>
 400cc38:	1021883a 	mov	r16,r2
 400cc3c:	8029883a 	mov	r20,r16
 400cc40:	8027883a 	mov	r19,r16
 400cc44:	80002216 	blt	r16,zero,400ccd0 <___vfiprintf_internal_r+0x1438>
 400cc48:	05c10074 	movhi	r23,1025
 400cc4c:	df002215 	stw	fp,136(sp)
 400cc50:	bdd6e904 	addi	r23,r23,23460
 400cc54:	003cfb06 	br	400c044 <__alt_data_end+0xfc00c044>
 400cc58:	d9002217 	ldw	r4,136(sp)
 400cc5c:	d9402417 	ldw	r5,144(sp)
 400cc60:	20800017 	ldw	r2,0(r4)
 400cc64:	21000104 	addi	r4,r4,4
 400cc68:	d9002215 	stw	r4,136(sp)
 400cc6c:	11400015 	stw	r5,0(r2)
 400cc70:	003b3d06 	br	400b968 <__alt_data_end+0xfc00b968>
 400cc74:	01410074 	movhi	r5,1025
 400cc78:	29574904 	addi	r5,r5,23844
 400cc7c:	d9402315 	stw	r5,140(sp)
 400cc80:	d9401b17 	ldw	r5,108(sp)
 400cc84:	29400044 	addi	r5,r5,1
 400cc88:	003e6d06 	br	400c640 <__alt_data_end+0xfc00c640>
 400cc8c:	8029883a 	mov	r20,r16
 400cc90:	dd401d83 	ldbu	r21,118(sp)
 400cc94:	df002215 	stw	fp,136(sp)
 400cc98:	0021883a 	mov	r16,zero
 400cc9c:	003c0106 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400cca0:	00c10074 	movhi	r3,1025
 400cca4:	18d74504 	addi	r3,r3,23828
 400cca8:	d8c02315 	stw	r3,140(sp)
 400ccac:	280d883a 	mov	r6,r5
 400ccb0:	003c6906 	br	400be58 <__alt_data_end+0xfc00be58>
 400ccb4:	802d883a 	mov	r22,r16
 400ccb8:	0021883a 	mov	r16,zero
 400ccbc:	003b5406 	br	400ba10 <__alt_data_end+0xfc00ba10>
 400ccc0:	1823883a 	mov	r17,r3
 400ccc4:	003cf306 	br	400c094 <__alt_data_end+0xfc00c094>
 400ccc8:	1823883a 	mov	r17,r3
 400cccc:	003cad06 	br	400bf84 <__alt_data_end+0xfc00bf84>
 400ccd0:	0027883a 	mov	r19,zero
 400ccd4:	003fdc06 	br	400cc48 <__alt_data_end+0xfc00cc48>
 400ccd8:	d9402217 	ldw	r5,136(sp)
 400ccdc:	8005883a 	mov	r2,r16
 400cce0:	b0c00043 	ldbu	r3,1(r22)
 400cce4:	2c000017 	ldw	r16,0(r5)
 400cce8:	29000104 	addi	r4,r5,4
 400ccec:	d9002215 	stw	r4,136(sp)
 400ccf0:	102d883a 	mov	r22,r2
 400ccf4:	803fa50e 	bge	r16,zero,400cb8c <__alt_data_end+0xfc00cb8c>
 400ccf8:	18c03fcc 	andi	r3,r3,255
 400ccfc:	18c0201c 	xori	r3,r3,128
 400cd00:	043fffc4 	movi	r16,-1
 400cd04:	18ffe004 	addi	r3,r3,-128
 400cd08:	003b4006 	br	400ba0c <__alt_data_end+0xfc00ba0c>
 400cd0c:	d9402303 	ldbu	r5,140(sp)
 400cd10:	d9401d85 	stb	r5,118(sp)
 400cd14:	003cae06 	br	400bfd0 <__alt_data_end+0xfc00bfd0>
 400cd18:	d8c02303 	ldbu	r3,140(sp)
 400cd1c:	d8c01d85 	stb	r3,118(sp)
 400cd20:	003d1406 	br	400c174 <__alt_data_end+0xfc00c174>
 400cd24:	d8c02303 	ldbu	r3,140(sp)
 400cd28:	d8c01d85 	stb	r3,118(sp)
 400cd2c:	003cca06 	br	400c058 <__alt_data_end+0xfc00c058>
 400cd30:	8880004c 	andi	r2,r17,1
 400cd34:	002b883a 	mov	r21,zero
 400cd38:	10000526 	beq	r2,zero,400cd50 <___vfiprintf_internal_r+0x14b8>
 400cd3c:	00800c04 	movi	r2,48
 400cd40:	d88019c5 	stb	r2,103(sp)
 400cd44:	dd002817 	ldw	r20,160(sp)
 400cd48:	ddc019c4 	addi	r23,sp,103
 400cd4c:	003bd506 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400cd50:	0029883a 	mov	r20,zero
 400cd54:	ddc01a04 	addi	r23,sp,104
 400cd58:	003bd206 	br	400bca4 <__alt_data_end+0xfc00bca4>
 400cd5c:	d9002303 	ldbu	r4,140(sp)
 400cd60:	d9001d85 	stb	r4,118(sp)
 400cd64:	003da606 	br	400c400 <__alt_data_end+0xfc00c400>
 400cd68:	d8c02303 	ldbu	r3,140(sp)
 400cd6c:	d8c01d85 	stb	r3,118(sp)
 400cd70:	003c7606 	br	400bf4c <__alt_data_end+0xfc00bf4c>
 400cd74:	d8c02303 	ldbu	r3,140(sp)
 400cd78:	d8c01d85 	stb	r3,118(sp)
 400cd7c:	003c6506 	br	400bf14 <__alt_data_end+0xfc00bf14>
 400cd80:	d9002303 	ldbu	r4,140(sp)
 400cd84:	d9001d85 	stb	r4,118(sp)
 400cd88:	003d3d06 	br	400c280 <__alt_data_end+0xfc00c280>
 400cd8c:	d8c02303 	ldbu	r3,140(sp)
 400cd90:	d8c01d85 	stb	r3,118(sp)
 400cd94:	003d1d06 	br	400c20c <__alt_data_end+0xfc00c20c>
 400cd98:	d8c02303 	ldbu	r3,140(sp)
 400cd9c:	d8c01d85 	stb	r3,118(sp)
 400cda0:	003d0306 	br	400c1b0 <__alt_data_end+0xfc00c1b0>

0400cda4 <__vfiprintf_internal>:
 400cda4:	00810074 	movhi	r2,1025
 400cda8:	109e2d04 	addi	r2,r2,30900
 400cdac:	300f883a 	mov	r7,r6
 400cdb0:	280d883a 	mov	r6,r5
 400cdb4:	200b883a 	mov	r5,r4
 400cdb8:	11000017 	ldw	r4,0(r2)
 400cdbc:	400b8981 	jmpi	400b898 <___vfiprintf_internal_r>

0400cdc0 <__sbprintf>:
 400cdc0:	2880030b 	ldhu	r2,12(r5)
 400cdc4:	2ac01917 	ldw	r11,100(r5)
 400cdc8:	2a80038b 	ldhu	r10,14(r5)
 400cdcc:	2a400717 	ldw	r9,28(r5)
 400cdd0:	2a000917 	ldw	r8,36(r5)
 400cdd4:	defee204 	addi	sp,sp,-1144
 400cdd8:	00c10004 	movi	r3,1024
 400cddc:	dc011a15 	stw	r16,1128(sp)
 400cde0:	10bfff4c 	andi	r2,r2,65533
 400cde4:	2821883a 	mov	r16,r5
 400cde8:	d8cb883a 	add	r5,sp,r3
 400cdec:	dc811c15 	stw	r18,1136(sp)
 400cdf0:	dc411b15 	stw	r17,1132(sp)
 400cdf4:	dfc11d15 	stw	ra,1140(sp)
 400cdf8:	2025883a 	mov	r18,r4
 400cdfc:	d881030d 	sth	r2,1036(sp)
 400ce00:	dac11915 	stw	r11,1124(sp)
 400ce04:	da81038d 	sth	r10,1038(sp)
 400ce08:	da410715 	stw	r9,1052(sp)
 400ce0c:	da010915 	stw	r8,1060(sp)
 400ce10:	dec10015 	stw	sp,1024(sp)
 400ce14:	dec10415 	stw	sp,1040(sp)
 400ce18:	d8c10215 	stw	r3,1032(sp)
 400ce1c:	d8c10515 	stw	r3,1044(sp)
 400ce20:	d8010615 	stw	zero,1048(sp)
 400ce24:	400b8980 	call	400b898 <___vfiprintf_internal_r>
 400ce28:	1023883a 	mov	r17,r2
 400ce2c:	10000416 	blt	r2,zero,400ce40 <__sbprintf+0x80>
 400ce30:	d9410004 	addi	r5,sp,1024
 400ce34:	9009883a 	mov	r4,r18
 400ce38:	4007f0c0 	call	4007f0c <_fflush_r>
 400ce3c:	10000d1e 	bne	r2,zero,400ce74 <__sbprintf+0xb4>
 400ce40:	d881030b 	ldhu	r2,1036(sp)
 400ce44:	1080100c 	andi	r2,r2,64
 400ce48:	10000326 	beq	r2,zero,400ce58 <__sbprintf+0x98>
 400ce4c:	8080030b 	ldhu	r2,12(r16)
 400ce50:	10801014 	ori	r2,r2,64
 400ce54:	8080030d 	sth	r2,12(r16)
 400ce58:	8805883a 	mov	r2,r17
 400ce5c:	dfc11d17 	ldw	ra,1140(sp)
 400ce60:	dc811c17 	ldw	r18,1136(sp)
 400ce64:	dc411b17 	ldw	r17,1132(sp)
 400ce68:	dc011a17 	ldw	r16,1128(sp)
 400ce6c:	dec11e04 	addi	sp,sp,1144
 400ce70:	f800283a 	ret
 400ce74:	047fffc4 	movi	r17,-1
 400ce78:	003ff106 	br	400ce40 <__alt_data_end+0xfc00ce40>

0400ce7c <__swbuf_r>:
 400ce7c:	defffb04 	addi	sp,sp,-20
 400ce80:	dcc00315 	stw	r19,12(sp)
 400ce84:	dc800215 	stw	r18,8(sp)
 400ce88:	dc000015 	stw	r16,0(sp)
 400ce8c:	dfc00415 	stw	ra,16(sp)
 400ce90:	dc400115 	stw	r17,4(sp)
 400ce94:	2025883a 	mov	r18,r4
 400ce98:	2827883a 	mov	r19,r5
 400ce9c:	3021883a 	mov	r16,r6
 400cea0:	20000226 	beq	r4,zero,400ceac <__swbuf_r+0x30>
 400cea4:	20800e17 	ldw	r2,56(r4)
 400cea8:	10004226 	beq	r2,zero,400cfb4 <__swbuf_r+0x138>
 400ceac:	80800617 	ldw	r2,24(r16)
 400ceb0:	8100030b 	ldhu	r4,12(r16)
 400ceb4:	80800215 	stw	r2,8(r16)
 400ceb8:	2080020c 	andi	r2,r4,8
 400cebc:	10003626 	beq	r2,zero,400cf98 <__swbuf_r+0x11c>
 400cec0:	80c00417 	ldw	r3,16(r16)
 400cec4:	18003426 	beq	r3,zero,400cf98 <__swbuf_r+0x11c>
 400cec8:	2088000c 	andi	r2,r4,8192
 400cecc:	9c403fcc 	andi	r17,r19,255
 400ced0:	10001a26 	beq	r2,zero,400cf3c <__swbuf_r+0xc0>
 400ced4:	80800017 	ldw	r2,0(r16)
 400ced8:	81000517 	ldw	r4,20(r16)
 400cedc:	10c7c83a 	sub	r3,r2,r3
 400cee0:	1900200e 	bge	r3,r4,400cf64 <__swbuf_r+0xe8>
 400cee4:	18c00044 	addi	r3,r3,1
 400cee8:	81000217 	ldw	r4,8(r16)
 400ceec:	11400044 	addi	r5,r2,1
 400cef0:	81400015 	stw	r5,0(r16)
 400cef4:	213fffc4 	addi	r4,r4,-1
 400cef8:	81000215 	stw	r4,8(r16)
 400cefc:	14c00005 	stb	r19,0(r2)
 400cf00:	80800517 	ldw	r2,20(r16)
 400cf04:	10c01e26 	beq	r2,r3,400cf80 <__swbuf_r+0x104>
 400cf08:	8080030b 	ldhu	r2,12(r16)
 400cf0c:	1080004c 	andi	r2,r2,1
 400cf10:	10000226 	beq	r2,zero,400cf1c <__swbuf_r+0xa0>
 400cf14:	00800284 	movi	r2,10
 400cf18:	88801926 	beq	r17,r2,400cf80 <__swbuf_r+0x104>
 400cf1c:	8805883a 	mov	r2,r17
 400cf20:	dfc00417 	ldw	ra,16(sp)
 400cf24:	dcc00317 	ldw	r19,12(sp)
 400cf28:	dc800217 	ldw	r18,8(sp)
 400cf2c:	dc400117 	ldw	r17,4(sp)
 400cf30:	dc000017 	ldw	r16,0(sp)
 400cf34:	dec00504 	addi	sp,sp,20
 400cf38:	f800283a 	ret
 400cf3c:	81401917 	ldw	r5,100(r16)
 400cf40:	00b7ffc4 	movi	r2,-8193
 400cf44:	21080014 	ori	r4,r4,8192
 400cf48:	2884703a 	and	r2,r5,r2
 400cf4c:	80801915 	stw	r2,100(r16)
 400cf50:	80800017 	ldw	r2,0(r16)
 400cf54:	8100030d 	sth	r4,12(r16)
 400cf58:	81000517 	ldw	r4,20(r16)
 400cf5c:	10c7c83a 	sub	r3,r2,r3
 400cf60:	193fe016 	blt	r3,r4,400cee4 <__alt_data_end+0xfc00cee4>
 400cf64:	800b883a 	mov	r5,r16
 400cf68:	9009883a 	mov	r4,r18
 400cf6c:	4007f0c0 	call	4007f0c <_fflush_r>
 400cf70:	1000071e 	bne	r2,zero,400cf90 <__swbuf_r+0x114>
 400cf74:	80800017 	ldw	r2,0(r16)
 400cf78:	00c00044 	movi	r3,1
 400cf7c:	003fda06 	br	400cee8 <__alt_data_end+0xfc00cee8>
 400cf80:	800b883a 	mov	r5,r16
 400cf84:	9009883a 	mov	r4,r18
 400cf88:	4007f0c0 	call	4007f0c <_fflush_r>
 400cf8c:	103fe326 	beq	r2,zero,400cf1c <__alt_data_end+0xfc00cf1c>
 400cf90:	00bfffc4 	movi	r2,-1
 400cf94:	003fe206 	br	400cf20 <__alt_data_end+0xfc00cf20>
 400cf98:	800b883a 	mov	r5,r16
 400cf9c:	9009883a 	mov	r4,r18
 400cfa0:	40062ec0 	call	40062ec <__swsetup_r>
 400cfa4:	103ffa1e 	bne	r2,zero,400cf90 <__alt_data_end+0xfc00cf90>
 400cfa8:	8100030b 	ldhu	r4,12(r16)
 400cfac:	80c00417 	ldw	r3,16(r16)
 400cfb0:	003fc506 	br	400cec8 <__alt_data_end+0xfc00cec8>
 400cfb4:	40082f80 	call	40082f8 <__sinit>
 400cfb8:	003fbc06 	br	400ceac <__alt_data_end+0xfc00ceac>

0400cfbc <__swbuf>:
 400cfbc:	00810074 	movhi	r2,1025
 400cfc0:	109e2d04 	addi	r2,r2,30900
 400cfc4:	280d883a 	mov	r6,r5
 400cfc8:	200b883a 	mov	r5,r4
 400cfcc:	11000017 	ldw	r4,0(r2)
 400cfd0:	400ce7c1 	jmpi	400ce7c <__swbuf_r>

0400cfd4 <_write_r>:
 400cfd4:	defffd04 	addi	sp,sp,-12
 400cfd8:	2805883a 	mov	r2,r5
 400cfdc:	dc000015 	stw	r16,0(sp)
 400cfe0:	040100b4 	movhi	r16,1026
 400cfe4:	dc400115 	stw	r17,4(sp)
 400cfe8:	300b883a 	mov	r5,r6
 400cfec:	84252504 	addi	r16,r16,-27500
 400cff0:	2023883a 	mov	r17,r4
 400cff4:	380d883a 	mov	r6,r7
 400cff8:	1009883a 	mov	r4,r2
 400cffc:	dfc00215 	stw	ra,8(sp)
 400d000:	80000015 	stw	zero,0(r16)
 400d004:	40116300 	call	4011630 <write>
 400d008:	00ffffc4 	movi	r3,-1
 400d00c:	10c00526 	beq	r2,r3,400d024 <_write_r+0x50>
 400d010:	dfc00217 	ldw	ra,8(sp)
 400d014:	dc400117 	ldw	r17,4(sp)
 400d018:	dc000017 	ldw	r16,0(sp)
 400d01c:	dec00304 	addi	sp,sp,12
 400d020:	f800283a 	ret
 400d024:	80c00017 	ldw	r3,0(r16)
 400d028:	183ff926 	beq	r3,zero,400d010 <__alt_data_end+0xfc00d010>
 400d02c:	88c00015 	stw	r3,0(r17)
 400d030:	003ff706 	br	400d010 <__alt_data_end+0xfc00d010>

0400d034 <_close_r>:
 400d034:	defffd04 	addi	sp,sp,-12
 400d038:	dc000015 	stw	r16,0(sp)
 400d03c:	040100b4 	movhi	r16,1026
 400d040:	dc400115 	stw	r17,4(sp)
 400d044:	84252504 	addi	r16,r16,-27500
 400d048:	2023883a 	mov	r17,r4
 400d04c:	2809883a 	mov	r4,r5
 400d050:	dfc00215 	stw	ra,8(sp)
 400d054:	80000015 	stw	zero,0(r16)
 400d058:	4010c040 	call	4010c04 <close>
 400d05c:	00ffffc4 	movi	r3,-1
 400d060:	10c00526 	beq	r2,r3,400d078 <_close_r+0x44>
 400d064:	dfc00217 	ldw	ra,8(sp)
 400d068:	dc400117 	ldw	r17,4(sp)
 400d06c:	dc000017 	ldw	r16,0(sp)
 400d070:	dec00304 	addi	sp,sp,12
 400d074:	f800283a 	ret
 400d078:	80c00017 	ldw	r3,0(r16)
 400d07c:	183ff926 	beq	r3,zero,400d064 <__alt_data_end+0xfc00d064>
 400d080:	88c00015 	stw	r3,0(r17)
 400d084:	003ff706 	br	400d064 <__alt_data_end+0xfc00d064>

0400d088 <_calloc_r>:
 400d088:	defffe04 	addi	sp,sp,-8
 400d08c:	2805883a 	mov	r2,r5
 400d090:	dc000015 	stw	r16,0(sp)
 400d094:	300b883a 	mov	r5,r6
 400d098:	2021883a 	mov	r16,r4
 400d09c:	1009883a 	mov	r4,r2
 400d0a0:	dfc00115 	stw	ra,4(sp)
 400d0a4:	40031840 	call	4003184 <__mulsi3>
 400d0a8:	100b883a 	mov	r5,r2
 400d0ac:	8009883a 	mov	r4,r16
 400d0b0:	40090640 	call	4009064 <_malloc_r>
 400d0b4:	10002926 	beq	r2,zero,400d15c <_calloc_r+0xd4>
 400d0b8:	11bfff17 	ldw	r6,-4(r2)
 400d0bc:	1021883a 	mov	r16,r2
 400d0c0:	00bfff04 	movi	r2,-4
 400d0c4:	308c703a 	and	r6,r6,r2
 400d0c8:	00c00904 	movi	r3,36
 400d0cc:	308d883a 	add	r6,r6,r2
 400d0d0:	19801636 	bltu	r3,r6,400d12c <_calloc_r+0xa4>
 400d0d4:	008004c4 	movi	r2,19
 400d0d8:	11800b2e 	bgeu	r2,r6,400d108 <_calloc_r+0x80>
 400d0dc:	80000015 	stw	zero,0(r16)
 400d0e0:	80000115 	stw	zero,4(r16)
 400d0e4:	008006c4 	movi	r2,27
 400d0e8:	11801a2e 	bgeu	r2,r6,400d154 <_calloc_r+0xcc>
 400d0ec:	80000215 	stw	zero,8(r16)
 400d0f0:	80000315 	stw	zero,12(r16)
 400d0f4:	30c0151e 	bne	r6,r3,400d14c <_calloc_r+0xc4>
 400d0f8:	80000415 	stw	zero,16(r16)
 400d0fc:	80800604 	addi	r2,r16,24
 400d100:	80000515 	stw	zero,20(r16)
 400d104:	00000106 	br	400d10c <_calloc_r+0x84>
 400d108:	8005883a 	mov	r2,r16
 400d10c:	10000015 	stw	zero,0(r2)
 400d110:	10000115 	stw	zero,4(r2)
 400d114:	10000215 	stw	zero,8(r2)
 400d118:	8005883a 	mov	r2,r16
 400d11c:	dfc00117 	ldw	ra,4(sp)
 400d120:	dc000017 	ldw	r16,0(sp)
 400d124:	dec00204 	addi	sp,sp,8
 400d128:	f800283a 	ret
 400d12c:	000b883a 	mov	r5,zero
 400d130:	8009883a 	mov	r4,r16
 400d134:	4009bf80 	call	4009bf8 <memset>
 400d138:	8005883a 	mov	r2,r16
 400d13c:	dfc00117 	ldw	ra,4(sp)
 400d140:	dc000017 	ldw	r16,0(sp)
 400d144:	dec00204 	addi	sp,sp,8
 400d148:	f800283a 	ret
 400d14c:	80800404 	addi	r2,r16,16
 400d150:	003fee06 	br	400d10c <__alt_data_end+0xfc00d10c>
 400d154:	80800204 	addi	r2,r16,8
 400d158:	003fec06 	br	400d10c <__alt_data_end+0xfc00d10c>
 400d15c:	0005883a 	mov	r2,zero
 400d160:	003fee06 	br	400d11c <__alt_data_end+0xfc00d11c>

0400d164 <_fclose_r>:
 400d164:	28003926 	beq	r5,zero,400d24c <_fclose_r+0xe8>
 400d168:	defffc04 	addi	sp,sp,-16
 400d16c:	dc400115 	stw	r17,4(sp)
 400d170:	dc000015 	stw	r16,0(sp)
 400d174:	dfc00315 	stw	ra,12(sp)
 400d178:	dc800215 	stw	r18,8(sp)
 400d17c:	2023883a 	mov	r17,r4
 400d180:	2821883a 	mov	r16,r5
 400d184:	20000226 	beq	r4,zero,400d190 <_fclose_r+0x2c>
 400d188:	20800e17 	ldw	r2,56(r4)
 400d18c:	10002726 	beq	r2,zero,400d22c <_fclose_r+0xc8>
 400d190:	8080030f 	ldh	r2,12(r16)
 400d194:	1000071e 	bne	r2,zero,400d1b4 <_fclose_r+0x50>
 400d198:	0005883a 	mov	r2,zero
 400d19c:	dfc00317 	ldw	ra,12(sp)
 400d1a0:	dc800217 	ldw	r18,8(sp)
 400d1a4:	dc400117 	ldw	r17,4(sp)
 400d1a8:	dc000017 	ldw	r16,0(sp)
 400d1ac:	dec00404 	addi	sp,sp,16
 400d1b0:	f800283a 	ret
 400d1b4:	800b883a 	mov	r5,r16
 400d1b8:	8809883a 	mov	r4,r17
 400d1bc:	4007cf00 	call	4007cf0 <__sflush_r>
 400d1c0:	1025883a 	mov	r18,r2
 400d1c4:	80800b17 	ldw	r2,44(r16)
 400d1c8:	10000426 	beq	r2,zero,400d1dc <_fclose_r+0x78>
 400d1cc:	81400717 	ldw	r5,28(r16)
 400d1d0:	8809883a 	mov	r4,r17
 400d1d4:	103ee83a 	callr	r2
 400d1d8:	10001616 	blt	r2,zero,400d234 <_fclose_r+0xd0>
 400d1dc:	8080030b 	ldhu	r2,12(r16)
 400d1e0:	1080200c 	andi	r2,r2,128
 400d1e4:	1000151e 	bne	r2,zero,400d23c <_fclose_r+0xd8>
 400d1e8:	81400c17 	ldw	r5,48(r16)
 400d1ec:	28000526 	beq	r5,zero,400d204 <_fclose_r+0xa0>
 400d1f0:	80801004 	addi	r2,r16,64
 400d1f4:	28800226 	beq	r5,r2,400d200 <_fclose_r+0x9c>
 400d1f8:	8809883a 	mov	r4,r17
 400d1fc:	400846c0 	call	400846c <_free_r>
 400d200:	80000c15 	stw	zero,48(r16)
 400d204:	81401117 	ldw	r5,68(r16)
 400d208:	28000326 	beq	r5,zero,400d218 <_fclose_r+0xb4>
 400d20c:	8809883a 	mov	r4,r17
 400d210:	400846c0 	call	400846c <_free_r>
 400d214:	80001115 	stw	zero,68(r16)
 400d218:	40083080 	call	4008308 <__sfp_lock_acquire>
 400d21c:	8000030d 	sth	zero,12(r16)
 400d220:	400830c0 	call	400830c <__sfp_lock_release>
 400d224:	9005883a 	mov	r2,r18
 400d228:	003fdc06 	br	400d19c <__alt_data_end+0xfc00d19c>
 400d22c:	40082f80 	call	40082f8 <__sinit>
 400d230:	003fd706 	br	400d190 <__alt_data_end+0xfc00d190>
 400d234:	04bfffc4 	movi	r18,-1
 400d238:	003fe806 	br	400d1dc <__alt_data_end+0xfc00d1dc>
 400d23c:	81400417 	ldw	r5,16(r16)
 400d240:	8809883a 	mov	r4,r17
 400d244:	400846c0 	call	400846c <_free_r>
 400d248:	003fe706 	br	400d1e8 <__alt_data_end+0xfc00d1e8>
 400d24c:	0005883a 	mov	r2,zero
 400d250:	f800283a 	ret

0400d254 <fclose>:
 400d254:	00810074 	movhi	r2,1025
 400d258:	109e2d04 	addi	r2,r2,30900
 400d25c:	200b883a 	mov	r5,r4
 400d260:	11000017 	ldw	r4,0(r2)
 400d264:	400d1641 	jmpi	400d164 <_fclose_r>

0400d268 <__fputwc>:
 400d268:	defff804 	addi	sp,sp,-32
 400d26c:	dcc00415 	stw	r19,16(sp)
 400d270:	dc800315 	stw	r18,12(sp)
 400d274:	dc000115 	stw	r16,4(sp)
 400d278:	dfc00715 	stw	ra,28(sp)
 400d27c:	dd400615 	stw	r21,24(sp)
 400d280:	dd000515 	stw	r20,20(sp)
 400d284:	dc400215 	stw	r17,8(sp)
 400d288:	2027883a 	mov	r19,r4
 400d28c:	2825883a 	mov	r18,r5
 400d290:	3021883a 	mov	r16,r6
 400d294:	4008e540 	call	4008e54 <__locale_mb_cur_max>
 400d298:	00c00044 	movi	r3,1
 400d29c:	10c03e26 	beq	r2,r3,400d398 <__fputwc+0x130>
 400d2a0:	81c01704 	addi	r7,r16,92
 400d2a4:	900d883a 	mov	r6,r18
 400d2a8:	d80b883a 	mov	r5,sp
 400d2ac:	9809883a 	mov	r4,r19
 400d2b0:	400d5e00 	call	400d5e0 <_wcrtomb_r>
 400d2b4:	1029883a 	mov	r20,r2
 400d2b8:	00bfffc4 	movi	r2,-1
 400d2bc:	a0802026 	beq	r20,r2,400d340 <__fputwc+0xd8>
 400d2c0:	d9400003 	ldbu	r5,0(sp)
 400d2c4:	a0001c26 	beq	r20,zero,400d338 <__fputwc+0xd0>
 400d2c8:	0023883a 	mov	r17,zero
 400d2cc:	05400284 	movi	r21,10
 400d2d0:	00000906 	br	400d2f8 <__fputwc+0x90>
 400d2d4:	80800017 	ldw	r2,0(r16)
 400d2d8:	11400005 	stb	r5,0(r2)
 400d2dc:	80c00017 	ldw	r3,0(r16)
 400d2e0:	18c00044 	addi	r3,r3,1
 400d2e4:	80c00015 	stw	r3,0(r16)
 400d2e8:	8c400044 	addi	r17,r17,1
 400d2ec:	dc45883a 	add	r2,sp,r17
 400d2f0:	8d00112e 	bgeu	r17,r20,400d338 <__fputwc+0xd0>
 400d2f4:	11400003 	ldbu	r5,0(r2)
 400d2f8:	80c00217 	ldw	r3,8(r16)
 400d2fc:	18ffffc4 	addi	r3,r3,-1
 400d300:	80c00215 	stw	r3,8(r16)
 400d304:	183ff30e 	bge	r3,zero,400d2d4 <__alt_data_end+0xfc00d2d4>
 400d308:	80800617 	ldw	r2,24(r16)
 400d30c:	18801916 	blt	r3,r2,400d374 <__fputwc+0x10c>
 400d310:	80800017 	ldw	r2,0(r16)
 400d314:	11400005 	stb	r5,0(r2)
 400d318:	80800017 	ldw	r2,0(r16)
 400d31c:	10c00003 	ldbu	r3,0(r2)
 400d320:	10800044 	addi	r2,r2,1
 400d324:	1d402326 	beq	r3,r21,400d3b4 <__fputwc+0x14c>
 400d328:	80800015 	stw	r2,0(r16)
 400d32c:	8c400044 	addi	r17,r17,1
 400d330:	dc45883a 	add	r2,sp,r17
 400d334:	8d3fef36 	bltu	r17,r20,400d2f4 <__alt_data_end+0xfc00d2f4>
 400d338:	9005883a 	mov	r2,r18
 400d33c:	00000406 	br	400d350 <__fputwc+0xe8>
 400d340:	80c0030b 	ldhu	r3,12(r16)
 400d344:	a005883a 	mov	r2,r20
 400d348:	18c01014 	ori	r3,r3,64
 400d34c:	80c0030d 	sth	r3,12(r16)
 400d350:	dfc00717 	ldw	ra,28(sp)
 400d354:	dd400617 	ldw	r21,24(sp)
 400d358:	dd000517 	ldw	r20,20(sp)
 400d35c:	dcc00417 	ldw	r19,16(sp)
 400d360:	dc800317 	ldw	r18,12(sp)
 400d364:	dc400217 	ldw	r17,8(sp)
 400d368:	dc000117 	ldw	r16,4(sp)
 400d36c:	dec00804 	addi	sp,sp,32
 400d370:	f800283a 	ret
 400d374:	800d883a 	mov	r6,r16
 400d378:	29403fcc 	andi	r5,r5,255
 400d37c:	9809883a 	mov	r4,r19
 400d380:	400ce7c0 	call	400ce7c <__swbuf_r>
 400d384:	10bfffe0 	cmpeqi	r2,r2,-1
 400d388:	10803fcc 	andi	r2,r2,255
 400d38c:	103fd626 	beq	r2,zero,400d2e8 <__alt_data_end+0xfc00d2e8>
 400d390:	00bfffc4 	movi	r2,-1
 400d394:	003fee06 	br	400d350 <__alt_data_end+0xfc00d350>
 400d398:	90ffffc4 	addi	r3,r18,-1
 400d39c:	01003f84 	movi	r4,254
 400d3a0:	20ffbf36 	bltu	r4,r3,400d2a0 <__alt_data_end+0xfc00d2a0>
 400d3a4:	900b883a 	mov	r5,r18
 400d3a8:	dc800005 	stb	r18,0(sp)
 400d3ac:	1029883a 	mov	r20,r2
 400d3b0:	003fc506 	br	400d2c8 <__alt_data_end+0xfc00d2c8>
 400d3b4:	800d883a 	mov	r6,r16
 400d3b8:	a80b883a 	mov	r5,r21
 400d3bc:	9809883a 	mov	r4,r19
 400d3c0:	400ce7c0 	call	400ce7c <__swbuf_r>
 400d3c4:	10bfffe0 	cmpeqi	r2,r2,-1
 400d3c8:	003fef06 	br	400d388 <__alt_data_end+0xfc00d388>

0400d3cc <_fputwc_r>:
 400d3cc:	3080030b 	ldhu	r2,12(r6)
 400d3d0:	10c8000c 	andi	r3,r2,8192
 400d3d4:	1800051e 	bne	r3,zero,400d3ec <_fputwc_r+0x20>
 400d3d8:	30c01917 	ldw	r3,100(r6)
 400d3dc:	10880014 	ori	r2,r2,8192
 400d3e0:	3080030d 	sth	r2,12(r6)
 400d3e4:	18880014 	ori	r2,r3,8192
 400d3e8:	30801915 	stw	r2,100(r6)
 400d3ec:	400d2681 	jmpi	400d268 <__fputwc>

0400d3f0 <fputwc>:
 400d3f0:	00810074 	movhi	r2,1025
 400d3f4:	defffc04 	addi	sp,sp,-16
 400d3f8:	109e2d04 	addi	r2,r2,30900
 400d3fc:	dc000115 	stw	r16,4(sp)
 400d400:	14000017 	ldw	r16,0(r2)
 400d404:	dc400215 	stw	r17,8(sp)
 400d408:	dfc00315 	stw	ra,12(sp)
 400d40c:	2023883a 	mov	r17,r4
 400d410:	80000226 	beq	r16,zero,400d41c <fputwc+0x2c>
 400d414:	80800e17 	ldw	r2,56(r16)
 400d418:	10001026 	beq	r2,zero,400d45c <fputwc+0x6c>
 400d41c:	2880030b 	ldhu	r2,12(r5)
 400d420:	10c8000c 	andi	r3,r2,8192
 400d424:	1800051e 	bne	r3,zero,400d43c <fputwc+0x4c>
 400d428:	28c01917 	ldw	r3,100(r5)
 400d42c:	10880014 	ori	r2,r2,8192
 400d430:	2880030d 	sth	r2,12(r5)
 400d434:	18880014 	ori	r2,r3,8192
 400d438:	28801915 	stw	r2,100(r5)
 400d43c:	280d883a 	mov	r6,r5
 400d440:	8009883a 	mov	r4,r16
 400d444:	880b883a 	mov	r5,r17
 400d448:	dfc00317 	ldw	ra,12(sp)
 400d44c:	dc400217 	ldw	r17,8(sp)
 400d450:	dc000117 	ldw	r16,4(sp)
 400d454:	dec00404 	addi	sp,sp,16
 400d458:	400d2681 	jmpi	400d268 <__fputwc>
 400d45c:	8009883a 	mov	r4,r16
 400d460:	d9400015 	stw	r5,0(sp)
 400d464:	40082f80 	call	40082f8 <__sinit>
 400d468:	d9400017 	ldw	r5,0(sp)
 400d46c:	003feb06 	br	400d41c <__alt_data_end+0xfc00d41c>

0400d470 <_fstat_r>:
 400d470:	defffd04 	addi	sp,sp,-12
 400d474:	2805883a 	mov	r2,r5
 400d478:	dc000015 	stw	r16,0(sp)
 400d47c:	040100b4 	movhi	r16,1026
 400d480:	dc400115 	stw	r17,4(sp)
 400d484:	84252504 	addi	r16,r16,-27500
 400d488:	2023883a 	mov	r17,r4
 400d48c:	300b883a 	mov	r5,r6
 400d490:	1009883a 	mov	r4,r2
 400d494:	dfc00215 	stw	ra,8(sp)
 400d498:	80000015 	stw	zero,0(r16)
 400d49c:	4010d440 	call	4010d44 <fstat>
 400d4a0:	00ffffc4 	movi	r3,-1
 400d4a4:	10c00526 	beq	r2,r3,400d4bc <_fstat_r+0x4c>
 400d4a8:	dfc00217 	ldw	ra,8(sp)
 400d4ac:	dc400117 	ldw	r17,4(sp)
 400d4b0:	dc000017 	ldw	r16,0(sp)
 400d4b4:	dec00304 	addi	sp,sp,12
 400d4b8:	f800283a 	ret
 400d4bc:	80c00017 	ldw	r3,0(r16)
 400d4c0:	183ff926 	beq	r3,zero,400d4a8 <__alt_data_end+0xfc00d4a8>
 400d4c4:	88c00015 	stw	r3,0(r17)
 400d4c8:	003ff706 	br	400d4a8 <__alt_data_end+0xfc00d4a8>

0400d4cc <_isatty_r>:
 400d4cc:	defffd04 	addi	sp,sp,-12
 400d4d0:	dc000015 	stw	r16,0(sp)
 400d4d4:	040100b4 	movhi	r16,1026
 400d4d8:	dc400115 	stw	r17,4(sp)
 400d4dc:	84252504 	addi	r16,r16,-27500
 400d4e0:	2023883a 	mov	r17,r4
 400d4e4:	2809883a 	mov	r4,r5
 400d4e8:	dfc00215 	stw	ra,8(sp)
 400d4ec:	80000015 	stw	zero,0(r16)
 400d4f0:	4010e380 	call	4010e38 <isatty>
 400d4f4:	00ffffc4 	movi	r3,-1
 400d4f8:	10c00526 	beq	r2,r3,400d510 <_isatty_r+0x44>
 400d4fc:	dfc00217 	ldw	ra,8(sp)
 400d500:	dc400117 	ldw	r17,4(sp)
 400d504:	dc000017 	ldw	r16,0(sp)
 400d508:	dec00304 	addi	sp,sp,12
 400d50c:	f800283a 	ret
 400d510:	80c00017 	ldw	r3,0(r16)
 400d514:	183ff926 	beq	r3,zero,400d4fc <__alt_data_end+0xfc00d4fc>
 400d518:	88c00015 	stw	r3,0(r17)
 400d51c:	003ff706 	br	400d4fc <__alt_data_end+0xfc00d4fc>

0400d520 <_lseek_r>:
 400d520:	defffd04 	addi	sp,sp,-12
 400d524:	2805883a 	mov	r2,r5
 400d528:	dc000015 	stw	r16,0(sp)
 400d52c:	040100b4 	movhi	r16,1026
 400d530:	dc400115 	stw	r17,4(sp)
 400d534:	300b883a 	mov	r5,r6
 400d538:	84252504 	addi	r16,r16,-27500
 400d53c:	2023883a 	mov	r17,r4
 400d540:	380d883a 	mov	r6,r7
 400d544:	1009883a 	mov	r4,r2
 400d548:	dfc00215 	stw	ra,8(sp)
 400d54c:	80000015 	stw	zero,0(r16)
 400d550:	401100c0 	call	401100c <lseek>
 400d554:	00ffffc4 	movi	r3,-1
 400d558:	10c00526 	beq	r2,r3,400d570 <_lseek_r+0x50>
 400d55c:	dfc00217 	ldw	ra,8(sp)
 400d560:	dc400117 	ldw	r17,4(sp)
 400d564:	dc000017 	ldw	r16,0(sp)
 400d568:	dec00304 	addi	sp,sp,12
 400d56c:	f800283a 	ret
 400d570:	80c00017 	ldw	r3,0(r16)
 400d574:	183ff926 	beq	r3,zero,400d55c <__alt_data_end+0xfc00d55c>
 400d578:	88c00015 	stw	r3,0(r17)
 400d57c:	003ff706 	br	400d55c <__alt_data_end+0xfc00d55c>

0400d580 <_read_r>:
 400d580:	defffd04 	addi	sp,sp,-12
 400d584:	2805883a 	mov	r2,r5
 400d588:	dc000015 	stw	r16,0(sp)
 400d58c:	040100b4 	movhi	r16,1026
 400d590:	dc400115 	stw	r17,4(sp)
 400d594:	300b883a 	mov	r5,r6
 400d598:	84252504 	addi	r16,r16,-27500
 400d59c:	2023883a 	mov	r17,r4
 400d5a0:	380d883a 	mov	r6,r7
 400d5a4:	1009883a 	mov	r4,r2
 400d5a8:	dfc00215 	stw	ra,8(sp)
 400d5ac:	80000015 	stw	zero,0(r16)
 400d5b0:	40111e80 	call	40111e8 <read>
 400d5b4:	00ffffc4 	movi	r3,-1
 400d5b8:	10c00526 	beq	r2,r3,400d5d0 <_read_r+0x50>
 400d5bc:	dfc00217 	ldw	ra,8(sp)
 400d5c0:	dc400117 	ldw	r17,4(sp)
 400d5c4:	dc000017 	ldw	r16,0(sp)
 400d5c8:	dec00304 	addi	sp,sp,12
 400d5cc:	f800283a 	ret
 400d5d0:	80c00017 	ldw	r3,0(r16)
 400d5d4:	183ff926 	beq	r3,zero,400d5bc <__alt_data_end+0xfc00d5bc>
 400d5d8:	88c00015 	stw	r3,0(r17)
 400d5dc:	003ff706 	br	400d5bc <__alt_data_end+0xfc00d5bc>

0400d5e0 <_wcrtomb_r>:
 400d5e0:	defff604 	addi	sp,sp,-40
 400d5e4:	00810074 	movhi	r2,1025
 400d5e8:	dc800815 	stw	r18,32(sp)
 400d5ec:	dc400715 	stw	r17,28(sp)
 400d5f0:	dc000615 	stw	r16,24(sp)
 400d5f4:	109e3104 	addi	r2,r2,30916
 400d5f8:	dfc00915 	stw	ra,36(sp)
 400d5fc:	2021883a 	mov	r16,r4
 400d600:	3823883a 	mov	r17,r7
 400d604:	14800017 	ldw	r18,0(r2)
 400d608:	28001426 	beq	r5,zero,400d65c <_wcrtomb_r+0x7c>
 400d60c:	d9400415 	stw	r5,16(sp)
 400d610:	d9800515 	stw	r6,20(sp)
 400d614:	4008e480 	call	4008e48 <__locale_charset>
 400d618:	d9800517 	ldw	r6,20(sp)
 400d61c:	d9400417 	ldw	r5,16(sp)
 400d620:	100f883a 	mov	r7,r2
 400d624:	dc400015 	stw	r17,0(sp)
 400d628:	8009883a 	mov	r4,r16
 400d62c:	903ee83a 	callr	r18
 400d630:	00ffffc4 	movi	r3,-1
 400d634:	10c0031e 	bne	r2,r3,400d644 <_wcrtomb_r+0x64>
 400d638:	88000015 	stw	zero,0(r17)
 400d63c:	00c02284 	movi	r3,138
 400d640:	80c00015 	stw	r3,0(r16)
 400d644:	dfc00917 	ldw	ra,36(sp)
 400d648:	dc800817 	ldw	r18,32(sp)
 400d64c:	dc400717 	ldw	r17,28(sp)
 400d650:	dc000617 	ldw	r16,24(sp)
 400d654:	dec00a04 	addi	sp,sp,40
 400d658:	f800283a 	ret
 400d65c:	4008e480 	call	4008e48 <__locale_charset>
 400d660:	100f883a 	mov	r7,r2
 400d664:	dc400015 	stw	r17,0(sp)
 400d668:	000d883a 	mov	r6,zero
 400d66c:	d9400104 	addi	r5,sp,4
 400d670:	8009883a 	mov	r4,r16
 400d674:	903ee83a 	callr	r18
 400d678:	003fed06 	br	400d630 <__alt_data_end+0xfc00d630>

0400d67c <wcrtomb>:
 400d67c:	defff604 	addi	sp,sp,-40
 400d680:	00810074 	movhi	r2,1025
 400d684:	dc800615 	stw	r18,24(sp)
 400d688:	dc400515 	stw	r17,20(sp)
 400d68c:	109e2d04 	addi	r2,r2,30900
 400d690:	dfc00915 	stw	ra,36(sp)
 400d694:	dd000815 	stw	r20,32(sp)
 400d698:	dcc00715 	stw	r19,28(sp)
 400d69c:	dc000415 	stw	r16,16(sp)
 400d6a0:	3025883a 	mov	r18,r6
 400d6a4:	14400017 	ldw	r17,0(r2)
 400d6a8:	20001926 	beq	r4,zero,400d710 <wcrtomb+0x94>
 400d6ac:	00810074 	movhi	r2,1025
 400d6b0:	109e3104 	addi	r2,r2,30916
 400d6b4:	15000017 	ldw	r20,0(r2)
 400d6b8:	2021883a 	mov	r16,r4
 400d6bc:	2827883a 	mov	r19,r5
 400d6c0:	4008e480 	call	4008e48 <__locale_charset>
 400d6c4:	100f883a 	mov	r7,r2
 400d6c8:	dc800015 	stw	r18,0(sp)
 400d6cc:	980d883a 	mov	r6,r19
 400d6d0:	800b883a 	mov	r5,r16
 400d6d4:	8809883a 	mov	r4,r17
 400d6d8:	a03ee83a 	callr	r20
 400d6dc:	00ffffc4 	movi	r3,-1
 400d6e0:	10c0031e 	bne	r2,r3,400d6f0 <wcrtomb+0x74>
 400d6e4:	90000015 	stw	zero,0(r18)
 400d6e8:	00c02284 	movi	r3,138
 400d6ec:	88c00015 	stw	r3,0(r17)
 400d6f0:	dfc00917 	ldw	ra,36(sp)
 400d6f4:	dd000817 	ldw	r20,32(sp)
 400d6f8:	dcc00717 	ldw	r19,28(sp)
 400d6fc:	dc800617 	ldw	r18,24(sp)
 400d700:	dc400517 	ldw	r17,20(sp)
 400d704:	dc000417 	ldw	r16,16(sp)
 400d708:	dec00a04 	addi	sp,sp,40
 400d70c:	f800283a 	ret
 400d710:	00810074 	movhi	r2,1025
 400d714:	109e3104 	addi	r2,r2,30916
 400d718:	14000017 	ldw	r16,0(r2)
 400d71c:	4008e480 	call	4008e48 <__locale_charset>
 400d720:	100f883a 	mov	r7,r2
 400d724:	dc800015 	stw	r18,0(sp)
 400d728:	000d883a 	mov	r6,zero
 400d72c:	d9400104 	addi	r5,sp,4
 400d730:	8809883a 	mov	r4,r17
 400d734:	803ee83a 	callr	r16
 400d738:	003fe806 	br	400d6dc <__alt_data_end+0xfc00d6dc>

0400d73c <__ascii_wctomb>:
 400d73c:	28000526 	beq	r5,zero,400d754 <__ascii_wctomb+0x18>
 400d740:	00803fc4 	movi	r2,255
 400d744:	11800536 	bltu	r2,r6,400d75c <__ascii_wctomb+0x20>
 400d748:	29800005 	stb	r6,0(r5)
 400d74c:	00800044 	movi	r2,1
 400d750:	f800283a 	ret
 400d754:	0005883a 	mov	r2,zero
 400d758:	f800283a 	ret
 400d75c:	00802284 	movi	r2,138
 400d760:	20800015 	stw	r2,0(r4)
 400d764:	00bfffc4 	movi	r2,-1
 400d768:	f800283a 	ret

0400d76c <_wctomb_r>:
 400d76c:	00810074 	movhi	r2,1025
 400d770:	defff904 	addi	sp,sp,-28
 400d774:	109e3104 	addi	r2,r2,30916
 400d778:	dfc00615 	stw	ra,24(sp)
 400d77c:	dc400515 	stw	r17,20(sp)
 400d780:	dc000415 	stw	r16,16(sp)
 400d784:	3823883a 	mov	r17,r7
 400d788:	14000017 	ldw	r16,0(r2)
 400d78c:	d9000115 	stw	r4,4(sp)
 400d790:	d9400215 	stw	r5,8(sp)
 400d794:	d9800315 	stw	r6,12(sp)
 400d798:	4008e480 	call	4008e48 <__locale_charset>
 400d79c:	d9800317 	ldw	r6,12(sp)
 400d7a0:	d9400217 	ldw	r5,8(sp)
 400d7a4:	d9000117 	ldw	r4,4(sp)
 400d7a8:	100f883a 	mov	r7,r2
 400d7ac:	dc400015 	stw	r17,0(sp)
 400d7b0:	803ee83a 	callr	r16
 400d7b4:	dfc00617 	ldw	ra,24(sp)
 400d7b8:	dc400517 	ldw	r17,20(sp)
 400d7bc:	dc000417 	ldw	r16,16(sp)
 400d7c0:	dec00704 	addi	sp,sp,28
 400d7c4:	f800283a 	ret

0400d7c8 <__udivdi3>:
 400d7c8:	defff404 	addi	sp,sp,-48
 400d7cc:	dcc00515 	stw	r19,20(sp)
 400d7d0:	dc000215 	stw	r16,8(sp)
 400d7d4:	dfc00b15 	stw	ra,44(sp)
 400d7d8:	df000a15 	stw	fp,40(sp)
 400d7dc:	ddc00915 	stw	r23,36(sp)
 400d7e0:	dd800815 	stw	r22,32(sp)
 400d7e4:	dd400715 	stw	r21,28(sp)
 400d7e8:	dd000615 	stw	r20,24(sp)
 400d7ec:	dc800415 	stw	r18,16(sp)
 400d7f0:	dc400315 	stw	r17,12(sp)
 400d7f4:	2027883a 	mov	r19,r4
 400d7f8:	2821883a 	mov	r16,r5
 400d7fc:	3800461e 	bne	r7,zero,400d918 <__udivdi3+0x150>
 400d800:	3023883a 	mov	r17,r6
 400d804:	2025883a 	mov	r18,r4
 400d808:	2980572e 	bgeu	r5,r6,400d968 <__udivdi3+0x1a0>
 400d80c:	00bfffd4 	movui	r2,65535
 400d810:	282d883a 	mov	r22,r5
 400d814:	1180b236 	bltu	r2,r6,400dae0 <__udivdi3+0x318>
 400d818:	00803fc4 	movi	r2,255
 400d81c:	1185803a 	cmpltu	r2,r2,r6
 400d820:	100490fa 	slli	r2,r2,3
 400d824:	3086d83a 	srl	r3,r6,r2
 400d828:	01010074 	movhi	r4,1025
 400d82c:	21169a04 	addi	r4,r4,23144
 400d830:	20c7883a 	add	r3,r4,r3
 400d834:	18c00003 	ldbu	r3,0(r3)
 400d838:	1885883a 	add	r2,r3,r2
 400d83c:	00c00804 	movi	r3,32
 400d840:	1887c83a 	sub	r3,r3,r2
 400d844:	18000526 	beq	r3,zero,400d85c <__udivdi3+0x94>
 400d848:	80e0983a 	sll	r16,r16,r3
 400d84c:	9884d83a 	srl	r2,r19,r2
 400d850:	30e2983a 	sll	r17,r6,r3
 400d854:	98e4983a 	sll	r18,r19,r3
 400d858:	142cb03a 	or	r22,r2,r16
 400d85c:	882ad43a 	srli	r21,r17,16
 400d860:	b009883a 	mov	r4,r22
 400d864:	8d3fffcc 	andi	r20,r17,65535
 400d868:	a80b883a 	mov	r5,r21
 400d86c:	400312c0 	call	400312c <__umodsi3>
 400d870:	b009883a 	mov	r4,r22
 400d874:	a80b883a 	mov	r5,r21
 400d878:	1027883a 	mov	r19,r2
 400d87c:	40030c80 	call	40030c8 <__udivsi3>
 400d880:	100b883a 	mov	r5,r2
 400d884:	a009883a 	mov	r4,r20
 400d888:	102d883a 	mov	r22,r2
 400d88c:	40031840 	call	4003184 <__mulsi3>
 400d890:	9826943a 	slli	r19,r19,16
 400d894:	9006d43a 	srli	r3,r18,16
 400d898:	1cc6b03a 	or	r3,r3,r19
 400d89c:	1880052e 	bgeu	r3,r2,400d8b4 <__udivdi3+0xec>
 400d8a0:	1c47883a 	add	r3,r3,r17
 400d8a4:	b13fffc4 	addi	r4,r22,-1
 400d8a8:	1c400136 	bltu	r3,r17,400d8b0 <__udivdi3+0xe8>
 400d8ac:	18814236 	bltu	r3,r2,400ddb8 <__udivdi3+0x5f0>
 400d8b0:	202d883a 	mov	r22,r4
 400d8b4:	18a1c83a 	sub	r16,r3,r2
 400d8b8:	8009883a 	mov	r4,r16
 400d8bc:	a80b883a 	mov	r5,r21
 400d8c0:	400312c0 	call	400312c <__umodsi3>
 400d8c4:	1027883a 	mov	r19,r2
 400d8c8:	8009883a 	mov	r4,r16
 400d8cc:	a80b883a 	mov	r5,r21
 400d8d0:	9826943a 	slli	r19,r19,16
 400d8d4:	40030c80 	call	40030c8 <__udivsi3>
 400d8d8:	100b883a 	mov	r5,r2
 400d8dc:	a009883a 	mov	r4,r20
 400d8e0:	94bfffcc 	andi	r18,r18,65535
 400d8e4:	1021883a 	mov	r16,r2
 400d8e8:	94e4b03a 	or	r18,r18,r19
 400d8ec:	40031840 	call	4003184 <__mulsi3>
 400d8f0:	9080052e 	bgeu	r18,r2,400d908 <__udivdi3+0x140>
 400d8f4:	8ca5883a 	add	r18,r17,r18
 400d8f8:	80ffffc4 	addi	r3,r16,-1
 400d8fc:	94410c36 	bltu	r18,r17,400dd30 <__udivdi3+0x568>
 400d900:	90810b2e 	bgeu	r18,r2,400dd30 <__udivdi3+0x568>
 400d904:	843fff84 	addi	r16,r16,-2
 400d908:	b004943a 	slli	r2,r22,16
 400d90c:	0007883a 	mov	r3,zero
 400d910:	1404b03a 	or	r2,r2,r16
 400d914:	00005e06 	br	400da90 <__udivdi3+0x2c8>
 400d918:	29c05b36 	bltu	r5,r7,400da88 <__udivdi3+0x2c0>
 400d91c:	00bfffd4 	movui	r2,65535
 400d920:	11c0672e 	bgeu	r2,r7,400dac0 <__udivdi3+0x2f8>
 400d924:	00804034 	movhi	r2,256
 400d928:	10bfffc4 	addi	r2,r2,-1
 400d92c:	11c10a36 	bltu	r2,r7,400dd58 <__udivdi3+0x590>
 400d930:	00800404 	movi	r2,16
 400d934:	3886d83a 	srl	r3,r7,r2
 400d938:	01010074 	movhi	r4,1025
 400d93c:	21169a04 	addi	r4,r4,23144
 400d940:	20c7883a 	add	r3,r4,r3
 400d944:	18c00003 	ldbu	r3,0(r3)
 400d948:	05c00804 	movi	r23,32
 400d94c:	1885883a 	add	r2,r3,r2
 400d950:	b8afc83a 	sub	r23,r23,r2
 400d954:	b800671e 	bne	r23,zero,400daf4 <__udivdi3+0x32c>
 400d958:	3c010536 	bltu	r7,r16,400dd70 <__udivdi3+0x5a8>
 400d95c:	9985403a 	cmpgeu	r2,r19,r6
 400d960:	0007883a 	mov	r3,zero
 400d964:	00004a06 	br	400da90 <__udivdi3+0x2c8>
 400d968:	3000041e 	bne	r6,zero,400d97c <__udivdi3+0x1b4>
 400d96c:	000b883a 	mov	r5,zero
 400d970:	01000044 	movi	r4,1
 400d974:	40030c80 	call	40030c8 <__udivsi3>
 400d978:	1023883a 	mov	r17,r2
 400d97c:	00bfffd4 	movui	r2,65535
 400d980:	1440532e 	bgeu	r2,r17,400dad0 <__udivdi3+0x308>
 400d984:	00804034 	movhi	r2,256
 400d988:	10bfffc4 	addi	r2,r2,-1
 400d98c:	1440f436 	bltu	r2,r17,400dd60 <__udivdi3+0x598>
 400d990:	00800404 	movi	r2,16
 400d994:	8886d83a 	srl	r3,r17,r2
 400d998:	01010074 	movhi	r4,1025
 400d99c:	21169a04 	addi	r4,r4,23144
 400d9a0:	20c7883a 	add	r3,r4,r3
 400d9a4:	18c00003 	ldbu	r3,0(r3)
 400d9a8:	1885883a 	add	r2,r3,r2
 400d9ac:	00c00804 	movi	r3,32
 400d9b0:	1887c83a 	sub	r3,r3,r2
 400d9b4:	1800a51e 	bne	r3,zero,400dc4c <__udivdi3+0x484>
 400d9b8:	882ad43a 	srli	r21,r17,16
 400d9bc:	8461c83a 	sub	r16,r16,r17
 400d9c0:	8d3fffcc 	andi	r20,r17,65535
 400d9c4:	00c00044 	movi	r3,1
 400d9c8:	a80b883a 	mov	r5,r21
 400d9cc:	8009883a 	mov	r4,r16
 400d9d0:	d8c00115 	stw	r3,4(sp)
 400d9d4:	400312c0 	call	400312c <__umodsi3>
 400d9d8:	a80b883a 	mov	r5,r21
 400d9dc:	8009883a 	mov	r4,r16
 400d9e0:	1027883a 	mov	r19,r2
 400d9e4:	40030c80 	call	40030c8 <__udivsi3>
 400d9e8:	a00b883a 	mov	r5,r20
 400d9ec:	1009883a 	mov	r4,r2
 400d9f0:	102d883a 	mov	r22,r2
 400d9f4:	40031840 	call	4003184 <__mulsi3>
 400d9f8:	9826943a 	slli	r19,r19,16
 400d9fc:	900ed43a 	srli	r7,r18,16
 400da00:	d8c00117 	ldw	r3,4(sp)
 400da04:	3cceb03a 	or	r7,r7,r19
 400da08:	3880052e 	bgeu	r7,r2,400da20 <__udivdi3+0x258>
 400da0c:	3c4f883a 	add	r7,r7,r17
 400da10:	b13fffc4 	addi	r4,r22,-1
 400da14:	3c400136 	bltu	r7,r17,400da1c <__udivdi3+0x254>
 400da18:	3880e436 	bltu	r7,r2,400ddac <__udivdi3+0x5e4>
 400da1c:	202d883a 	mov	r22,r4
 400da20:	38a1c83a 	sub	r16,r7,r2
 400da24:	8009883a 	mov	r4,r16
 400da28:	a80b883a 	mov	r5,r21
 400da2c:	d8c00115 	stw	r3,4(sp)
 400da30:	400312c0 	call	400312c <__umodsi3>
 400da34:	1027883a 	mov	r19,r2
 400da38:	8009883a 	mov	r4,r16
 400da3c:	a80b883a 	mov	r5,r21
 400da40:	9826943a 	slli	r19,r19,16
 400da44:	40030c80 	call	40030c8 <__udivsi3>
 400da48:	a00b883a 	mov	r5,r20
 400da4c:	1009883a 	mov	r4,r2
 400da50:	94bfffcc 	andi	r18,r18,65535
 400da54:	1021883a 	mov	r16,r2
 400da58:	94e4b03a 	or	r18,r18,r19
 400da5c:	40031840 	call	4003184 <__mulsi3>
 400da60:	d8c00117 	ldw	r3,4(sp)
 400da64:	9080052e 	bgeu	r18,r2,400da7c <__udivdi3+0x2b4>
 400da68:	8ca5883a 	add	r18,r17,r18
 400da6c:	813fffc4 	addi	r4,r16,-1
 400da70:	9440ad36 	bltu	r18,r17,400dd28 <__udivdi3+0x560>
 400da74:	9080ac2e 	bgeu	r18,r2,400dd28 <__udivdi3+0x560>
 400da78:	843fff84 	addi	r16,r16,-2
 400da7c:	b004943a 	slli	r2,r22,16
 400da80:	1404b03a 	or	r2,r2,r16
 400da84:	00000206 	br	400da90 <__udivdi3+0x2c8>
 400da88:	0007883a 	mov	r3,zero
 400da8c:	0005883a 	mov	r2,zero
 400da90:	dfc00b17 	ldw	ra,44(sp)
 400da94:	df000a17 	ldw	fp,40(sp)
 400da98:	ddc00917 	ldw	r23,36(sp)
 400da9c:	dd800817 	ldw	r22,32(sp)
 400daa0:	dd400717 	ldw	r21,28(sp)
 400daa4:	dd000617 	ldw	r20,24(sp)
 400daa8:	dcc00517 	ldw	r19,20(sp)
 400daac:	dc800417 	ldw	r18,16(sp)
 400dab0:	dc400317 	ldw	r17,12(sp)
 400dab4:	dc000217 	ldw	r16,8(sp)
 400dab8:	dec00c04 	addi	sp,sp,48
 400dabc:	f800283a 	ret
 400dac0:	00803fc4 	movi	r2,255
 400dac4:	11c5803a 	cmpltu	r2,r2,r7
 400dac8:	100490fa 	slli	r2,r2,3
 400dacc:	003f9906 	br	400d934 <__alt_data_end+0xfc00d934>
 400dad0:	00803fc4 	movi	r2,255
 400dad4:	1445803a 	cmpltu	r2,r2,r17
 400dad8:	100490fa 	slli	r2,r2,3
 400dadc:	003fad06 	br	400d994 <__alt_data_end+0xfc00d994>
 400dae0:	00804034 	movhi	r2,256
 400dae4:	10bfffc4 	addi	r2,r2,-1
 400dae8:	11809f36 	bltu	r2,r6,400dd68 <__udivdi3+0x5a0>
 400daec:	00800404 	movi	r2,16
 400daf0:	003f4c06 	br	400d824 <__alt_data_end+0xfc00d824>
 400daf4:	3dce983a 	sll	r7,r7,r23
 400daf8:	30b8d83a 	srl	fp,r6,r2
 400dafc:	80a2d83a 	srl	r17,r16,r2
 400db00:	35cc983a 	sll	r6,r6,r23
 400db04:	3f38b03a 	or	fp,r7,fp
 400db08:	e024d43a 	srli	r18,fp,16
 400db0c:	9884d83a 	srl	r2,r19,r2
 400db10:	85e0983a 	sll	r16,r16,r23
 400db14:	8809883a 	mov	r4,r17
 400db18:	900b883a 	mov	r5,r18
 400db1c:	d9800015 	stw	r6,0(sp)
 400db20:	1420b03a 	or	r16,r2,r16
 400db24:	400312c0 	call	400312c <__umodsi3>
 400db28:	900b883a 	mov	r5,r18
 400db2c:	8809883a 	mov	r4,r17
 400db30:	1029883a 	mov	r20,r2
 400db34:	e5bfffcc 	andi	r22,fp,65535
 400db38:	40030c80 	call	40030c8 <__udivsi3>
 400db3c:	100b883a 	mov	r5,r2
 400db40:	b009883a 	mov	r4,r22
 400db44:	102b883a 	mov	r21,r2
 400db48:	40031840 	call	4003184 <__mulsi3>
 400db4c:	a028943a 	slli	r20,r20,16
 400db50:	8006d43a 	srli	r3,r16,16
 400db54:	1d06b03a 	or	r3,r3,r20
 400db58:	1880042e 	bgeu	r3,r2,400db6c <__udivdi3+0x3a4>
 400db5c:	1f07883a 	add	r3,r3,fp
 400db60:	a93fffc4 	addi	r4,r21,-1
 400db64:	1f00892e 	bgeu	r3,fp,400dd8c <__udivdi3+0x5c4>
 400db68:	202b883a 	mov	r21,r4
 400db6c:	18a3c83a 	sub	r17,r3,r2
 400db70:	8809883a 	mov	r4,r17
 400db74:	900b883a 	mov	r5,r18
 400db78:	400312c0 	call	400312c <__umodsi3>
 400db7c:	1029883a 	mov	r20,r2
 400db80:	8809883a 	mov	r4,r17
 400db84:	900b883a 	mov	r5,r18
 400db88:	a028943a 	slli	r20,r20,16
 400db8c:	40030c80 	call	40030c8 <__udivsi3>
 400db90:	100b883a 	mov	r5,r2
 400db94:	b009883a 	mov	r4,r22
 400db98:	843fffcc 	andi	r16,r16,65535
 400db9c:	1023883a 	mov	r17,r2
 400dba0:	8520b03a 	or	r16,r16,r20
 400dba4:	40031840 	call	4003184 <__mulsi3>
 400dba8:	8080042e 	bgeu	r16,r2,400dbbc <__udivdi3+0x3f4>
 400dbac:	8721883a 	add	r16,r16,fp
 400dbb0:	88ffffc4 	addi	r3,r17,-1
 400dbb4:	8700712e 	bgeu	r16,fp,400dd7c <__udivdi3+0x5b4>
 400dbb8:	1823883a 	mov	r17,r3
 400dbbc:	a80e943a 	slli	r7,r21,16
 400dbc0:	d8c00017 	ldw	r3,0(sp)
 400dbc4:	80a1c83a 	sub	r16,r16,r2
 400dbc8:	3c64b03a 	or	r18,r7,r17
 400dbcc:	1d3fffcc 	andi	r20,r3,65535
 400dbd0:	9022d43a 	srli	r17,r18,16
 400dbd4:	95bfffcc 	andi	r22,r18,65535
 400dbd8:	a00b883a 	mov	r5,r20
 400dbdc:	b009883a 	mov	r4,r22
 400dbe0:	182ad43a 	srli	r21,r3,16
 400dbe4:	40031840 	call	4003184 <__mulsi3>
 400dbe8:	a00b883a 	mov	r5,r20
 400dbec:	8809883a 	mov	r4,r17
 400dbf0:	1039883a 	mov	fp,r2
 400dbf4:	40031840 	call	4003184 <__mulsi3>
 400dbf8:	8809883a 	mov	r4,r17
 400dbfc:	a80b883a 	mov	r5,r21
 400dc00:	1029883a 	mov	r20,r2
 400dc04:	40031840 	call	4003184 <__mulsi3>
 400dc08:	a80b883a 	mov	r5,r21
 400dc0c:	b009883a 	mov	r4,r22
 400dc10:	1023883a 	mov	r17,r2
 400dc14:	40031840 	call	4003184 <__mulsi3>
 400dc18:	e006d43a 	srli	r3,fp,16
 400dc1c:	1505883a 	add	r2,r2,r20
 400dc20:	1887883a 	add	r3,r3,r2
 400dc24:	1d00022e 	bgeu	r3,r20,400dc30 <__udivdi3+0x468>
 400dc28:	00800074 	movhi	r2,1
 400dc2c:	88a3883a 	add	r17,r17,r2
 400dc30:	1804d43a 	srli	r2,r3,16
 400dc34:	1463883a 	add	r17,r2,r17
 400dc38:	84404436 	bltu	r16,r17,400dd4c <__udivdi3+0x584>
 400dc3c:	84403e26 	beq	r16,r17,400dd38 <__udivdi3+0x570>
 400dc40:	9005883a 	mov	r2,r18
 400dc44:	0007883a 	mov	r3,zero
 400dc48:	003f9106 	br	400da90 <__alt_data_end+0xfc00da90>
 400dc4c:	88e2983a 	sll	r17,r17,r3
 400dc50:	80aed83a 	srl	r23,r16,r2
 400dc54:	80e0983a 	sll	r16,r16,r3
 400dc58:	882ad43a 	srli	r21,r17,16
 400dc5c:	9884d83a 	srl	r2,r19,r2
 400dc60:	b809883a 	mov	r4,r23
 400dc64:	a80b883a 	mov	r5,r21
 400dc68:	98e4983a 	sll	r18,r19,r3
 400dc6c:	142cb03a 	or	r22,r2,r16
 400dc70:	400312c0 	call	400312c <__umodsi3>
 400dc74:	b809883a 	mov	r4,r23
 400dc78:	a80b883a 	mov	r5,r21
 400dc7c:	1027883a 	mov	r19,r2
 400dc80:	8d3fffcc 	andi	r20,r17,65535
 400dc84:	40030c80 	call	40030c8 <__udivsi3>
 400dc88:	a009883a 	mov	r4,r20
 400dc8c:	100b883a 	mov	r5,r2
 400dc90:	102f883a 	mov	r23,r2
 400dc94:	40031840 	call	4003184 <__mulsi3>
 400dc98:	9826943a 	slli	r19,r19,16
 400dc9c:	b008d43a 	srli	r4,r22,16
 400dca0:	24c8b03a 	or	r4,r4,r19
 400dca4:	2080062e 	bgeu	r4,r2,400dcc0 <__udivdi3+0x4f8>
 400dca8:	2449883a 	add	r4,r4,r17
 400dcac:	b8ffffc4 	addi	r3,r23,-1
 400dcb0:	24403c36 	bltu	r4,r17,400dda4 <__udivdi3+0x5dc>
 400dcb4:	20803b2e 	bgeu	r4,r2,400dda4 <__udivdi3+0x5dc>
 400dcb8:	bdffff84 	addi	r23,r23,-2
 400dcbc:	2449883a 	add	r4,r4,r17
 400dcc0:	20a1c83a 	sub	r16,r4,r2
 400dcc4:	a80b883a 	mov	r5,r21
 400dcc8:	8009883a 	mov	r4,r16
 400dccc:	400312c0 	call	400312c <__umodsi3>
 400dcd0:	a80b883a 	mov	r5,r21
 400dcd4:	8009883a 	mov	r4,r16
 400dcd8:	1027883a 	mov	r19,r2
 400dcdc:	40030c80 	call	40030c8 <__udivsi3>
 400dce0:	a009883a 	mov	r4,r20
 400dce4:	100b883a 	mov	r5,r2
 400dce8:	9826943a 	slli	r19,r19,16
 400dcec:	1039883a 	mov	fp,r2
 400dcf0:	40031840 	call	4003184 <__mulsi3>
 400dcf4:	b13fffcc 	andi	r4,r22,65535
 400dcf8:	24c8b03a 	or	r4,r4,r19
 400dcfc:	2080062e 	bgeu	r4,r2,400dd18 <__udivdi3+0x550>
 400dd00:	2449883a 	add	r4,r4,r17
 400dd04:	e0ffffc4 	addi	r3,fp,-1
 400dd08:	24402436 	bltu	r4,r17,400dd9c <__udivdi3+0x5d4>
 400dd0c:	2080232e 	bgeu	r4,r2,400dd9c <__udivdi3+0x5d4>
 400dd10:	e73fff84 	addi	fp,fp,-2
 400dd14:	2449883a 	add	r4,r4,r17
 400dd18:	b82e943a 	slli	r23,r23,16
 400dd1c:	20a1c83a 	sub	r16,r4,r2
 400dd20:	bf06b03a 	or	r3,r23,fp
 400dd24:	003f2806 	br	400d9c8 <__alt_data_end+0xfc00d9c8>
 400dd28:	2021883a 	mov	r16,r4
 400dd2c:	003f5306 	br	400da7c <__alt_data_end+0xfc00da7c>
 400dd30:	1821883a 	mov	r16,r3
 400dd34:	003ef406 	br	400d908 <__alt_data_end+0xfc00d908>
 400dd38:	1806943a 	slli	r3,r3,16
 400dd3c:	9de6983a 	sll	r19,r19,r23
 400dd40:	e73fffcc 	andi	fp,fp,65535
 400dd44:	1f07883a 	add	r3,r3,fp
 400dd48:	98ffbd2e 	bgeu	r19,r3,400dc40 <__alt_data_end+0xfc00dc40>
 400dd4c:	90bfffc4 	addi	r2,r18,-1
 400dd50:	0007883a 	mov	r3,zero
 400dd54:	003f4e06 	br	400da90 <__alt_data_end+0xfc00da90>
 400dd58:	00800604 	movi	r2,24
 400dd5c:	003ef506 	br	400d934 <__alt_data_end+0xfc00d934>
 400dd60:	00800604 	movi	r2,24
 400dd64:	003f0b06 	br	400d994 <__alt_data_end+0xfc00d994>
 400dd68:	00800604 	movi	r2,24
 400dd6c:	003ead06 	br	400d824 <__alt_data_end+0xfc00d824>
 400dd70:	0007883a 	mov	r3,zero
 400dd74:	00800044 	movi	r2,1
 400dd78:	003f4506 	br	400da90 <__alt_data_end+0xfc00da90>
 400dd7c:	80bf8e2e 	bgeu	r16,r2,400dbb8 <__alt_data_end+0xfc00dbb8>
 400dd80:	8c7fff84 	addi	r17,r17,-2
 400dd84:	8721883a 	add	r16,r16,fp
 400dd88:	003f8c06 	br	400dbbc <__alt_data_end+0xfc00dbbc>
 400dd8c:	18bf762e 	bgeu	r3,r2,400db68 <__alt_data_end+0xfc00db68>
 400dd90:	ad7fff84 	addi	r21,r21,-2
 400dd94:	1f07883a 	add	r3,r3,fp
 400dd98:	003f7406 	br	400db6c <__alt_data_end+0xfc00db6c>
 400dd9c:	1839883a 	mov	fp,r3
 400dda0:	003fdd06 	br	400dd18 <__alt_data_end+0xfc00dd18>
 400dda4:	182f883a 	mov	r23,r3
 400dda8:	003fc506 	br	400dcc0 <__alt_data_end+0xfc00dcc0>
 400ddac:	b5bfff84 	addi	r22,r22,-2
 400ddb0:	3c4f883a 	add	r7,r7,r17
 400ddb4:	003f1a06 	br	400da20 <__alt_data_end+0xfc00da20>
 400ddb8:	b5bfff84 	addi	r22,r22,-2
 400ddbc:	1c47883a 	add	r3,r3,r17
 400ddc0:	003ebc06 	br	400d8b4 <__alt_data_end+0xfc00d8b4>

0400ddc4 <__umoddi3>:
 400ddc4:	defff304 	addi	sp,sp,-52
 400ddc8:	df000b15 	stw	fp,44(sp)
 400ddcc:	dc400415 	stw	r17,16(sp)
 400ddd0:	dc000315 	stw	r16,12(sp)
 400ddd4:	dfc00c15 	stw	ra,48(sp)
 400ddd8:	ddc00a15 	stw	r23,40(sp)
 400dddc:	dd800915 	stw	r22,36(sp)
 400dde0:	dd400815 	stw	r21,32(sp)
 400dde4:	dd000715 	stw	r20,28(sp)
 400dde8:	dcc00615 	stw	r19,24(sp)
 400ddec:	dc800515 	stw	r18,20(sp)
 400ddf0:	2021883a 	mov	r16,r4
 400ddf4:	2823883a 	mov	r17,r5
 400ddf8:	2839883a 	mov	fp,r5
 400ddfc:	3800401e 	bne	r7,zero,400df00 <__umoddi3+0x13c>
 400de00:	3027883a 	mov	r19,r6
 400de04:	2029883a 	mov	r20,r4
 400de08:	2980552e 	bgeu	r5,r6,400df60 <__umoddi3+0x19c>
 400de0c:	00bfffd4 	movui	r2,65535
 400de10:	1180a236 	bltu	r2,r6,400e09c <__umoddi3+0x2d8>
 400de14:	01003fc4 	movi	r4,255
 400de18:	2189803a 	cmpltu	r4,r4,r6
 400de1c:	200890fa 	slli	r4,r4,3
 400de20:	3104d83a 	srl	r2,r6,r4
 400de24:	00c10074 	movhi	r3,1025
 400de28:	18d69a04 	addi	r3,r3,23144
 400de2c:	1885883a 	add	r2,r3,r2
 400de30:	10c00003 	ldbu	r3,0(r2)
 400de34:	00800804 	movi	r2,32
 400de38:	1909883a 	add	r4,r3,r4
 400de3c:	1125c83a 	sub	r18,r2,r4
 400de40:	90000526 	beq	r18,zero,400de58 <__umoddi3+0x94>
 400de44:	8ca2983a 	sll	r17,r17,r18
 400de48:	8108d83a 	srl	r4,r16,r4
 400de4c:	34a6983a 	sll	r19,r6,r18
 400de50:	84a8983a 	sll	r20,r16,r18
 400de54:	2478b03a 	or	fp,r4,r17
 400de58:	982cd43a 	srli	r22,r19,16
 400de5c:	e009883a 	mov	r4,fp
 400de60:	9dffffcc 	andi	r23,r19,65535
 400de64:	b00b883a 	mov	r5,r22
 400de68:	400312c0 	call	400312c <__umodsi3>
 400de6c:	b00b883a 	mov	r5,r22
 400de70:	e009883a 	mov	r4,fp
 400de74:	102b883a 	mov	r21,r2
 400de78:	40030c80 	call	40030c8 <__udivsi3>
 400de7c:	100b883a 	mov	r5,r2
 400de80:	b809883a 	mov	r4,r23
 400de84:	40031840 	call	4003184 <__mulsi3>
 400de88:	a82a943a 	slli	r21,r21,16
 400de8c:	a006d43a 	srli	r3,r20,16
 400de90:	1d46b03a 	or	r3,r3,r21
 400de94:	1880032e 	bgeu	r3,r2,400dea4 <__umoddi3+0xe0>
 400de98:	1cc7883a 	add	r3,r3,r19
 400de9c:	1cc00136 	bltu	r3,r19,400dea4 <__umoddi3+0xe0>
 400dea0:	18813136 	bltu	r3,r2,400e368 <__umoddi3+0x5a4>
 400dea4:	18a1c83a 	sub	r16,r3,r2
 400dea8:	b00b883a 	mov	r5,r22
 400deac:	8009883a 	mov	r4,r16
 400deb0:	400312c0 	call	400312c <__umodsi3>
 400deb4:	b00b883a 	mov	r5,r22
 400deb8:	8009883a 	mov	r4,r16
 400debc:	1023883a 	mov	r17,r2
 400dec0:	40030c80 	call	40030c8 <__udivsi3>
 400dec4:	100b883a 	mov	r5,r2
 400dec8:	b809883a 	mov	r4,r23
 400decc:	8822943a 	slli	r17,r17,16
 400ded0:	40031840 	call	4003184 <__mulsi3>
 400ded4:	a0ffffcc 	andi	r3,r20,65535
 400ded8:	1c46b03a 	or	r3,r3,r17
 400dedc:	1880042e 	bgeu	r3,r2,400def0 <__umoddi3+0x12c>
 400dee0:	1cc7883a 	add	r3,r3,r19
 400dee4:	1cc00236 	bltu	r3,r19,400def0 <__umoddi3+0x12c>
 400dee8:	1880012e 	bgeu	r3,r2,400def0 <__umoddi3+0x12c>
 400deec:	1cc7883a 	add	r3,r3,r19
 400def0:	1885c83a 	sub	r2,r3,r2
 400def4:	1484d83a 	srl	r2,r2,r18
 400def8:	0007883a 	mov	r3,zero
 400defc:	00005306 	br	400e04c <__umoddi3+0x288>
 400df00:	29c05036 	bltu	r5,r7,400e044 <__umoddi3+0x280>
 400df04:	00bfffd4 	movui	r2,65535
 400df08:	11c05c2e 	bgeu	r2,r7,400e07c <__umoddi3+0x2b8>
 400df0c:	00804034 	movhi	r2,256
 400df10:	10bfffc4 	addi	r2,r2,-1
 400df14:	11c10636 	bltu	r2,r7,400e330 <__umoddi3+0x56c>
 400df18:	01000404 	movi	r4,16
 400df1c:	3904d83a 	srl	r2,r7,r4
 400df20:	00c10074 	movhi	r3,1025
 400df24:	18d69a04 	addi	r3,r3,23144
 400df28:	1885883a 	add	r2,r3,r2
 400df2c:	14c00003 	ldbu	r19,0(r2)
 400df30:	00c00804 	movi	r3,32
 400df34:	9927883a 	add	r19,r19,r4
 400df38:	1ce9c83a 	sub	r20,r3,r19
 400df3c:	a0005c1e 	bne	r20,zero,400e0b0 <__umoddi3+0x2ec>
 400df40:	3c400136 	bltu	r7,r17,400df48 <__umoddi3+0x184>
 400df44:	81810a36 	bltu	r16,r6,400e370 <__umoddi3+0x5ac>
 400df48:	8185c83a 	sub	r2,r16,r6
 400df4c:	89e3c83a 	sub	r17,r17,r7
 400df50:	8089803a 	cmpltu	r4,r16,r2
 400df54:	8939c83a 	sub	fp,r17,r4
 400df58:	e007883a 	mov	r3,fp
 400df5c:	00003b06 	br	400e04c <__umoddi3+0x288>
 400df60:	3000041e 	bne	r6,zero,400df74 <__umoddi3+0x1b0>
 400df64:	000b883a 	mov	r5,zero
 400df68:	01000044 	movi	r4,1
 400df6c:	40030c80 	call	40030c8 <__udivsi3>
 400df70:	1027883a 	mov	r19,r2
 400df74:	00bfffd4 	movui	r2,65535
 400df78:	14c0442e 	bgeu	r2,r19,400e08c <__umoddi3+0x2c8>
 400df7c:	00804034 	movhi	r2,256
 400df80:	10bfffc4 	addi	r2,r2,-1
 400df84:	14c0ec36 	bltu	r2,r19,400e338 <__umoddi3+0x574>
 400df88:	00800404 	movi	r2,16
 400df8c:	9886d83a 	srl	r3,r19,r2
 400df90:	01010074 	movhi	r4,1025
 400df94:	21169a04 	addi	r4,r4,23144
 400df98:	20c7883a 	add	r3,r4,r3
 400df9c:	18c00003 	ldbu	r3,0(r3)
 400dfa0:	1887883a 	add	r3,r3,r2
 400dfa4:	00800804 	movi	r2,32
 400dfa8:	10e5c83a 	sub	r18,r2,r3
 400dfac:	9000ab1e 	bne	r18,zero,400e25c <__umoddi3+0x498>
 400dfb0:	982cd43a 	srli	r22,r19,16
 400dfb4:	8ce3c83a 	sub	r17,r17,r19
 400dfb8:	9dffffcc 	andi	r23,r19,65535
 400dfbc:	b00b883a 	mov	r5,r22
 400dfc0:	8809883a 	mov	r4,r17
 400dfc4:	400312c0 	call	400312c <__umodsi3>
 400dfc8:	b00b883a 	mov	r5,r22
 400dfcc:	8809883a 	mov	r4,r17
 400dfd0:	102b883a 	mov	r21,r2
 400dfd4:	40030c80 	call	40030c8 <__udivsi3>
 400dfd8:	b80b883a 	mov	r5,r23
 400dfdc:	1009883a 	mov	r4,r2
 400dfe0:	40031840 	call	4003184 <__mulsi3>
 400dfe4:	a82a943a 	slli	r21,r21,16
 400dfe8:	a006d43a 	srli	r3,r20,16
 400dfec:	1d46b03a 	or	r3,r3,r21
 400dff0:	1880042e 	bgeu	r3,r2,400e004 <__umoddi3+0x240>
 400dff4:	1cc7883a 	add	r3,r3,r19
 400dff8:	1cc00236 	bltu	r3,r19,400e004 <__umoddi3+0x240>
 400dffc:	1880012e 	bgeu	r3,r2,400e004 <__umoddi3+0x240>
 400e000:	1cc7883a 	add	r3,r3,r19
 400e004:	18a1c83a 	sub	r16,r3,r2
 400e008:	b00b883a 	mov	r5,r22
 400e00c:	8009883a 	mov	r4,r16
 400e010:	400312c0 	call	400312c <__umodsi3>
 400e014:	1023883a 	mov	r17,r2
 400e018:	b00b883a 	mov	r5,r22
 400e01c:	8009883a 	mov	r4,r16
 400e020:	40030c80 	call	40030c8 <__udivsi3>
 400e024:	8822943a 	slli	r17,r17,16
 400e028:	b80b883a 	mov	r5,r23
 400e02c:	1009883a 	mov	r4,r2
 400e030:	40031840 	call	4003184 <__mulsi3>
 400e034:	a53fffcc 	andi	r20,r20,65535
 400e038:	a446b03a 	or	r3,r20,r17
 400e03c:	18bfac2e 	bgeu	r3,r2,400def0 <__alt_data_end+0xfc00def0>
 400e040:	003fa706 	br	400dee0 <__alt_data_end+0xfc00dee0>
 400e044:	2005883a 	mov	r2,r4
 400e048:	2807883a 	mov	r3,r5
 400e04c:	dfc00c17 	ldw	ra,48(sp)
 400e050:	df000b17 	ldw	fp,44(sp)
 400e054:	ddc00a17 	ldw	r23,40(sp)
 400e058:	dd800917 	ldw	r22,36(sp)
 400e05c:	dd400817 	ldw	r21,32(sp)
 400e060:	dd000717 	ldw	r20,28(sp)
 400e064:	dcc00617 	ldw	r19,24(sp)
 400e068:	dc800517 	ldw	r18,20(sp)
 400e06c:	dc400417 	ldw	r17,16(sp)
 400e070:	dc000317 	ldw	r16,12(sp)
 400e074:	dec00d04 	addi	sp,sp,52
 400e078:	f800283a 	ret
 400e07c:	04c03fc4 	movi	r19,255
 400e080:	99c9803a 	cmpltu	r4,r19,r7
 400e084:	200890fa 	slli	r4,r4,3
 400e088:	003fa406 	br	400df1c <__alt_data_end+0xfc00df1c>
 400e08c:	00803fc4 	movi	r2,255
 400e090:	14c5803a 	cmpltu	r2,r2,r19
 400e094:	100490fa 	slli	r2,r2,3
 400e098:	003fbc06 	br	400df8c <__alt_data_end+0xfc00df8c>
 400e09c:	00804034 	movhi	r2,256
 400e0a0:	10bfffc4 	addi	r2,r2,-1
 400e0a4:	1180a636 	bltu	r2,r6,400e340 <__umoddi3+0x57c>
 400e0a8:	01000404 	movi	r4,16
 400e0ac:	003f5c06 	br	400de20 <__alt_data_end+0xfc00de20>
 400e0b0:	3d0e983a 	sll	r7,r7,r20
 400e0b4:	34ead83a 	srl	r21,r6,r19
 400e0b8:	8cc6d83a 	srl	r3,r17,r19
 400e0bc:	8d10983a 	sll	r8,r17,r20
 400e0c0:	3d6ab03a 	or	r21,r7,r21
 400e0c4:	a82cd43a 	srli	r22,r21,16
 400e0c8:	84e2d83a 	srl	r17,r16,r19
 400e0cc:	1809883a 	mov	r4,r3
 400e0d0:	b00b883a 	mov	r5,r22
 400e0d4:	8a22b03a 	or	r17,r17,r8
 400e0d8:	3524983a 	sll	r18,r6,r20
 400e0dc:	dc400015 	stw	r17,0(sp)
 400e0e0:	d8c00115 	stw	r3,4(sp)
 400e0e4:	400312c0 	call	400312c <__umodsi3>
 400e0e8:	d8c00117 	ldw	r3,4(sp)
 400e0ec:	b00b883a 	mov	r5,r22
 400e0f0:	1039883a 	mov	fp,r2
 400e0f4:	1809883a 	mov	r4,r3
 400e0f8:	40030c80 	call	40030c8 <__udivsi3>
 400e0fc:	adffffcc 	andi	r23,r21,65535
 400e100:	100b883a 	mov	r5,r2
 400e104:	b809883a 	mov	r4,r23
 400e108:	1023883a 	mov	r17,r2
 400e10c:	40031840 	call	4003184 <__mulsi3>
 400e110:	d9400017 	ldw	r5,0(sp)
 400e114:	e008943a 	slli	r4,fp,16
 400e118:	8520983a 	sll	r16,r16,r20
 400e11c:	2806d43a 	srli	r3,r5,16
 400e120:	1906b03a 	or	r3,r3,r4
 400e124:	1880042e 	bgeu	r3,r2,400e138 <__umoddi3+0x374>
 400e128:	1d47883a 	add	r3,r3,r21
 400e12c:	893fffc4 	addi	r4,r17,-1
 400e130:	1d40892e 	bgeu	r3,r21,400e358 <__umoddi3+0x594>
 400e134:	2023883a 	mov	r17,r4
 400e138:	18b9c83a 	sub	fp,r3,r2
 400e13c:	b00b883a 	mov	r5,r22
 400e140:	e009883a 	mov	r4,fp
 400e144:	400312c0 	call	400312c <__umodsi3>
 400e148:	b00b883a 	mov	r5,r22
 400e14c:	e009883a 	mov	r4,fp
 400e150:	d8800215 	stw	r2,8(sp)
 400e154:	40030c80 	call	40030c8 <__udivsi3>
 400e158:	100b883a 	mov	r5,r2
 400e15c:	b809883a 	mov	r4,r23
 400e160:	102d883a 	mov	r22,r2
 400e164:	40031840 	call	4003184 <__mulsi3>
 400e168:	d9800217 	ldw	r6,8(sp)
 400e16c:	d8c00017 	ldw	r3,0(sp)
 400e170:	300c943a 	slli	r6,r6,16
 400e174:	1a3fffcc 	andi	r8,r3,65535
 400e178:	4190b03a 	or	r8,r8,r6
 400e17c:	4080042e 	bgeu	r8,r2,400e190 <__umoddi3+0x3cc>
 400e180:	4551883a 	add	r8,r8,r21
 400e184:	b0ffffc4 	addi	r3,r22,-1
 400e188:	45406f2e 	bgeu	r8,r21,400e348 <__umoddi3+0x584>
 400e18c:	182d883a 	mov	r22,r3
 400e190:	880e943a 	slli	r7,r17,16
 400e194:	9006d43a 	srli	r3,r18,16
 400e198:	91bfffcc 	andi	r6,r18,65535
 400e19c:	3dacb03a 	or	r22,r7,r22
 400e1a0:	b02ed43a 	srli	r23,r22,16
 400e1a4:	b5bfffcc 	andi	r22,r22,65535
 400e1a8:	300b883a 	mov	r5,r6
 400e1ac:	b009883a 	mov	r4,r22
 400e1b0:	40a3c83a 	sub	r17,r8,r2
 400e1b4:	d8c00115 	stw	r3,4(sp)
 400e1b8:	d9800215 	stw	r6,8(sp)
 400e1bc:	40031840 	call	4003184 <__mulsi3>
 400e1c0:	d9800217 	ldw	r6,8(sp)
 400e1c4:	b809883a 	mov	r4,r23
 400e1c8:	1039883a 	mov	fp,r2
 400e1cc:	300b883a 	mov	r5,r6
 400e1d0:	40031840 	call	4003184 <__mulsi3>
 400e1d4:	d8c00117 	ldw	r3,4(sp)
 400e1d8:	b809883a 	mov	r4,r23
 400e1dc:	d8800215 	stw	r2,8(sp)
 400e1e0:	180b883a 	mov	r5,r3
 400e1e4:	40031840 	call	4003184 <__mulsi3>
 400e1e8:	d8c00117 	ldw	r3,4(sp)
 400e1ec:	b009883a 	mov	r4,r22
 400e1f0:	102f883a 	mov	r23,r2
 400e1f4:	180b883a 	mov	r5,r3
 400e1f8:	40031840 	call	4003184 <__mulsi3>
 400e1fc:	d9800217 	ldw	r6,8(sp)
 400e200:	e006d43a 	srli	r3,fp,16
 400e204:	1185883a 	add	r2,r2,r6
 400e208:	1885883a 	add	r2,r3,r2
 400e20c:	1180022e 	bgeu	r2,r6,400e218 <__umoddi3+0x454>
 400e210:	00c00074 	movhi	r3,1
 400e214:	b8ef883a 	add	r23,r23,r3
 400e218:	1006d43a 	srli	r3,r2,16
 400e21c:	1004943a 	slli	r2,r2,16
 400e220:	e73fffcc 	andi	fp,fp,65535
 400e224:	1dc7883a 	add	r3,r3,r23
 400e228:	1739883a 	add	fp,r2,fp
 400e22c:	88c03a36 	bltu	r17,r3,400e318 <__umoddi3+0x554>
 400e230:	88c05126 	beq	r17,r3,400e378 <__umoddi3+0x5b4>
 400e234:	88c9c83a 	sub	r4,r17,r3
 400e238:	e00f883a 	mov	r7,fp
 400e23c:	81cfc83a 	sub	r7,r16,r7
 400e240:	81c7803a 	cmpltu	r3,r16,r7
 400e244:	20c7c83a 	sub	r3,r4,r3
 400e248:	1cc4983a 	sll	r2,r3,r19
 400e24c:	3d0ed83a 	srl	r7,r7,r20
 400e250:	1d06d83a 	srl	r3,r3,r20
 400e254:	11c4b03a 	or	r2,r2,r7
 400e258:	003f7c06 	br	400e04c <__alt_data_end+0xfc00e04c>
 400e25c:	9ca6983a 	sll	r19,r19,r18
 400e260:	88f8d83a 	srl	fp,r17,r3
 400e264:	80c4d83a 	srl	r2,r16,r3
 400e268:	982cd43a 	srli	r22,r19,16
 400e26c:	8ca2983a 	sll	r17,r17,r18
 400e270:	e009883a 	mov	r4,fp
 400e274:	b00b883a 	mov	r5,r22
 400e278:	146ab03a 	or	r21,r2,r17
 400e27c:	400312c0 	call	400312c <__umodsi3>
 400e280:	b00b883a 	mov	r5,r22
 400e284:	e009883a 	mov	r4,fp
 400e288:	1029883a 	mov	r20,r2
 400e28c:	9dffffcc 	andi	r23,r19,65535
 400e290:	40030c80 	call	40030c8 <__udivsi3>
 400e294:	b809883a 	mov	r4,r23
 400e298:	100b883a 	mov	r5,r2
 400e29c:	40031840 	call	4003184 <__mulsi3>
 400e2a0:	a008943a 	slli	r4,r20,16
 400e2a4:	a806d43a 	srli	r3,r21,16
 400e2a8:	84a8983a 	sll	r20,r16,r18
 400e2ac:	1906b03a 	or	r3,r3,r4
 400e2b0:	1880042e 	bgeu	r3,r2,400e2c4 <__umoddi3+0x500>
 400e2b4:	1cc7883a 	add	r3,r3,r19
 400e2b8:	1cc00236 	bltu	r3,r19,400e2c4 <__umoddi3+0x500>
 400e2bc:	1880012e 	bgeu	r3,r2,400e2c4 <__umoddi3+0x500>
 400e2c0:	1cc7883a 	add	r3,r3,r19
 400e2c4:	18a3c83a 	sub	r17,r3,r2
 400e2c8:	b00b883a 	mov	r5,r22
 400e2cc:	8809883a 	mov	r4,r17
 400e2d0:	400312c0 	call	400312c <__umodsi3>
 400e2d4:	b00b883a 	mov	r5,r22
 400e2d8:	8809883a 	mov	r4,r17
 400e2dc:	1021883a 	mov	r16,r2
 400e2e0:	40030c80 	call	40030c8 <__udivsi3>
 400e2e4:	100b883a 	mov	r5,r2
 400e2e8:	b809883a 	mov	r4,r23
 400e2ec:	8020943a 	slli	r16,r16,16
 400e2f0:	40031840 	call	4003184 <__mulsi3>
 400e2f4:	a8ffffcc 	andi	r3,r21,65535
 400e2f8:	1c06b03a 	or	r3,r3,r16
 400e2fc:	1880042e 	bgeu	r3,r2,400e310 <__umoddi3+0x54c>
 400e300:	1cc7883a 	add	r3,r3,r19
 400e304:	1cc00236 	bltu	r3,r19,400e310 <__umoddi3+0x54c>
 400e308:	1880012e 	bgeu	r3,r2,400e310 <__umoddi3+0x54c>
 400e30c:	1cc7883a 	add	r3,r3,r19
 400e310:	18a3c83a 	sub	r17,r3,r2
 400e314:	003f2906 	br	400dfbc <__alt_data_end+0xfc00dfbc>
 400e318:	e48fc83a 	sub	r7,fp,r18
 400e31c:	1d49c83a 	sub	r4,r3,r21
 400e320:	e1f9803a 	cmpltu	fp,fp,r7
 400e324:	2739c83a 	sub	fp,r4,fp
 400e328:	8f09c83a 	sub	r4,r17,fp
 400e32c:	003fc306 	br	400e23c <__alt_data_end+0xfc00e23c>
 400e330:	01000604 	movi	r4,24
 400e334:	003ef906 	br	400df1c <__alt_data_end+0xfc00df1c>
 400e338:	00800604 	movi	r2,24
 400e33c:	003f1306 	br	400df8c <__alt_data_end+0xfc00df8c>
 400e340:	01000604 	movi	r4,24
 400e344:	003eb606 	br	400de20 <__alt_data_end+0xfc00de20>
 400e348:	40bf902e 	bgeu	r8,r2,400e18c <__alt_data_end+0xfc00e18c>
 400e34c:	b5bfff84 	addi	r22,r22,-2
 400e350:	4551883a 	add	r8,r8,r21
 400e354:	003f8e06 	br	400e190 <__alt_data_end+0xfc00e190>
 400e358:	18bf762e 	bgeu	r3,r2,400e134 <__alt_data_end+0xfc00e134>
 400e35c:	8c7fff84 	addi	r17,r17,-2
 400e360:	1d47883a 	add	r3,r3,r21
 400e364:	003f7406 	br	400e138 <__alt_data_end+0xfc00e138>
 400e368:	1cc7883a 	add	r3,r3,r19
 400e36c:	003ecd06 	br	400dea4 <__alt_data_end+0xfc00dea4>
 400e370:	8005883a 	mov	r2,r16
 400e374:	003ef806 	br	400df58 <__alt_data_end+0xfc00df58>
 400e378:	873fe736 	bltu	r16,fp,400e318 <__alt_data_end+0xfc00e318>
 400e37c:	e00f883a 	mov	r7,fp
 400e380:	0009883a 	mov	r4,zero
 400e384:	003fad06 	br	400e23c <__alt_data_end+0xfc00e23c>

0400e388 <__adddf3>:
 400e388:	02c00434 	movhi	r11,16
 400e38c:	5affffc4 	addi	r11,r11,-1
 400e390:	2806d7fa 	srli	r3,r5,31
 400e394:	2ad4703a 	and	r10,r5,r11
 400e398:	3ad2703a 	and	r9,r7,r11
 400e39c:	3804d53a 	srli	r2,r7,20
 400e3a0:	3018d77a 	srli	r12,r6,29
 400e3a4:	280ad53a 	srli	r5,r5,20
 400e3a8:	501490fa 	slli	r10,r10,3
 400e3ac:	2010d77a 	srli	r8,r4,29
 400e3b0:	481290fa 	slli	r9,r9,3
 400e3b4:	380ed7fa 	srli	r7,r7,31
 400e3b8:	defffb04 	addi	sp,sp,-20
 400e3bc:	dc800215 	stw	r18,8(sp)
 400e3c0:	dc400115 	stw	r17,4(sp)
 400e3c4:	dc000015 	stw	r16,0(sp)
 400e3c8:	dfc00415 	stw	ra,16(sp)
 400e3cc:	dcc00315 	stw	r19,12(sp)
 400e3d0:	1c803fcc 	andi	r18,r3,255
 400e3d4:	2c01ffcc 	andi	r16,r5,2047
 400e3d8:	5210b03a 	or	r8,r10,r8
 400e3dc:	202290fa 	slli	r17,r4,3
 400e3e0:	1081ffcc 	andi	r2,r2,2047
 400e3e4:	4b12b03a 	or	r9,r9,r12
 400e3e8:	300c90fa 	slli	r6,r6,3
 400e3ec:	91c07526 	beq	r18,r7,400e5c4 <__adddf3+0x23c>
 400e3f0:	8087c83a 	sub	r3,r16,r2
 400e3f4:	00c0ab0e 	bge	zero,r3,400e6a4 <__adddf3+0x31c>
 400e3f8:	10002a1e 	bne	r2,zero,400e4a4 <__adddf3+0x11c>
 400e3fc:	4984b03a 	or	r2,r9,r6
 400e400:	1000961e 	bne	r2,zero,400e65c <__adddf3+0x2d4>
 400e404:	888001cc 	andi	r2,r17,7
 400e408:	10000726 	beq	r2,zero,400e428 <__adddf3+0xa0>
 400e40c:	888003cc 	andi	r2,r17,15
 400e410:	00c00104 	movi	r3,4
 400e414:	10c00426 	beq	r2,r3,400e428 <__adddf3+0xa0>
 400e418:	88c7883a 	add	r3,r17,r3
 400e41c:	1c63803a 	cmpltu	r17,r3,r17
 400e420:	4451883a 	add	r8,r8,r17
 400e424:	1823883a 	mov	r17,r3
 400e428:	4080202c 	andhi	r2,r8,128
 400e42c:	10005926 	beq	r2,zero,400e594 <__adddf3+0x20c>
 400e430:	84000044 	addi	r16,r16,1
 400e434:	0081ffc4 	movi	r2,2047
 400e438:	8080ba26 	beq	r16,r2,400e724 <__adddf3+0x39c>
 400e43c:	00bfe034 	movhi	r2,65408
 400e440:	10bfffc4 	addi	r2,r2,-1
 400e444:	4090703a 	and	r8,r8,r2
 400e448:	4004977a 	slli	r2,r8,29
 400e44c:	4010927a 	slli	r8,r8,9
 400e450:	8822d0fa 	srli	r17,r17,3
 400e454:	8401ffcc 	andi	r16,r16,2047
 400e458:	4010d33a 	srli	r8,r8,12
 400e45c:	9007883a 	mov	r3,r18
 400e460:	1444b03a 	or	r2,r2,r17
 400e464:	8401ffcc 	andi	r16,r16,2047
 400e468:	8020953a 	slli	r16,r16,20
 400e46c:	18c03fcc 	andi	r3,r3,255
 400e470:	01000434 	movhi	r4,16
 400e474:	213fffc4 	addi	r4,r4,-1
 400e478:	180697fa 	slli	r3,r3,31
 400e47c:	4110703a 	and	r8,r8,r4
 400e480:	4410b03a 	or	r8,r8,r16
 400e484:	40c6b03a 	or	r3,r8,r3
 400e488:	dfc00417 	ldw	ra,16(sp)
 400e48c:	dcc00317 	ldw	r19,12(sp)
 400e490:	dc800217 	ldw	r18,8(sp)
 400e494:	dc400117 	ldw	r17,4(sp)
 400e498:	dc000017 	ldw	r16,0(sp)
 400e49c:	dec00504 	addi	sp,sp,20
 400e4a0:	f800283a 	ret
 400e4a4:	0081ffc4 	movi	r2,2047
 400e4a8:	80bfd626 	beq	r16,r2,400e404 <__alt_data_end+0xfc00e404>
 400e4ac:	4a402034 	orhi	r9,r9,128
 400e4b0:	00800e04 	movi	r2,56
 400e4b4:	10c09f16 	blt	r2,r3,400e734 <__adddf3+0x3ac>
 400e4b8:	008007c4 	movi	r2,31
 400e4bc:	10c0c216 	blt	r2,r3,400e7c8 <__adddf3+0x440>
 400e4c0:	00800804 	movi	r2,32
 400e4c4:	10c5c83a 	sub	r2,r2,r3
 400e4c8:	488a983a 	sll	r5,r9,r2
 400e4cc:	30c8d83a 	srl	r4,r6,r3
 400e4d0:	3084983a 	sll	r2,r6,r2
 400e4d4:	48c6d83a 	srl	r3,r9,r3
 400e4d8:	290cb03a 	or	r6,r5,r4
 400e4dc:	1004c03a 	cmpne	r2,r2,zero
 400e4e0:	308cb03a 	or	r6,r6,r2
 400e4e4:	898dc83a 	sub	r6,r17,r6
 400e4e8:	89a3803a 	cmpltu	r17,r17,r6
 400e4ec:	40d1c83a 	sub	r8,r8,r3
 400e4f0:	4451c83a 	sub	r8,r8,r17
 400e4f4:	3023883a 	mov	r17,r6
 400e4f8:	4080202c 	andhi	r2,r8,128
 400e4fc:	10002326 	beq	r2,zero,400e58c <__adddf3+0x204>
 400e500:	04c02034 	movhi	r19,128
 400e504:	9cffffc4 	addi	r19,r19,-1
 400e508:	44e6703a 	and	r19,r8,r19
 400e50c:	98007626 	beq	r19,zero,400e6e8 <__adddf3+0x360>
 400e510:	9809883a 	mov	r4,r19
 400e514:	4003cdc0 	call	4003cdc <__clzsi2>
 400e518:	10fffe04 	addi	r3,r2,-8
 400e51c:	010007c4 	movi	r4,31
 400e520:	20c07716 	blt	r4,r3,400e700 <__adddf3+0x378>
 400e524:	00800804 	movi	r2,32
 400e528:	10c5c83a 	sub	r2,r2,r3
 400e52c:	8884d83a 	srl	r2,r17,r2
 400e530:	98d0983a 	sll	r8,r19,r3
 400e534:	88e2983a 	sll	r17,r17,r3
 400e538:	1204b03a 	or	r2,r2,r8
 400e53c:	1c007416 	blt	r3,r16,400e710 <__adddf3+0x388>
 400e540:	1c21c83a 	sub	r16,r3,r16
 400e544:	82000044 	addi	r8,r16,1
 400e548:	00c007c4 	movi	r3,31
 400e54c:	1a009116 	blt	r3,r8,400e794 <__adddf3+0x40c>
 400e550:	00c00804 	movi	r3,32
 400e554:	1a07c83a 	sub	r3,r3,r8
 400e558:	8a08d83a 	srl	r4,r17,r8
 400e55c:	88e2983a 	sll	r17,r17,r3
 400e560:	10c6983a 	sll	r3,r2,r3
 400e564:	1210d83a 	srl	r8,r2,r8
 400e568:	8804c03a 	cmpne	r2,r17,zero
 400e56c:	1906b03a 	or	r3,r3,r4
 400e570:	18a2b03a 	or	r17,r3,r2
 400e574:	0021883a 	mov	r16,zero
 400e578:	003fa206 	br	400e404 <__alt_data_end+0xfc00e404>
 400e57c:	1890b03a 	or	r8,r3,r2
 400e580:	40017d26 	beq	r8,zero,400eb78 <__adddf3+0x7f0>
 400e584:	1011883a 	mov	r8,r2
 400e588:	1823883a 	mov	r17,r3
 400e58c:	888001cc 	andi	r2,r17,7
 400e590:	103f9e1e 	bne	r2,zero,400e40c <__alt_data_end+0xfc00e40c>
 400e594:	4004977a 	slli	r2,r8,29
 400e598:	8822d0fa 	srli	r17,r17,3
 400e59c:	4010d0fa 	srli	r8,r8,3
 400e5a0:	9007883a 	mov	r3,r18
 400e5a4:	1444b03a 	or	r2,r2,r17
 400e5a8:	0101ffc4 	movi	r4,2047
 400e5ac:	81002426 	beq	r16,r4,400e640 <__adddf3+0x2b8>
 400e5b0:	8120703a 	and	r16,r16,r4
 400e5b4:	01000434 	movhi	r4,16
 400e5b8:	213fffc4 	addi	r4,r4,-1
 400e5bc:	4110703a 	and	r8,r8,r4
 400e5c0:	003fa806 	br	400e464 <__alt_data_end+0xfc00e464>
 400e5c4:	8089c83a 	sub	r4,r16,r2
 400e5c8:	01005e0e 	bge	zero,r4,400e744 <__adddf3+0x3bc>
 400e5cc:	10002b26 	beq	r2,zero,400e67c <__adddf3+0x2f4>
 400e5d0:	0081ffc4 	movi	r2,2047
 400e5d4:	80bf8b26 	beq	r16,r2,400e404 <__alt_data_end+0xfc00e404>
 400e5d8:	4a402034 	orhi	r9,r9,128
 400e5dc:	00800e04 	movi	r2,56
 400e5e0:	1100a40e 	bge	r2,r4,400e874 <__adddf3+0x4ec>
 400e5e4:	498cb03a 	or	r6,r9,r6
 400e5e8:	300ac03a 	cmpne	r5,r6,zero
 400e5ec:	0013883a 	mov	r9,zero
 400e5f0:	2c4b883a 	add	r5,r5,r17
 400e5f4:	2c63803a 	cmpltu	r17,r5,r17
 400e5f8:	4a11883a 	add	r8,r9,r8
 400e5fc:	8a11883a 	add	r8,r17,r8
 400e600:	2823883a 	mov	r17,r5
 400e604:	4080202c 	andhi	r2,r8,128
 400e608:	103fe026 	beq	r2,zero,400e58c <__alt_data_end+0xfc00e58c>
 400e60c:	84000044 	addi	r16,r16,1
 400e610:	0081ffc4 	movi	r2,2047
 400e614:	8080d226 	beq	r16,r2,400e960 <__adddf3+0x5d8>
 400e618:	00bfe034 	movhi	r2,65408
 400e61c:	10bfffc4 	addi	r2,r2,-1
 400e620:	4090703a 	and	r8,r8,r2
 400e624:	880ad07a 	srli	r5,r17,1
 400e628:	400897fa 	slli	r4,r8,31
 400e62c:	88c0004c 	andi	r3,r17,1
 400e630:	28e2b03a 	or	r17,r5,r3
 400e634:	4010d07a 	srli	r8,r8,1
 400e638:	2462b03a 	or	r17,r4,r17
 400e63c:	003f7106 	br	400e404 <__alt_data_end+0xfc00e404>
 400e640:	4088b03a 	or	r4,r8,r2
 400e644:	20014526 	beq	r4,zero,400eb5c <__adddf3+0x7d4>
 400e648:	01000434 	movhi	r4,16
 400e64c:	42000234 	orhi	r8,r8,8
 400e650:	213fffc4 	addi	r4,r4,-1
 400e654:	4110703a 	and	r8,r8,r4
 400e658:	003f8206 	br	400e464 <__alt_data_end+0xfc00e464>
 400e65c:	18ffffc4 	addi	r3,r3,-1
 400e660:	1800491e 	bne	r3,zero,400e788 <__adddf3+0x400>
 400e664:	898bc83a 	sub	r5,r17,r6
 400e668:	8963803a 	cmpltu	r17,r17,r5
 400e66c:	4251c83a 	sub	r8,r8,r9
 400e670:	4451c83a 	sub	r8,r8,r17
 400e674:	2823883a 	mov	r17,r5
 400e678:	003f9f06 	br	400e4f8 <__alt_data_end+0xfc00e4f8>
 400e67c:	4984b03a 	or	r2,r9,r6
 400e680:	103f6026 	beq	r2,zero,400e404 <__alt_data_end+0xfc00e404>
 400e684:	213fffc4 	addi	r4,r4,-1
 400e688:	2000931e 	bne	r4,zero,400e8d8 <__adddf3+0x550>
 400e68c:	898d883a 	add	r6,r17,r6
 400e690:	3463803a 	cmpltu	r17,r6,r17
 400e694:	4251883a 	add	r8,r8,r9
 400e698:	8a11883a 	add	r8,r17,r8
 400e69c:	3023883a 	mov	r17,r6
 400e6a0:	003fd806 	br	400e604 <__alt_data_end+0xfc00e604>
 400e6a4:	1800541e 	bne	r3,zero,400e7f8 <__adddf3+0x470>
 400e6a8:	80800044 	addi	r2,r16,1
 400e6ac:	1081ffcc 	andi	r2,r2,2047
 400e6b0:	00c00044 	movi	r3,1
 400e6b4:	1880a00e 	bge	r3,r2,400e938 <__adddf3+0x5b0>
 400e6b8:	8989c83a 	sub	r4,r17,r6
 400e6bc:	8905803a 	cmpltu	r2,r17,r4
 400e6c0:	4267c83a 	sub	r19,r8,r9
 400e6c4:	98a7c83a 	sub	r19,r19,r2
 400e6c8:	9880202c 	andhi	r2,r19,128
 400e6cc:	10006326 	beq	r2,zero,400e85c <__adddf3+0x4d4>
 400e6d0:	3463c83a 	sub	r17,r6,r17
 400e6d4:	4a07c83a 	sub	r3,r9,r8
 400e6d8:	344d803a 	cmpltu	r6,r6,r17
 400e6dc:	19a7c83a 	sub	r19,r3,r6
 400e6e0:	3825883a 	mov	r18,r7
 400e6e4:	983f8a1e 	bne	r19,zero,400e510 <__alt_data_end+0xfc00e510>
 400e6e8:	8809883a 	mov	r4,r17
 400e6ec:	4003cdc0 	call	4003cdc <__clzsi2>
 400e6f0:	10800804 	addi	r2,r2,32
 400e6f4:	10fffe04 	addi	r3,r2,-8
 400e6f8:	010007c4 	movi	r4,31
 400e6fc:	20ff890e 	bge	r4,r3,400e524 <__alt_data_end+0xfc00e524>
 400e700:	10bff604 	addi	r2,r2,-40
 400e704:	8884983a 	sll	r2,r17,r2
 400e708:	0023883a 	mov	r17,zero
 400e70c:	1c3f8c0e 	bge	r3,r16,400e540 <__alt_data_end+0xfc00e540>
 400e710:	023fe034 	movhi	r8,65408
 400e714:	423fffc4 	addi	r8,r8,-1
 400e718:	80e1c83a 	sub	r16,r16,r3
 400e71c:	1210703a 	and	r8,r2,r8
 400e720:	003f3806 	br	400e404 <__alt_data_end+0xfc00e404>
 400e724:	9007883a 	mov	r3,r18
 400e728:	0011883a 	mov	r8,zero
 400e72c:	0005883a 	mov	r2,zero
 400e730:	003f4c06 	br	400e464 <__alt_data_end+0xfc00e464>
 400e734:	498cb03a 	or	r6,r9,r6
 400e738:	300cc03a 	cmpne	r6,r6,zero
 400e73c:	0007883a 	mov	r3,zero
 400e740:	003f6806 	br	400e4e4 <__alt_data_end+0xfc00e4e4>
 400e744:	20009c1e 	bne	r4,zero,400e9b8 <__adddf3+0x630>
 400e748:	80800044 	addi	r2,r16,1
 400e74c:	1141ffcc 	andi	r5,r2,2047
 400e750:	01000044 	movi	r4,1
 400e754:	2140670e 	bge	r4,r5,400e8f4 <__adddf3+0x56c>
 400e758:	0101ffc4 	movi	r4,2047
 400e75c:	11007f26 	beq	r2,r4,400e95c <__adddf3+0x5d4>
 400e760:	898d883a 	add	r6,r17,r6
 400e764:	4247883a 	add	r3,r8,r9
 400e768:	3451803a 	cmpltu	r8,r6,r17
 400e76c:	40d1883a 	add	r8,r8,r3
 400e770:	402297fa 	slli	r17,r8,31
 400e774:	300cd07a 	srli	r6,r6,1
 400e778:	4010d07a 	srli	r8,r8,1
 400e77c:	1021883a 	mov	r16,r2
 400e780:	89a2b03a 	or	r17,r17,r6
 400e784:	003f1f06 	br	400e404 <__alt_data_end+0xfc00e404>
 400e788:	0081ffc4 	movi	r2,2047
 400e78c:	80bf481e 	bne	r16,r2,400e4b0 <__alt_data_end+0xfc00e4b0>
 400e790:	003f1c06 	br	400e404 <__alt_data_end+0xfc00e404>
 400e794:	843ff844 	addi	r16,r16,-31
 400e798:	01000804 	movi	r4,32
 400e79c:	1406d83a 	srl	r3,r2,r16
 400e7a0:	41005026 	beq	r8,r4,400e8e4 <__adddf3+0x55c>
 400e7a4:	01001004 	movi	r4,64
 400e7a8:	2211c83a 	sub	r8,r4,r8
 400e7ac:	1204983a 	sll	r2,r2,r8
 400e7b0:	88a2b03a 	or	r17,r17,r2
 400e7b4:	8822c03a 	cmpne	r17,r17,zero
 400e7b8:	1c62b03a 	or	r17,r3,r17
 400e7bc:	0011883a 	mov	r8,zero
 400e7c0:	0021883a 	mov	r16,zero
 400e7c4:	003f7106 	br	400e58c <__alt_data_end+0xfc00e58c>
 400e7c8:	193ff804 	addi	r4,r3,-32
 400e7cc:	00800804 	movi	r2,32
 400e7d0:	4908d83a 	srl	r4,r9,r4
 400e7d4:	18804526 	beq	r3,r2,400e8ec <__adddf3+0x564>
 400e7d8:	00801004 	movi	r2,64
 400e7dc:	10c5c83a 	sub	r2,r2,r3
 400e7e0:	4886983a 	sll	r3,r9,r2
 400e7e4:	198cb03a 	or	r6,r3,r6
 400e7e8:	300cc03a 	cmpne	r6,r6,zero
 400e7ec:	218cb03a 	or	r6,r4,r6
 400e7f0:	0007883a 	mov	r3,zero
 400e7f4:	003f3b06 	br	400e4e4 <__alt_data_end+0xfc00e4e4>
 400e7f8:	80002a26 	beq	r16,zero,400e8a4 <__adddf3+0x51c>
 400e7fc:	0101ffc4 	movi	r4,2047
 400e800:	11006826 	beq	r2,r4,400e9a4 <__adddf3+0x61c>
 400e804:	00c7c83a 	sub	r3,zero,r3
 400e808:	42002034 	orhi	r8,r8,128
 400e80c:	01000e04 	movi	r4,56
 400e810:	20c07c16 	blt	r4,r3,400ea04 <__adddf3+0x67c>
 400e814:	010007c4 	movi	r4,31
 400e818:	20c0da16 	blt	r4,r3,400eb84 <__adddf3+0x7fc>
 400e81c:	01000804 	movi	r4,32
 400e820:	20c9c83a 	sub	r4,r4,r3
 400e824:	4114983a 	sll	r10,r8,r4
 400e828:	88cad83a 	srl	r5,r17,r3
 400e82c:	8908983a 	sll	r4,r17,r4
 400e830:	40c6d83a 	srl	r3,r8,r3
 400e834:	5162b03a 	or	r17,r10,r5
 400e838:	2008c03a 	cmpne	r4,r4,zero
 400e83c:	8922b03a 	or	r17,r17,r4
 400e840:	3463c83a 	sub	r17,r6,r17
 400e844:	48c7c83a 	sub	r3,r9,r3
 400e848:	344d803a 	cmpltu	r6,r6,r17
 400e84c:	1991c83a 	sub	r8,r3,r6
 400e850:	1021883a 	mov	r16,r2
 400e854:	3825883a 	mov	r18,r7
 400e858:	003f2706 	br	400e4f8 <__alt_data_end+0xfc00e4f8>
 400e85c:	24d0b03a 	or	r8,r4,r19
 400e860:	40001b1e 	bne	r8,zero,400e8d0 <__adddf3+0x548>
 400e864:	0005883a 	mov	r2,zero
 400e868:	0007883a 	mov	r3,zero
 400e86c:	0021883a 	mov	r16,zero
 400e870:	003f4d06 	br	400e5a8 <__alt_data_end+0xfc00e5a8>
 400e874:	008007c4 	movi	r2,31
 400e878:	11003c16 	blt	r2,r4,400e96c <__adddf3+0x5e4>
 400e87c:	00800804 	movi	r2,32
 400e880:	1105c83a 	sub	r2,r2,r4
 400e884:	488e983a 	sll	r7,r9,r2
 400e888:	310ad83a 	srl	r5,r6,r4
 400e88c:	3084983a 	sll	r2,r6,r2
 400e890:	4912d83a 	srl	r9,r9,r4
 400e894:	394ab03a 	or	r5,r7,r5
 400e898:	1004c03a 	cmpne	r2,r2,zero
 400e89c:	288ab03a 	or	r5,r5,r2
 400e8a0:	003f5306 	br	400e5f0 <__alt_data_end+0xfc00e5f0>
 400e8a4:	4448b03a 	or	r4,r8,r17
 400e8a8:	20003e26 	beq	r4,zero,400e9a4 <__adddf3+0x61c>
 400e8ac:	00c6303a 	nor	r3,zero,r3
 400e8b0:	18003a1e 	bne	r3,zero,400e99c <__adddf3+0x614>
 400e8b4:	3463c83a 	sub	r17,r6,r17
 400e8b8:	4a07c83a 	sub	r3,r9,r8
 400e8bc:	344d803a 	cmpltu	r6,r6,r17
 400e8c0:	1991c83a 	sub	r8,r3,r6
 400e8c4:	1021883a 	mov	r16,r2
 400e8c8:	3825883a 	mov	r18,r7
 400e8cc:	003f0a06 	br	400e4f8 <__alt_data_end+0xfc00e4f8>
 400e8d0:	2023883a 	mov	r17,r4
 400e8d4:	003f0d06 	br	400e50c <__alt_data_end+0xfc00e50c>
 400e8d8:	0081ffc4 	movi	r2,2047
 400e8dc:	80bf3f1e 	bne	r16,r2,400e5dc <__alt_data_end+0xfc00e5dc>
 400e8e0:	003ec806 	br	400e404 <__alt_data_end+0xfc00e404>
 400e8e4:	0005883a 	mov	r2,zero
 400e8e8:	003fb106 	br	400e7b0 <__alt_data_end+0xfc00e7b0>
 400e8ec:	0007883a 	mov	r3,zero
 400e8f0:	003fbc06 	br	400e7e4 <__alt_data_end+0xfc00e7e4>
 400e8f4:	4444b03a 	or	r2,r8,r17
 400e8f8:	8000871e 	bne	r16,zero,400eb18 <__adddf3+0x790>
 400e8fc:	1000ba26 	beq	r2,zero,400ebe8 <__adddf3+0x860>
 400e900:	4984b03a 	or	r2,r9,r6
 400e904:	103ebf26 	beq	r2,zero,400e404 <__alt_data_end+0xfc00e404>
 400e908:	8985883a 	add	r2,r17,r6
 400e90c:	4247883a 	add	r3,r8,r9
 400e910:	1451803a 	cmpltu	r8,r2,r17
 400e914:	40d1883a 	add	r8,r8,r3
 400e918:	40c0202c 	andhi	r3,r8,128
 400e91c:	1023883a 	mov	r17,r2
 400e920:	183f1a26 	beq	r3,zero,400e58c <__alt_data_end+0xfc00e58c>
 400e924:	00bfe034 	movhi	r2,65408
 400e928:	10bfffc4 	addi	r2,r2,-1
 400e92c:	2021883a 	mov	r16,r4
 400e930:	4090703a 	and	r8,r8,r2
 400e934:	003eb306 	br	400e404 <__alt_data_end+0xfc00e404>
 400e938:	4444b03a 	or	r2,r8,r17
 400e93c:	8000291e 	bne	r16,zero,400e9e4 <__adddf3+0x65c>
 400e940:	10004b1e 	bne	r2,zero,400ea70 <__adddf3+0x6e8>
 400e944:	4990b03a 	or	r8,r9,r6
 400e948:	40008b26 	beq	r8,zero,400eb78 <__adddf3+0x7f0>
 400e94c:	4811883a 	mov	r8,r9
 400e950:	3023883a 	mov	r17,r6
 400e954:	3825883a 	mov	r18,r7
 400e958:	003eaa06 	br	400e404 <__alt_data_end+0xfc00e404>
 400e95c:	1021883a 	mov	r16,r2
 400e960:	0011883a 	mov	r8,zero
 400e964:	0005883a 	mov	r2,zero
 400e968:	003f0f06 	br	400e5a8 <__alt_data_end+0xfc00e5a8>
 400e96c:	217ff804 	addi	r5,r4,-32
 400e970:	00800804 	movi	r2,32
 400e974:	494ad83a 	srl	r5,r9,r5
 400e978:	20807d26 	beq	r4,r2,400eb70 <__adddf3+0x7e8>
 400e97c:	00801004 	movi	r2,64
 400e980:	1109c83a 	sub	r4,r2,r4
 400e984:	4912983a 	sll	r9,r9,r4
 400e988:	498cb03a 	or	r6,r9,r6
 400e98c:	300cc03a 	cmpne	r6,r6,zero
 400e990:	298ab03a 	or	r5,r5,r6
 400e994:	0013883a 	mov	r9,zero
 400e998:	003f1506 	br	400e5f0 <__alt_data_end+0xfc00e5f0>
 400e99c:	0101ffc4 	movi	r4,2047
 400e9a0:	113f9a1e 	bne	r2,r4,400e80c <__alt_data_end+0xfc00e80c>
 400e9a4:	4811883a 	mov	r8,r9
 400e9a8:	3023883a 	mov	r17,r6
 400e9ac:	1021883a 	mov	r16,r2
 400e9b0:	3825883a 	mov	r18,r7
 400e9b4:	003e9306 	br	400e404 <__alt_data_end+0xfc00e404>
 400e9b8:	8000161e 	bne	r16,zero,400ea14 <__adddf3+0x68c>
 400e9bc:	444ab03a 	or	r5,r8,r17
 400e9c0:	28005126 	beq	r5,zero,400eb08 <__adddf3+0x780>
 400e9c4:	0108303a 	nor	r4,zero,r4
 400e9c8:	20004d1e 	bne	r4,zero,400eb00 <__adddf3+0x778>
 400e9cc:	89a3883a 	add	r17,r17,r6
 400e9d0:	4253883a 	add	r9,r8,r9
 400e9d4:	898d803a 	cmpltu	r6,r17,r6
 400e9d8:	3251883a 	add	r8,r6,r9
 400e9dc:	1021883a 	mov	r16,r2
 400e9e0:	003f0806 	br	400e604 <__alt_data_end+0xfc00e604>
 400e9e4:	1000301e 	bne	r2,zero,400eaa8 <__adddf3+0x720>
 400e9e8:	4984b03a 	or	r2,r9,r6
 400e9ec:	10007126 	beq	r2,zero,400ebb4 <__adddf3+0x82c>
 400e9f0:	4811883a 	mov	r8,r9
 400e9f4:	3023883a 	mov	r17,r6
 400e9f8:	3825883a 	mov	r18,r7
 400e9fc:	0401ffc4 	movi	r16,2047
 400ea00:	003e8006 	br	400e404 <__alt_data_end+0xfc00e404>
 400ea04:	4462b03a 	or	r17,r8,r17
 400ea08:	8822c03a 	cmpne	r17,r17,zero
 400ea0c:	0007883a 	mov	r3,zero
 400ea10:	003f8b06 	br	400e840 <__alt_data_end+0xfc00e840>
 400ea14:	0141ffc4 	movi	r5,2047
 400ea18:	11403b26 	beq	r2,r5,400eb08 <__adddf3+0x780>
 400ea1c:	0109c83a 	sub	r4,zero,r4
 400ea20:	42002034 	orhi	r8,r8,128
 400ea24:	01400e04 	movi	r5,56
 400ea28:	29006716 	blt	r5,r4,400ebc8 <__adddf3+0x840>
 400ea2c:	014007c4 	movi	r5,31
 400ea30:	29007016 	blt	r5,r4,400ebf4 <__adddf3+0x86c>
 400ea34:	01400804 	movi	r5,32
 400ea38:	290bc83a 	sub	r5,r5,r4
 400ea3c:	4154983a 	sll	r10,r8,r5
 400ea40:	890ed83a 	srl	r7,r17,r4
 400ea44:	894a983a 	sll	r5,r17,r5
 400ea48:	4108d83a 	srl	r4,r8,r4
 400ea4c:	51e2b03a 	or	r17,r10,r7
 400ea50:	280ac03a 	cmpne	r5,r5,zero
 400ea54:	8962b03a 	or	r17,r17,r5
 400ea58:	89a3883a 	add	r17,r17,r6
 400ea5c:	2253883a 	add	r9,r4,r9
 400ea60:	898d803a 	cmpltu	r6,r17,r6
 400ea64:	3251883a 	add	r8,r6,r9
 400ea68:	1021883a 	mov	r16,r2
 400ea6c:	003ee506 	br	400e604 <__alt_data_end+0xfc00e604>
 400ea70:	4984b03a 	or	r2,r9,r6
 400ea74:	103e6326 	beq	r2,zero,400e404 <__alt_data_end+0xfc00e404>
 400ea78:	8987c83a 	sub	r3,r17,r6
 400ea7c:	88c9803a 	cmpltu	r4,r17,r3
 400ea80:	4245c83a 	sub	r2,r8,r9
 400ea84:	1105c83a 	sub	r2,r2,r4
 400ea88:	1100202c 	andhi	r4,r2,128
 400ea8c:	203ebb26 	beq	r4,zero,400e57c <__alt_data_end+0xfc00e57c>
 400ea90:	3463c83a 	sub	r17,r6,r17
 400ea94:	4a07c83a 	sub	r3,r9,r8
 400ea98:	344d803a 	cmpltu	r6,r6,r17
 400ea9c:	1991c83a 	sub	r8,r3,r6
 400eaa0:	3825883a 	mov	r18,r7
 400eaa4:	003e5706 	br	400e404 <__alt_data_end+0xfc00e404>
 400eaa8:	4984b03a 	or	r2,r9,r6
 400eaac:	10002e26 	beq	r2,zero,400eb68 <__adddf3+0x7e0>
 400eab0:	4004d0fa 	srli	r2,r8,3
 400eab4:	8822d0fa 	srli	r17,r17,3
 400eab8:	4010977a 	slli	r8,r8,29
 400eabc:	10c0022c 	andhi	r3,r2,8
 400eac0:	4462b03a 	or	r17,r8,r17
 400eac4:	18000826 	beq	r3,zero,400eae8 <__adddf3+0x760>
 400eac8:	4808d0fa 	srli	r4,r9,3
 400eacc:	20c0022c 	andhi	r3,r4,8
 400ead0:	1800051e 	bne	r3,zero,400eae8 <__adddf3+0x760>
 400ead4:	300cd0fa 	srli	r6,r6,3
 400ead8:	4806977a 	slli	r3,r9,29
 400eadc:	2005883a 	mov	r2,r4
 400eae0:	3825883a 	mov	r18,r7
 400eae4:	19a2b03a 	or	r17,r3,r6
 400eae8:	8810d77a 	srli	r8,r17,29
 400eaec:	100490fa 	slli	r2,r2,3
 400eaf0:	882290fa 	slli	r17,r17,3
 400eaf4:	0401ffc4 	movi	r16,2047
 400eaf8:	4090b03a 	or	r8,r8,r2
 400eafc:	003e4106 	br	400e404 <__alt_data_end+0xfc00e404>
 400eb00:	0141ffc4 	movi	r5,2047
 400eb04:	117fc71e 	bne	r2,r5,400ea24 <__alt_data_end+0xfc00ea24>
 400eb08:	4811883a 	mov	r8,r9
 400eb0c:	3023883a 	mov	r17,r6
 400eb10:	1021883a 	mov	r16,r2
 400eb14:	003e3b06 	br	400e404 <__alt_data_end+0xfc00e404>
 400eb18:	10002f26 	beq	r2,zero,400ebd8 <__adddf3+0x850>
 400eb1c:	4984b03a 	or	r2,r9,r6
 400eb20:	10001126 	beq	r2,zero,400eb68 <__adddf3+0x7e0>
 400eb24:	4004d0fa 	srli	r2,r8,3
 400eb28:	8822d0fa 	srli	r17,r17,3
 400eb2c:	4010977a 	slli	r8,r8,29
 400eb30:	10c0022c 	andhi	r3,r2,8
 400eb34:	4462b03a 	or	r17,r8,r17
 400eb38:	183feb26 	beq	r3,zero,400eae8 <__alt_data_end+0xfc00eae8>
 400eb3c:	4808d0fa 	srli	r4,r9,3
 400eb40:	20c0022c 	andhi	r3,r4,8
 400eb44:	183fe81e 	bne	r3,zero,400eae8 <__alt_data_end+0xfc00eae8>
 400eb48:	300cd0fa 	srli	r6,r6,3
 400eb4c:	4806977a 	slli	r3,r9,29
 400eb50:	2005883a 	mov	r2,r4
 400eb54:	19a2b03a 	or	r17,r3,r6
 400eb58:	003fe306 	br	400eae8 <__alt_data_end+0xfc00eae8>
 400eb5c:	0011883a 	mov	r8,zero
 400eb60:	0005883a 	mov	r2,zero
 400eb64:	003e3f06 	br	400e464 <__alt_data_end+0xfc00e464>
 400eb68:	0401ffc4 	movi	r16,2047
 400eb6c:	003e2506 	br	400e404 <__alt_data_end+0xfc00e404>
 400eb70:	0013883a 	mov	r9,zero
 400eb74:	003f8406 	br	400e988 <__alt_data_end+0xfc00e988>
 400eb78:	0005883a 	mov	r2,zero
 400eb7c:	0007883a 	mov	r3,zero
 400eb80:	003e8906 	br	400e5a8 <__alt_data_end+0xfc00e5a8>
 400eb84:	197ff804 	addi	r5,r3,-32
 400eb88:	01000804 	movi	r4,32
 400eb8c:	414ad83a 	srl	r5,r8,r5
 400eb90:	19002426 	beq	r3,r4,400ec24 <__adddf3+0x89c>
 400eb94:	01001004 	movi	r4,64
 400eb98:	20c7c83a 	sub	r3,r4,r3
 400eb9c:	40c6983a 	sll	r3,r8,r3
 400eba0:	1c46b03a 	or	r3,r3,r17
 400eba4:	1806c03a 	cmpne	r3,r3,zero
 400eba8:	28e2b03a 	or	r17,r5,r3
 400ebac:	0007883a 	mov	r3,zero
 400ebb0:	003f2306 	br	400e840 <__alt_data_end+0xfc00e840>
 400ebb4:	0007883a 	mov	r3,zero
 400ebb8:	5811883a 	mov	r8,r11
 400ebbc:	00bfffc4 	movi	r2,-1
 400ebc0:	0401ffc4 	movi	r16,2047
 400ebc4:	003e7806 	br	400e5a8 <__alt_data_end+0xfc00e5a8>
 400ebc8:	4462b03a 	or	r17,r8,r17
 400ebcc:	8822c03a 	cmpne	r17,r17,zero
 400ebd0:	0009883a 	mov	r4,zero
 400ebd4:	003fa006 	br	400ea58 <__alt_data_end+0xfc00ea58>
 400ebd8:	4811883a 	mov	r8,r9
 400ebdc:	3023883a 	mov	r17,r6
 400ebe0:	0401ffc4 	movi	r16,2047
 400ebe4:	003e0706 	br	400e404 <__alt_data_end+0xfc00e404>
 400ebe8:	4811883a 	mov	r8,r9
 400ebec:	3023883a 	mov	r17,r6
 400ebf0:	003e0406 	br	400e404 <__alt_data_end+0xfc00e404>
 400ebf4:	21fff804 	addi	r7,r4,-32
 400ebf8:	01400804 	movi	r5,32
 400ebfc:	41ced83a 	srl	r7,r8,r7
 400ec00:	21400a26 	beq	r4,r5,400ec2c <__adddf3+0x8a4>
 400ec04:	01401004 	movi	r5,64
 400ec08:	2909c83a 	sub	r4,r5,r4
 400ec0c:	4108983a 	sll	r4,r8,r4
 400ec10:	2448b03a 	or	r4,r4,r17
 400ec14:	2008c03a 	cmpne	r4,r4,zero
 400ec18:	3922b03a 	or	r17,r7,r4
 400ec1c:	0009883a 	mov	r4,zero
 400ec20:	003f8d06 	br	400ea58 <__alt_data_end+0xfc00ea58>
 400ec24:	0007883a 	mov	r3,zero
 400ec28:	003fdd06 	br	400eba0 <__alt_data_end+0xfc00eba0>
 400ec2c:	0009883a 	mov	r4,zero
 400ec30:	003ff706 	br	400ec10 <__alt_data_end+0xfc00ec10>

0400ec34 <__divdf3>:
 400ec34:	defff004 	addi	sp,sp,-64
 400ec38:	dc800815 	stw	r18,32(sp)
 400ec3c:	2824d53a 	srli	r18,r5,20
 400ec40:	dd800c15 	stw	r22,48(sp)
 400ec44:	282cd7fa 	srli	r22,r5,31
 400ec48:	dc000615 	stw	r16,24(sp)
 400ec4c:	04000434 	movhi	r16,16
 400ec50:	843fffc4 	addi	r16,r16,-1
 400ec54:	dfc00f15 	stw	ra,60(sp)
 400ec58:	df000e15 	stw	fp,56(sp)
 400ec5c:	ddc00d15 	stw	r23,52(sp)
 400ec60:	dd400b15 	stw	r21,44(sp)
 400ec64:	dd000a15 	stw	r20,40(sp)
 400ec68:	dcc00915 	stw	r19,36(sp)
 400ec6c:	dc400715 	stw	r17,28(sp)
 400ec70:	9481ffcc 	andi	r18,r18,2047
 400ec74:	2c20703a 	and	r16,r5,r16
 400ec78:	b2003fcc 	andi	r8,r22,255
 400ec7c:	90006126 	beq	r18,zero,400ee04 <__divdf3+0x1d0>
 400ec80:	0081ffc4 	movi	r2,2047
 400ec84:	202b883a 	mov	r21,r4
 400ec88:	90803726 	beq	r18,r2,400ed68 <__divdf3+0x134>
 400ec8c:	80800434 	orhi	r2,r16,16
 400ec90:	100490fa 	slli	r2,r2,3
 400ec94:	2020d77a 	srli	r16,r4,29
 400ec98:	202a90fa 	slli	r21,r4,3
 400ec9c:	94bf0044 	addi	r18,r18,-1023
 400eca0:	80a0b03a 	or	r16,r16,r2
 400eca4:	0013883a 	mov	r9,zero
 400eca8:	000b883a 	mov	r5,zero
 400ecac:	3806d53a 	srli	r3,r7,20
 400ecb0:	382ed7fa 	srli	r23,r7,31
 400ecb4:	04400434 	movhi	r17,16
 400ecb8:	8c7fffc4 	addi	r17,r17,-1
 400ecbc:	18c1ffcc 	andi	r3,r3,2047
 400ecc0:	3029883a 	mov	r20,r6
 400ecc4:	3c62703a 	and	r17,r7,r17
 400ecc8:	bf003fcc 	andi	fp,r23,255
 400eccc:	18006e26 	beq	r3,zero,400ee88 <__divdf3+0x254>
 400ecd0:	0081ffc4 	movi	r2,2047
 400ecd4:	18806626 	beq	r3,r2,400ee70 <__divdf3+0x23c>
 400ecd8:	88800434 	orhi	r2,r17,16
 400ecdc:	100490fa 	slli	r2,r2,3
 400ece0:	3022d77a 	srli	r17,r6,29
 400ece4:	302890fa 	slli	r20,r6,3
 400ece8:	18ff0044 	addi	r3,r3,-1023
 400ecec:	88a2b03a 	or	r17,r17,r2
 400ecf0:	000f883a 	mov	r7,zero
 400ecf4:	b5e6f03a 	xor	r19,r22,r23
 400ecf8:	3a4cb03a 	or	r6,r7,r9
 400ecfc:	008003c4 	movi	r2,15
 400ed00:	9809883a 	mov	r4,r19
 400ed04:	90c7c83a 	sub	r3,r18,r3
 400ed08:	9cc03fcc 	andi	r19,r19,255
 400ed0c:	11809636 	bltu	r2,r6,400ef68 <__divdf3+0x334>
 400ed10:	300c90ba 	slli	r6,r6,2
 400ed14:	00810074 	movhi	r2,1025
 400ed18:	10bb4a04 	addi	r2,r2,-4824
 400ed1c:	308d883a 	add	r6,r6,r2
 400ed20:	30800017 	ldw	r2,0(r6)
 400ed24:	1000683a 	jmp	r2
 400ed28:	0400ef68 	cmpgeui	r16,zero,957
 400ed2c:	0400eda0 	cmpeqi	r16,zero,950
 400ed30:	0400ef58 	cmpnei	r16,zero,957
 400ed34:	0400ed94 	movui	r16,950
 400ed38:	0400ef58 	cmpnei	r16,zero,957
 400ed3c:	0400ef2c 	andhi	r16,zero,956
 400ed40:	0400ef58 	cmpnei	r16,zero,957
 400ed44:	0400ed94 	movui	r16,950
 400ed48:	0400eda0 	cmpeqi	r16,zero,950
 400ed4c:	0400eda0 	cmpeqi	r16,zero,950
 400ed50:	0400ef2c 	andhi	r16,zero,956
 400ed54:	0400ed94 	movui	r16,950
 400ed58:	0400ed84 	movi	r16,950
 400ed5c:	0400ed84 	movi	r16,950
 400ed60:	0400ed84 	movi	r16,950
 400ed64:	0400f2f0 	cmpltui	r16,zero,971
 400ed68:	2404b03a 	or	r2,r4,r16
 400ed6c:	10006c1e 	bne	r2,zero,400ef20 <__divdf3+0x2ec>
 400ed70:	02400204 	movi	r9,8
 400ed74:	0021883a 	mov	r16,zero
 400ed78:	002b883a 	mov	r21,zero
 400ed7c:	01400084 	movi	r5,2
 400ed80:	003fca06 	br	400ecac <__alt_data_end+0xfc00ecac>
 400ed84:	8023883a 	mov	r17,r16
 400ed88:	a829883a 	mov	r20,r21
 400ed8c:	4039883a 	mov	fp,r8
 400ed90:	280f883a 	mov	r7,r5
 400ed94:	00800084 	movi	r2,2
 400ed98:	3881601e 	bne	r7,r2,400f31c <__divdf3+0x6e8>
 400ed9c:	e027883a 	mov	r19,fp
 400eda0:	9900004c 	andi	r4,r19,1
 400eda4:	0081ffc4 	movi	r2,2047
 400eda8:	0021883a 	mov	r16,zero
 400edac:	002b883a 	mov	r21,zero
 400edb0:	1004953a 	slli	r2,r2,20
 400edb4:	20c03fcc 	andi	r3,r4,255
 400edb8:	01400434 	movhi	r5,16
 400edbc:	297fffc4 	addi	r5,r5,-1
 400edc0:	180697fa 	slli	r3,r3,31
 400edc4:	8160703a 	and	r16,r16,r5
 400edc8:	80a0b03a 	or	r16,r16,r2
 400edcc:	80c6b03a 	or	r3,r16,r3
 400edd0:	a805883a 	mov	r2,r21
 400edd4:	dfc00f17 	ldw	ra,60(sp)
 400edd8:	df000e17 	ldw	fp,56(sp)
 400eddc:	ddc00d17 	ldw	r23,52(sp)
 400ede0:	dd800c17 	ldw	r22,48(sp)
 400ede4:	dd400b17 	ldw	r21,44(sp)
 400ede8:	dd000a17 	ldw	r20,40(sp)
 400edec:	dcc00917 	ldw	r19,36(sp)
 400edf0:	dc800817 	ldw	r18,32(sp)
 400edf4:	dc400717 	ldw	r17,28(sp)
 400edf8:	dc000617 	ldw	r16,24(sp)
 400edfc:	dec01004 	addi	sp,sp,64
 400ee00:	f800283a 	ret
 400ee04:	2404b03a 	or	r2,r4,r16
 400ee08:	2023883a 	mov	r17,r4
 400ee0c:	10003f26 	beq	r2,zero,400ef0c <__divdf3+0x2d8>
 400ee10:	80015e26 	beq	r16,zero,400f38c <__divdf3+0x758>
 400ee14:	8009883a 	mov	r4,r16
 400ee18:	d9800215 	stw	r6,8(sp)
 400ee1c:	d9c00515 	stw	r7,20(sp)
 400ee20:	da000415 	stw	r8,16(sp)
 400ee24:	4003cdc0 	call	4003cdc <__clzsi2>
 400ee28:	d9800217 	ldw	r6,8(sp)
 400ee2c:	d9c00517 	ldw	r7,20(sp)
 400ee30:	da000417 	ldw	r8,16(sp)
 400ee34:	113ffd44 	addi	r4,r2,-11
 400ee38:	00c00704 	movi	r3,28
 400ee3c:	19014f16 	blt	r3,r4,400f37c <__divdf3+0x748>
 400ee40:	00c00744 	movi	r3,29
 400ee44:	157ffe04 	addi	r21,r2,-8
 400ee48:	1907c83a 	sub	r3,r3,r4
 400ee4c:	8560983a 	sll	r16,r16,r21
 400ee50:	88c6d83a 	srl	r3,r17,r3
 400ee54:	8d6a983a 	sll	r21,r17,r21
 400ee58:	1c20b03a 	or	r16,r3,r16
 400ee5c:	1080fcc4 	addi	r2,r2,1011
 400ee60:	00a5c83a 	sub	r18,zero,r2
 400ee64:	0013883a 	mov	r9,zero
 400ee68:	000b883a 	mov	r5,zero
 400ee6c:	003f8f06 	br	400ecac <__alt_data_end+0xfc00ecac>
 400ee70:	3444b03a 	or	r2,r6,r17
 400ee74:	1000231e 	bne	r2,zero,400ef04 <__divdf3+0x2d0>
 400ee78:	0023883a 	mov	r17,zero
 400ee7c:	0029883a 	mov	r20,zero
 400ee80:	01c00084 	movi	r7,2
 400ee84:	003f9b06 	br	400ecf4 <__alt_data_end+0xfc00ecf4>
 400ee88:	3444b03a 	or	r2,r6,r17
 400ee8c:	10001926 	beq	r2,zero,400eef4 <__divdf3+0x2c0>
 400ee90:	88014b26 	beq	r17,zero,400f3c0 <__divdf3+0x78c>
 400ee94:	8809883a 	mov	r4,r17
 400ee98:	d9400115 	stw	r5,4(sp)
 400ee9c:	d9800215 	stw	r6,8(sp)
 400eea0:	da000415 	stw	r8,16(sp)
 400eea4:	da400315 	stw	r9,12(sp)
 400eea8:	4003cdc0 	call	4003cdc <__clzsi2>
 400eeac:	d9400117 	ldw	r5,4(sp)
 400eeb0:	d9800217 	ldw	r6,8(sp)
 400eeb4:	da000417 	ldw	r8,16(sp)
 400eeb8:	da400317 	ldw	r9,12(sp)
 400eebc:	113ffd44 	addi	r4,r2,-11
 400eec0:	00c00704 	movi	r3,28
 400eec4:	19013a16 	blt	r3,r4,400f3b0 <__divdf3+0x77c>
 400eec8:	00c00744 	movi	r3,29
 400eecc:	153ffe04 	addi	r20,r2,-8
 400eed0:	1907c83a 	sub	r3,r3,r4
 400eed4:	8d22983a 	sll	r17,r17,r20
 400eed8:	30c6d83a 	srl	r3,r6,r3
 400eedc:	3528983a 	sll	r20,r6,r20
 400eee0:	1c62b03a 	or	r17,r3,r17
 400eee4:	1080fcc4 	addi	r2,r2,1011
 400eee8:	0087c83a 	sub	r3,zero,r2
 400eeec:	000f883a 	mov	r7,zero
 400eef0:	003f8006 	br	400ecf4 <__alt_data_end+0xfc00ecf4>
 400eef4:	0023883a 	mov	r17,zero
 400eef8:	0029883a 	mov	r20,zero
 400eefc:	01c00044 	movi	r7,1
 400ef00:	003f7c06 	br	400ecf4 <__alt_data_end+0xfc00ecf4>
 400ef04:	01c000c4 	movi	r7,3
 400ef08:	003f7a06 	br	400ecf4 <__alt_data_end+0xfc00ecf4>
 400ef0c:	02400104 	movi	r9,4
 400ef10:	0021883a 	mov	r16,zero
 400ef14:	002b883a 	mov	r21,zero
 400ef18:	01400044 	movi	r5,1
 400ef1c:	003f6306 	br	400ecac <__alt_data_end+0xfc00ecac>
 400ef20:	02400304 	movi	r9,12
 400ef24:	014000c4 	movi	r5,3
 400ef28:	003f6006 	br	400ecac <__alt_data_end+0xfc00ecac>
 400ef2c:	04000434 	movhi	r16,16
 400ef30:	0009883a 	mov	r4,zero
 400ef34:	843fffc4 	addi	r16,r16,-1
 400ef38:	057fffc4 	movi	r21,-1
 400ef3c:	0081ffc4 	movi	r2,2047
 400ef40:	003f9b06 	br	400edb0 <__alt_data_end+0xfc00edb0>
 400ef44:	00c00044 	movi	r3,1
 400ef48:	1887c83a 	sub	r3,r3,r2
 400ef4c:	01000e04 	movi	r4,56
 400ef50:	20c1530e 	bge	r4,r3,400f4a0 <__divdf3+0x86c>
 400ef54:	9900004c 	andi	r4,r19,1
 400ef58:	0005883a 	mov	r2,zero
 400ef5c:	0021883a 	mov	r16,zero
 400ef60:	002b883a 	mov	r21,zero
 400ef64:	003f9206 	br	400edb0 <__alt_data_end+0xfc00edb0>
 400ef68:	8c012e36 	bltu	r17,r16,400f424 <__divdf3+0x7f0>
 400ef6c:	84412c26 	beq	r16,r17,400f420 <__divdf3+0x7ec>
 400ef70:	a82f883a 	mov	r23,r21
 400ef74:	18ffffc4 	addi	r3,r3,-1
 400ef78:	002b883a 	mov	r21,zero
 400ef7c:	a004d63a 	srli	r2,r20,24
 400ef80:	8822923a 	slli	r17,r17,8
 400ef84:	a028923a 	slli	r20,r20,8
 400ef88:	8009883a 	mov	r4,r16
 400ef8c:	88acb03a 	or	r22,r17,r2
 400ef90:	dd000015 	stw	r20,0(sp)
 400ef94:	b028d43a 	srli	r20,r22,16
 400ef98:	d8c00215 	stw	r3,8(sp)
 400ef9c:	b4bfffcc 	andi	r18,r22,65535
 400efa0:	a00b883a 	mov	r5,r20
 400efa4:	40030c80 	call	40030c8 <__udivsi3>
 400efa8:	100b883a 	mov	r5,r2
 400efac:	9009883a 	mov	r4,r18
 400efb0:	1023883a 	mov	r17,r2
 400efb4:	40031840 	call	4003184 <__mulsi3>
 400efb8:	8009883a 	mov	r4,r16
 400efbc:	a00b883a 	mov	r5,r20
 400efc0:	1039883a 	mov	fp,r2
 400efc4:	400312c0 	call	400312c <__umodsi3>
 400efc8:	1004943a 	slli	r2,r2,16
 400efcc:	b808d43a 	srli	r4,r23,16
 400efd0:	d8c00217 	ldw	r3,8(sp)
 400efd4:	2084b03a 	or	r2,r4,r2
 400efd8:	1700062e 	bgeu	r2,fp,400eff4 <__divdf3+0x3c0>
 400efdc:	1585883a 	add	r2,r2,r22
 400efe0:	893fffc4 	addi	r4,r17,-1
 400efe4:	15811d36 	bltu	r2,r22,400f45c <__divdf3+0x828>
 400efe8:	17011c2e 	bgeu	r2,fp,400f45c <__divdf3+0x828>
 400efec:	8c7fff84 	addi	r17,r17,-2
 400eff0:	1585883a 	add	r2,r2,r22
 400eff4:	1739c83a 	sub	fp,r2,fp
 400eff8:	a00b883a 	mov	r5,r20
 400effc:	e009883a 	mov	r4,fp
 400f000:	d8c00215 	stw	r3,8(sp)
 400f004:	40030c80 	call	40030c8 <__udivsi3>
 400f008:	100b883a 	mov	r5,r2
 400f00c:	9009883a 	mov	r4,r18
 400f010:	1021883a 	mov	r16,r2
 400f014:	40031840 	call	4003184 <__mulsi3>
 400f018:	a00b883a 	mov	r5,r20
 400f01c:	e009883a 	mov	r4,fp
 400f020:	d8800415 	stw	r2,16(sp)
 400f024:	400312c0 	call	400312c <__umodsi3>
 400f028:	1004943a 	slli	r2,r2,16
 400f02c:	da000417 	ldw	r8,16(sp)
 400f030:	bdffffcc 	andi	r23,r23,65535
 400f034:	b884b03a 	or	r2,r23,r2
 400f038:	d8c00217 	ldw	r3,8(sp)
 400f03c:	1200062e 	bgeu	r2,r8,400f058 <__divdf3+0x424>
 400f040:	1585883a 	add	r2,r2,r22
 400f044:	813fffc4 	addi	r4,r16,-1
 400f048:	15810236 	bltu	r2,r22,400f454 <__divdf3+0x820>
 400f04c:	1201012e 	bgeu	r2,r8,400f454 <__divdf3+0x820>
 400f050:	843fff84 	addi	r16,r16,-2
 400f054:	1585883a 	add	r2,r2,r22
 400f058:	8822943a 	slli	r17,r17,16
 400f05c:	d9800017 	ldw	r6,0(sp)
 400f060:	1211c83a 	sub	r8,r2,r8
 400f064:	8c22b03a 	or	r17,r17,r16
 400f068:	373fffcc 	andi	fp,r6,65535
 400f06c:	8abfffcc 	andi	r10,r17,65535
 400f070:	8820d43a 	srli	r16,r17,16
 400f074:	5009883a 	mov	r4,r10
 400f078:	e00b883a 	mov	r5,fp
 400f07c:	302ed43a 	srli	r23,r6,16
 400f080:	d8c00215 	stw	r3,8(sp)
 400f084:	da000415 	stw	r8,16(sp)
 400f088:	da800115 	stw	r10,4(sp)
 400f08c:	40031840 	call	4003184 <__mulsi3>
 400f090:	800b883a 	mov	r5,r16
 400f094:	e009883a 	mov	r4,fp
 400f098:	d8800515 	stw	r2,20(sp)
 400f09c:	40031840 	call	4003184 <__mulsi3>
 400f0a0:	8009883a 	mov	r4,r16
 400f0a4:	b80b883a 	mov	r5,r23
 400f0a8:	d8800315 	stw	r2,12(sp)
 400f0ac:	40031840 	call	4003184 <__mulsi3>
 400f0b0:	da800117 	ldw	r10,4(sp)
 400f0b4:	b80b883a 	mov	r5,r23
 400f0b8:	1021883a 	mov	r16,r2
 400f0bc:	5009883a 	mov	r4,r10
 400f0c0:	40031840 	call	4003184 <__mulsi3>
 400f0c4:	d9c00517 	ldw	r7,20(sp)
 400f0c8:	da400317 	ldw	r9,12(sp)
 400f0cc:	d8c00217 	ldw	r3,8(sp)
 400f0d0:	3808d43a 	srli	r4,r7,16
 400f0d4:	1245883a 	add	r2,r2,r9
 400f0d8:	da000417 	ldw	r8,16(sp)
 400f0dc:	2085883a 	add	r2,r4,r2
 400f0e0:	1240022e 	bgeu	r2,r9,400f0ec <__divdf3+0x4b8>
 400f0e4:	01000074 	movhi	r4,1
 400f0e8:	8121883a 	add	r16,r16,r4
 400f0ec:	1008d43a 	srli	r4,r2,16
 400f0f0:	1004943a 	slli	r2,r2,16
 400f0f4:	39ffffcc 	andi	r7,r7,65535
 400f0f8:	2409883a 	add	r4,r4,r16
 400f0fc:	11c5883a 	add	r2,r2,r7
 400f100:	4100bb36 	bltu	r8,r4,400f3f0 <__divdf3+0x7bc>
 400f104:	4100d726 	beq	r8,r4,400f464 <__divdf3+0x830>
 400f108:	4109c83a 	sub	r4,r8,r4
 400f10c:	a8a1c83a 	sub	r16,r21,r2
 400f110:	ac2b803a 	cmpltu	r21,r21,r16
 400f114:	256bc83a 	sub	r21,r4,r21
 400f118:	b540d926 	beq	r22,r21,400f480 <__divdf3+0x84c>
 400f11c:	a00b883a 	mov	r5,r20
 400f120:	a809883a 	mov	r4,r21
 400f124:	d8c00215 	stw	r3,8(sp)
 400f128:	40030c80 	call	40030c8 <__udivsi3>
 400f12c:	100b883a 	mov	r5,r2
 400f130:	9009883a 	mov	r4,r18
 400f134:	d8800515 	stw	r2,20(sp)
 400f138:	40031840 	call	4003184 <__mulsi3>
 400f13c:	a809883a 	mov	r4,r21
 400f140:	a00b883a 	mov	r5,r20
 400f144:	d8800415 	stw	r2,16(sp)
 400f148:	400312c0 	call	400312c <__umodsi3>
 400f14c:	1004943a 	slli	r2,r2,16
 400f150:	8008d43a 	srli	r4,r16,16
 400f154:	da000417 	ldw	r8,16(sp)
 400f158:	d8c00217 	ldw	r3,8(sp)
 400f15c:	2084b03a 	or	r2,r4,r2
 400f160:	d9c00517 	ldw	r7,20(sp)
 400f164:	1200062e 	bgeu	r2,r8,400f180 <__divdf3+0x54c>
 400f168:	1585883a 	add	r2,r2,r22
 400f16c:	393fffc4 	addi	r4,r7,-1
 400f170:	1580c536 	bltu	r2,r22,400f488 <__divdf3+0x854>
 400f174:	1200c42e 	bgeu	r2,r8,400f488 <__divdf3+0x854>
 400f178:	39ffff84 	addi	r7,r7,-2
 400f17c:	1585883a 	add	r2,r2,r22
 400f180:	122bc83a 	sub	r21,r2,r8
 400f184:	a00b883a 	mov	r5,r20
 400f188:	a809883a 	mov	r4,r21
 400f18c:	d8c00215 	stw	r3,8(sp)
 400f190:	d9c00515 	stw	r7,20(sp)
 400f194:	40030c80 	call	40030c8 <__udivsi3>
 400f198:	9009883a 	mov	r4,r18
 400f19c:	100b883a 	mov	r5,r2
 400f1a0:	d8800415 	stw	r2,16(sp)
 400f1a4:	40031840 	call	4003184 <__mulsi3>
 400f1a8:	a809883a 	mov	r4,r21
 400f1ac:	a00b883a 	mov	r5,r20
 400f1b0:	1025883a 	mov	r18,r2
 400f1b4:	400312c0 	call	400312c <__umodsi3>
 400f1b8:	1004943a 	slli	r2,r2,16
 400f1bc:	813fffcc 	andi	r4,r16,65535
 400f1c0:	d8c00217 	ldw	r3,8(sp)
 400f1c4:	20a0b03a 	or	r16,r4,r2
 400f1c8:	d9c00517 	ldw	r7,20(sp)
 400f1cc:	da000417 	ldw	r8,16(sp)
 400f1d0:	8480062e 	bgeu	r16,r18,400f1ec <__divdf3+0x5b8>
 400f1d4:	85a1883a 	add	r16,r16,r22
 400f1d8:	40bfffc4 	addi	r2,r8,-1
 400f1dc:	8580ac36 	bltu	r16,r22,400f490 <__divdf3+0x85c>
 400f1e0:	8480ab2e 	bgeu	r16,r18,400f490 <__divdf3+0x85c>
 400f1e4:	423fff84 	addi	r8,r8,-2
 400f1e8:	85a1883a 	add	r16,r16,r22
 400f1ec:	3804943a 	slli	r2,r7,16
 400f1f0:	84a1c83a 	sub	r16,r16,r18
 400f1f4:	e009883a 	mov	r4,fp
 400f1f8:	1228b03a 	or	r20,r2,r8
 400f1fc:	a1ffffcc 	andi	r7,r20,65535
 400f200:	a024d43a 	srli	r18,r20,16
 400f204:	380b883a 	mov	r5,r7
 400f208:	d8c00215 	stw	r3,8(sp)
 400f20c:	d9c00515 	stw	r7,20(sp)
 400f210:	40031840 	call	4003184 <__mulsi3>
 400f214:	900b883a 	mov	r5,r18
 400f218:	e009883a 	mov	r4,fp
 400f21c:	102b883a 	mov	r21,r2
 400f220:	40031840 	call	4003184 <__mulsi3>
 400f224:	900b883a 	mov	r5,r18
 400f228:	b809883a 	mov	r4,r23
 400f22c:	1039883a 	mov	fp,r2
 400f230:	40031840 	call	4003184 <__mulsi3>
 400f234:	d9c00517 	ldw	r7,20(sp)
 400f238:	b80b883a 	mov	r5,r23
 400f23c:	1025883a 	mov	r18,r2
 400f240:	3809883a 	mov	r4,r7
 400f244:	40031840 	call	4003184 <__mulsi3>
 400f248:	a808d43a 	srli	r4,r21,16
 400f24c:	1705883a 	add	r2,r2,fp
 400f250:	d8c00217 	ldw	r3,8(sp)
 400f254:	2085883a 	add	r2,r4,r2
 400f258:	1700022e 	bgeu	r2,fp,400f264 <__divdf3+0x630>
 400f25c:	01000074 	movhi	r4,1
 400f260:	9125883a 	add	r18,r18,r4
 400f264:	1008d43a 	srli	r4,r2,16
 400f268:	1004943a 	slli	r2,r2,16
 400f26c:	ad7fffcc 	andi	r21,r21,65535
 400f270:	2489883a 	add	r4,r4,r18
 400f274:	1545883a 	add	r2,r2,r21
 400f278:	81003836 	bltu	r16,r4,400f35c <__divdf3+0x728>
 400f27c:	81003626 	beq	r16,r4,400f358 <__divdf3+0x724>
 400f280:	a5000054 	ori	r20,r20,1
 400f284:	1880ffc4 	addi	r2,r3,1023
 400f288:	00bf2e0e 	bge	zero,r2,400ef44 <__alt_data_end+0xfc00ef44>
 400f28c:	a10001cc 	andi	r4,r20,7
 400f290:	20000726 	beq	r4,zero,400f2b0 <__divdf3+0x67c>
 400f294:	a10003cc 	andi	r4,r20,15
 400f298:	01400104 	movi	r5,4
 400f29c:	21400426 	beq	r4,r5,400f2b0 <__divdf3+0x67c>
 400f2a0:	a149883a 	add	r4,r20,r5
 400f2a4:	2529803a 	cmpltu	r20,r4,r20
 400f2a8:	8d23883a 	add	r17,r17,r20
 400f2ac:	2029883a 	mov	r20,r4
 400f2b0:	8900402c 	andhi	r4,r17,256
 400f2b4:	20000426 	beq	r4,zero,400f2c8 <__divdf3+0x694>
 400f2b8:	18810004 	addi	r2,r3,1024
 400f2bc:	00ffc034 	movhi	r3,65280
 400f2c0:	18ffffc4 	addi	r3,r3,-1
 400f2c4:	88e2703a 	and	r17,r17,r3
 400f2c8:	00c1ff84 	movi	r3,2046
 400f2cc:	18beb416 	blt	r3,r2,400eda0 <__alt_data_end+0xfc00eda0>
 400f2d0:	a028d0fa 	srli	r20,r20,3
 400f2d4:	882a977a 	slli	r21,r17,29
 400f2d8:	8820927a 	slli	r16,r17,9
 400f2dc:	1081ffcc 	andi	r2,r2,2047
 400f2e0:	ad2ab03a 	or	r21,r21,r20
 400f2e4:	8020d33a 	srli	r16,r16,12
 400f2e8:	9900004c 	andi	r4,r19,1
 400f2ec:	003eb006 	br	400edb0 <__alt_data_end+0xfc00edb0>
 400f2f0:	8080022c 	andhi	r2,r16,8
 400f2f4:	10001226 	beq	r2,zero,400f340 <__divdf3+0x70c>
 400f2f8:	8880022c 	andhi	r2,r17,8
 400f2fc:	1000101e 	bne	r2,zero,400f340 <__divdf3+0x70c>
 400f300:	00800434 	movhi	r2,16
 400f304:	8c000234 	orhi	r16,r17,8
 400f308:	10bfffc4 	addi	r2,r2,-1
 400f30c:	b809883a 	mov	r4,r23
 400f310:	80a0703a 	and	r16,r16,r2
 400f314:	a02b883a 	mov	r21,r20
 400f318:	003f0806 	br	400ef3c <__alt_data_end+0xfc00ef3c>
 400f31c:	008000c4 	movi	r2,3
 400f320:	3880b126 	beq	r7,r2,400f5e8 <__divdf3+0x9b4>
 400f324:	00800044 	movi	r2,1
 400f328:	38805b1e 	bne	r7,r2,400f498 <__divdf3+0x864>
 400f32c:	e009883a 	mov	r4,fp
 400f330:	0005883a 	mov	r2,zero
 400f334:	0021883a 	mov	r16,zero
 400f338:	002b883a 	mov	r21,zero
 400f33c:	003e9c06 	br	400edb0 <__alt_data_end+0xfc00edb0>
 400f340:	00800434 	movhi	r2,16
 400f344:	84000234 	orhi	r16,r16,8
 400f348:	10bfffc4 	addi	r2,r2,-1
 400f34c:	b009883a 	mov	r4,r22
 400f350:	80a0703a 	and	r16,r16,r2
 400f354:	003ef906 	br	400ef3c <__alt_data_end+0xfc00ef3c>
 400f358:	103fca26 	beq	r2,zero,400f284 <__alt_data_end+0xfc00f284>
 400f35c:	b421883a 	add	r16,r22,r16
 400f360:	a17fffc4 	addi	r5,r20,-1
 400f364:	8580422e 	bgeu	r16,r22,400f470 <__divdf3+0x83c>
 400f368:	2829883a 	mov	r20,r5
 400f36c:	813fc41e 	bne	r16,r4,400f280 <__alt_data_end+0xfc00f280>
 400f370:	d9800017 	ldw	r6,0(sp)
 400f374:	30bfc21e 	bne	r6,r2,400f280 <__alt_data_end+0xfc00f280>
 400f378:	003fc206 	br	400f284 <__alt_data_end+0xfc00f284>
 400f37c:	143ff604 	addi	r16,r2,-40
 400f380:	8c20983a 	sll	r16,r17,r16
 400f384:	002b883a 	mov	r21,zero
 400f388:	003eb406 	br	400ee5c <__alt_data_end+0xfc00ee5c>
 400f38c:	d9800215 	stw	r6,8(sp)
 400f390:	d9c00515 	stw	r7,20(sp)
 400f394:	da000415 	stw	r8,16(sp)
 400f398:	4003cdc0 	call	4003cdc <__clzsi2>
 400f39c:	10800804 	addi	r2,r2,32
 400f3a0:	da000417 	ldw	r8,16(sp)
 400f3a4:	d9c00517 	ldw	r7,20(sp)
 400f3a8:	d9800217 	ldw	r6,8(sp)
 400f3ac:	003ea106 	br	400ee34 <__alt_data_end+0xfc00ee34>
 400f3b0:	147ff604 	addi	r17,r2,-40
 400f3b4:	3462983a 	sll	r17,r6,r17
 400f3b8:	0029883a 	mov	r20,zero
 400f3bc:	003ec906 	br	400eee4 <__alt_data_end+0xfc00eee4>
 400f3c0:	3009883a 	mov	r4,r6
 400f3c4:	d9400115 	stw	r5,4(sp)
 400f3c8:	d9800215 	stw	r6,8(sp)
 400f3cc:	da000415 	stw	r8,16(sp)
 400f3d0:	da400315 	stw	r9,12(sp)
 400f3d4:	4003cdc0 	call	4003cdc <__clzsi2>
 400f3d8:	10800804 	addi	r2,r2,32
 400f3dc:	da400317 	ldw	r9,12(sp)
 400f3e0:	da000417 	ldw	r8,16(sp)
 400f3e4:	d9800217 	ldw	r6,8(sp)
 400f3e8:	d9400117 	ldw	r5,4(sp)
 400f3ec:	003eb306 	br	400eebc <__alt_data_end+0xfc00eebc>
 400f3f0:	d9800017 	ldw	r6,0(sp)
 400f3f4:	a9ab883a 	add	r21,r21,r6
 400f3f8:	a98b803a 	cmpltu	r5,r21,r6
 400f3fc:	2d8b883a 	add	r5,r5,r22
 400f400:	2a11883a 	add	r8,r5,r8
 400f404:	897fffc4 	addi	r5,r17,-1
 400f408:	b2000c2e 	bgeu	r22,r8,400f43c <__divdf3+0x808>
 400f40c:	41003f36 	bltu	r8,r4,400f50c <__divdf3+0x8d8>
 400f410:	22006c26 	beq	r4,r8,400f5c4 <__divdf3+0x990>
 400f414:	4109c83a 	sub	r4,r8,r4
 400f418:	2823883a 	mov	r17,r5
 400f41c:	003f3b06 	br	400f10c <__alt_data_end+0xfc00f10c>
 400f420:	ad3ed336 	bltu	r21,r20,400ef70 <__alt_data_end+0xfc00ef70>
 400f424:	a804d07a 	srli	r2,r21,1
 400f428:	802e97fa 	slli	r23,r16,31
 400f42c:	a82a97fa 	slli	r21,r21,31
 400f430:	8020d07a 	srli	r16,r16,1
 400f434:	b8aeb03a 	or	r23,r23,r2
 400f438:	003ed006 	br	400ef7c <__alt_data_end+0xfc00ef7c>
 400f43c:	b23ff51e 	bne	r22,r8,400f414 <__alt_data_end+0xfc00f414>
 400f440:	d9800017 	ldw	r6,0(sp)
 400f444:	a9bff12e 	bgeu	r21,r6,400f40c <__alt_data_end+0xfc00f40c>
 400f448:	b109c83a 	sub	r4,r22,r4
 400f44c:	2823883a 	mov	r17,r5
 400f450:	003f2e06 	br	400f10c <__alt_data_end+0xfc00f10c>
 400f454:	2021883a 	mov	r16,r4
 400f458:	003eff06 	br	400f058 <__alt_data_end+0xfc00f058>
 400f45c:	2023883a 	mov	r17,r4
 400f460:	003ee406 	br	400eff4 <__alt_data_end+0xfc00eff4>
 400f464:	a8bfe236 	bltu	r21,r2,400f3f0 <__alt_data_end+0xfc00f3f0>
 400f468:	0009883a 	mov	r4,zero
 400f46c:	003f2706 	br	400f10c <__alt_data_end+0xfc00f10c>
 400f470:	81002d36 	bltu	r16,r4,400f528 <__divdf3+0x8f4>
 400f474:	24005626 	beq	r4,r16,400f5d0 <__divdf3+0x99c>
 400f478:	2829883a 	mov	r20,r5
 400f47c:	003f8006 	br	400f280 <__alt_data_end+0xfc00f280>
 400f480:	053fffc4 	movi	r20,-1
 400f484:	003f7f06 	br	400f284 <__alt_data_end+0xfc00f284>
 400f488:	200f883a 	mov	r7,r4
 400f48c:	003f3c06 	br	400f180 <__alt_data_end+0xfc00f180>
 400f490:	1011883a 	mov	r8,r2
 400f494:	003f5506 	br	400f1ec <__alt_data_end+0xfc00f1ec>
 400f498:	e027883a 	mov	r19,fp
 400f49c:	003f7906 	br	400f284 <__alt_data_end+0xfc00f284>
 400f4a0:	010007c4 	movi	r4,31
 400f4a4:	20c02816 	blt	r4,r3,400f548 <__divdf3+0x914>
 400f4a8:	00800804 	movi	r2,32
 400f4ac:	10c5c83a 	sub	r2,r2,r3
 400f4b0:	888a983a 	sll	r5,r17,r2
 400f4b4:	a0c8d83a 	srl	r4,r20,r3
 400f4b8:	a084983a 	sll	r2,r20,r2
 400f4bc:	88e2d83a 	srl	r17,r17,r3
 400f4c0:	2906b03a 	or	r3,r5,r4
 400f4c4:	1004c03a 	cmpne	r2,r2,zero
 400f4c8:	1886b03a 	or	r3,r3,r2
 400f4cc:	188001cc 	andi	r2,r3,7
 400f4d0:	10000726 	beq	r2,zero,400f4f0 <__divdf3+0x8bc>
 400f4d4:	188003cc 	andi	r2,r3,15
 400f4d8:	01000104 	movi	r4,4
 400f4dc:	11000426 	beq	r2,r4,400f4f0 <__divdf3+0x8bc>
 400f4e0:	1805883a 	mov	r2,r3
 400f4e4:	10c00104 	addi	r3,r2,4
 400f4e8:	1885803a 	cmpltu	r2,r3,r2
 400f4ec:	88a3883a 	add	r17,r17,r2
 400f4f0:	8880202c 	andhi	r2,r17,128
 400f4f4:	10002926 	beq	r2,zero,400f59c <__divdf3+0x968>
 400f4f8:	9900004c 	andi	r4,r19,1
 400f4fc:	00800044 	movi	r2,1
 400f500:	0021883a 	mov	r16,zero
 400f504:	002b883a 	mov	r21,zero
 400f508:	003e2906 	br	400edb0 <__alt_data_end+0xfc00edb0>
 400f50c:	d9800017 	ldw	r6,0(sp)
 400f510:	8c7fff84 	addi	r17,r17,-2
 400f514:	a9ab883a 	add	r21,r21,r6
 400f518:	a98b803a 	cmpltu	r5,r21,r6
 400f51c:	2d8b883a 	add	r5,r5,r22
 400f520:	2a11883a 	add	r8,r5,r8
 400f524:	003ef806 	br	400f108 <__alt_data_end+0xfc00f108>
 400f528:	d9800017 	ldw	r6,0(sp)
 400f52c:	318f883a 	add	r7,r6,r6
 400f530:	398b803a 	cmpltu	r5,r7,r6
 400f534:	2d8d883a 	add	r6,r5,r22
 400f538:	81a1883a 	add	r16,r16,r6
 400f53c:	a17fff84 	addi	r5,r20,-2
 400f540:	d9c00015 	stw	r7,0(sp)
 400f544:	003f8806 	br	400f368 <__alt_data_end+0xfc00f368>
 400f548:	013ff844 	movi	r4,-31
 400f54c:	2085c83a 	sub	r2,r4,r2
 400f550:	8888d83a 	srl	r4,r17,r2
 400f554:	00800804 	movi	r2,32
 400f558:	18802126 	beq	r3,r2,400f5e0 <__divdf3+0x9ac>
 400f55c:	04001004 	movi	r16,64
 400f560:	80c7c83a 	sub	r3,r16,r3
 400f564:	88e0983a 	sll	r16,r17,r3
 400f568:	8504b03a 	or	r2,r16,r20
 400f56c:	1004c03a 	cmpne	r2,r2,zero
 400f570:	2084b03a 	or	r2,r4,r2
 400f574:	144001cc 	andi	r17,r2,7
 400f578:	88000d1e 	bne	r17,zero,400f5b0 <__divdf3+0x97c>
 400f57c:	0021883a 	mov	r16,zero
 400f580:	102ad0fa 	srli	r21,r2,3
 400f584:	9900004c 	andi	r4,r19,1
 400f588:	0005883a 	mov	r2,zero
 400f58c:	ac6ab03a 	or	r21,r21,r17
 400f590:	003e0706 	br	400edb0 <__alt_data_end+0xfc00edb0>
 400f594:	1007883a 	mov	r3,r2
 400f598:	0023883a 	mov	r17,zero
 400f59c:	8820927a 	slli	r16,r17,9
 400f5a0:	1805883a 	mov	r2,r3
 400f5a4:	8822977a 	slli	r17,r17,29
 400f5a8:	8020d33a 	srli	r16,r16,12
 400f5ac:	003ff406 	br	400f580 <__alt_data_end+0xfc00f580>
 400f5b0:	10c003cc 	andi	r3,r2,15
 400f5b4:	01000104 	movi	r4,4
 400f5b8:	193ff626 	beq	r3,r4,400f594 <__alt_data_end+0xfc00f594>
 400f5bc:	0023883a 	mov	r17,zero
 400f5c0:	003fc806 	br	400f4e4 <__alt_data_end+0xfc00f4e4>
 400f5c4:	a8bfd136 	bltu	r21,r2,400f50c <__alt_data_end+0xfc00f50c>
 400f5c8:	2823883a 	mov	r17,r5
 400f5cc:	003fa606 	br	400f468 <__alt_data_end+0xfc00f468>
 400f5d0:	d9800017 	ldw	r6,0(sp)
 400f5d4:	30bfd436 	bltu	r6,r2,400f528 <__alt_data_end+0xfc00f528>
 400f5d8:	2829883a 	mov	r20,r5
 400f5dc:	003f6406 	br	400f370 <__alt_data_end+0xfc00f370>
 400f5e0:	0021883a 	mov	r16,zero
 400f5e4:	003fe006 	br	400f568 <__alt_data_end+0xfc00f568>
 400f5e8:	00800434 	movhi	r2,16
 400f5ec:	8c000234 	orhi	r16,r17,8
 400f5f0:	10bfffc4 	addi	r2,r2,-1
 400f5f4:	e009883a 	mov	r4,fp
 400f5f8:	80a0703a 	and	r16,r16,r2
 400f5fc:	a02b883a 	mov	r21,r20
 400f600:	003e4e06 	br	400ef3c <__alt_data_end+0xfc00ef3c>

0400f604 <__eqdf2>:
 400f604:	2804d53a 	srli	r2,r5,20
 400f608:	3806d53a 	srli	r3,r7,20
 400f60c:	02000434 	movhi	r8,16
 400f610:	423fffc4 	addi	r8,r8,-1
 400f614:	1081ffcc 	andi	r2,r2,2047
 400f618:	0281ffc4 	movi	r10,2047
 400f61c:	2a12703a 	and	r9,r5,r8
 400f620:	18c1ffcc 	andi	r3,r3,2047
 400f624:	3a10703a 	and	r8,r7,r8
 400f628:	280ad7fa 	srli	r5,r5,31
 400f62c:	380ed7fa 	srli	r7,r7,31
 400f630:	12801026 	beq	r2,r10,400f674 <__eqdf2+0x70>
 400f634:	0281ffc4 	movi	r10,2047
 400f638:	1a800a26 	beq	r3,r10,400f664 <__eqdf2+0x60>
 400f63c:	10c00226 	beq	r2,r3,400f648 <__eqdf2+0x44>
 400f640:	00800044 	movi	r2,1
 400f644:	f800283a 	ret
 400f648:	4a3ffd1e 	bne	r9,r8,400f640 <__alt_data_end+0xfc00f640>
 400f64c:	21bffc1e 	bne	r4,r6,400f640 <__alt_data_end+0xfc00f640>
 400f650:	29c00c26 	beq	r5,r7,400f684 <__eqdf2+0x80>
 400f654:	103ffa1e 	bne	r2,zero,400f640 <__alt_data_end+0xfc00f640>
 400f658:	2244b03a 	or	r2,r4,r9
 400f65c:	1004c03a 	cmpne	r2,r2,zero
 400f660:	f800283a 	ret
 400f664:	3214b03a 	or	r10,r6,r8
 400f668:	503ff426 	beq	r10,zero,400f63c <__alt_data_end+0xfc00f63c>
 400f66c:	00800044 	movi	r2,1
 400f670:	f800283a 	ret
 400f674:	2254b03a 	or	r10,r4,r9
 400f678:	503fee26 	beq	r10,zero,400f634 <__alt_data_end+0xfc00f634>
 400f67c:	00800044 	movi	r2,1
 400f680:	f800283a 	ret
 400f684:	0005883a 	mov	r2,zero
 400f688:	f800283a 	ret

0400f68c <__gedf2>:
 400f68c:	2804d53a 	srli	r2,r5,20
 400f690:	3806d53a 	srli	r3,r7,20
 400f694:	02000434 	movhi	r8,16
 400f698:	423fffc4 	addi	r8,r8,-1
 400f69c:	1081ffcc 	andi	r2,r2,2047
 400f6a0:	0241ffc4 	movi	r9,2047
 400f6a4:	2a14703a 	and	r10,r5,r8
 400f6a8:	18c1ffcc 	andi	r3,r3,2047
 400f6ac:	3a10703a 	and	r8,r7,r8
 400f6b0:	280ad7fa 	srli	r5,r5,31
 400f6b4:	380ed7fa 	srli	r7,r7,31
 400f6b8:	12401d26 	beq	r2,r9,400f730 <__gedf2+0xa4>
 400f6bc:	0241ffc4 	movi	r9,2047
 400f6c0:	1a401226 	beq	r3,r9,400f70c <__gedf2+0x80>
 400f6c4:	1000081e 	bne	r2,zero,400f6e8 <__gedf2+0x5c>
 400f6c8:	2296b03a 	or	r11,r4,r10
 400f6cc:	5813003a 	cmpeq	r9,r11,zero
 400f6d0:	1800091e 	bne	r3,zero,400f6f8 <__gedf2+0x6c>
 400f6d4:	3218b03a 	or	r12,r6,r8
 400f6d8:	6000071e 	bne	r12,zero,400f6f8 <__gedf2+0x6c>
 400f6dc:	0005883a 	mov	r2,zero
 400f6e0:	5800101e 	bne	r11,zero,400f724 <__gedf2+0x98>
 400f6e4:	f800283a 	ret
 400f6e8:	18000c1e 	bne	r3,zero,400f71c <__gedf2+0x90>
 400f6ec:	3212b03a 	or	r9,r6,r8
 400f6f0:	48000c26 	beq	r9,zero,400f724 <__gedf2+0x98>
 400f6f4:	0013883a 	mov	r9,zero
 400f6f8:	39c03fcc 	andi	r7,r7,255
 400f6fc:	48000826 	beq	r9,zero,400f720 <__gedf2+0x94>
 400f700:	38000926 	beq	r7,zero,400f728 <__gedf2+0x9c>
 400f704:	00800044 	movi	r2,1
 400f708:	f800283a 	ret
 400f70c:	3212b03a 	or	r9,r6,r8
 400f710:	483fec26 	beq	r9,zero,400f6c4 <__alt_data_end+0xfc00f6c4>
 400f714:	00bfff84 	movi	r2,-2
 400f718:	f800283a 	ret
 400f71c:	39c03fcc 	andi	r7,r7,255
 400f720:	29c00626 	beq	r5,r7,400f73c <__gedf2+0xb0>
 400f724:	283ff726 	beq	r5,zero,400f704 <__alt_data_end+0xfc00f704>
 400f728:	00bfffc4 	movi	r2,-1
 400f72c:	f800283a 	ret
 400f730:	2292b03a 	or	r9,r4,r10
 400f734:	483fe126 	beq	r9,zero,400f6bc <__alt_data_end+0xfc00f6bc>
 400f738:	003ff606 	br	400f714 <__alt_data_end+0xfc00f714>
 400f73c:	18bff916 	blt	r3,r2,400f724 <__alt_data_end+0xfc00f724>
 400f740:	10c00316 	blt	r2,r3,400f750 <__gedf2+0xc4>
 400f744:	42bff736 	bltu	r8,r10,400f724 <__alt_data_end+0xfc00f724>
 400f748:	52000326 	beq	r10,r8,400f758 <__gedf2+0xcc>
 400f74c:	5200042e 	bgeu	r10,r8,400f760 <__gedf2+0xd4>
 400f750:	283fec1e 	bne	r5,zero,400f704 <__alt_data_end+0xfc00f704>
 400f754:	003ff406 	br	400f728 <__alt_data_end+0xfc00f728>
 400f758:	313ff236 	bltu	r6,r4,400f724 <__alt_data_end+0xfc00f724>
 400f75c:	21bffc36 	bltu	r4,r6,400f750 <__alt_data_end+0xfc00f750>
 400f760:	0005883a 	mov	r2,zero
 400f764:	f800283a 	ret

0400f768 <__ledf2>:
 400f768:	2804d53a 	srli	r2,r5,20
 400f76c:	3810d53a 	srli	r8,r7,20
 400f770:	00c00434 	movhi	r3,16
 400f774:	18ffffc4 	addi	r3,r3,-1
 400f778:	1081ffcc 	andi	r2,r2,2047
 400f77c:	0241ffc4 	movi	r9,2047
 400f780:	28d4703a 	and	r10,r5,r3
 400f784:	4201ffcc 	andi	r8,r8,2047
 400f788:	38c6703a 	and	r3,r7,r3
 400f78c:	280ad7fa 	srli	r5,r5,31
 400f790:	380ed7fa 	srli	r7,r7,31
 400f794:	12401f26 	beq	r2,r9,400f814 <__ledf2+0xac>
 400f798:	0241ffc4 	movi	r9,2047
 400f79c:	42401426 	beq	r8,r9,400f7f0 <__ledf2+0x88>
 400f7a0:	1000091e 	bne	r2,zero,400f7c8 <__ledf2+0x60>
 400f7a4:	2296b03a 	or	r11,r4,r10
 400f7a8:	5813003a 	cmpeq	r9,r11,zero
 400f7ac:	29403fcc 	andi	r5,r5,255
 400f7b0:	40000a1e 	bne	r8,zero,400f7dc <__ledf2+0x74>
 400f7b4:	30d8b03a 	or	r12,r6,r3
 400f7b8:	6000081e 	bne	r12,zero,400f7dc <__ledf2+0x74>
 400f7bc:	0005883a 	mov	r2,zero
 400f7c0:	5800111e 	bne	r11,zero,400f808 <__ledf2+0xa0>
 400f7c4:	f800283a 	ret
 400f7c8:	29403fcc 	andi	r5,r5,255
 400f7cc:	40000c1e 	bne	r8,zero,400f800 <__ledf2+0x98>
 400f7d0:	30d2b03a 	or	r9,r6,r3
 400f7d4:	48000c26 	beq	r9,zero,400f808 <__ledf2+0xa0>
 400f7d8:	0013883a 	mov	r9,zero
 400f7dc:	39c03fcc 	andi	r7,r7,255
 400f7e0:	48000826 	beq	r9,zero,400f804 <__ledf2+0x9c>
 400f7e4:	38001126 	beq	r7,zero,400f82c <__ledf2+0xc4>
 400f7e8:	00800044 	movi	r2,1
 400f7ec:	f800283a 	ret
 400f7f0:	30d2b03a 	or	r9,r6,r3
 400f7f4:	483fea26 	beq	r9,zero,400f7a0 <__alt_data_end+0xfc00f7a0>
 400f7f8:	00800084 	movi	r2,2
 400f7fc:	f800283a 	ret
 400f800:	39c03fcc 	andi	r7,r7,255
 400f804:	39400726 	beq	r7,r5,400f824 <__ledf2+0xbc>
 400f808:	2800081e 	bne	r5,zero,400f82c <__ledf2+0xc4>
 400f80c:	00800044 	movi	r2,1
 400f810:	f800283a 	ret
 400f814:	2292b03a 	or	r9,r4,r10
 400f818:	483fdf26 	beq	r9,zero,400f798 <__alt_data_end+0xfc00f798>
 400f81c:	00800084 	movi	r2,2
 400f820:	f800283a 	ret
 400f824:	4080030e 	bge	r8,r2,400f834 <__ledf2+0xcc>
 400f828:	383fef26 	beq	r7,zero,400f7e8 <__alt_data_end+0xfc00f7e8>
 400f82c:	00bfffc4 	movi	r2,-1
 400f830:	f800283a 	ret
 400f834:	123feb16 	blt	r2,r8,400f7e4 <__alt_data_end+0xfc00f7e4>
 400f838:	1abff336 	bltu	r3,r10,400f808 <__alt_data_end+0xfc00f808>
 400f83c:	50c00326 	beq	r10,r3,400f84c <__ledf2+0xe4>
 400f840:	50c0042e 	bgeu	r10,r3,400f854 <__ledf2+0xec>
 400f844:	283fe81e 	bne	r5,zero,400f7e8 <__alt_data_end+0xfc00f7e8>
 400f848:	003ff806 	br	400f82c <__alt_data_end+0xfc00f82c>
 400f84c:	313fee36 	bltu	r6,r4,400f808 <__alt_data_end+0xfc00f808>
 400f850:	21bffc36 	bltu	r4,r6,400f844 <__alt_data_end+0xfc00f844>
 400f854:	0005883a 	mov	r2,zero
 400f858:	f800283a 	ret

0400f85c <__muldf3>:
 400f85c:	deffee04 	addi	sp,sp,-72
 400f860:	dd000c15 	stw	r20,48(sp)
 400f864:	2828d53a 	srli	r20,r5,20
 400f868:	ddc00f15 	stw	r23,60(sp)
 400f86c:	282ed7fa 	srli	r23,r5,31
 400f870:	dc000815 	stw	r16,32(sp)
 400f874:	04000434 	movhi	r16,16
 400f878:	dcc00b15 	stw	r19,44(sp)
 400f87c:	843fffc4 	addi	r16,r16,-1
 400f880:	dfc01115 	stw	ra,68(sp)
 400f884:	df001015 	stw	fp,64(sp)
 400f888:	dd800e15 	stw	r22,56(sp)
 400f88c:	dd400d15 	stw	r21,52(sp)
 400f890:	dc800a15 	stw	r18,40(sp)
 400f894:	dc400915 	stw	r17,36(sp)
 400f898:	a501ffcc 	andi	r20,r20,2047
 400f89c:	2c20703a 	and	r16,r5,r16
 400f8a0:	b827883a 	mov	r19,r23
 400f8a4:	ba403fcc 	andi	r9,r23,255
 400f8a8:	a0006026 	beq	r20,zero,400fa2c <__muldf3+0x1d0>
 400f8ac:	0081ffc4 	movi	r2,2047
 400f8b0:	202d883a 	mov	r22,r4
 400f8b4:	a0803626 	beq	r20,r2,400f990 <__muldf3+0x134>
 400f8b8:	84000434 	orhi	r16,r16,16
 400f8bc:	200ad77a 	srli	r5,r4,29
 400f8c0:	800490fa 	slli	r2,r16,3
 400f8c4:	202c90fa 	slli	r22,r4,3
 400f8c8:	a53f0044 	addi	r20,r20,-1023
 400f8cc:	28a0b03a 	or	r16,r5,r2
 400f8d0:	002b883a 	mov	r21,zero
 400f8d4:	000b883a 	mov	r5,zero
 400f8d8:	3804d53a 	srli	r2,r7,20
 400f8dc:	3838d7fa 	srli	fp,r7,31
 400f8e0:	04400434 	movhi	r17,16
 400f8e4:	8c7fffc4 	addi	r17,r17,-1
 400f8e8:	1081ffcc 	andi	r2,r2,2047
 400f8ec:	3025883a 	mov	r18,r6
 400f8f0:	3c62703a 	and	r17,r7,r17
 400f8f4:	e2803fcc 	andi	r10,fp,255
 400f8f8:	10006d26 	beq	r2,zero,400fab0 <__muldf3+0x254>
 400f8fc:	00c1ffc4 	movi	r3,2047
 400f900:	10c06526 	beq	r2,r3,400fa98 <__muldf3+0x23c>
 400f904:	8c400434 	orhi	r17,r17,16
 400f908:	300ed77a 	srli	r7,r6,29
 400f90c:	880690fa 	slli	r3,r17,3
 400f910:	302490fa 	slli	r18,r6,3
 400f914:	10bf0044 	addi	r2,r2,-1023
 400f918:	38e2b03a 	or	r17,r7,r3
 400f91c:	000f883a 	mov	r7,zero
 400f920:	a087883a 	add	r3,r20,r2
 400f924:	010003c4 	movi	r4,15
 400f928:	3d44b03a 	or	r2,r7,r21
 400f92c:	e5ccf03a 	xor	r6,fp,r23
 400f930:	1a000044 	addi	r8,r3,1
 400f934:	20809b36 	bltu	r4,r2,400fba4 <__muldf3+0x348>
 400f938:	100490ba 	slli	r2,r2,2
 400f93c:	01010074 	movhi	r4,1025
 400f940:	213e5404 	addi	r4,r4,-1712
 400f944:	1105883a 	add	r2,r2,r4
 400f948:	10800017 	ldw	r2,0(r2)
 400f94c:	1000683a 	jmp	r2
 400f950:	0400fba4 	muli	r16,zero,1006
 400f954:	0400f9b0 	cmpltui	r16,zero,998
 400f958:	0400f9b0 	cmpltui	r16,zero,998
 400f95c:	0400f9ac 	andhi	r16,zero,998
 400f960:	0400fb80 	call	400fb8 <__alt_mem_sdram-0x3bff048>
 400f964:	0400fb80 	call	400fb8 <__alt_mem_sdram-0x3bff048>
 400f968:	0400fb68 	cmpgeui	r16,zero,1005
 400f96c:	0400f9ac 	andhi	r16,zero,998
 400f970:	0400fb80 	call	400fb8 <__alt_mem_sdram-0x3bff048>
 400f974:	0400fb68 	cmpgeui	r16,zero,1005
 400f978:	0400fb80 	call	400fb8 <__alt_mem_sdram-0x3bff048>
 400f97c:	0400f9ac 	andhi	r16,zero,998
 400f980:	0400fb90 	cmplti	r16,zero,1006
 400f984:	0400fb90 	cmplti	r16,zero,1006
 400f988:	0400fb90 	cmplti	r16,zero,1006
 400f98c:	0400fef0 	cmpltui	r16,zero,1019
 400f990:	2404b03a 	or	r2,r4,r16
 400f994:	1000711e 	bne	r2,zero,400fb5c <__muldf3+0x300>
 400f998:	05400204 	movi	r21,8
 400f99c:	0021883a 	mov	r16,zero
 400f9a0:	002d883a 	mov	r22,zero
 400f9a4:	01400084 	movi	r5,2
 400f9a8:	003fcb06 	br	400f8d8 <__alt_data_end+0xfc00f8d8>
 400f9ac:	500d883a 	mov	r6,r10
 400f9b0:	00800084 	movi	r2,2
 400f9b4:	38805926 	beq	r7,r2,400fb1c <__muldf3+0x2c0>
 400f9b8:	008000c4 	movi	r2,3
 400f9bc:	3881bb26 	beq	r7,r2,40100ac <__muldf3+0x850>
 400f9c0:	00800044 	movi	r2,1
 400f9c4:	3881961e 	bne	r7,r2,4010020 <__muldf3+0x7c4>
 400f9c8:	3027883a 	mov	r19,r6
 400f9cc:	0005883a 	mov	r2,zero
 400f9d0:	0021883a 	mov	r16,zero
 400f9d4:	002d883a 	mov	r22,zero
 400f9d8:	1004953a 	slli	r2,r2,20
 400f9dc:	98c03fcc 	andi	r3,r19,255
 400f9e0:	04400434 	movhi	r17,16
 400f9e4:	8c7fffc4 	addi	r17,r17,-1
 400f9e8:	180697fa 	slli	r3,r3,31
 400f9ec:	8460703a 	and	r16,r16,r17
 400f9f0:	80a0b03a 	or	r16,r16,r2
 400f9f4:	80c6b03a 	or	r3,r16,r3
 400f9f8:	b005883a 	mov	r2,r22
 400f9fc:	dfc01117 	ldw	ra,68(sp)
 400fa00:	df001017 	ldw	fp,64(sp)
 400fa04:	ddc00f17 	ldw	r23,60(sp)
 400fa08:	dd800e17 	ldw	r22,56(sp)
 400fa0c:	dd400d17 	ldw	r21,52(sp)
 400fa10:	dd000c17 	ldw	r20,48(sp)
 400fa14:	dcc00b17 	ldw	r19,44(sp)
 400fa18:	dc800a17 	ldw	r18,40(sp)
 400fa1c:	dc400917 	ldw	r17,36(sp)
 400fa20:	dc000817 	ldw	r16,32(sp)
 400fa24:	dec01204 	addi	sp,sp,72
 400fa28:	f800283a 	ret
 400fa2c:	2404b03a 	or	r2,r4,r16
 400fa30:	202b883a 	mov	r21,r4
 400fa34:	10004426 	beq	r2,zero,400fb48 <__muldf3+0x2ec>
 400fa38:	80015126 	beq	r16,zero,400ff80 <__muldf3+0x724>
 400fa3c:	8009883a 	mov	r4,r16
 400fa40:	d9800715 	stw	r6,28(sp)
 400fa44:	d9c00215 	stw	r7,8(sp)
 400fa48:	da400415 	stw	r9,16(sp)
 400fa4c:	4003cdc0 	call	4003cdc <__clzsi2>
 400fa50:	d9800717 	ldw	r6,28(sp)
 400fa54:	d9c00217 	ldw	r7,8(sp)
 400fa58:	da400417 	ldw	r9,16(sp)
 400fa5c:	113ffd44 	addi	r4,r2,-11
 400fa60:	00c00704 	movi	r3,28
 400fa64:	19014216 	blt	r3,r4,400ff70 <__muldf3+0x714>
 400fa68:	00c00744 	movi	r3,29
 400fa6c:	15bffe04 	addi	r22,r2,-8
 400fa70:	1907c83a 	sub	r3,r3,r4
 400fa74:	85a0983a 	sll	r16,r16,r22
 400fa78:	a8c6d83a 	srl	r3,r21,r3
 400fa7c:	adac983a 	sll	r22,r21,r22
 400fa80:	1c20b03a 	or	r16,r3,r16
 400fa84:	1080fcc4 	addi	r2,r2,1011
 400fa88:	00a9c83a 	sub	r20,zero,r2
 400fa8c:	002b883a 	mov	r21,zero
 400fa90:	000b883a 	mov	r5,zero
 400fa94:	003f9006 	br	400f8d8 <__alt_data_end+0xfc00f8d8>
 400fa98:	3446b03a 	or	r3,r6,r17
 400fa9c:	1800281e 	bne	r3,zero,400fb40 <__muldf3+0x2e4>
 400faa0:	0023883a 	mov	r17,zero
 400faa4:	0025883a 	mov	r18,zero
 400faa8:	01c00084 	movi	r7,2
 400faac:	003f9c06 	br	400f920 <__alt_data_end+0xfc00f920>
 400fab0:	3446b03a 	or	r3,r6,r17
 400fab4:	18001e26 	beq	r3,zero,400fb30 <__muldf3+0x2d4>
 400fab8:	88012126 	beq	r17,zero,400ff40 <__muldf3+0x6e4>
 400fabc:	8809883a 	mov	r4,r17
 400fac0:	d9400215 	stw	r5,8(sp)
 400fac4:	d9800715 	stw	r6,28(sp)
 400fac8:	da400415 	stw	r9,16(sp)
 400facc:	da800315 	stw	r10,12(sp)
 400fad0:	4003cdc0 	call	4003cdc <__clzsi2>
 400fad4:	d9400217 	ldw	r5,8(sp)
 400fad8:	d9800717 	ldw	r6,28(sp)
 400fadc:	da400417 	ldw	r9,16(sp)
 400fae0:	da800317 	ldw	r10,12(sp)
 400fae4:	113ffd44 	addi	r4,r2,-11
 400fae8:	00c00704 	movi	r3,28
 400faec:	19011016 	blt	r3,r4,400ff30 <__muldf3+0x6d4>
 400faf0:	00c00744 	movi	r3,29
 400faf4:	14bffe04 	addi	r18,r2,-8
 400faf8:	1907c83a 	sub	r3,r3,r4
 400fafc:	8ca2983a 	sll	r17,r17,r18
 400fb00:	30c6d83a 	srl	r3,r6,r3
 400fb04:	34a4983a 	sll	r18,r6,r18
 400fb08:	1c62b03a 	or	r17,r3,r17
 400fb0c:	1080fcc4 	addi	r2,r2,1011
 400fb10:	0085c83a 	sub	r2,zero,r2
 400fb14:	000f883a 	mov	r7,zero
 400fb18:	003f8106 	br	400f920 <__alt_data_end+0xfc00f920>
 400fb1c:	3027883a 	mov	r19,r6
 400fb20:	0081ffc4 	movi	r2,2047
 400fb24:	0021883a 	mov	r16,zero
 400fb28:	002d883a 	mov	r22,zero
 400fb2c:	003faa06 	br	400f9d8 <__alt_data_end+0xfc00f9d8>
 400fb30:	0023883a 	mov	r17,zero
 400fb34:	0025883a 	mov	r18,zero
 400fb38:	01c00044 	movi	r7,1
 400fb3c:	003f7806 	br	400f920 <__alt_data_end+0xfc00f920>
 400fb40:	01c000c4 	movi	r7,3
 400fb44:	003f7606 	br	400f920 <__alt_data_end+0xfc00f920>
 400fb48:	05400104 	movi	r21,4
 400fb4c:	0021883a 	mov	r16,zero
 400fb50:	002d883a 	mov	r22,zero
 400fb54:	01400044 	movi	r5,1
 400fb58:	003f5f06 	br	400f8d8 <__alt_data_end+0xfc00f8d8>
 400fb5c:	05400304 	movi	r21,12
 400fb60:	014000c4 	movi	r5,3
 400fb64:	003f5c06 	br	400f8d8 <__alt_data_end+0xfc00f8d8>
 400fb68:	04000434 	movhi	r16,16
 400fb6c:	0027883a 	mov	r19,zero
 400fb70:	843fffc4 	addi	r16,r16,-1
 400fb74:	05bfffc4 	movi	r22,-1
 400fb78:	0081ffc4 	movi	r2,2047
 400fb7c:	003f9606 	br	400f9d8 <__alt_data_end+0xfc00f9d8>
 400fb80:	8023883a 	mov	r17,r16
 400fb84:	b025883a 	mov	r18,r22
 400fb88:	280f883a 	mov	r7,r5
 400fb8c:	003f8806 	br	400f9b0 <__alt_data_end+0xfc00f9b0>
 400fb90:	8023883a 	mov	r17,r16
 400fb94:	b025883a 	mov	r18,r22
 400fb98:	480d883a 	mov	r6,r9
 400fb9c:	280f883a 	mov	r7,r5
 400fba0:	003f8306 	br	400f9b0 <__alt_data_end+0xfc00f9b0>
 400fba4:	b026d43a 	srli	r19,r22,16
 400fba8:	902ed43a 	srli	r23,r18,16
 400fbac:	b5bfffcc 	andi	r22,r22,65535
 400fbb0:	94bfffcc 	andi	r18,r18,65535
 400fbb4:	b00b883a 	mov	r5,r22
 400fbb8:	9009883a 	mov	r4,r18
 400fbbc:	d8c00515 	stw	r3,20(sp)
 400fbc0:	d9800715 	stw	r6,28(sp)
 400fbc4:	da000615 	stw	r8,24(sp)
 400fbc8:	40031840 	call	4003184 <__mulsi3>
 400fbcc:	980b883a 	mov	r5,r19
 400fbd0:	9009883a 	mov	r4,r18
 400fbd4:	1029883a 	mov	r20,r2
 400fbd8:	40031840 	call	4003184 <__mulsi3>
 400fbdc:	b80b883a 	mov	r5,r23
 400fbe0:	9809883a 	mov	r4,r19
 400fbe4:	102b883a 	mov	r21,r2
 400fbe8:	40031840 	call	4003184 <__mulsi3>
 400fbec:	b809883a 	mov	r4,r23
 400fbf0:	b00b883a 	mov	r5,r22
 400fbf4:	1039883a 	mov	fp,r2
 400fbf8:	40031840 	call	4003184 <__mulsi3>
 400fbfc:	a008d43a 	srli	r4,r20,16
 400fc00:	1545883a 	add	r2,r2,r21
 400fc04:	d8c00517 	ldw	r3,20(sp)
 400fc08:	2085883a 	add	r2,r4,r2
 400fc0c:	d9800717 	ldw	r6,28(sp)
 400fc10:	da000617 	ldw	r8,24(sp)
 400fc14:	1540022e 	bgeu	r2,r21,400fc20 <__muldf3+0x3c4>
 400fc18:	01000074 	movhi	r4,1
 400fc1c:	e139883a 	add	fp,fp,r4
 400fc20:	100e943a 	slli	r7,r2,16
 400fc24:	1004d43a 	srli	r2,r2,16
 400fc28:	882ad43a 	srli	r21,r17,16
 400fc2c:	a53fffcc 	andi	r20,r20,65535
 400fc30:	8c7fffcc 	andi	r17,r17,65535
 400fc34:	3d29883a 	add	r20,r7,r20
 400fc38:	b00b883a 	mov	r5,r22
 400fc3c:	8809883a 	mov	r4,r17
 400fc40:	d8c00515 	stw	r3,20(sp)
 400fc44:	d9800715 	stw	r6,28(sp)
 400fc48:	da000615 	stw	r8,24(sp)
 400fc4c:	dd000115 	stw	r20,4(sp)
 400fc50:	d8800015 	stw	r2,0(sp)
 400fc54:	40031840 	call	4003184 <__mulsi3>
 400fc58:	980b883a 	mov	r5,r19
 400fc5c:	8809883a 	mov	r4,r17
 400fc60:	d8800215 	stw	r2,8(sp)
 400fc64:	40031840 	call	4003184 <__mulsi3>
 400fc68:	9809883a 	mov	r4,r19
 400fc6c:	a80b883a 	mov	r5,r21
 400fc70:	1029883a 	mov	r20,r2
 400fc74:	40031840 	call	4003184 <__mulsi3>
 400fc78:	b00b883a 	mov	r5,r22
 400fc7c:	a809883a 	mov	r4,r21
 400fc80:	d8800415 	stw	r2,16(sp)
 400fc84:	40031840 	call	4003184 <__mulsi3>
 400fc88:	d9c00217 	ldw	r7,8(sp)
 400fc8c:	1505883a 	add	r2,r2,r20
 400fc90:	d8c00517 	ldw	r3,20(sp)
 400fc94:	3826d43a 	srli	r19,r7,16
 400fc98:	d9800717 	ldw	r6,28(sp)
 400fc9c:	da000617 	ldw	r8,24(sp)
 400fca0:	9885883a 	add	r2,r19,r2
 400fca4:	da400417 	ldw	r9,16(sp)
 400fca8:	1500022e 	bgeu	r2,r20,400fcb4 <__muldf3+0x458>
 400fcac:	01000074 	movhi	r4,1
 400fcb0:	4913883a 	add	r9,r9,r4
 400fcb4:	1028d43a 	srli	r20,r2,16
 400fcb8:	1004943a 	slli	r2,r2,16
 400fcbc:	802cd43a 	srli	r22,r16,16
 400fcc0:	843fffcc 	andi	r16,r16,65535
 400fcc4:	3cffffcc 	andi	r19,r7,65535
 400fcc8:	9009883a 	mov	r4,r18
 400fccc:	800b883a 	mov	r5,r16
 400fcd0:	a269883a 	add	r20,r20,r9
 400fcd4:	d8c00515 	stw	r3,20(sp)
 400fcd8:	d9800715 	stw	r6,28(sp)
 400fcdc:	da000615 	stw	r8,24(sp)
 400fce0:	14e7883a 	add	r19,r2,r19
 400fce4:	40031840 	call	4003184 <__mulsi3>
 400fce8:	9009883a 	mov	r4,r18
 400fcec:	b00b883a 	mov	r5,r22
 400fcf0:	d8800315 	stw	r2,12(sp)
 400fcf4:	40031840 	call	4003184 <__mulsi3>
 400fcf8:	b809883a 	mov	r4,r23
 400fcfc:	b00b883a 	mov	r5,r22
 400fd00:	d8800215 	stw	r2,8(sp)
 400fd04:	40031840 	call	4003184 <__mulsi3>
 400fd08:	b80b883a 	mov	r5,r23
 400fd0c:	8009883a 	mov	r4,r16
 400fd10:	d8800415 	stw	r2,16(sp)
 400fd14:	40031840 	call	4003184 <__mulsi3>
 400fd18:	da800317 	ldw	r10,12(sp)
 400fd1c:	d9c00217 	ldw	r7,8(sp)
 400fd20:	d9000017 	ldw	r4,0(sp)
 400fd24:	502ed43a 	srli	r23,r10,16
 400fd28:	11c5883a 	add	r2,r2,r7
 400fd2c:	24e5883a 	add	r18,r4,r19
 400fd30:	b885883a 	add	r2,r23,r2
 400fd34:	d8c00517 	ldw	r3,20(sp)
 400fd38:	d9800717 	ldw	r6,28(sp)
 400fd3c:	da000617 	ldw	r8,24(sp)
 400fd40:	da400417 	ldw	r9,16(sp)
 400fd44:	11c0022e 	bgeu	r2,r7,400fd50 <__muldf3+0x4f4>
 400fd48:	01000074 	movhi	r4,1
 400fd4c:	4913883a 	add	r9,r9,r4
 400fd50:	100ed43a 	srli	r7,r2,16
 400fd54:	1004943a 	slli	r2,r2,16
 400fd58:	55ffffcc 	andi	r23,r10,65535
 400fd5c:	3a53883a 	add	r9,r7,r9
 400fd60:	8809883a 	mov	r4,r17
 400fd64:	800b883a 	mov	r5,r16
 400fd68:	d8c00515 	stw	r3,20(sp)
 400fd6c:	d9800715 	stw	r6,28(sp)
 400fd70:	da000615 	stw	r8,24(sp)
 400fd74:	da400415 	stw	r9,16(sp)
 400fd78:	15ef883a 	add	r23,r2,r23
 400fd7c:	40031840 	call	4003184 <__mulsi3>
 400fd80:	8809883a 	mov	r4,r17
 400fd84:	b00b883a 	mov	r5,r22
 400fd88:	d8800215 	stw	r2,8(sp)
 400fd8c:	40031840 	call	4003184 <__mulsi3>
 400fd90:	b00b883a 	mov	r5,r22
 400fd94:	a809883a 	mov	r4,r21
 400fd98:	d8800315 	stw	r2,12(sp)
 400fd9c:	40031840 	call	4003184 <__mulsi3>
 400fda0:	8009883a 	mov	r4,r16
 400fda4:	a80b883a 	mov	r5,r21
 400fda8:	1023883a 	mov	r17,r2
 400fdac:	40031840 	call	4003184 <__mulsi3>
 400fdb0:	d9c00217 	ldw	r7,8(sp)
 400fdb4:	da800317 	ldw	r10,12(sp)
 400fdb8:	d8c00517 	ldw	r3,20(sp)
 400fdbc:	3808d43a 	srli	r4,r7,16
 400fdc0:	1285883a 	add	r2,r2,r10
 400fdc4:	d9800717 	ldw	r6,28(sp)
 400fdc8:	2085883a 	add	r2,r4,r2
 400fdcc:	da000617 	ldw	r8,24(sp)
 400fdd0:	da400417 	ldw	r9,16(sp)
 400fdd4:	1280022e 	bgeu	r2,r10,400fde0 <__muldf3+0x584>
 400fdd8:	01000074 	movhi	r4,1
 400fddc:	8923883a 	add	r17,r17,r4
 400fde0:	1008943a 	slli	r4,r2,16
 400fde4:	39ffffcc 	andi	r7,r7,65535
 400fde8:	e4b9883a 	add	fp,fp,r18
 400fdec:	21cf883a 	add	r7,r4,r7
 400fdf0:	e4e7803a 	cmpltu	r19,fp,r19
 400fdf4:	3d0f883a 	add	r7,r7,r20
 400fdf8:	bf39883a 	add	fp,r23,fp
 400fdfc:	99c9883a 	add	r4,r19,r7
 400fe00:	e5ef803a 	cmpltu	r23,fp,r23
 400fe04:	490b883a 	add	r5,r9,r4
 400fe08:	1004d43a 	srli	r2,r2,16
 400fe0c:	b965883a 	add	r18,r23,r5
 400fe10:	24c9803a 	cmpltu	r4,r4,r19
 400fe14:	3d29803a 	cmpltu	r20,r7,r20
 400fe18:	a128b03a 	or	r20,r20,r4
 400fe1c:	95ef803a 	cmpltu	r23,r18,r23
 400fe20:	2a53803a 	cmpltu	r9,r5,r9
 400fe24:	a0a9883a 	add	r20,r20,r2
 400fe28:	4deeb03a 	or	r23,r9,r23
 400fe2c:	a5ef883a 	add	r23,r20,r23
 400fe30:	bc63883a 	add	r17,r23,r17
 400fe34:	e004927a 	slli	r2,fp,9
 400fe38:	d9000117 	ldw	r4,4(sp)
 400fe3c:	882e927a 	slli	r23,r17,9
 400fe40:	9022d5fa 	srli	r17,r18,23
 400fe44:	e038d5fa 	srli	fp,fp,23
 400fe48:	1104b03a 	or	r2,r2,r4
 400fe4c:	9024927a 	slli	r18,r18,9
 400fe50:	1004c03a 	cmpne	r2,r2,zero
 400fe54:	bc62b03a 	or	r17,r23,r17
 400fe58:	1738b03a 	or	fp,r2,fp
 400fe5c:	8880402c 	andhi	r2,r17,256
 400fe60:	e4a4b03a 	or	r18,fp,r18
 400fe64:	10000726 	beq	r2,zero,400fe84 <__muldf3+0x628>
 400fe68:	9006d07a 	srli	r3,r18,1
 400fe6c:	880497fa 	slli	r2,r17,31
 400fe70:	9480004c 	andi	r18,r18,1
 400fe74:	8822d07a 	srli	r17,r17,1
 400fe78:	1ca4b03a 	or	r18,r3,r18
 400fe7c:	14a4b03a 	or	r18,r2,r18
 400fe80:	4007883a 	mov	r3,r8
 400fe84:	1880ffc4 	addi	r2,r3,1023
 400fe88:	0080460e 	bge	zero,r2,400ffa4 <__muldf3+0x748>
 400fe8c:	910001cc 	andi	r4,r18,7
 400fe90:	20000726 	beq	r4,zero,400feb0 <__muldf3+0x654>
 400fe94:	910003cc 	andi	r4,r18,15
 400fe98:	01400104 	movi	r5,4
 400fe9c:	21400426 	beq	r4,r5,400feb0 <__muldf3+0x654>
 400fea0:	9149883a 	add	r4,r18,r5
 400fea4:	24a5803a 	cmpltu	r18,r4,r18
 400fea8:	8ca3883a 	add	r17,r17,r18
 400feac:	2025883a 	mov	r18,r4
 400feb0:	8900402c 	andhi	r4,r17,256
 400feb4:	20000426 	beq	r4,zero,400fec8 <__muldf3+0x66c>
 400feb8:	18810004 	addi	r2,r3,1024
 400febc:	00ffc034 	movhi	r3,65280
 400fec0:	18ffffc4 	addi	r3,r3,-1
 400fec4:	88e2703a 	and	r17,r17,r3
 400fec8:	00c1ff84 	movi	r3,2046
 400fecc:	18bf1316 	blt	r3,r2,400fb1c <__alt_data_end+0xfc00fb1c>
 400fed0:	882c977a 	slli	r22,r17,29
 400fed4:	9024d0fa 	srli	r18,r18,3
 400fed8:	8822927a 	slli	r17,r17,9
 400fedc:	1081ffcc 	andi	r2,r2,2047
 400fee0:	b4acb03a 	or	r22,r22,r18
 400fee4:	8820d33a 	srli	r16,r17,12
 400fee8:	3027883a 	mov	r19,r6
 400feec:	003eba06 	br	400f9d8 <__alt_data_end+0xfc00f9d8>
 400fef0:	8080022c 	andhi	r2,r16,8
 400fef4:	10000926 	beq	r2,zero,400ff1c <__muldf3+0x6c0>
 400fef8:	8880022c 	andhi	r2,r17,8
 400fefc:	1000071e 	bne	r2,zero,400ff1c <__muldf3+0x6c0>
 400ff00:	00800434 	movhi	r2,16
 400ff04:	8c000234 	orhi	r16,r17,8
 400ff08:	10bfffc4 	addi	r2,r2,-1
 400ff0c:	e027883a 	mov	r19,fp
 400ff10:	80a0703a 	and	r16,r16,r2
 400ff14:	902d883a 	mov	r22,r18
 400ff18:	003f1706 	br	400fb78 <__alt_data_end+0xfc00fb78>
 400ff1c:	00800434 	movhi	r2,16
 400ff20:	84000234 	orhi	r16,r16,8
 400ff24:	10bfffc4 	addi	r2,r2,-1
 400ff28:	80a0703a 	and	r16,r16,r2
 400ff2c:	003f1206 	br	400fb78 <__alt_data_end+0xfc00fb78>
 400ff30:	147ff604 	addi	r17,r2,-40
 400ff34:	3462983a 	sll	r17,r6,r17
 400ff38:	0025883a 	mov	r18,zero
 400ff3c:	003ef306 	br	400fb0c <__alt_data_end+0xfc00fb0c>
 400ff40:	3009883a 	mov	r4,r6
 400ff44:	d9400215 	stw	r5,8(sp)
 400ff48:	d9800715 	stw	r6,28(sp)
 400ff4c:	da400415 	stw	r9,16(sp)
 400ff50:	da800315 	stw	r10,12(sp)
 400ff54:	4003cdc0 	call	4003cdc <__clzsi2>
 400ff58:	10800804 	addi	r2,r2,32
 400ff5c:	da800317 	ldw	r10,12(sp)
 400ff60:	da400417 	ldw	r9,16(sp)
 400ff64:	d9800717 	ldw	r6,28(sp)
 400ff68:	d9400217 	ldw	r5,8(sp)
 400ff6c:	003edd06 	br	400fae4 <__alt_data_end+0xfc00fae4>
 400ff70:	143ff604 	addi	r16,r2,-40
 400ff74:	ac20983a 	sll	r16,r21,r16
 400ff78:	002d883a 	mov	r22,zero
 400ff7c:	003ec106 	br	400fa84 <__alt_data_end+0xfc00fa84>
 400ff80:	d9800715 	stw	r6,28(sp)
 400ff84:	d9c00215 	stw	r7,8(sp)
 400ff88:	da400415 	stw	r9,16(sp)
 400ff8c:	4003cdc0 	call	4003cdc <__clzsi2>
 400ff90:	10800804 	addi	r2,r2,32
 400ff94:	da400417 	ldw	r9,16(sp)
 400ff98:	d9c00217 	ldw	r7,8(sp)
 400ff9c:	d9800717 	ldw	r6,28(sp)
 400ffa0:	003eae06 	br	400fa5c <__alt_data_end+0xfc00fa5c>
 400ffa4:	00c00044 	movi	r3,1
 400ffa8:	1887c83a 	sub	r3,r3,r2
 400ffac:	01000e04 	movi	r4,56
 400ffb0:	20fe8516 	blt	r4,r3,400f9c8 <__alt_data_end+0xfc00f9c8>
 400ffb4:	010007c4 	movi	r4,31
 400ffb8:	20c01b16 	blt	r4,r3,4010028 <__muldf3+0x7cc>
 400ffbc:	00800804 	movi	r2,32
 400ffc0:	10c5c83a 	sub	r2,r2,r3
 400ffc4:	888a983a 	sll	r5,r17,r2
 400ffc8:	90c8d83a 	srl	r4,r18,r3
 400ffcc:	9084983a 	sll	r2,r18,r2
 400ffd0:	88e2d83a 	srl	r17,r17,r3
 400ffd4:	2906b03a 	or	r3,r5,r4
 400ffd8:	1004c03a 	cmpne	r2,r2,zero
 400ffdc:	1886b03a 	or	r3,r3,r2
 400ffe0:	188001cc 	andi	r2,r3,7
 400ffe4:	10000726 	beq	r2,zero,4010004 <__muldf3+0x7a8>
 400ffe8:	188003cc 	andi	r2,r3,15
 400ffec:	01000104 	movi	r4,4
 400fff0:	11000426 	beq	r2,r4,4010004 <__muldf3+0x7a8>
 400fff4:	1805883a 	mov	r2,r3
 400fff8:	10c00104 	addi	r3,r2,4
 400fffc:	1885803a 	cmpltu	r2,r3,r2
 4010000:	88a3883a 	add	r17,r17,r2
 4010004:	8880202c 	andhi	r2,r17,128
 4010008:	10001c26 	beq	r2,zero,401007c <__muldf3+0x820>
 401000c:	3027883a 	mov	r19,r6
 4010010:	00800044 	movi	r2,1
 4010014:	0021883a 	mov	r16,zero
 4010018:	002d883a 	mov	r22,zero
 401001c:	003e6e06 	br	400f9d8 <__alt_data_end+0xfc00f9d8>
 4010020:	4007883a 	mov	r3,r8
 4010024:	003f9706 	br	400fe84 <__alt_data_end+0xfc00fe84>
 4010028:	017ff844 	movi	r5,-31
 401002c:	2885c83a 	sub	r2,r5,r2
 4010030:	888ad83a 	srl	r5,r17,r2
 4010034:	00800804 	movi	r2,32
 4010038:	18801a26 	beq	r3,r2,40100a4 <__muldf3+0x848>
 401003c:	01001004 	movi	r4,64
 4010040:	20c7c83a 	sub	r3,r4,r3
 4010044:	88e2983a 	sll	r17,r17,r3
 4010048:	8ca4b03a 	or	r18,r17,r18
 401004c:	9004c03a 	cmpne	r2,r18,zero
 4010050:	2884b03a 	or	r2,r5,r2
 4010054:	144001cc 	andi	r17,r2,7
 4010058:	88000d1e 	bne	r17,zero,4010090 <__muldf3+0x834>
 401005c:	0021883a 	mov	r16,zero
 4010060:	102cd0fa 	srli	r22,r2,3
 4010064:	3027883a 	mov	r19,r6
 4010068:	0005883a 	mov	r2,zero
 401006c:	b46cb03a 	or	r22,r22,r17
 4010070:	003e5906 	br	400f9d8 <__alt_data_end+0xfc00f9d8>
 4010074:	1007883a 	mov	r3,r2
 4010078:	0023883a 	mov	r17,zero
 401007c:	8820927a 	slli	r16,r17,9
 4010080:	1805883a 	mov	r2,r3
 4010084:	8822977a 	slli	r17,r17,29
 4010088:	8020d33a 	srli	r16,r16,12
 401008c:	003ff406 	br	4010060 <__alt_data_end+0xfc010060>
 4010090:	10c003cc 	andi	r3,r2,15
 4010094:	01000104 	movi	r4,4
 4010098:	193ff626 	beq	r3,r4,4010074 <__alt_data_end+0xfc010074>
 401009c:	0023883a 	mov	r17,zero
 40100a0:	003fd506 	br	400fff8 <__alt_data_end+0xfc00fff8>
 40100a4:	0023883a 	mov	r17,zero
 40100a8:	003fe706 	br	4010048 <__alt_data_end+0xfc010048>
 40100ac:	00800434 	movhi	r2,16
 40100b0:	8c000234 	orhi	r16,r17,8
 40100b4:	10bfffc4 	addi	r2,r2,-1
 40100b8:	3027883a 	mov	r19,r6
 40100bc:	80a0703a 	and	r16,r16,r2
 40100c0:	902d883a 	mov	r22,r18
 40100c4:	003eac06 	br	400fb78 <__alt_data_end+0xfc00fb78>

040100c8 <__subdf3>:
 40100c8:	02000434 	movhi	r8,16
 40100cc:	423fffc4 	addi	r8,r8,-1
 40100d0:	defffb04 	addi	sp,sp,-20
 40100d4:	2a14703a 	and	r10,r5,r8
 40100d8:	3812d53a 	srli	r9,r7,20
 40100dc:	3a10703a 	and	r8,r7,r8
 40100e0:	2006d77a 	srli	r3,r4,29
 40100e4:	3004d77a 	srli	r2,r6,29
 40100e8:	dc000015 	stw	r16,0(sp)
 40100ec:	501490fa 	slli	r10,r10,3
 40100f0:	2820d53a 	srli	r16,r5,20
 40100f4:	401090fa 	slli	r8,r8,3
 40100f8:	dc800215 	stw	r18,8(sp)
 40100fc:	dc400115 	stw	r17,4(sp)
 4010100:	dfc00415 	stw	ra,16(sp)
 4010104:	202290fa 	slli	r17,r4,3
 4010108:	dcc00315 	stw	r19,12(sp)
 401010c:	4a41ffcc 	andi	r9,r9,2047
 4010110:	0101ffc4 	movi	r4,2047
 4010114:	2824d7fa 	srli	r18,r5,31
 4010118:	8401ffcc 	andi	r16,r16,2047
 401011c:	50c6b03a 	or	r3,r10,r3
 4010120:	380ed7fa 	srli	r7,r7,31
 4010124:	408ab03a 	or	r5,r8,r2
 4010128:	300c90fa 	slli	r6,r6,3
 401012c:	49009626 	beq	r9,r4,4010388 <__subdf3+0x2c0>
 4010130:	39c0005c 	xori	r7,r7,1
 4010134:	8245c83a 	sub	r2,r16,r9
 4010138:	3c807426 	beq	r7,r18,401030c <__subdf3+0x244>
 401013c:	0080af0e 	bge	zero,r2,40103fc <__subdf3+0x334>
 4010140:	48002a1e 	bne	r9,zero,40101ec <__subdf3+0x124>
 4010144:	2988b03a 	or	r4,r5,r6
 4010148:	20009a1e 	bne	r4,zero,40103b4 <__subdf3+0x2ec>
 401014c:	888001cc 	andi	r2,r17,7
 4010150:	10000726 	beq	r2,zero,4010170 <__subdf3+0xa8>
 4010154:	888003cc 	andi	r2,r17,15
 4010158:	01000104 	movi	r4,4
 401015c:	11000426 	beq	r2,r4,4010170 <__subdf3+0xa8>
 4010160:	890b883a 	add	r5,r17,r4
 4010164:	2c63803a 	cmpltu	r17,r5,r17
 4010168:	1c47883a 	add	r3,r3,r17
 401016c:	2823883a 	mov	r17,r5
 4010170:	1880202c 	andhi	r2,r3,128
 4010174:	10005926 	beq	r2,zero,40102dc <__subdf3+0x214>
 4010178:	84000044 	addi	r16,r16,1
 401017c:	0081ffc4 	movi	r2,2047
 4010180:	8080be26 	beq	r16,r2,401047c <__subdf3+0x3b4>
 4010184:	017fe034 	movhi	r5,65408
 4010188:	297fffc4 	addi	r5,r5,-1
 401018c:	1946703a 	and	r3,r3,r5
 4010190:	1804977a 	slli	r2,r3,29
 4010194:	1806927a 	slli	r3,r3,9
 4010198:	8822d0fa 	srli	r17,r17,3
 401019c:	8401ffcc 	andi	r16,r16,2047
 40101a0:	180ad33a 	srli	r5,r3,12
 40101a4:	9100004c 	andi	r4,r18,1
 40101a8:	1444b03a 	or	r2,r2,r17
 40101ac:	80c1ffcc 	andi	r3,r16,2047
 40101b0:	1820953a 	slli	r16,r3,20
 40101b4:	20c03fcc 	andi	r3,r4,255
 40101b8:	180897fa 	slli	r4,r3,31
 40101bc:	00c00434 	movhi	r3,16
 40101c0:	18ffffc4 	addi	r3,r3,-1
 40101c4:	28c6703a 	and	r3,r5,r3
 40101c8:	1c06b03a 	or	r3,r3,r16
 40101cc:	1906b03a 	or	r3,r3,r4
 40101d0:	dfc00417 	ldw	ra,16(sp)
 40101d4:	dcc00317 	ldw	r19,12(sp)
 40101d8:	dc800217 	ldw	r18,8(sp)
 40101dc:	dc400117 	ldw	r17,4(sp)
 40101e0:	dc000017 	ldw	r16,0(sp)
 40101e4:	dec00504 	addi	sp,sp,20
 40101e8:	f800283a 	ret
 40101ec:	0101ffc4 	movi	r4,2047
 40101f0:	813fd626 	beq	r16,r4,401014c <__alt_data_end+0xfc01014c>
 40101f4:	29402034 	orhi	r5,r5,128
 40101f8:	01000e04 	movi	r4,56
 40101fc:	2080a316 	blt	r4,r2,401048c <__subdf3+0x3c4>
 4010200:	010007c4 	movi	r4,31
 4010204:	2080c616 	blt	r4,r2,4010520 <__subdf3+0x458>
 4010208:	01000804 	movi	r4,32
 401020c:	2089c83a 	sub	r4,r4,r2
 4010210:	2910983a 	sll	r8,r5,r4
 4010214:	308ed83a 	srl	r7,r6,r2
 4010218:	3108983a 	sll	r4,r6,r4
 401021c:	2884d83a 	srl	r2,r5,r2
 4010220:	41ccb03a 	or	r6,r8,r7
 4010224:	2008c03a 	cmpne	r4,r4,zero
 4010228:	310cb03a 	or	r6,r6,r4
 401022c:	898dc83a 	sub	r6,r17,r6
 4010230:	89a3803a 	cmpltu	r17,r17,r6
 4010234:	1887c83a 	sub	r3,r3,r2
 4010238:	1c47c83a 	sub	r3,r3,r17
 401023c:	3023883a 	mov	r17,r6
 4010240:	1880202c 	andhi	r2,r3,128
 4010244:	10002326 	beq	r2,zero,40102d4 <__subdf3+0x20c>
 4010248:	04c02034 	movhi	r19,128
 401024c:	9cffffc4 	addi	r19,r19,-1
 4010250:	1ce6703a 	and	r19,r3,r19
 4010254:	98007a26 	beq	r19,zero,4010440 <__subdf3+0x378>
 4010258:	9809883a 	mov	r4,r19
 401025c:	4003cdc0 	call	4003cdc <__clzsi2>
 4010260:	113ffe04 	addi	r4,r2,-8
 4010264:	00c007c4 	movi	r3,31
 4010268:	19007b16 	blt	r3,r4,4010458 <__subdf3+0x390>
 401026c:	00800804 	movi	r2,32
 4010270:	1105c83a 	sub	r2,r2,r4
 4010274:	8884d83a 	srl	r2,r17,r2
 4010278:	9906983a 	sll	r3,r19,r4
 401027c:	8922983a 	sll	r17,r17,r4
 4010280:	10c4b03a 	or	r2,r2,r3
 4010284:	24007816 	blt	r4,r16,4010468 <__subdf3+0x3a0>
 4010288:	2421c83a 	sub	r16,r4,r16
 401028c:	80c00044 	addi	r3,r16,1
 4010290:	010007c4 	movi	r4,31
 4010294:	20c09516 	blt	r4,r3,40104ec <__subdf3+0x424>
 4010298:	01400804 	movi	r5,32
 401029c:	28cbc83a 	sub	r5,r5,r3
 40102a0:	88c8d83a 	srl	r4,r17,r3
 40102a4:	8962983a 	sll	r17,r17,r5
 40102a8:	114a983a 	sll	r5,r2,r5
 40102ac:	10c6d83a 	srl	r3,r2,r3
 40102b0:	8804c03a 	cmpne	r2,r17,zero
 40102b4:	290ab03a 	or	r5,r5,r4
 40102b8:	28a2b03a 	or	r17,r5,r2
 40102bc:	0021883a 	mov	r16,zero
 40102c0:	003fa206 	br	401014c <__alt_data_end+0xfc01014c>
 40102c4:	2090b03a 	or	r8,r4,r2
 40102c8:	40018e26 	beq	r8,zero,4010904 <__subdf3+0x83c>
 40102cc:	1007883a 	mov	r3,r2
 40102d0:	2023883a 	mov	r17,r4
 40102d4:	888001cc 	andi	r2,r17,7
 40102d8:	103f9e1e 	bne	r2,zero,4010154 <__alt_data_end+0xfc010154>
 40102dc:	1804977a 	slli	r2,r3,29
 40102e0:	8822d0fa 	srli	r17,r17,3
 40102e4:	1810d0fa 	srli	r8,r3,3
 40102e8:	9100004c 	andi	r4,r18,1
 40102ec:	1444b03a 	or	r2,r2,r17
 40102f0:	00c1ffc4 	movi	r3,2047
 40102f4:	80c02826 	beq	r16,r3,4010398 <__subdf3+0x2d0>
 40102f8:	01400434 	movhi	r5,16
 40102fc:	297fffc4 	addi	r5,r5,-1
 4010300:	80e0703a 	and	r16,r16,r3
 4010304:	414a703a 	and	r5,r8,r5
 4010308:	003fa806 	br	40101ac <__alt_data_end+0xfc0101ac>
 401030c:	0080630e 	bge	zero,r2,401049c <__subdf3+0x3d4>
 4010310:	48003026 	beq	r9,zero,40103d4 <__subdf3+0x30c>
 4010314:	0101ffc4 	movi	r4,2047
 4010318:	813f8c26 	beq	r16,r4,401014c <__alt_data_end+0xfc01014c>
 401031c:	29402034 	orhi	r5,r5,128
 4010320:	01000e04 	movi	r4,56
 4010324:	2080a90e 	bge	r4,r2,40105cc <__subdf3+0x504>
 4010328:	298cb03a 	or	r6,r5,r6
 401032c:	3012c03a 	cmpne	r9,r6,zero
 4010330:	0005883a 	mov	r2,zero
 4010334:	4c53883a 	add	r9,r9,r17
 4010338:	4c63803a 	cmpltu	r17,r9,r17
 401033c:	10c7883a 	add	r3,r2,r3
 4010340:	88c7883a 	add	r3,r17,r3
 4010344:	4823883a 	mov	r17,r9
 4010348:	1880202c 	andhi	r2,r3,128
 401034c:	1000d026 	beq	r2,zero,4010690 <__subdf3+0x5c8>
 4010350:	84000044 	addi	r16,r16,1
 4010354:	0081ffc4 	movi	r2,2047
 4010358:	8080fe26 	beq	r16,r2,4010754 <__subdf3+0x68c>
 401035c:	00bfe034 	movhi	r2,65408
 4010360:	10bfffc4 	addi	r2,r2,-1
 4010364:	1886703a 	and	r3,r3,r2
 4010368:	880ad07a 	srli	r5,r17,1
 401036c:	180497fa 	slli	r2,r3,31
 4010370:	8900004c 	andi	r4,r17,1
 4010374:	2922b03a 	or	r17,r5,r4
 4010378:	1806d07a 	srli	r3,r3,1
 401037c:	1462b03a 	or	r17,r2,r17
 4010380:	3825883a 	mov	r18,r7
 4010384:	003f7106 	br	401014c <__alt_data_end+0xfc01014c>
 4010388:	2984b03a 	or	r2,r5,r6
 401038c:	103f6826 	beq	r2,zero,4010130 <__alt_data_end+0xfc010130>
 4010390:	39c03fcc 	andi	r7,r7,255
 4010394:	003f6706 	br	4010134 <__alt_data_end+0xfc010134>
 4010398:	4086b03a 	or	r3,r8,r2
 401039c:	18015226 	beq	r3,zero,40108e8 <__subdf3+0x820>
 40103a0:	00c00434 	movhi	r3,16
 40103a4:	41400234 	orhi	r5,r8,8
 40103a8:	18ffffc4 	addi	r3,r3,-1
 40103ac:	28ca703a 	and	r5,r5,r3
 40103b0:	003f7e06 	br	40101ac <__alt_data_end+0xfc0101ac>
 40103b4:	10bfffc4 	addi	r2,r2,-1
 40103b8:	1000491e 	bne	r2,zero,40104e0 <__subdf3+0x418>
 40103bc:	898fc83a 	sub	r7,r17,r6
 40103c0:	89e3803a 	cmpltu	r17,r17,r7
 40103c4:	1947c83a 	sub	r3,r3,r5
 40103c8:	1c47c83a 	sub	r3,r3,r17
 40103cc:	3823883a 	mov	r17,r7
 40103d0:	003f9b06 	br	4010240 <__alt_data_end+0xfc010240>
 40103d4:	2988b03a 	or	r4,r5,r6
 40103d8:	203f5c26 	beq	r4,zero,401014c <__alt_data_end+0xfc01014c>
 40103dc:	10bfffc4 	addi	r2,r2,-1
 40103e0:	1000931e 	bne	r2,zero,4010630 <__subdf3+0x568>
 40103e4:	898d883a 	add	r6,r17,r6
 40103e8:	3463803a 	cmpltu	r17,r6,r17
 40103ec:	1947883a 	add	r3,r3,r5
 40103f0:	88c7883a 	add	r3,r17,r3
 40103f4:	3023883a 	mov	r17,r6
 40103f8:	003fd306 	br	4010348 <__alt_data_end+0xfc010348>
 40103fc:	1000541e 	bne	r2,zero,4010550 <__subdf3+0x488>
 4010400:	80800044 	addi	r2,r16,1
 4010404:	1081ffcc 	andi	r2,r2,2047
 4010408:	01000044 	movi	r4,1
 401040c:	2080a20e 	bge	r4,r2,4010698 <__subdf3+0x5d0>
 4010410:	8989c83a 	sub	r4,r17,r6
 4010414:	8905803a 	cmpltu	r2,r17,r4
 4010418:	1967c83a 	sub	r19,r3,r5
 401041c:	98a7c83a 	sub	r19,r19,r2
 4010420:	9880202c 	andhi	r2,r19,128
 4010424:	10006326 	beq	r2,zero,40105b4 <__subdf3+0x4ec>
 4010428:	3463c83a 	sub	r17,r6,r17
 401042c:	28c7c83a 	sub	r3,r5,r3
 4010430:	344d803a 	cmpltu	r6,r6,r17
 4010434:	19a7c83a 	sub	r19,r3,r6
 4010438:	3825883a 	mov	r18,r7
 401043c:	983f861e 	bne	r19,zero,4010258 <__alt_data_end+0xfc010258>
 4010440:	8809883a 	mov	r4,r17
 4010444:	4003cdc0 	call	4003cdc <__clzsi2>
 4010448:	10800804 	addi	r2,r2,32
 401044c:	113ffe04 	addi	r4,r2,-8
 4010450:	00c007c4 	movi	r3,31
 4010454:	193f850e 	bge	r3,r4,401026c <__alt_data_end+0xfc01026c>
 4010458:	10bff604 	addi	r2,r2,-40
 401045c:	8884983a 	sll	r2,r17,r2
 4010460:	0023883a 	mov	r17,zero
 4010464:	243f880e 	bge	r4,r16,4010288 <__alt_data_end+0xfc010288>
 4010468:	00ffe034 	movhi	r3,65408
 401046c:	18ffffc4 	addi	r3,r3,-1
 4010470:	8121c83a 	sub	r16,r16,r4
 4010474:	10c6703a 	and	r3,r2,r3
 4010478:	003f3406 	br	401014c <__alt_data_end+0xfc01014c>
 401047c:	9100004c 	andi	r4,r18,1
 4010480:	000b883a 	mov	r5,zero
 4010484:	0005883a 	mov	r2,zero
 4010488:	003f4806 	br	40101ac <__alt_data_end+0xfc0101ac>
 401048c:	298cb03a 	or	r6,r5,r6
 4010490:	300cc03a 	cmpne	r6,r6,zero
 4010494:	0005883a 	mov	r2,zero
 4010498:	003f6406 	br	401022c <__alt_data_end+0xfc01022c>
 401049c:	10009a1e 	bne	r2,zero,4010708 <__subdf3+0x640>
 40104a0:	82400044 	addi	r9,r16,1
 40104a4:	4881ffcc 	andi	r2,r9,2047
 40104a8:	02800044 	movi	r10,1
 40104ac:	5080670e 	bge	r10,r2,401064c <__subdf3+0x584>
 40104b0:	0081ffc4 	movi	r2,2047
 40104b4:	4880af26 	beq	r9,r2,4010774 <__subdf3+0x6ac>
 40104b8:	898d883a 	add	r6,r17,r6
 40104bc:	1945883a 	add	r2,r3,r5
 40104c0:	3447803a 	cmpltu	r3,r6,r17
 40104c4:	1887883a 	add	r3,r3,r2
 40104c8:	182297fa 	slli	r17,r3,31
 40104cc:	300cd07a 	srli	r6,r6,1
 40104d0:	1806d07a 	srli	r3,r3,1
 40104d4:	4821883a 	mov	r16,r9
 40104d8:	89a2b03a 	or	r17,r17,r6
 40104dc:	003f1b06 	br	401014c <__alt_data_end+0xfc01014c>
 40104e0:	0101ffc4 	movi	r4,2047
 40104e4:	813f441e 	bne	r16,r4,40101f8 <__alt_data_end+0xfc0101f8>
 40104e8:	003f1806 	br	401014c <__alt_data_end+0xfc01014c>
 40104ec:	843ff844 	addi	r16,r16,-31
 40104f0:	01400804 	movi	r5,32
 40104f4:	1408d83a 	srl	r4,r2,r16
 40104f8:	19405026 	beq	r3,r5,401063c <__subdf3+0x574>
 40104fc:	01401004 	movi	r5,64
 4010500:	28c7c83a 	sub	r3,r5,r3
 4010504:	10c4983a 	sll	r2,r2,r3
 4010508:	88a2b03a 	or	r17,r17,r2
 401050c:	8822c03a 	cmpne	r17,r17,zero
 4010510:	2462b03a 	or	r17,r4,r17
 4010514:	0007883a 	mov	r3,zero
 4010518:	0021883a 	mov	r16,zero
 401051c:	003f6d06 	br	40102d4 <__alt_data_end+0xfc0102d4>
 4010520:	11fff804 	addi	r7,r2,-32
 4010524:	01000804 	movi	r4,32
 4010528:	29ced83a 	srl	r7,r5,r7
 401052c:	11004526 	beq	r2,r4,4010644 <__subdf3+0x57c>
 4010530:	01001004 	movi	r4,64
 4010534:	2089c83a 	sub	r4,r4,r2
 4010538:	2904983a 	sll	r2,r5,r4
 401053c:	118cb03a 	or	r6,r2,r6
 4010540:	300cc03a 	cmpne	r6,r6,zero
 4010544:	398cb03a 	or	r6,r7,r6
 4010548:	0005883a 	mov	r2,zero
 401054c:	003f3706 	br	401022c <__alt_data_end+0xfc01022c>
 4010550:	80002a26 	beq	r16,zero,40105fc <__subdf3+0x534>
 4010554:	0101ffc4 	movi	r4,2047
 4010558:	49006626 	beq	r9,r4,40106f4 <__subdf3+0x62c>
 401055c:	0085c83a 	sub	r2,zero,r2
 4010560:	18c02034 	orhi	r3,r3,128
 4010564:	01000e04 	movi	r4,56
 4010568:	20807e16 	blt	r4,r2,4010764 <__subdf3+0x69c>
 401056c:	010007c4 	movi	r4,31
 4010570:	2080e716 	blt	r4,r2,4010910 <__subdf3+0x848>
 4010574:	01000804 	movi	r4,32
 4010578:	2089c83a 	sub	r4,r4,r2
 401057c:	1914983a 	sll	r10,r3,r4
 4010580:	8890d83a 	srl	r8,r17,r2
 4010584:	8908983a 	sll	r4,r17,r4
 4010588:	1884d83a 	srl	r2,r3,r2
 401058c:	5222b03a 	or	r17,r10,r8
 4010590:	2006c03a 	cmpne	r3,r4,zero
 4010594:	88e2b03a 	or	r17,r17,r3
 4010598:	3463c83a 	sub	r17,r6,r17
 401059c:	2885c83a 	sub	r2,r5,r2
 40105a0:	344d803a 	cmpltu	r6,r6,r17
 40105a4:	1187c83a 	sub	r3,r2,r6
 40105a8:	4821883a 	mov	r16,r9
 40105ac:	3825883a 	mov	r18,r7
 40105b0:	003f2306 	br	4010240 <__alt_data_end+0xfc010240>
 40105b4:	24d0b03a 	or	r8,r4,r19
 40105b8:	40001b1e 	bne	r8,zero,4010628 <__subdf3+0x560>
 40105bc:	0005883a 	mov	r2,zero
 40105c0:	0009883a 	mov	r4,zero
 40105c4:	0021883a 	mov	r16,zero
 40105c8:	003f4906 	br	40102f0 <__alt_data_end+0xfc0102f0>
 40105cc:	010007c4 	movi	r4,31
 40105d0:	20803a16 	blt	r4,r2,40106bc <__subdf3+0x5f4>
 40105d4:	01000804 	movi	r4,32
 40105d8:	2089c83a 	sub	r4,r4,r2
 40105dc:	2912983a 	sll	r9,r5,r4
 40105e0:	3090d83a 	srl	r8,r6,r2
 40105e4:	3108983a 	sll	r4,r6,r4
 40105e8:	2884d83a 	srl	r2,r5,r2
 40105ec:	4a12b03a 	or	r9,r9,r8
 40105f0:	2008c03a 	cmpne	r4,r4,zero
 40105f4:	4912b03a 	or	r9,r9,r4
 40105f8:	003f4e06 	br	4010334 <__alt_data_end+0xfc010334>
 40105fc:	1c48b03a 	or	r4,r3,r17
 4010600:	20003c26 	beq	r4,zero,40106f4 <__subdf3+0x62c>
 4010604:	0084303a 	nor	r2,zero,r2
 4010608:	1000381e 	bne	r2,zero,40106ec <__subdf3+0x624>
 401060c:	3463c83a 	sub	r17,r6,r17
 4010610:	28c5c83a 	sub	r2,r5,r3
 4010614:	344d803a 	cmpltu	r6,r6,r17
 4010618:	1187c83a 	sub	r3,r2,r6
 401061c:	4821883a 	mov	r16,r9
 4010620:	3825883a 	mov	r18,r7
 4010624:	003f0606 	br	4010240 <__alt_data_end+0xfc010240>
 4010628:	2023883a 	mov	r17,r4
 401062c:	003f0906 	br	4010254 <__alt_data_end+0xfc010254>
 4010630:	0101ffc4 	movi	r4,2047
 4010634:	813f3a1e 	bne	r16,r4,4010320 <__alt_data_end+0xfc010320>
 4010638:	003ec406 	br	401014c <__alt_data_end+0xfc01014c>
 401063c:	0005883a 	mov	r2,zero
 4010640:	003fb106 	br	4010508 <__alt_data_end+0xfc010508>
 4010644:	0005883a 	mov	r2,zero
 4010648:	003fbc06 	br	401053c <__alt_data_end+0xfc01053c>
 401064c:	1c44b03a 	or	r2,r3,r17
 4010650:	80008e1e 	bne	r16,zero,401088c <__subdf3+0x7c4>
 4010654:	1000c826 	beq	r2,zero,4010978 <__subdf3+0x8b0>
 4010658:	2984b03a 	or	r2,r5,r6
 401065c:	103ebb26 	beq	r2,zero,401014c <__alt_data_end+0xfc01014c>
 4010660:	8989883a 	add	r4,r17,r6
 4010664:	1945883a 	add	r2,r3,r5
 4010668:	2447803a 	cmpltu	r3,r4,r17
 401066c:	1887883a 	add	r3,r3,r2
 4010670:	1880202c 	andhi	r2,r3,128
 4010674:	2023883a 	mov	r17,r4
 4010678:	103f1626 	beq	r2,zero,40102d4 <__alt_data_end+0xfc0102d4>
 401067c:	00bfe034 	movhi	r2,65408
 4010680:	10bfffc4 	addi	r2,r2,-1
 4010684:	5021883a 	mov	r16,r10
 4010688:	1886703a 	and	r3,r3,r2
 401068c:	003eaf06 	br	401014c <__alt_data_end+0xfc01014c>
 4010690:	3825883a 	mov	r18,r7
 4010694:	003f0f06 	br	40102d4 <__alt_data_end+0xfc0102d4>
 4010698:	1c44b03a 	or	r2,r3,r17
 401069c:	8000251e 	bne	r16,zero,4010734 <__subdf3+0x66c>
 40106a0:	1000661e 	bne	r2,zero,401083c <__subdf3+0x774>
 40106a4:	2990b03a 	or	r8,r5,r6
 40106a8:	40009626 	beq	r8,zero,4010904 <__subdf3+0x83c>
 40106ac:	2807883a 	mov	r3,r5
 40106b0:	3023883a 	mov	r17,r6
 40106b4:	3825883a 	mov	r18,r7
 40106b8:	003ea406 	br	401014c <__alt_data_end+0xfc01014c>
 40106bc:	127ff804 	addi	r9,r2,-32
 40106c0:	01000804 	movi	r4,32
 40106c4:	2a52d83a 	srl	r9,r5,r9
 40106c8:	11008c26 	beq	r2,r4,40108fc <__subdf3+0x834>
 40106cc:	01001004 	movi	r4,64
 40106d0:	2085c83a 	sub	r2,r4,r2
 40106d4:	2884983a 	sll	r2,r5,r2
 40106d8:	118cb03a 	or	r6,r2,r6
 40106dc:	300cc03a 	cmpne	r6,r6,zero
 40106e0:	4992b03a 	or	r9,r9,r6
 40106e4:	0005883a 	mov	r2,zero
 40106e8:	003f1206 	br	4010334 <__alt_data_end+0xfc010334>
 40106ec:	0101ffc4 	movi	r4,2047
 40106f0:	493f9c1e 	bne	r9,r4,4010564 <__alt_data_end+0xfc010564>
 40106f4:	2807883a 	mov	r3,r5
 40106f8:	3023883a 	mov	r17,r6
 40106fc:	4821883a 	mov	r16,r9
 4010700:	3825883a 	mov	r18,r7
 4010704:	003e9106 	br	401014c <__alt_data_end+0xfc01014c>
 4010708:	80001f1e 	bne	r16,zero,4010788 <__subdf3+0x6c0>
 401070c:	1c48b03a 	or	r4,r3,r17
 4010710:	20005a26 	beq	r4,zero,401087c <__subdf3+0x7b4>
 4010714:	0084303a 	nor	r2,zero,r2
 4010718:	1000561e 	bne	r2,zero,4010874 <__subdf3+0x7ac>
 401071c:	89a3883a 	add	r17,r17,r6
 4010720:	1945883a 	add	r2,r3,r5
 4010724:	898d803a 	cmpltu	r6,r17,r6
 4010728:	3087883a 	add	r3,r6,r2
 401072c:	4821883a 	mov	r16,r9
 4010730:	003f0506 	br	4010348 <__alt_data_end+0xfc010348>
 4010734:	10002b1e 	bne	r2,zero,40107e4 <__subdf3+0x71c>
 4010738:	2984b03a 	or	r2,r5,r6
 401073c:	10008026 	beq	r2,zero,4010940 <__subdf3+0x878>
 4010740:	2807883a 	mov	r3,r5
 4010744:	3023883a 	mov	r17,r6
 4010748:	3825883a 	mov	r18,r7
 401074c:	0401ffc4 	movi	r16,2047
 4010750:	003e7e06 	br	401014c <__alt_data_end+0xfc01014c>
 4010754:	3809883a 	mov	r4,r7
 4010758:	0011883a 	mov	r8,zero
 401075c:	0005883a 	mov	r2,zero
 4010760:	003ee306 	br	40102f0 <__alt_data_end+0xfc0102f0>
 4010764:	1c62b03a 	or	r17,r3,r17
 4010768:	8822c03a 	cmpne	r17,r17,zero
 401076c:	0005883a 	mov	r2,zero
 4010770:	003f8906 	br	4010598 <__alt_data_end+0xfc010598>
 4010774:	3809883a 	mov	r4,r7
 4010778:	4821883a 	mov	r16,r9
 401077c:	0011883a 	mov	r8,zero
 4010780:	0005883a 	mov	r2,zero
 4010784:	003eda06 	br	40102f0 <__alt_data_end+0xfc0102f0>
 4010788:	0101ffc4 	movi	r4,2047
 401078c:	49003b26 	beq	r9,r4,401087c <__subdf3+0x7b4>
 4010790:	0085c83a 	sub	r2,zero,r2
 4010794:	18c02034 	orhi	r3,r3,128
 4010798:	01000e04 	movi	r4,56
 401079c:	20806e16 	blt	r4,r2,4010958 <__subdf3+0x890>
 40107a0:	010007c4 	movi	r4,31
 40107a4:	20807716 	blt	r4,r2,4010984 <__subdf3+0x8bc>
 40107a8:	01000804 	movi	r4,32
 40107ac:	2089c83a 	sub	r4,r4,r2
 40107b0:	1914983a 	sll	r10,r3,r4
 40107b4:	8890d83a 	srl	r8,r17,r2
 40107b8:	8908983a 	sll	r4,r17,r4
 40107bc:	1884d83a 	srl	r2,r3,r2
 40107c0:	5222b03a 	or	r17,r10,r8
 40107c4:	2006c03a 	cmpne	r3,r4,zero
 40107c8:	88e2b03a 	or	r17,r17,r3
 40107cc:	89a3883a 	add	r17,r17,r6
 40107d0:	1145883a 	add	r2,r2,r5
 40107d4:	898d803a 	cmpltu	r6,r17,r6
 40107d8:	3087883a 	add	r3,r6,r2
 40107dc:	4821883a 	mov	r16,r9
 40107e0:	003ed906 	br	4010348 <__alt_data_end+0xfc010348>
 40107e4:	2984b03a 	or	r2,r5,r6
 40107e8:	10004226 	beq	r2,zero,40108f4 <__subdf3+0x82c>
 40107ec:	1808d0fa 	srli	r4,r3,3
 40107f0:	8822d0fa 	srli	r17,r17,3
 40107f4:	1806977a 	slli	r3,r3,29
 40107f8:	2080022c 	andhi	r2,r4,8
 40107fc:	1c62b03a 	or	r17,r3,r17
 4010800:	10000826 	beq	r2,zero,4010824 <__subdf3+0x75c>
 4010804:	2812d0fa 	srli	r9,r5,3
 4010808:	4880022c 	andhi	r2,r9,8
 401080c:	1000051e 	bne	r2,zero,4010824 <__subdf3+0x75c>
 4010810:	300cd0fa 	srli	r6,r6,3
 4010814:	2804977a 	slli	r2,r5,29
 4010818:	4809883a 	mov	r4,r9
 401081c:	3825883a 	mov	r18,r7
 4010820:	11a2b03a 	or	r17,r2,r6
 4010824:	8806d77a 	srli	r3,r17,29
 4010828:	200890fa 	slli	r4,r4,3
 401082c:	882290fa 	slli	r17,r17,3
 4010830:	0401ffc4 	movi	r16,2047
 4010834:	1906b03a 	or	r3,r3,r4
 4010838:	003e4406 	br	401014c <__alt_data_end+0xfc01014c>
 401083c:	2984b03a 	or	r2,r5,r6
 4010840:	103e4226 	beq	r2,zero,401014c <__alt_data_end+0xfc01014c>
 4010844:	8989c83a 	sub	r4,r17,r6
 4010848:	8911803a 	cmpltu	r8,r17,r4
 401084c:	1945c83a 	sub	r2,r3,r5
 4010850:	1205c83a 	sub	r2,r2,r8
 4010854:	1200202c 	andhi	r8,r2,128
 4010858:	403e9a26 	beq	r8,zero,40102c4 <__alt_data_end+0xfc0102c4>
 401085c:	3463c83a 	sub	r17,r6,r17
 4010860:	28c5c83a 	sub	r2,r5,r3
 4010864:	344d803a 	cmpltu	r6,r6,r17
 4010868:	1187c83a 	sub	r3,r2,r6
 401086c:	3825883a 	mov	r18,r7
 4010870:	003e3606 	br	401014c <__alt_data_end+0xfc01014c>
 4010874:	0101ffc4 	movi	r4,2047
 4010878:	493fc71e 	bne	r9,r4,4010798 <__alt_data_end+0xfc010798>
 401087c:	2807883a 	mov	r3,r5
 4010880:	3023883a 	mov	r17,r6
 4010884:	4821883a 	mov	r16,r9
 4010888:	003e3006 	br	401014c <__alt_data_end+0xfc01014c>
 401088c:	10003626 	beq	r2,zero,4010968 <__subdf3+0x8a0>
 4010890:	2984b03a 	or	r2,r5,r6
 4010894:	10001726 	beq	r2,zero,40108f4 <__subdf3+0x82c>
 4010898:	1808d0fa 	srli	r4,r3,3
 401089c:	8822d0fa 	srli	r17,r17,3
 40108a0:	1806977a 	slli	r3,r3,29
 40108a4:	2080022c 	andhi	r2,r4,8
 40108a8:	1c62b03a 	or	r17,r3,r17
 40108ac:	10000726 	beq	r2,zero,40108cc <__subdf3+0x804>
 40108b0:	2812d0fa 	srli	r9,r5,3
 40108b4:	4880022c 	andhi	r2,r9,8
 40108b8:	1000041e 	bne	r2,zero,40108cc <__subdf3+0x804>
 40108bc:	300cd0fa 	srli	r6,r6,3
 40108c0:	2804977a 	slli	r2,r5,29
 40108c4:	4809883a 	mov	r4,r9
 40108c8:	11a2b03a 	or	r17,r2,r6
 40108cc:	8806d77a 	srli	r3,r17,29
 40108d0:	200890fa 	slli	r4,r4,3
 40108d4:	882290fa 	slli	r17,r17,3
 40108d8:	3825883a 	mov	r18,r7
 40108dc:	1906b03a 	or	r3,r3,r4
 40108e0:	0401ffc4 	movi	r16,2047
 40108e4:	003e1906 	br	401014c <__alt_data_end+0xfc01014c>
 40108e8:	000b883a 	mov	r5,zero
 40108ec:	0005883a 	mov	r2,zero
 40108f0:	003e2e06 	br	40101ac <__alt_data_end+0xfc0101ac>
 40108f4:	0401ffc4 	movi	r16,2047
 40108f8:	003e1406 	br	401014c <__alt_data_end+0xfc01014c>
 40108fc:	0005883a 	mov	r2,zero
 4010900:	003f7506 	br	40106d8 <__alt_data_end+0xfc0106d8>
 4010904:	0005883a 	mov	r2,zero
 4010908:	0009883a 	mov	r4,zero
 401090c:	003e7806 	br	40102f0 <__alt_data_end+0xfc0102f0>
 4010910:	123ff804 	addi	r8,r2,-32
 4010914:	01000804 	movi	r4,32
 4010918:	1a10d83a 	srl	r8,r3,r8
 401091c:	11002526 	beq	r2,r4,40109b4 <__subdf3+0x8ec>
 4010920:	01001004 	movi	r4,64
 4010924:	2085c83a 	sub	r2,r4,r2
 4010928:	1884983a 	sll	r2,r3,r2
 401092c:	1444b03a 	or	r2,r2,r17
 4010930:	1004c03a 	cmpne	r2,r2,zero
 4010934:	40a2b03a 	or	r17,r8,r2
 4010938:	0005883a 	mov	r2,zero
 401093c:	003f1606 	br	4010598 <__alt_data_end+0xfc010598>
 4010940:	02000434 	movhi	r8,16
 4010944:	0009883a 	mov	r4,zero
 4010948:	423fffc4 	addi	r8,r8,-1
 401094c:	00bfffc4 	movi	r2,-1
 4010950:	0401ffc4 	movi	r16,2047
 4010954:	003e6606 	br	40102f0 <__alt_data_end+0xfc0102f0>
 4010958:	1c62b03a 	or	r17,r3,r17
 401095c:	8822c03a 	cmpne	r17,r17,zero
 4010960:	0005883a 	mov	r2,zero
 4010964:	003f9906 	br	40107cc <__alt_data_end+0xfc0107cc>
 4010968:	2807883a 	mov	r3,r5
 401096c:	3023883a 	mov	r17,r6
 4010970:	0401ffc4 	movi	r16,2047
 4010974:	003df506 	br	401014c <__alt_data_end+0xfc01014c>
 4010978:	2807883a 	mov	r3,r5
 401097c:	3023883a 	mov	r17,r6
 4010980:	003df206 	br	401014c <__alt_data_end+0xfc01014c>
 4010984:	123ff804 	addi	r8,r2,-32
 4010988:	01000804 	movi	r4,32
 401098c:	1a10d83a 	srl	r8,r3,r8
 4010990:	11000a26 	beq	r2,r4,40109bc <__subdf3+0x8f4>
 4010994:	01001004 	movi	r4,64
 4010998:	2085c83a 	sub	r2,r4,r2
 401099c:	1884983a 	sll	r2,r3,r2
 40109a0:	1444b03a 	or	r2,r2,r17
 40109a4:	1004c03a 	cmpne	r2,r2,zero
 40109a8:	40a2b03a 	or	r17,r8,r2
 40109ac:	0005883a 	mov	r2,zero
 40109b0:	003f8606 	br	40107cc <__alt_data_end+0xfc0107cc>
 40109b4:	0005883a 	mov	r2,zero
 40109b8:	003fdc06 	br	401092c <__alt_data_end+0xfc01092c>
 40109bc:	0005883a 	mov	r2,zero
 40109c0:	003ff706 	br	40109a0 <__alt_data_end+0xfc0109a0>

040109c4 <__fixdfsi>:
 40109c4:	280cd53a 	srli	r6,r5,20
 40109c8:	00c00434 	movhi	r3,16
 40109cc:	18ffffc4 	addi	r3,r3,-1
 40109d0:	3181ffcc 	andi	r6,r6,2047
 40109d4:	01c0ff84 	movi	r7,1022
 40109d8:	28c6703a 	and	r3,r5,r3
 40109dc:	280ad7fa 	srli	r5,r5,31
 40109e0:	3980120e 	bge	r7,r6,4010a2c <__fixdfsi+0x68>
 40109e4:	00810744 	movi	r2,1053
 40109e8:	11800c16 	blt	r2,r6,4010a1c <__fixdfsi+0x58>
 40109ec:	00810cc4 	movi	r2,1075
 40109f0:	1185c83a 	sub	r2,r2,r6
 40109f4:	01c007c4 	movi	r7,31
 40109f8:	18c00434 	orhi	r3,r3,16
 40109fc:	38800d16 	blt	r7,r2,4010a34 <__fixdfsi+0x70>
 4010a00:	31befb44 	addi	r6,r6,-1043
 4010a04:	2084d83a 	srl	r2,r4,r2
 4010a08:	1986983a 	sll	r3,r3,r6
 4010a0c:	1884b03a 	or	r2,r3,r2
 4010a10:	28000726 	beq	r5,zero,4010a30 <__fixdfsi+0x6c>
 4010a14:	0085c83a 	sub	r2,zero,r2
 4010a18:	f800283a 	ret
 4010a1c:	00a00034 	movhi	r2,32768
 4010a20:	10bfffc4 	addi	r2,r2,-1
 4010a24:	2885883a 	add	r2,r5,r2
 4010a28:	f800283a 	ret
 4010a2c:	0005883a 	mov	r2,zero
 4010a30:	f800283a 	ret
 4010a34:	008104c4 	movi	r2,1043
 4010a38:	1185c83a 	sub	r2,r2,r6
 4010a3c:	1884d83a 	srl	r2,r3,r2
 4010a40:	003ff306 	br	4010a10 <__alt_data_end+0xfc010a10>

04010a44 <__floatsidf>:
 4010a44:	defffd04 	addi	sp,sp,-12
 4010a48:	dfc00215 	stw	ra,8(sp)
 4010a4c:	dc400115 	stw	r17,4(sp)
 4010a50:	dc000015 	stw	r16,0(sp)
 4010a54:	20002b26 	beq	r4,zero,4010b04 <__floatsidf+0xc0>
 4010a58:	2023883a 	mov	r17,r4
 4010a5c:	2020d7fa 	srli	r16,r4,31
 4010a60:	20002d16 	blt	r4,zero,4010b18 <__floatsidf+0xd4>
 4010a64:	8809883a 	mov	r4,r17
 4010a68:	4003cdc0 	call	4003cdc <__clzsi2>
 4010a6c:	01410784 	movi	r5,1054
 4010a70:	288bc83a 	sub	r5,r5,r2
 4010a74:	01010cc4 	movi	r4,1075
 4010a78:	2149c83a 	sub	r4,r4,r5
 4010a7c:	00c007c4 	movi	r3,31
 4010a80:	1900160e 	bge	r3,r4,4010adc <__floatsidf+0x98>
 4010a84:	00c104c4 	movi	r3,1043
 4010a88:	1947c83a 	sub	r3,r3,r5
 4010a8c:	88c6983a 	sll	r3,r17,r3
 4010a90:	00800434 	movhi	r2,16
 4010a94:	10bfffc4 	addi	r2,r2,-1
 4010a98:	1886703a 	and	r3,r3,r2
 4010a9c:	2941ffcc 	andi	r5,r5,2047
 4010aa0:	800d883a 	mov	r6,r16
 4010aa4:	0005883a 	mov	r2,zero
 4010aa8:	280a953a 	slli	r5,r5,20
 4010aac:	31803fcc 	andi	r6,r6,255
 4010ab0:	01000434 	movhi	r4,16
 4010ab4:	300c97fa 	slli	r6,r6,31
 4010ab8:	213fffc4 	addi	r4,r4,-1
 4010abc:	1906703a 	and	r3,r3,r4
 4010ac0:	1946b03a 	or	r3,r3,r5
 4010ac4:	1986b03a 	or	r3,r3,r6
 4010ac8:	dfc00217 	ldw	ra,8(sp)
 4010acc:	dc400117 	ldw	r17,4(sp)
 4010ad0:	dc000017 	ldw	r16,0(sp)
 4010ad4:	dec00304 	addi	sp,sp,12
 4010ad8:	f800283a 	ret
 4010adc:	00c002c4 	movi	r3,11
 4010ae0:	1887c83a 	sub	r3,r3,r2
 4010ae4:	88c6d83a 	srl	r3,r17,r3
 4010ae8:	8904983a 	sll	r2,r17,r4
 4010aec:	01000434 	movhi	r4,16
 4010af0:	213fffc4 	addi	r4,r4,-1
 4010af4:	2941ffcc 	andi	r5,r5,2047
 4010af8:	1906703a 	and	r3,r3,r4
 4010afc:	800d883a 	mov	r6,r16
 4010b00:	003fe906 	br	4010aa8 <__alt_data_end+0xfc010aa8>
 4010b04:	000d883a 	mov	r6,zero
 4010b08:	000b883a 	mov	r5,zero
 4010b0c:	0007883a 	mov	r3,zero
 4010b10:	0005883a 	mov	r2,zero
 4010b14:	003fe406 	br	4010aa8 <__alt_data_end+0xfc010aa8>
 4010b18:	0123c83a 	sub	r17,zero,r4
 4010b1c:	003fd106 	br	4010a64 <__alt_data_end+0xfc010a64>

04010b20 <__floatunsidf>:
 4010b20:	defffe04 	addi	sp,sp,-8
 4010b24:	dc000015 	stw	r16,0(sp)
 4010b28:	dfc00115 	stw	ra,4(sp)
 4010b2c:	2021883a 	mov	r16,r4
 4010b30:	20002226 	beq	r4,zero,4010bbc <__floatunsidf+0x9c>
 4010b34:	4003cdc0 	call	4003cdc <__clzsi2>
 4010b38:	01010784 	movi	r4,1054
 4010b3c:	2089c83a 	sub	r4,r4,r2
 4010b40:	01810cc4 	movi	r6,1075
 4010b44:	310dc83a 	sub	r6,r6,r4
 4010b48:	00c007c4 	movi	r3,31
 4010b4c:	1980120e 	bge	r3,r6,4010b98 <__floatunsidf+0x78>
 4010b50:	00c104c4 	movi	r3,1043
 4010b54:	1907c83a 	sub	r3,r3,r4
 4010b58:	80ca983a 	sll	r5,r16,r3
 4010b5c:	00800434 	movhi	r2,16
 4010b60:	10bfffc4 	addi	r2,r2,-1
 4010b64:	2101ffcc 	andi	r4,r4,2047
 4010b68:	0021883a 	mov	r16,zero
 4010b6c:	288a703a 	and	r5,r5,r2
 4010b70:	2008953a 	slli	r4,r4,20
 4010b74:	00c00434 	movhi	r3,16
 4010b78:	18ffffc4 	addi	r3,r3,-1
 4010b7c:	28c6703a 	and	r3,r5,r3
 4010b80:	8005883a 	mov	r2,r16
 4010b84:	1906b03a 	or	r3,r3,r4
 4010b88:	dfc00117 	ldw	ra,4(sp)
 4010b8c:	dc000017 	ldw	r16,0(sp)
 4010b90:	dec00204 	addi	sp,sp,8
 4010b94:	f800283a 	ret
 4010b98:	00c002c4 	movi	r3,11
 4010b9c:	188bc83a 	sub	r5,r3,r2
 4010ba0:	814ad83a 	srl	r5,r16,r5
 4010ba4:	00c00434 	movhi	r3,16
 4010ba8:	18ffffc4 	addi	r3,r3,-1
 4010bac:	81a0983a 	sll	r16,r16,r6
 4010bb0:	2101ffcc 	andi	r4,r4,2047
 4010bb4:	28ca703a 	and	r5,r5,r3
 4010bb8:	003fed06 	br	4010b70 <__alt_data_end+0xfc010b70>
 4010bbc:	0009883a 	mov	r4,zero
 4010bc0:	000b883a 	mov	r5,zero
 4010bc4:	003fea06 	br	4010b70 <__alt_data_end+0xfc010b70>

04010bc8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010bc8:	defffe04 	addi	sp,sp,-8
 4010bcc:	dfc00115 	stw	ra,4(sp)
 4010bd0:	df000015 	stw	fp,0(sp)
 4010bd4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010bd8:	d0a00f17 	ldw	r2,-32708(gp)
 4010bdc:	10000326 	beq	r2,zero,4010bec <alt_get_errno+0x24>
 4010be0:	d0a00f17 	ldw	r2,-32708(gp)
 4010be4:	103ee83a 	callr	r2
 4010be8:	00000106 	br	4010bf0 <alt_get_errno+0x28>
 4010bec:	d0a6fd04 	addi	r2,gp,-25612
}
 4010bf0:	e037883a 	mov	sp,fp
 4010bf4:	dfc00117 	ldw	ra,4(sp)
 4010bf8:	df000017 	ldw	fp,0(sp)
 4010bfc:	dec00204 	addi	sp,sp,8
 4010c00:	f800283a 	ret

04010c04 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 4010c04:	defffb04 	addi	sp,sp,-20
 4010c08:	dfc00415 	stw	ra,16(sp)
 4010c0c:	df000315 	stw	fp,12(sp)
 4010c10:	df000304 	addi	fp,sp,12
 4010c14:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4010c18:	e0bfff17 	ldw	r2,-4(fp)
 4010c1c:	10000816 	blt	r2,zero,4010c40 <close+0x3c>
 4010c20:	01400304 	movi	r5,12
 4010c24:	e13fff17 	ldw	r4,-4(fp)
 4010c28:	40031840 	call	4003184 <__mulsi3>
 4010c2c:	1007883a 	mov	r3,r2
 4010c30:	00810074 	movhi	r2,1025
 4010c34:	1099a204 	addi	r2,r2,26248
 4010c38:	1885883a 	add	r2,r3,r2
 4010c3c:	00000106 	br	4010c44 <close+0x40>
 4010c40:	0005883a 	mov	r2,zero
 4010c44:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 4010c48:	e0bffd17 	ldw	r2,-12(fp)
 4010c4c:	10001926 	beq	r2,zero,4010cb4 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4010c50:	e0bffd17 	ldw	r2,-12(fp)
 4010c54:	10800017 	ldw	r2,0(r2)
 4010c58:	10800417 	ldw	r2,16(r2)
 4010c5c:	10000626 	beq	r2,zero,4010c78 <close+0x74>
 4010c60:	e0bffd17 	ldw	r2,-12(fp)
 4010c64:	10800017 	ldw	r2,0(r2)
 4010c68:	10800417 	ldw	r2,16(r2)
 4010c6c:	e13ffd17 	ldw	r4,-12(fp)
 4010c70:	103ee83a 	callr	r2
 4010c74:	00000106 	br	4010c7c <close+0x78>
 4010c78:	0005883a 	mov	r2,zero
 4010c7c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4010c80:	e13fff17 	ldw	r4,-4(fp)
 4010c84:	40112ec0 	call	40112ec <alt_release_fd>
    if (rval < 0)
 4010c88:	e0bffe17 	ldw	r2,-8(fp)
 4010c8c:	1000070e 	bge	r2,zero,4010cac <close+0xa8>
    {
      ALT_ERRNO = -rval;
 4010c90:	4010bc80 	call	4010bc8 <alt_get_errno>
 4010c94:	1007883a 	mov	r3,r2
 4010c98:	e0bffe17 	ldw	r2,-8(fp)
 4010c9c:	0085c83a 	sub	r2,zero,r2
 4010ca0:	18800015 	stw	r2,0(r3)
      return -1;
 4010ca4:	00bfffc4 	movi	r2,-1
 4010ca8:	00000706 	br	4010cc8 <close+0xc4>
    }
    return 0;
 4010cac:	0005883a 	mov	r2,zero
 4010cb0:	00000506 	br	4010cc8 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4010cb4:	4010bc80 	call	4010bc8 <alt_get_errno>
 4010cb8:	1007883a 	mov	r3,r2
 4010cbc:	00801444 	movi	r2,81
 4010cc0:	18800015 	stw	r2,0(r3)
    return -1;
 4010cc4:	00bfffc4 	movi	r2,-1
  }
}
 4010cc8:	e037883a 	mov	sp,fp
 4010ccc:	dfc00117 	ldw	ra,4(sp)
 4010cd0:	df000017 	ldw	fp,0(sp)
 4010cd4:	dec00204 	addi	sp,sp,8
 4010cd8:	f800283a 	ret

04010cdc <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4010cdc:	defffc04 	addi	sp,sp,-16
 4010ce0:	df000315 	stw	fp,12(sp)
 4010ce4:	df000304 	addi	fp,sp,12
 4010ce8:	e13ffd15 	stw	r4,-12(fp)
 4010cec:	e17ffe15 	stw	r5,-8(fp)
 4010cf0:	e1bfff15 	stw	r6,-4(fp)
  return len;
 4010cf4:	e0bfff17 	ldw	r2,-4(fp)
}
 4010cf8:	e037883a 	mov	sp,fp
 4010cfc:	df000017 	ldw	fp,0(sp)
 4010d00:	dec00104 	addi	sp,sp,4
 4010d04:	f800283a 	ret

04010d08 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010d08:	defffe04 	addi	sp,sp,-8
 4010d0c:	dfc00115 	stw	ra,4(sp)
 4010d10:	df000015 	stw	fp,0(sp)
 4010d14:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010d18:	d0a00f17 	ldw	r2,-32708(gp)
 4010d1c:	10000326 	beq	r2,zero,4010d2c <alt_get_errno+0x24>
 4010d20:	d0a00f17 	ldw	r2,-32708(gp)
 4010d24:	103ee83a 	callr	r2
 4010d28:	00000106 	br	4010d30 <alt_get_errno+0x28>
 4010d2c:	d0a6fd04 	addi	r2,gp,-25612
}
 4010d30:	e037883a 	mov	sp,fp
 4010d34:	dfc00117 	ldw	ra,4(sp)
 4010d38:	df000017 	ldw	fp,0(sp)
 4010d3c:	dec00204 	addi	sp,sp,8
 4010d40:	f800283a 	ret

04010d44 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 4010d44:	defffb04 	addi	sp,sp,-20
 4010d48:	dfc00415 	stw	ra,16(sp)
 4010d4c:	df000315 	stw	fp,12(sp)
 4010d50:	df000304 	addi	fp,sp,12
 4010d54:	e13ffe15 	stw	r4,-8(fp)
 4010d58:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4010d5c:	e0bffe17 	ldw	r2,-8(fp)
 4010d60:	10000816 	blt	r2,zero,4010d84 <fstat+0x40>
 4010d64:	01400304 	movi	r5,12
 4010d68:	e13ffe17 	ldw	r4,-8(fp)
 4010d6c:	40031840 	call	4003184 <__mulsi3>
 4010d70:	1007883a 	mov	r3,r2
 4010d74:	00810074 	movhi	r2,1025
 4010d78:	1099a204 	addi	r2,r2,26248
 4010d7c:	1885883a 	add	r2,r3,r2
 4010d80:	00000106 	br	4010d88 <fstat+0x44>
 4010d84:	0005883a 	mov	r2,zero
 4010d88:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 4010d8c:	e0bffd17 	ldw	r2,-12(fp)
 4010d90:	10001026 	beq	r2,zero,4010dd4 <fstat+0x90>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 4010d94:	e0bffd17 	ldw	r2,-12(fp)
 4010d98:	10800017 	ldw	r2,0(r2)
 4010d9c:	10800817 	ldw	r2,32(r2)
 4010da0:	10000726 	beq	r2,zero,4010dc0 <fstat+0x7c>
    {
      return fd->dev->fstat(fd, st);
 4010da4:	e0bffd17 	ldw	r2,-12(fp)
 4010da8:	10800017 	ldw	r2,0(r2)
 4010dac:	10800817 	ldw	r2,32(r2)
 4010db0:	e17fff17 	ldw	r5,-4(fp)
 4010db4:	e13ffd17 	ldw	r4,-12(fp)
 4010db8:	103ee83a 	callr	r2
 4010dbc:	00000a06 	br	4010de8 <fstat+0xa4>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 4010dc0:	e0bfff17 	ldw	r2,-4(fp)
 4010dc4:	00c80004 	movi	r3,8192
 4010dc8:	10c00115 	stw	r3,4(r2)
      return 0;
 4010dcc:	0005883a 	mov	r2,zero
 4010dd0:	00000506 	br	4010de8 <fstat+0xa4>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4010dd4:	4010d080 	call	4010d08 <alt_get_errno>
 4010dd8:	1007883a 	mov	r3,r2
 4010ddc:	00801444 	movi	r2,81
 4010de0:	18800015 	stw	r2,0(r3)
    return -1;
 4010de4:	00bfffc4 	movi	r2,-1
  }
}
 4010de8:	e037883a 	mov	sp,fp
 4010dec:	dfc00117 	ldw	ra,4(sp)
 4010df0:	df000017 	ldw	fp,0(sp)
 4010df4:	dec00204 	addi	sp,sp,8
 4010df8:	f800283a 	ret

04010dfc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010dfc:	defffe04 	addi	sp,sp,-8
 4010e00:	dfc00115 	stw	ra,4(sp)
 4010e04:	df000015 	stw	fp,0(sp)
 4010e08:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010e0c:	d0a00f17 	ldw	r2,-32708(gp)
 4010e10:	10000326 	beq	r2,zero,4010e20 <alt_get_errno+0x24>
 4010e14:	d0a00f17 	ldw	r2,-32708(gp)
 4010e18:	103ee83a 	callr	r2
 4010e1c:	00000106 	br	4010e24 <alt_get_errno+0x28>
 4010e20:	d0a6fd04 	addi	r2,gp,-25612
}
 4010e24:	e037883a 	mov	sp,fp
 4010e28:	dfc00117 	ldw	ra,4(sp)
 4010e2c:	df000017 	ldw	fp,0(sp)
 4010e30:	dec00204 	addi	sp,sp,8
 4010e34:	f800283a 	ret

04010e38 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 4010e38:	deffed04 	addi	sp,sp,-76
 4010e3c:	dfc01215 	stw	ra,72(sp)
 4010e40:	df001115 	stw	fp,68(sp)
 4010e44:	df001104 	addi	fp,sp,68
 4010e48:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4010e4c:	e0bfff17 	ldw	r2,-4(fp)
 4010e50:	10000816 	blt	r2,zero,4010e74 <isatty+0x3c>
 4010e54:	01400304 	movi	r5,12
 4010e58:	e13fff17 	ldw	r4,-4(fp)
 4010e5c:	40031840 	call	4003184 <__mulsi3>
 4010e60:	1007883a 	mov	r3,r2
 4010e64:	00810074 	movhi	r2,1025
 4010e68:	1099a204 	addi	r2,r2,26248
 4010e6c:	1885883a 	add	r2,r3,r2
 4010e70:	00000106 	br	4010e78 <isatty+0x40>
 4010e74:	0005883a 	mov	r2,zero
 4010e78:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 4010e7c:	e0bfef17 	ldw	r2,-68(fp)
 4010e80:	10000e26 	beq	r2,zero,4010ebc <isatty+0x84>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 4010e84:	e0bfef17 	ldw	r2,-68(fp)
 4010e88:	10800017 	ldw	r2,0(r2)
 4010e8c:	10800817 	ldw	r2,32(r2)
 4010e90:	1000021e 	bne	r2,zero,4010e9c <isatty+0x64>
    {
      return 1;
 4010e94:	00800044 	movi	r2,1
 4010e98:	00000d06 	br	4010ed0 <isatty+0x98>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 4010e9c:	e0bff004 	addi	r2,fp,-64
 4010ea0:	100b883a 	mov	r5,r2
 4010ea4:	e13fff17 	ldw	r4,-4(fp)
 4010ea8:	4010d440 	call	4010d44 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 4010eac:	e0bff117 	ldw	r2,-60(fp)
 4010eb0:	10880020 	cmpeqi	r2,r2,8192
 4010eb4:	10803fcc 	andi	r2,r2,255
 4010eb8:	00000506 	br	4010ed0 <isatty+0x98>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4010ebc:	4010dfc0 	call	4010dfc <alt_get_errno>
 4010ec0:	1007883a 	mov	r3,r2
 4010ec4:	00801444 	movi	r2,81
 4010ec8:	18800015 	stw	r2,0(r3)
    return 0;
 4010ecc:	0005883a 	mov	r2,zero
  }
}
 4010ed0:	e037883a 	mov	sp,fp
 4010ed4:	dfc00117 	ldw	ra,4(sp)
 4010ed8:	df000017 	ldw	fp,0(sp)
 4010edc:	dec00204 	addi	sp,sp,8
 4010ee0:	f800283a 	ret

04010ee4 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 4010ee4:	defffc04 	addi	sp,sp,-16
 4010ee8:	df000315 	stw	fp,12(sp)
 4010eec:	df000304 	addi	fp,sp,12
 4010ef0:	e13ffd15 	stw	r4,-12(fp)
 4010ef4:	e17ffe15 	stw	r5,-8(fp)
 4010ef8:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 4010efc:	e0fffe17 	ldw	r3,-8(fp)
 4010f00:	e0bffd17 	ldw	r2,-12(fp)
 4010f04:	18800c26 	beq	r3,r2,4010f38 <alt_load_section+0x54>
  {
    while( to != end )
 4010f08:	00000806 	br	4010f2c <alt_load_section+0x48>
    {
      *to++ = *from++;
 4010f0c:	e0bffe17 	ldw	r2,-8(fp)
 4010f10:	10c00104 	addi	r3,r2,4
 4010f14:	e0fffe15 	stw	r3,-8(fp)
 4010f18:	e0fffd17 	ldw	r3,-12(fp)
 4010f1c:	19000104 	addi	r4,r3,4
 4010f20:	e13ffd15 	stw	r4,-12(fp)
 4010f24:	18c00017 	ldw	r3,0(r3)
 4010f28:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 4010f2c:	e0fffe17 	ldw	r3,-8(fp)
 4010f30:	e0bfff17 	ldw	r2,-4(fp)
 4010f34:	18bff51e 	bne	r3,r2,4010f0c <__alt_data_end+0xfc010f0c>
    {
      *to++ = *from++;
    }
  }
}
 4010f38:	0001883a 	nop
 4010f3c:	e037883a 	mov	sp,fp
 4010f40:	df000017 	ldw	fp,0(sp)
 4010f44:	dec00104 	addi	sp,sp,4
 4010f48:	f800283a 	ret

04010f4c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 4010f4c:	defffe04 	addi	sp,sp,-8
 4010f50:	dfc00115 	stw	ra,4(sp)
 4010f54:	df000015 	stw	fp,0(sp)
 4010f58:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 4010f5c:	01810074 	movhi	r6,1025
 4010f60:	319e3e04 	addi	r6,r6,30968
 4010f64:	01410074 	movhi	r5,1025
 4010f68:	29576304 	addi	r5,r5,23948
 4010f6c:	01010074 	movhi	r4,1025
 4010f70:	211e3e04 	addi	r4,r4,30968
 4010f74:	4010ee40 	call	4010ee4 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 4010f78:	01810034 	movhi	r6,1024
 4010f7c:	31808c04 	addi	r6,r6,560
 4010f80:	01410034 	movhi	r5,1024
 4010f84:	29400804 	addi	r5,r5,32
 4010f88:	01010034 	movhi	r4,1024
 4010f8c:	21000804 	addi	r4,r4,32
 4010f90:	4010ee40 	call	4010ee4 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 4010f94:	01810074 	movhi	r6,1025
 4010f98:	31976304 	addi	r6,r6,23948
 4010f9c:	01410074 	movhi	r5,1025
 4010fa0:	29556004 	addi	r5,r5,21888
 4010fa4:	01010074 	movhi	r4,1025
 4010fa8:	21156004 	addi	r4,r4,21888
 4010fac:	4010ee40 	call	4010ee4 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 4010fb0:	40144040 	call	4014404 <alt_dcache_flush_all>
  alt_icache_flush_all();
 4010fb4:	40146540 	call	4014654 <alt_icache_flush_all>
}
 4010fb8:	0001883a 	nop
 4010fbc:	e037883a 	mov	sp,fp
 4010fc0:	dfc00117 	ldw	ra,4(sp)
 4010fc4:	df000017 	ldw	fp,0(sp)
 4010fc8:	dec00204 	addi	sp,sp,8
 4010fcc:	f800283a 	ret

04010fd0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4010fd0:	defffe04 	addi	sp,sp,-8
 4010fd4:	dfc00115 	stw	ra,4(sp)
 4010fd8:	df000015 	stw	fp,0(sp)
 4010fdc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4010fe0:	d0a00f17 	ldw	r2,-32708(gp)
 4010fe4:	10000326 	beq	r2,zero,4010ff4 <alt_get_errno+0x24>
 4010fe8:	d0a00f17 	ldw	r2,-32708(gp)
 4010fec:	103ee83a 	callr	r2
 4010ff0:	00000106 	br	4010ff8 <alt_get_errno+0x28>
 4010ff4:	d0a6fd04 	addi	r2,gp,-25612
}
 4010ff8:	e037883a 	mov	sp,fp
 4010ffc:	dfc00117 	ldw	ra,4(sp)
 4011000:	df000017 	ldw	fp,0(sp)
 4011004:	dec00204 	addi	sp,sp,8
 4011008:	f800283a 	ret

0401100c <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 401100c:	defff904 	addi	sp,sp,-28
 4011010:	dfc00615 	stw	ra,24(sp)
 4011014:	df000515 	stw	fp,20(sp)
 4011018:	df000504 	addi	fp,sp,20
 401101c:	e13ffd15 	stw	r4,-12(fp)
 4011020:	e17ffe15 	stw	r5,-8(fp)
 4011024:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 4011028:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 401102c:	e0bffd17 	ldw	r2,-12(fp)
 4011030:	10000816 	blt	r2,zero,4011054 <lseek+0x48>
 4011034:	01400304 	movi	r5,12
 4011038:	e13ffd17 	ldw	r4,-12(fp)
 401103c:	40031840 	call	4003184 <__mulsi3>
 4011040:	1007883a 	mov	r3,r2
 4011044:	00810074 	movhi	r2,1025
 4011048:	1099a204 	addi	r2,r2,26248
 401104c:	1885883a 	add	r2,r3,r2
 4011050:	00000106 	br	4011058 <lseek+0x4c>
 4011054:	0005883a 	mov	r2,zero
 4011058:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 401105c:	e0bffc17 	ldw	r2,-16(fp)
 4011060:	10001026 	beq	r2,zero,40110a4 <lseek+0x98>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 4011064:	e0bffc17 	ldw	r2,-16(fp)
 4011068:	10800017 	ldw	r2,0(r2)
 401106c:	10800717 	ldw	r2,28(r2)
 4011070:	10000926 	beq	r2,zero,4011098 <lseek+0x8c>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 4011074:	e0bffc17 	ldw	r2,-16(fp)
 4011078:	10800017 	ldw	r2,0(r2)
 401107c:	10800717 	ldw	r2,28(r2)
 4011080:	e1bfff17 	ldw	r6,-4(fp)
 4011084:	e17ffe17 	ldw	r5,-8(fp)
 4011088:	e13ffc17 	ldw	r4,-16(fp)
 401108c:	103ee83a 	callr	r2
 4011090:	e0bffb15 	stw	r2,-20(fp)
 4011094:	00000506 	br	40110ac <lseek+0xa0>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 4011098:	00bfde84 	movi	r2,-134
 401109c:	e0bffb15 	stw	r2,-20(fp)
 40110a0:	00000206 	br	40110ac <lseek+0xa0>
    }
  }
  else  
  {
    rc = -EBADFD;
 40110a4:	00bfebc4 	movi	r2,-81
 40110a8:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 40110ac:	e0bffb17 	ldw	r2,-20(fp)
 40110b0:	1000070e 	bge	r2,zero,40110d0 <lseek+0xc4>
  {
    ALT_ERRNO = -rc;
 40110b4:	4010fd00 	call	4010fd0 <alt_get_errno>
 40110b8:	1007883a 	mov	r3,r2
 40110bc:	e0bffb17 	ldw	r2,-20(fp)
 40110c0:	0085c83a 	sub	r2,zero,r2
 40110c4:	18800015 	stw	r2,0(r3)
    rc = -1;
 40110c8:	00bfffc4 	movi	r2,-1
 40110cc:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 40110d0:	e0bffb17 	ldw	r2,-20(fp)
}
 40110d4:	e037883a 	mov	sp,fp
 40110d8:	dfc00117 	ldw	ra,4(sp)
 40110dc:	df000017 	ldw	fp,0(sp)
 40110e0:	dec00204 	addi	sp,sp,8
 40110e4:	f800283a 	ret

040110e8 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 40110e8:	defffd04 	addi	sp,sp,-12
 40110ec:	dfc00215 	stw	ra,8(sp)
 40110f0:	df000115 	stw	fp,4(sp)
 40110f4:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 40110f8:	0009883a 	mov	r4,zero
 40110fc:	40117640 	call	4011764 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 4011100:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 4011104:	401179c0 	call	401179c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 4011108:	01810074 	movhi	r6,1025
 401110c:	31975004 	addi	r6,r6,23872
 4011110:	01410074 	movhi	r5,1025
 4011114:	29575004 	addi	r5,r5,23872
 4011118:	01010074 	movhi	r4,1025
 401111c:	21175004 	addi	r4,r4,23872
 4011120:	40149f80 	call	40149f8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 4011124:	40145040 	call	4014504 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 4011128:	01010074 	movhi	r4,1025
 401112c:	21115904 	addi	r4,r4,17764
 4011130:	40151ec0 	call	40151ec <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 4011134:	d0a6fe17 	ldw	r2,-25608(gp)
 4011138:	d0e6ff17 	ldw	r3,-25604(gp)
 401113c:	d1270017 	ldw	r4,-25600(gp)
 4011140:	200d883a 	mov	r6,r4
 4011144:	180b883a 	mov	r5,r3
 4011148:	1009883a 	mov	r4,r2
 401114c:	40007900 	call	4000790 <main>
 4011150:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 4011154:	01000044 	movi	r4,1
 4011158:	4010c040 	call	4010c04 <close>
  exit (result);
 401115c:	e13fff17 	ldw	r4,-4(fp)
 4011160:	40152000 	call	4015200 <exit>

04011164 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 4011164:	defffe04 	addi	sp,sp,-8
 4011168:	df000115 	stw	fp,4(sp)
 401116c:	df000104 	addi	fp,sp,4
 4011170:	e13fff15 	stw	r4,-4(fp)
}
 4011174:	0001883a 	nop
 4011178:	e037883a 	mov	sp,fp
 401117c:	df000017 	ldw	fp,0(sp)
 4011180:	dec00104 	addi	sp,sp,4
 4011184:	f800283a 	ret

04011188 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 4011188:	defffe04 	addi	sp,sp,-8
 401118c:	df000115 	stw	fp,4(sp)
 4011190:	df000104 	addi	fp,sp,4
 4011194:	e13fff15 	stw	r4,-4(fp)
}
 4011198:	0001883a 	nop
 401119c:	e037883a 	mov	sp,fp
 40111a0:	df000017 	ldw	fp,0(sp)
 40111a4:	dec00104 	addi	sp,sp,4
 40111a8:	f800283a 	ret

040111ac <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40111ac:	defffe04 	addi	sp,sp,-8
 40111b0:	dfc00115 	stw	ra,4(sp)
 40111b4:	df000015 	stw	fp,0(sp)
 40111b8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40111bc:	d0a00f17 	ldw	r2,-32708(gp)
 40111c0:	10000326 	beq	r2,zero,40111d0 <alt_get_errno+0x24>
 40111c4:	d0a00f17 	ldw	r2,-32708(gp)
 40111c8:	103ee83a 	callr	r2
 40111cc:	00000106 	br	40111d4 <alt_get_errno+0x28>
 40111d0:	d0a6fd04 	addi	r2,gp,-25612
}
 40111d4:	e037883a 	mov	sp,fp
 40111d8:	dfc00117 	ldw	ra,4(sp)
 40111dc:	df000017 	ldw	fp,0(sp)
 40111e0:	dec00204 	addi	sp,sp,8
 40111e4:	f800283a 	ret

040111e8 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 40111e8:	defff904 	addi	sp,sp,-28
 40111ec:	dfc00615 	stw	ra,24(sp)
 40111f0:	df000515 	stw	fp,20(sp)
 40111f4:	df000504 	addi	fp,sp,20
 40111f8:	e13ffd15 	stw	r4,-12(fp)
 40111fc:	e17ffe15 	stw	r5,-8(fp)
 4011200:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4011204:	e0bffd17 	ldw	r2,-12(fp)
 4011208:	10000816 	blt	r2,zero,401122c <read+0x44>
 401120c:	01400304 	movi	r5,12
 4011210:	e13ffd17 	ldw	r4,-12(fp)
 4011214:	40031840 	call	4003184 <__mulsi3>
 4011218:	1007883a 	mov	r3,r2
 401121c:	00810074 	movhi	r2,1025
 4011220:	1099a204 	addi	r2,r2,26248
 4011224:	1885883a 	add	r2,r3,r2
 4011228:	00000106 	br	4011230 <read+0x48>
 401122c:	0005883a 	mov	r2,zero
 4011230:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 4011234:	e0bffb17 	ldw	r2,-20(fp)
 4011238:	10002226 	beq	r2,zero,40112c4 <read+0xdc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 401123c:	e0bffb17 	ldw	r2,-20(fp)
 4011240:	10800217 	ldw	r2,8(r2)
 4011244:	108000cc 	andi	r2,r2,3
 4011248:	10800060 	cmpeqi	r2,r2,1
 401124c:	1000181e 	bne	r2,zero,40112b0 <read+0xc8>
        (fd->dev->read))
 4011250:	e0bffb17 	ldw	r2,-20(fp)
 4011254:	10800017 	ldw	r2,0(r2)
 4011258:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 401125c:	10001426 	beq	r2,zero,40112b0 <read+0xc8>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 4011260:	e0bffb17 	ldw	r2,-20(fp)
 4011264:	10800017 	ldw	r2,0(r2)
 4011268:	10800517 	ldw	r2,20(r2)
 401126c:	e0ffff17 	ldw	r3,-4(fp)
 4011270:	180d883a 	mov	r6,r3
 4011274:	e17ffe17 	ldw	r5,-8(fp)
 4011278:	e13ffb17 	ldw	r4,-20(fp)
 401127c:	103ee83a 	callr	r2
 4011280:	e0bffc15 	stw	r2,-16(fp)
 4011284:	e0bffc17 	ldw	r2,-16(fp)
 4011288:	1000070e 	bge	r2,zero,40112a8 <read+0xc0>
        {
          ALT_ERRNO = -rval;
 401128c:	40111ac0 	call	40111ac <alt_get_errno>
 4011290:	1007883a 	mov	r3,r2
 4011294:	e0bffc17 	ldw	r2,-16(fp)
 4011298:	0085c83a 	sub	r2,zero,r2
 401129c:	18800015 	stw	r2,0(r3)
          return -1;
 40112a0:	00bfffc4 	movi	r2,-1
 40112a4:	00000c06 	br	40112d8 <read+0xf0>
        }
        return rval;
 40112a8:	e0bffc17 	ldw	r2,-16(fp)
 40112ac:	00000a06 	br	40112d8 <read+0xf0>
      }
      else
      {
        ALT_ERRNO = EACCES;
 40112b0:	40111ac0 	call	40111ac <alt_get_errno>
 40112b4:	1007883a 	mov	r3,r2
 40112b8:	00800344 	movi	r2,13
 40112bc:	18800015 	stw	r2,0(r3)
 40112c0:	00000406 	br	40112d4 <read+0xec>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 40112c4:	40111ac0 	call	40111ac <alt_get_errno>
 40112c8:	1007883a 	mov	r3,r2
 40112cc:	00801444 	movi	r2,81
 40112d0:	18800015 	stw	r2,0(r3)
  }
  return -1;
 40112d4:	00bfffc4 	movi	r2,-1
}
 40112d8:	e037883a 	mov	sp,fp
 40112dc:	dfc00117 	ldw	ra,4(sp)
 40112e0:	df000017 	ldw	fp,0(sp)
 40112e4:	dec00204 	addi	sp,sp,8
 40112e8:	f800283a 	ret

040112ec <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 40112ec:	defffc04 	addi	sp,sp,-16
 40112f0:	dfc00315 	stw	ra,12(sp)
 40112f4:	df000215 	stw	fp,8(sp)
 40112f8:	dc000115 	stw	r16,4(sp)
 40112fc:	df000204 	addi	fp,sp,8
 4011300:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 4011304:	e0bffe17 	ldw	r2,-8(fp)
 4011308:	108000d0 	cmplti	r2,r2,3
 401130c:	1000111e 	bne	r2,zero,4011354 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 4011310:	04010074 	movhi	r16,1025
 4011314:	8419a204 	addi	r16,r16,26248
 4011318:	e0bffe17 	ldw	r2,-8(fp)
 401131c:	01400304 	movi	r5,12
 4011320:	1009883a 	mov	r4,r2
 4011324:	40031840 	call	4003184 <__mulsi3>
 4011328:	8085883a 	add	r2,r16,r2
 401132c:	10800204 	addi	r2,r2,8
 4011330:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 4011334:	04010074 	movhi	r16,1025
 4011338:	8419a204 	addi	r16,r16,26248
 401133c:	e0bffe17 	ldw	r2,-8(fp)
 4011340:	01400304 	movi	r5,12
 4011344:	1009883a 	mov	r4,r2
 4011348:	40031840 	call	4003184 <__mulsi3>
 401134c:	8085883a 	add	r2,r16,r2
 4011350:	10000015 	stw	zero,0(r2)
  }
}
 4011354:	0001883a 	nop
 4011358:	e6ffff04 	addi	sp,fp,-4
 401135c:	dfc00217 	ldw	ra,8(sp)
 4011360:	df000117 	ldw	fp,4(sp)
 4011364:	dc000017 	ldw	r16,0(sp)
 4011368:	dec00304 	addi	sp,sp,12
 401136c:	f800283a 	ret

04011370 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 4011370:	defff904 	addi	sp,sp,-28
 4011374:	df000615 	stw	fp,24(sp)
 4011378:	df000604 	addi	fp,sp,24
 401137c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011380:	0005303a 	rdctl	r2,status
 4011384:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011388:	e0fffe17 	ldw	r3,-8(fp)
 401138c:	00bfff84 	movi	r2,-2
 4011390:	1884703a 	and	r2,r3,r2
 4011394:	1001703a 	wrctl	status,r2
  
  return context;
 4011398:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 401139c:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 40113a0:	d0a01017 	ldw	r2,-32704(gp)
 40113a4:	10c000c4 	addi	r3,r2,3
 40113a8:	00bfff04 	movi	r2,-4
 40113ac:	1884703a 	and	r2,r3,r2
 40113b0:	d0a01015 	stw	r2,-32704(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 40113b4:	d0e01017 	ldw	r3,-32704(gp)
 40113b8:	e0bfff17 	ldw	r2,-4(fp)
 40113bc:	1887883a 	add	r3,r3,r2
 40113c0:	00820034 	movhi	r2,2048
 40113c4:	10800004 	addi	r2,r2,0
 40113c8:	10c0062e 	bgeu	r2,r3,40113e4 <sbrk+0x74>
 40113cc:	e0bffb17 	ldw	r2,-20(fp)
 40113d0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40113d4:	e0bffa17 	ldw	r2,-24(fp)
 40113d8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 40113dc:	00bfffc4 	movi	r2,-1
 40113e0:	00000b06 	br	4011410 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 40113e4:	d0a01017 	ldw	r2,-32704(gp)
 40113e8:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 40113ec:	d0e01017 	ldw	r3,-32704(gp)
 40113f0:	e0bfff17 	ldw	r2,-4(fp)
 40113f4:	1885883a 	add	r2,r3,r2
 40113f8:	d0a01015 	stw	r2,-32704(gp)
 40113fc:	e0bffb17 	ldw	r2,-20(fp)
 4011400:	e0bffc15 	stw	r2,-16(fp)
 4011404:	e0bffc17 	ldw	r2,-16(fp)
 4011408:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 401140c:	e0bffd17 	ldw	r2,-12(fp)
} 
 4011410:	e037883a 	mov	sp,fp
 4011414:	df000017 	ldw	fp,0(sp)
 4011418:	dec00104 	addi	sp,sp,4
 401141c:	f800283a 	ret

04011420 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4011420:	defffa04 	addi	sp,sp,-24
 4011424:	df000515 	stw	fp,20(sp)
 4011428:	df000504 	addi	fp,sp,20
 401142c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4011430:	0005303a 	rdctl	r2,status
 4011434:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4011438:	e0fffc17 	ldw	r3,-16(fp)
 401143c:	00bfff84 	movi	r2,-2
 4011440:	1884703a 	and	r2,r3,r2
 4011444:	1001703a 	wrctl	status,r2
  
  return context;
 4011448:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 401144c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 4011450:	e0bfff17 	ldw	r2,-4(fp)
 4011454:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4011458:	e0bffd17 	ldw	r2,-12(fp)
 401145c:	10800017 	ldw	r2,0(r2)
 4011460:	e0fffd17 	ldw	r3,-12(fp)
 4011464:	18c00117 	ldw	r3,4(r3)
 4011468:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 401146c:	e0bffd17 	ldw	r2,-12(fp)
 4011470:	10800117 	ldw	r2,4(r2)
 4011474:	e0fffd17 	ldw	r3,-12(fp)
 4011478:	18c00017 	ldw	r3,0(r3)
 401147c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4011480:	e0bffd17 	ldw	r2,-12(fp)
 4011484:	e0fffd17 	ldw	r3,-12(fp)
 4011488:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 401148c:	e0bffd17 	ldw	r2,-12(fp)
 4011490:	e0fffd17 	ldw	r3,-12(fp)
 4011494:	10c00015 	stw	r3,0(r2)
 4011498:	e0bffb17 	ldw	r2,-20(fp)
 401149c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40114a0:	e0bffe17 	ldw	r2,-8(fp)
 40114a4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 40114a8:	0001883a 	nop
 40114ac:	e037883a 	mov	sp,fp
 40114b0:	df000017 	ldw	fp,0(sp)
 40114b4:	dec00104 	addi	sp,sp,4
 40114b8:	f800283a 	ret

040114bc <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 40114bc:	defffb04 	addi	sp,sp,-20
 40114c0:	dfc00415 	stw	ra,16(sp)
 40114c4:	df000315 	stw	fp,12(sp)
 40114c8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 40114cc:	d0a01117 	ldw	r2,-32700(gp)
 40114d0:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 40114d4:	d0a70217 	ldw	r2,-25592(gp)
 40114d8:	10800044 	addi	r2,r2,1
 40114dc:	d0a70215 	stw	r2,-25592(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 40114e0:	00002e06 	br	401159c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 40114e4:	e0bffd17 	ldw	r2,-12(fp)
 40114e8:	10800017 	ldw	r2,0(r2)
 40114ec:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 40114f0:	e0bffd17 	ldw	r2,-12(fp)
 40114f4:	10800403 	ldbu	r2,16(r2)
 40114f8:	10803fcc 	andi	r2,r2,255
 40114fc:	10000426 	beq	r2,zero,4011510 <alt_tick+0x54>
 4011500:	d0a70217 	ldw	r2,-25592(gp)
 4011504:	1000021e 	bne	r2,zero,4011510 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4011508:	e0bffd17 	ldw	r2,-12(fp)
 401150c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4011510:	e0bffd17 	ldw	r2,-12(fp)
 4011514:	10800217 	ldw	r2,8(r2)
 4011518:	d0e70217 	ldw	r3,-25592(gp)
 401151c:	18801d36 	bltu	r3,r2,4011594 <alt_tick+0xd8>
 4011520:	e0bffd17 	ldw	r2,-12(fp)
 4011524:	10800403 	ldbu	r2,16(r2)
 4011528:	10803fcc 	andi	r2,r2,255
 401152c:	1000191e 	bne	r2,zero,4011594 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 4011530:	e0bffd17 	ldw	r2,-12(fp)
 4011534:	10800317 	ldw	r2,12(r2)
 4011538:	e0fffd17 	ldw	r3,-12(fp)
 401153c:	18c00517 	ldw	r3,20(r3)
 4011540:	1809883a 	mov	r4,r3
 4011544:	103ee83a 	callr	r2
 4011548:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 401154c:	e0bfff17 	ldw	r2,-4(fp)
 4011550:	1000031e 	bne	r2,zero,4011560 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 4011554:	e13ffd17 	ldw	r4,-12(fp)
 4011558:	40114200 	call	4011420 <alt_alarm_stop>
 401155c:	00000d06 	br	4011594 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 4011560:	e0bffd17 	ldw	r2,-12(fp)
 4011564:	10c00217 	ldw	r3,8(r2)
 4011568:	e0bfff17 	ldw	r2,-4(fp)
 401156c:	1887883a 	add	r3,r3,r2
 4011570:	e0bffd17 	ldw	r2,-12(fp)
 4011574:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4011578:	e0bffd17 	ldw	r2,-12(fp)
 401157c:	10c00217 	ldw	r3,8(r2)
 4011580:	d0a70217 	ldw	r2,-25592(gp)
 4011584:	1880032e 	bgeu	r3,r2,4011594 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4011588:	e0bffd17 	ldw	r2,-12(fp)
 401158c:	00c00044 	movi	r3,1
 4011590:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4011594:	e0bffe17 	ldw	r2,-8(fp)
 4011598:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 401159c:	e0fffd17 	ldw	r3,-12(fp)
 40115a0:	d0a01104 	addi	r2,gp,-32700
 40115a4:	18bfcf1e 	bne	r3,r2,40114e4 <__alt_data_end+0xfc0114e4>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 40115a8:	0001883a 	nop
}
 40115ac:	0001883a 	nop
 40115b0:	e037883a 	mov	sp,fp
 40115b4:	dfc00117 	ldw	ra,4(sp)
 40115b8:	df000017 	ldw	fp,0(sp)
 40115bc:	dec00204 	addi	sp,sp,8
 40115c0:	f800283a 	ret

040115c4 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 40115c4:	defffd04 	addi	sp,sp,-12
 40115c8:	dfc00215 	stw	ra,8(sp)
 40115cc:	df000115 	stw	fp,4(sp)
 40115d0:	df000104 	addi	fp,sp,4
 40115d4:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 40115d8:	e13fff17 	ldw	r4,-4(fp)
 40115dc:	40142ac0 	call	40142ac <alt_busy_sleep>
}
 40115e0:	e037883a 	mov	sp,fp
 40115e4:	dfc00117 	ldw	ra,4(sp)
 40115e8:	df000017 	ldw	fp,0(sp)
 40115ec:	dec00204 	addi	sp,sp,8
 40115f0:	f800283a 	ret

040115f4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40115f4:	defffe04 	addi	sp,sp,-8
 40115f8:	dfc00115 	stw	ra,4(sp)
 40115fc:	df000015 	stw	fp,0(sp)
 4011600:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4011604:	d0a00f17 	ldw	r2,-32708(gp)
 4011608:	10000326 	beq	r2,zero,4011618 <alt_get_errno+0x24>
 401160c:	d0a00f17 	ldw	r2,-32708(gp)
 4011610:	103ee83a 	callr	r2
 4011614:	00000106 	br	401161c <alt_get_errno+0x28>
 4011618:	d0a6fd04 	addi	r2,gp,-25612
}
 401161c:	e037883a 	mov	sp,fp
 4011620:	dfc00117 	ldw	ra,4(sp)
 4011624:	df000017 	ldw	fp,0(sp)
 4011628:	dec00204 	addi	sp,sp,8
 401162c:	f800283a 	ret

04011630 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 4011630:	defff904 	addi	sp,sp,-28
 4011634:	dfc00615 	stw	ra,24(sp)
 4011638:	df000515 	stw	fp,20(sp)
 401163c:	df000504 	addi	fp,sp,20
 4011640:	e13ffd15 	stw	r4,-12(fp)
 4011644:	e17ffe15 	stw	r5,-8(fp)
 4011648:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 401164c:	e0bffd17 	ldw	r2,-12(fp)
 4011650:	10000816 	blt	r2,zero,4011674 <write+0x44>
 4011654:	01400304 	movi	r5,12
 4011658:	e13ffd17 	ldw	r4,-12(fp)
 401165c:	40031840 	call	4003184 <__mulsi3>
 4011660:	1007883a 	mov	r3,r2
 4011664:	00810074 	movhi	r2,1025
 4011668:	1099a204 	addi	r2,r2,26248
 401166c:	1885883a 	add	r2,r3,r2
 4011670:	00000106 	br	4011678 <write+0x48>
 4011674:	0005883a 	mov	r2,zero
 4011678:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 401167c:	e0bffb17 	ldw	r2,-20(fp)
 4011680:	10002126 	beq	r2,zero,4011708 <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4011684:	e0bffb17 	ldw	r2,-20(fp)
 4011688:	10800217 	ldw	r2,8(r2)
 401168c:	108000cc 	andi	r2,r2,3
 4011690:	10001826 	beq	r2,zero,40116f4 <write+0xc4>
 4011694:	e0bffb17 	ldw	r2,-20(fp)
 4011698:	10800017 	ldw	r2,0(r2)
 401169c:	10800617 	ldw	r2,24(r2)
 40116a0:	10001426 	beq	r2,zero,40116f4 <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 40116a4:	e0bffb17 	ldw	r2,-20(fp)
 40116a8:	10800017 	ldw	r2,0(r2)
 40116ac:	10800617 	ldw	r2,24(r2)
 40116b0:	e0ffff17 	ldw	r3,-4(fp)
 40116b4:	180d883a 	mov	r6,r3
 40116b8:	e17ffe17 	ldw	r5,-8(fp)
 40116bc:	e13ffb17 	ldw	r4,-20(fp)
 40116c0:	103ee83a 	callr	r2
 40116c4:	e0bffc15 	stw	r2,-16(fp)
 40116c8:	e0bffc17 	ldw	r2,-16(fp)
 40116cc:	1000070e 	bge	r2,zero,40116ec <write+0xbc>
      {
        ALT_ERRNO = -rval;
 40116d0:	40115f40 	call	40115f4 <alt_get_errno>
 40116d4:	1007883a 	mov	r3,r2
 40116d8:	e0bffc17 	ldw	r2,-16(fp)
 40116dc:	0085c83a 	sub	r2,zero,r2
 40116e0:	18800015 	stw	r2,0(r3)
        return -1;
 40116e4:	00bfffc4 	movi	r2,-1
 40116e8:	00000c06 	br	401171c <write+0xec>
      }
      return rval;
 40116ec:	e0bffc17 	ldw	r2,-16(fp)
 40116f0:	00000a06 	br	401171c <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
 40116f4:	40115f40 	call	40115f4 <alt_get_errno>
 40116f8:	1007883a 	mov	r3,r2
 40116fc:	00800344 	movi	r2,13
 4011700:	18800015 	stw	r2,0(r3)
 4011704:	00000406 	br	4011718 <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 4011708:	40115f40 	call	40115f4 <alt_get_errno>
 401170c:	1007883a 	mov	r3,r2
 4011710:	00801444 	movi	r2,81
 4011714:	18800015 	stw	r2,0(r3)
  }
  return -1;
 4011718:	00bfffc4 	movi	r2,-1
}
 401171c:	e037883a 	mov	sp,fp
 4011720:	dfc00117 	ldw	ra,4(sp)
 4011724:	df000017 	ldw	fp,0(sp)
 4011728:	dec00204 	addi	sp,sp,8
 401172c:	f800283a 	ret

04011730 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 4011730:	defffd04 	addi	sp,sp,-12
 4011734:	dfc00215 	stw	ra,8(sp)
 4011738:	df000115 	stw	fp,4(sp)
 401173c:	df000104 	addi	fp,sp,4
 4011740:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 4011744:	d1600c04 	addi	r5,gp,-32720
 4011748:	e13fff17 	ldw	r4,-4(fp)
 401174c:	40144600 	call	4014460 <alt_dev_llist_insert>
}
 4011750:	e037883a 	mov	sp,fp
 4011754:	dfc00117 	ldw	ra,4(sp)
 4011758:	df000017 	ldw	fp,0(sp)
 401175c:	dec00204 	addi	sp,sp,8
 4011760:	f800283a 	ret

04011764 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4011764:	defffd04 	addi	sp,sp,-12
 4011768:	dfc00215 	stw	ra,8(sp)
 401176c:	df000115 	stw	fp,4(sp)
 4011770:	df000104 	addi	fp,sp,4
 4011774:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 4011778:	4014f600 	call	4014f60 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 401177c:	00800044 	movi	r2,1
 4011780:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4011784:	0001883a 	nop
 4011788:	e037883a 	mov	sp,fp
 401178c:	dfc00117 	ldw	ra,4(sp)
 4011790:	df000017 	ldw	fp,0(sp)
 4011794:	dec00204 	addi	sp,sp,8
 4011798:	f800283a 	ret

0401179c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 401179c:	defffe04 	addi	sp,sp,-8
 40117a0:	dfc00115 	stw	ra,4(sp)
 40117a4:	df000015 	stw	fp,0(sp)
 40117a8:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
 40117ac:	01c0fa04 	movi	r7,1000
 40117b0:	01800084 	movi	r6,2
 40117b4:	000b883a 	mov	r5,zero
 40117b8:	01020034 	movhi	r4,2048
 40117bc:	21041004 	addi	r4,r4,4160
 40117c0:	40141040 	call	4014104 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_I2C_INIT ( I2C_0, i2c_0);
 40117c4:	01010074 	movhi	r4,1025
 40117c8:	211a0204 	addi	r4,r4,26632
 40117cc:	4011a600 	call	4011a60 <alt_avalon_i2c_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 40117d0:	01800044 	movi	r6,1
 40117d4:	000b883a 	mov	r5,zero
 40117d8:	01010074 	movhi	r4,1025
 40117dc:	211a1a04 	addi	r4,r4,26728
 40117e0:	401358c0 	call	401358c <altera_avalon_jtag_uart_init>
 40117e4:	01010074 	movhi	r4,1025
 40117e8:	211a1004 	addi	r4,r4,26688
 40117ec:	40117300 	call	4011730 <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( SPI0, spi0);
 40117f0:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
 40117f4:	0001883a 	nop
}
 40117f8:	0001883a 	nop
 40117fc:	e037883a 	mov	sp,fp
 4011800:	dfc00117 	ldw	ra,4(sp)
 4011804:	df000017 	ldw	fp,0(sp)
 4011808:	dec00204 	addi	sp,sp,8
 401180c:	f800283a 	ret

04011810 <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
 4011810:	defff904 	addi	sp,sp,-28
 4011814:	dfc00615 	stw	ra,24(sp)
 4011818:	df000515 	stw	fp,20(sp)
 401181c:	df000504 	addi	fp,sp,20
 4011820:	e13fff15 	stw	r4,-4(fp)
   int timeout=100000;
 4011824:	008000b4 	movhi	r2,2
 4011828:	10a1a804 	addi	r2,r2,-31072
 401182c:	e0bffb15 	stw	r2,-20(fp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
 4011830:	e0bfff17 	ldw	r2,-4(fp)
 4011834:	e0bffc15 	stw	r2,-16(fp)
   IRQ_DATA_t *irq = i2c_dev->callback_context;
 4011838:	e0bffc17 	ldw	r2,-16(fp)
 401183c:	10800717 	ldw	r2,28(r2)
 4011840:	e0bffd15 	stw	r2,-12(fp)

   if (irq->irq_busy==2)  /*receive request*/
 4011844:	e0bffd17 	ldw	r2,-12(fp)
 4011848:	10800217 	ldw	r2,8(r2)
 401184c:	10800098 	cmpnei	r2,r2,2
 4011850:	1000251e 	bne	r2,zero,40118e8 <optional_irq_callback+0xd8>
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
 4011854:	e0bffd17 	ldw	r2,-12(fp)
 4011858:	10c00017 	ldw	r3,0(r2)
 401185c:	e0bffd17 	ldw	r2,-12(fp)
 4011860:	10800117 	ldw	r2,4(r2)
 4011864:	e13ffe04 	addi	r4,fp,-8
 4011868:	200f883a 	mov	r7,r4
 401186c:	100d883a 	mov	r6,r2
 4011870:	180b883a 	mov	r5,r3
 4011874:	e13ffc17 	ldw	r4,-16(fp)
 4011878:	4011fc00 	call	4011fc0 <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
 401187c:	e0bffd17 	ldw	r2,-12(fp)
 4011880:	10c00117 	ldw	r3,4(r2)
 4011884:	e0bffe17 	ldw	r2,-8(fp)
 4011888:	1887c83a 	sub	r3,r3,r2
 401188c:	e0bffd17 	ldw	r2,-12(fp)
 4011890:	10c00115 	stw	r3,4(r2)
       irq->buffer+=bytes_read;
 4011894:	e0bffd17 	ldw	r2,-12(fp)
 4011898:	10c00017 	ldw	r3,0(r2)
 401189c:	e0bffe17 	ldw	r2,-8(fp)
 40118a0:	1887883a 	add	r3,r3,r2
 40118a4:	e0bffd17 	ldw	r2,-12(fp)
 40118a8:	10c00015 	stw	r3,0(r2)
       if (irq->size > 0)
 40118ac:	e0bffd17 	ldw	r2,-12(fp)
 40118b0:	10800117 	ldw	r2,4(r2)
 40118b4:	10000c26 	beq	r2,zero,40118e8 <optional_irq_callback+0xd8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 40118b8:	01400704 	movi	r5,28
 40118bc:	e13ffc17 	ldw	r4,-16(fp)
 40118c0:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 40118c4:	01400084 	movi	r5,2
 40118c8:	e13ffc17 	ldw	r4,-16(fp)
 40118cc:	401321c0 	call	401321c <alt_avalon_i2c_int_enable>
 40118d0:	00000e06 	br	401190c <optional_irq_callback+0xfc>
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
 40118d4:	e0bffb17 	ldw	r2,-20(fp)
 40118d8:	10bfffc4 	addi	r2,r2,-1
 40118dc:	e0bffb15 	stw	r2,-20(fp)
 40118e0:	e0bffb17 	ldw	r2,-20(fp)
 40118e4:	10000426 	beq	r2,zero,40118f8 <optional_irq_callback+0xe8>

    /*transaction should be done so no or minimal looping should occur*/
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
 40118e8:	e13ffc17 	ldw	r4,-16(fp)
 40118ec:	4011f7c0 	call	4011f7c <alt_avalon_i2c_is_busy>
 40118f0:	103ff81e 	bne	r2,zero,40118d4 <__alt_data_end+0xfc0118d4>
 40118f4:	00000106 	br	40118fc <optional_irq_callback+0xec>
    { 
      if (--timeout == 0)
      {
         break;
 40118f8:	0001883a 	nop
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
 40118fc:	e13ffc17 	ldw	r4,-16(fp)
 4011900:	4011c240 	call	4011c24 <alt_avalon_i2c_disable>

    irq->irq_busy=0;
 4011904:	e0bffd17 	ldw	r2,-12(fp)
 4011908:	10000215 	stw	zero,8(r2)
}
 401190c:	e037883a 	mov	sp,fp
 4011910:	dfc00117 	ldw	ra,4(sp)
 4011914:	df000017 	ldw	fp,0(sp)
 4011918:	dec00204 	addi	sp,sp,8
 401191c:	f800283a 	ret

04011920 <alt_avalon_i2c_register_optional_irq_handler>:

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
 4011920:	defffc04 	addi	sp,sp,-16
 4011924:	dfc00315 	stw	ra,12(sp)
 4011928:	df000215 	stw	fp,8(sp)
 401192c:	df000204 	addi	fp,sp,8
 4011930:	e13ffe15 	stw	r4,-8(fp)
 4011934:	e17fff15 	stw	r5,-4(fp)
   irq_data->irq_busy=0;
 4011938:	e0bfff17 	ldw	r2,-4(fp)
 401193c:	10000215 	stw	zero,8(r2)
   alt_avalon_i2c_register_callback(i2c_dev,optional_irq_callback,0,irq_data);
 4011940:	e1ffff17 	ldw	r7,-4(fp)
 4011944:	000d883a 	mov	r6,zero
 4011948:	01410074 	movhi	r5,1025
 401194c:	29460404 	addi	r5,r5,6160
 4011950:	e13ffe17 	ldw	r4,-8(fp)
 4011954:	4011a0c0 	call	4011a0c <alt_avalon_i2c_register_callback>
}
 4011958:	0001883a 	nop
 401195c:	e037883a 	mov	sp,fp
 4011960:	dfc00117 	ldw	ra,4(sp)
 4011964:	df000017 	ldw	fp,0(sp)
 4011968:	dec00204 	addi	sp,sp,8
 401196c:	f800283a 	ret

04011970 <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
 4011970:	defff904 	addi	sp,sp,-28
 4011974:	dfc00615 	stw	ra,24(sp)
 4011978:	df000515 	stw	fp,20(sp)
 401197c:	df000504 	addi	fp,sp,20
 4011980:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
 4011984:	e0bfff17 	ldw	r2,-4(fp)
 4011988:	e0bffb15 	stw	r2,-20(fp)
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 401198c:	014007c4 	movi	r5,31
 4011990:	e13ffb17 	ldw	r4,-20(fp)
 4011994:	40131b40 	call	40131b4 <alt_avalon_i2c_int_disable>
    
    /* clear irq status */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4011998:	01400704 	movi	r5,28
 401199c:	e13ffb17 	ldw	r4,-20(fp)
 40119a0:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
 40119a4:	e0bffb17 	ldw	r2,-20(fp)
 40119a8:	10800617 	ldw	r2,24(r2)
 40119ac:	10001126 	beq	r2,zero,40119f4 <alt_avalon_i2c_irq+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40119b0:	0005303a 	rdctl	r2,status
 40119b4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40119b8:	e0fffd17 	ldw	r3,-12(fp)
 40119bc:	00bfff84 	movi	r2,-2
 40119c0:	1884703a 	and	r2,r3,r2
 40119c4:	1001703a 	wrctl	status,r2
  
  return context;
 40119c8:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
 40119cc:	e0bffc15 	stw	r2,-16(fp)
        dev->callback(dev);
 40119d0:	e0bffb17 	ldw	r2,-20(fp)
 40119d4:	10800617 	ldw	r2,24(r2)
 40119d8:	e13ffb17 	ldw	r4,-20(fp)
 40119dc:	103ee83a 	callr	r2
 40119e0:	e0bffc17 	ldw	r2,-16(fp)
 40119e4:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40119e8:	e0bffe17 	ldw	r2,-8(fp)
 40119ec:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    return;
 40119f0:	0001883a 	nop
 40119f4:	0001883a 	nop
}
 40119f8:	e037883a 	mov	sp,fp
 40119fc:	dfc00117 	ldw	ra,4(sp)
 4011a00:	df000017 	ldw	fp,0(sp)
 4011a04:	dec00204 	addi	sp,sp,8
 4011a08:	f800283a 	ret

04011a0c <alt_avalon_i2c_register_callback>:
void alt_avalon_i2c_register_callback(
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
 4011a0c:	defffb04 	addi	sp,sp,-20
 4011a10:	df000415 	stw	fp,16(sp)
 4011a14:	df000404 	addi	fp,sp,16
 4011a18:	e13ffc15 	stw	r4,-16(fp)
 4011a1c:	e17ffd15 	stw	r5,-12(fp)
 4011a20:	e1bffe15 	stw	r6,-8(fp)
 4011a24:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
 4011a28:	e0bffc17 	ldw	r2,-16(fp)
 4011a2c:	e0fffd17 	ldw	r3,-12(fp)
 4011a30:	10c00615 	stw	r3,24(r2)
    dev->callback_context = context;
 4011a34:	e0bffc17 	ldw	r2,-16(fp)
 4011a38:	e0ffff17 	ldw	r3,-4(fp)
 4011a3c:	10c00715 	stw	r3,28(r2)
    dev->control          = control;
 4011a40:	e0bffc17 	ldw	r2,-16(fp)
 4011a44:	e0fffe17 	ldw	r3,-8(fp)
 4011a48:	10c00815 	stw	r3,32(r2)

    return ;
 4011a4c:	0001883a 	nop
}
 4011a50:	e037883a 	mov	sp,fp
 4011a54:	df000017 	ldw	fp,0(sp)
 4011a58:	dec00104 	addi	sp,sp,4
 4011a5c:	f800283a 	ret

04011a60 <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
 4011a60:	defff704 	addi	sp,sp,-36
 4011a64:	dfc00815 	stw	ra,32(sp)
 4011a68:	df000715 	stw	fp,28(sp)
 4011a6c:	df000704 	addi	fp,sp,28
 4011a70:	e13fff15 	stw	r4,-4(fp)
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
 4011a74:	e13fff17 	ldw	r4,-4(fp)
 4011a78:	4011c240 	call	4011c24 <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 4011a7c:	014007c4 	movi	r5,31
 4011a80:	e13fff17 	ldw	r4,-4(fp)
 4011a84:	40131b40 	call	40131b4 <alt_avalon_i2c_int_disable>

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4011a88:	01400704 	movi	r5,28
 4011a8c:	e13fff17 	ldw	r4,-4(fp)
 4011a90:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
 4011a94:	014000c4 	movi	r5,3
 4011a98:	e13fff17 	ldw	r4,-4(fp)
 4011a9c:	40133c00 	call	40133c0 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
 4011aa0:	014000c4 	movi	r5,3
 4011aa4:	e13fff17 	ldw	r4,-4(fp)
 4011aa8:	40133100 	call	4013310 <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
 4011aac:	e03ffc15 	stw	zero,-16(fp)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
 4011ab0:	e03ffb15 	stw	zero,-20(fp)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
 4011ab4:	e0bffb04 	addi	r2,fp,-20
 4011ab8:	018000b4 	movhi	r6,2
 4011abc:	31a1a804 	addi	r6,r6,-31072
 4011ac0:	100b883a 	mov	r5,r2
 4011ac4:	e13fff17 	ldw	r4,-4(fp)
 4011ac8:	4011e800 	call	4011e80 <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
 4011acc:	e0bffb04 	addi	r2,fp,-20
 4011ad0:	100b883a 	mov	r5,r2
 4011ad4:	e13fff17 	ldw	r4,-4(fp)
 4011ad8:	4011d200 	call	4011d20 <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
 4011adc:	d1601304 	addi	r5,gp,-32692
 4011ae0:	e13fff17 	ldw	r4,-4(fp)
 4011ae4:	40144600 	call	4014460 <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 4011ae8:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
 4011aec:	e0bffa15 	stw	r2,-24(fp)

    if (!error)
 4011af0:	e0bffa17 	ldw	r2,-24(fp)
 4011af4:	10000c1e 	bne	r2,zero,4011b28 <alt_avalon_i2c_init+0xc8>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
 4011af8:	e0bfff17 	ldw	r2,-4(fp)
 4011afc:	10c00417 	ldw	r3,16(r2)
 4011b00:	e0bfff17 	ldw	r2,-4(fp)
 4011b04:	10800517 	ldw	r2,20(r2)
 4011b08:	d8000015 	stw	zero,0(sp)
 4011b0c:	e1ffff17 	ldw	r7,-4(fp)
 4011b10:	01810074 	movhi	r6,1025
 4011b14:	31865c04 	addi	r6,r6,6512
 4011b18:	100b883a 	mov	r5,r2
 4011b1c:	1809883a 	mov	r4,r3
 4011b20:	40146740 	call	4014674 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }

    return;
 4011b24:	00000406 	br	4011b38 <alt_avalon_i2c_init+0xd8>
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
 4011b28:	01010074 	movhi	r4,1025
 4011b2c:	21175b04 	addi	r4,r4,23916
 4011b30:	4014cf80 	call	4014cf8 <alt_printf>
    }

    return;
 4011b34:	0001883a 	nop

}
 4011b38:	e037883a 	mov	sp,fp
 4011b3c:	dfc00117 	ldw	ra,4(sp)
 4011b40:	df000017 	ldw	fp,0(sp)
 4011b44:	dec00204 	addi	sp,sp,8
 4011b48:	f800283a 	ret

04011b4c <alt_avalon_i2c_open>:

/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
 4011b4c:	defffc04 	addi	sp,sp,-16
 4011b50:	dfc00315 	stw	ra,12(sp)
 4011b54:	df000215 	stw	fp,8(sp)
 4011b58:	df000204 	addi	fp,sp,8
 4011b5c:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t* dev = NULL;
 4011b60:	e03ffe15 	stw	zero,-8(fp)

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
 4011b64:	d1601304 	addi	r5,gp,-32692
 4011b68:	e13fff17 	ldw	r4,-4(fp)
 4011b6c:	40145c40 	call	40145c4 <alt_find_dev>
 4011b70:	e0bffe15 	stw	r2,-8(fp)

    return dev;
 4011b74:	e0bffe17 	ldw	r2,-8(fp)
}
 4011b78:	e037883a 	mov	sp,fp
 4011b7c:	dfc00117 	ldw	ra,4(sp)
 4011b80:	df000017 	ldw	fp,0(sp)
 4011b84:	dec00204 	addi	sp,sp,8
 4011b88:	f800283a 	ret

04011b8c <alt_avalon_i2c_enable>:

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 4011b8c:	defffc04 	addi	sp,sp,-16
 4011b90:	df000315 	stw	fp,12(sp)
 4011b94:	df000304 	addi	fp,sp,12
 4011b98:	e13fff15 	stw	r4,-4(fp)
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 4011b9c:	e0bfff17 	ldw	r2,-4(fp)
 4011ba0:	10800717 	ldw	r2,28(r2)
 4011ba4:	e0bffd15 	stw	r2,-12(fp)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
 4011ba8:	e0bfff17 	ldw	r2,-4(fp)
 4011bac:	10800317 	ldw	r2,12(r2)
 4011bb0:	10800204 	addi	r2,r2,8
 4011bb4:	10800037 	ldwio	r2,0(r2)
 4011bb8:	1080004c 	andi	r2,r2,1
 4011bbc:	e0bffe15 	stw	r2,-8(fp)
   if (enable_status)
 4011bc0:	e0bffe17 	ldw	r2,-8(fp)
 4011bc4:	10000226 	beq	r2,zero,4011bd0 <alt_avalon_i2c_enable+0x44>
   {
     return ALT_AVALON_I2C_BUSY;
 4011bc8:	00bffe44 	movi	r2,-7
 4011bcc:	00001106 	br	4011c14 <alt_avalon_i2c_enable+0x88>
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
 4011bd0:	e0bfff17 	ldw	r2,-4(fp)
 4011bd4:	10c00617 	ldw	r3,24(r2)
 4011bd8:	00810074 	movhi	r2,1025
 4011bdc:	10860404 	addi	r2,r2,6160
 4011be0:	1880021e 	bne	r3,r2,4011bec <alt_avalon_i2c_enable+0x60>
   {
     irq_data->irq_busy=0;
 4011be4:	e0bffd17 	ldw	r2,-12(fp)
 4011be8:	10000215 	stw	zero,8(r2)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
 4011bec:	e0bfff17 	ldw	r2,-4(fp)
 4011bf0:	10800317 	ldw	r2,12(r2)
 4011bf4:	10800204 	addi	r2,r2,8
 4011bf8:	e0ffff17 	ldw	r3,-4(fp)
 4011bfc:	18c00317 	ldw	r3,12(r3)
 4011c00:	18c00204 	addi	r3,r3,8
 4011c04:	18c00037 	ldwio	r3,0(r3)
 4011c08:	18c00054 	ori	r3,r3,1
 4011c0c:	10c00035 	stwio	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 4011c10:	0005883a 	mov	r2,zero
}
 4011c14:	e037883a 	mov	sp,fp
 4011c18:	df000017 	ldw	fp,0(sp)
 4011c1c:	dec00104 	addi	sp,sp,4
 4011c20:	f800283a 	ret

04011c24 <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 4011c24:	defffe04 	addi	sp,sp,-8
 4011c28:	df000115 	stw	fp,4(sp)
 4011c2c:	df000104 	addi	fp,sp,4
 4011c30:	e13fff15 	stw	r4,-4(fp)
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
 4011c34:	e0bfff17 	ldw	r2,-4(fp)
 4011c38:	10800317 	ldw	r2,12(r2)
 4011c3c:	10800204 	addi	r2,r2,8
 4011c40:	e0ffff17 	ldw	r3,-4(fp)
 4011c44:	18c00317 	ldw	r3,12(r3)
 4011c48:	18c00204 	addi	r3,r3,8
 4011c4c:	19000037 	ldwio	r4,0(r3)
 4011c50:	00ffff84 	movi	r3,-2
 4011c54:	20c6703a 	and	r3,r4,r3
 4011c58:	10c00035 	stwio	r3,0(r2)

}
 4011c5c:	0001883a 	nop
 4011c60:	e037883a 	mov	sp,fp
 4011c64:	df000017 	ldw	fp,0(sp)
 4011c68:	dec00104 	addi	sp,sp,4
 4011c6c:	f800283a 	ret

04011c70 <alt_avalon_i2c_master_config_get>:

/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 4011c70:	defffd04 	addi	sp,sp,-12
 4011c74:	df000215 	stw	fp,8(sp)
 4011c78:	df000204 	addi	fp,sp,8
 4011c7c:	e13ffe15 	stw	r4,-8(fp)
 4011c80:	e17fff15 	stw	r5,-4(fp)

    cfg->addr_mode = i2c_dev->address_mode;
 4011c84:	e0bffe17 	ldw	r2,-8(fp)
 4011c88:	10c00d17 	ldw	r3,52(r2)
 4011c8c:	e0bfff17 	ldw	r2,-4(fp)
 4011c90:	10c00015 	stw	r3,0(r2)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
 4011c94:	e0bffe17 	ldw	r2,-8(fp)
 4011c98:	10800317 	ldw	r2,12(r2)
 4011c9c:	10800204 	addi	r2,r2,8
 4011ca0:	10800037 	ldwio	r2,0(r2)
 4011ca4:	1080008c 	andi	r2,r2,2
 4011ca8:	1005d07a 	srai	r2,r2,1
 4011cac:	1007883a 	mov	r3,r2
 4011cb0:	e0bfff17 	ldw	r2,-4(fp)
 4011cb4:	10c00115 	stw	r3,4(r2)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
 4011cb8:	e0bffe17 	ldw	r2,-8(fp)
 4011cbc:	10800317 	ldw	r2,12(r2)
 4011cc0:	10800904 	addi	r2,r2,36
 4011cc4:	10800037 	ldwio	r2,0(r2)
 4011cc8:	1007883a 	mov	r3,r2
 4011ccc:	e0bfff17 	ldw	r2,-4(fp)
 4011cd0:	10c0020d 	sth	r3,8(r2)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
 4011cd4:	e0bffe17 	ldw	r2,-8(fp)
 4011cd8:	10800317 	ldw	r2,12(r2)
 4011cdc:	10800804 	addi	r2,r2,32
 4011ce0:	10800037 	ldwio	r2,0(r2)
 4011ce4:	1007883a 	mov	r3,r2
 4011ce8:	e0bfff17 	ldw	r2,-4(fp)
 4011cec:	10c0028d 	sth	r3,10(r2)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
 4011cf0:	e0bffe17 	ldw	r2,-8(fp)
 4011cf4:	10800317 	ldw	r2,12(r2)
 4011cf8:	10800a04 	addi	r2,r2,40
 4011cfc:	10800037 	ldwio	r2,0(r2)
 4011d00:	1007883a 	mov	r3,r2
 4011d04:	e0bfff17 	ldw	r2,-4(fp)
 4011d08:	10c0030d 	sth	r3,12(r2)
}
 4011d0c:	0001883a 	nop
 4011d10:	e037883a 	mov	sp,fp
 4011d14:	df000017 	ldw	fp,0(sp)
 4011d18:	dec00104 	addi	sp,sp,4
 4011d1c:	f800283a 	ret

04011d20 <alt_avalon_i2c_master_config_set>:

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 4011d20:	defffd04 	addi	sp,sp,-12
 4011d24:	df000215 	stw	fp,8(sp)
 4011d28:	df000204 	addi	fp,sp,8
 4011d2c:	e13ffe15 	stw	r4,-8(fp)
 4011d30:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->address_mode   =   cfg->addr_mode;
 4011d34:	e0bfff17 	ldw	r2,-4(fp)
 4011d38:	10c00017 	ldw	r3,0(r2)
 4011d3c:	e0bffe17 	ldw	r2,-8(fp)
 4011d40:	10c00d15 	stw	r3,52(r2)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
 4011d44:	e0bffe17 	ldw	r2,-8(fp)
 4011d48:	10800317 	ldw	r2,12(r2)
 4011d4c:	10c00204 	addi	r3,r2,8
 4011d50:	e0bffe17 	ldw	r2,-8(fp)
 4011d54:	10800317 	ldw	r2,12(r2)
 4011d58:	10800204 	addi	r2,r2,8
 4011d5c:	10800037 	ldwio	r2,0(r2)
 4011d60:	1009883a 	mov	r4,r2
 4011d64:	00bfff44 	movi	r2,-3
 4011d68:	2088703a 	and	r4,r4,r2
 4011d6c:	e0bfff17 	ldw	r2,-4(fp)
 4011d70:	10800117 	ldw	r2,4(r2)
 4011d74:	1085883a 	add	r2,r2,r2
 4011d78:	1080008c 	andi	r2,r2,2
 4011d7c:	2084b03a 	or	r2,r4,r2
 4011d80:	18800035 	stwio	r2,0(r3)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
 4011d84:	e0bffe17 	ldw	r2,-8(fp)
 4011d88:	10800317 	ldw	r2,12(r2)
 4011d8c:	10800904 	addi	r2,r2,36
 4011d90:	e0ffff17 	ldw	r3,-4(fp)
 4011d94:	18c0020b 	ldhu	r3,8(r3)
 4011d98:	18ffffcc 	andi	r3,r3,65535
 4011d9c:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
 4011da0:	e0bffe17 	ldw	r2,-8(fp)
 4011da4:	10800317 	ldw	r2,12(r2)
 4011da8:	10800804 	addi	r2,r2,32
 4011dac:	e0ffff17 	ldw	r3,-4(fp)
 4011db0:	18c0028b 	ldhu	r3,10(r3)
 4011db4:	18ffffcc 	andi	r3,r3,65535
 4011db8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
 4011dbc:	e0bffe17 	ldw	r2,-8(fp)
 4011dc0:	10800317 	ldw	r2,12(r2)
 4011dc4:	10800a04 	addi	r2,r2,40
 4011dc8:	e0ffff17 	ldw	r3,-4(fp)
 4011dcc:	18c0030b 	ldhu	r3,12(r3)
 4011dd0:	18ffffcc 	andi	r3,r3,65535
 4011dd4:	10c00035 	stwio	r3,0(r2)
}
 4011dd8:	0001883a 	nop
 4011ddc:	e037883a 	mov	sp,fp
 4011de0:	df000017 	ldw	fp,0(sp)
 4011de4:	dec00104 	addi	sp,sp,4
 4011de8:	f800283a 	ret

04011dec <alt_avalon_i2c_master_config_speed_get>:
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
 4011dec:	defffb04 	addi	sp,sp,-20
 4011df0:	dfc00415 	stw	ra,16(sp)
 4011df4:	df000315 	stw	fp,12(sp)
 4011df8:	df000304 	addi	fp,sp,12
 4011dfc:	e13ffd15 	stw	r4,-12(fp)
 4011e00:	e17ffe15 	stw	r5,-8(fp)
 4011e04:	e1bfff15 	stw	r6,-4(fp)

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
 4011e08:	e0bffe17 	ldw	r2,-8(fp)
 4011e0c:	1080028b 	ldhu	r2,10(r2)
 4011e10:	10bfffcc 	andi	r2,r2,65535
 4011e14:	10000426 	beq	r2,zero,4011e28 <alt_avalon_i2c_master_config_speed_get+0x3c>
 4011e18:	e0bffe17 	ldw	r2,-8(fp)
 4011e1c:	1080020b 	ldhu	r2,8(r2)
 4011e20:	10bfffcc 	andi	r2,r2,65535
 4011e24:	1000021e 	bne	r2,zero,4011e30 <alt_avalon_i2c_master_config_speed_get+0x44>
   {
       return ALT_AVALON_I2C_BAD_ARG;
 4011e28:	00bfff44 	movi	r2,-3
 4011e2c:	00000f06 	br	4011e6c <alt_avalon_i2c_master_config_speed_get+0x80>
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
 4011e30:	e0bffd17 	ldw	r2,-12(fp)
 4011e34:	11000c17 	ldw	r4,48(r2)
 4011e38:	e0bffe17 	ldw	r2,-8(fp)
 4011e3c:	1080028b 	ldhu	r2,10(r2)
 4011e40:	10ffffcc 	andi	r3,r2,65535
 4011e44:	e0bffe17 	ldw	r2,-8(fp)
 4011e48:	1080020b 	ldhu	r2,8(r2)
 4011e4c:	10bfffcc 	andi	r2,r2,65535
 4011e50:	1885883a 	add	r2,r3,r2
 4011e54:	100b883a 	mov	r5,r2
 4011e58:	40030c80 	call	40030c8 <__udivsi3>
 4011e5c:	1007883a 	mov	r3,r2
 4011e60:	e0bfff17 	ldw	r2,-4(fp)
 4011e64:	10c00015 	stw	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 4011e68:	0005883a 	mov	r2,zero
}
 4011e6c:	e037883a 	mov	sp,fp
 4011e70:	dfc00117 	ldw	ra,4(sp)
 4011e74:	df000017 	ldw	fp,0(sp)
 4011e78:	dec00204 	addi	sp,sp,8
 4011e7c:	f800283a 	ret

04011e80 <alt_avalon_i2c_master_config_speed_set>:
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
 4011e80:	defff904 	addi	sp,sp,-28
 4011e84:	dfc00615 	stw	ra,24(sp)
 4011e88:	df000515 	stw	fp,20(sp)
 4011e8c:	df000504 	addi	fp,sp,20
 4011e90:	e13ffd15 	stw	r4,-12(fp)
 4011e94:	e17ffe15 	stw	r5,-8(fp)
 4011e98:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
 4011e9c:	e0ffff17 	ldw	r3,-4(fp)
 4011ea0:	008001b4 	movhi	r2,6
 4011ea4:	1086a004 	addi	r2,r2,6784
 4011ea8:	10c00436 	bltu	r2,r3,4011ebc <alt_avalon_i2c_master_config_speed_set+0x3c>
 4011eac:	e0bfff17 	ldw	r2,-4(fp)
 4011eb0:	10000226 	beq	r2,zero,4011ebc <alt_avalon_i2c_master_config_speed_set+0x3c>
 4011eb4:	e0bfff17 	ldw	r2,-4(fp)
 4011eb8:	1000021e 	bne	r2,zero,4011ec4 <alt_avalon_i2c_master_config_speed_set+0x44>
    {
        return ALT_AVALON_I2C_RANGE;
 4011ebc:	00bfff04 	movi	r2,-4
 4011ec0:	00002906 	br	4011f68 <alt_avalon_i2c_master_config_speed_set+0xe8>
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
 4011ec4:	e0bffd17 	ldw	r2,-12(fp)
 4011ec8:	10c00c17 	ldw	r3,48(r2)
 4011ecc:	e0bfff17 	ldw	r2,-4(fp)
 4011ed0:	1085883a 	add	r2,r2,r2
 4011ed4:	100b883a 	mov	r5,r2
 4011ed8:	1809883a 	mov	r4,r3
 4011edc:	40030c80 	call	40030c8 <__udivsi3>
 4011ee0:	e0bffb15 	stw	r2,-20(fp)

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 4011ee4:	e0bffb17 	ldw	r2,-20(fp)
 4011ee8:	10800f04 	addi	r2,r2,60
 4011eec:	e0bffc15 	stw	r2,-16(fp)
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 4011ef0:	e0bffb17 	ldw	r2,-20(fp)
 4011ef4:	10bff104 	addi	r2,r2,-60
 4011ef8:	e0bffb15 	stw	r2,-20(fp)

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
 4011efc:	e0ffff17 	ldw	r3,-4(fp)
 4011f00:	008000b4 	movhi	r2,2
 4011f04:	10a1a804 	addi	r2,r2,-31072
 4011f08:	10c0042e 	bgeu	r2,r3,4011f1c <alt_avalon_i2c_master_config_speed_set+0x9c>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
 4011f0c:	e0bffe17 	ldw	r2,-8(fp)
 4011f10:	00c00044 	movi	r3,1
 4011f14:	10c00115 	stw	r3,4(r2)
 4011f18:	00000206 	br	4011f24 <alt_avalon_i2c_master_config_speed_set+0xa4>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
 4011f1c:	e0bffe17 	ldw	r2,-8(fp)
 4011f20:	10000115 	stw	zero,4(r2)
    }

    cfg->scl_lcnt = scl_lcnt;
 4011f24:	e0bffb17 	ldw	r2,-20(fp)
 4011f28:	1007883a 	mov	r3,r2
 4011f2c:	e0bffe17 	ldw	r2,-8(fp)
 4011f30:	10c0028d 	sth	r3,10(r2)
    cfg->scl_hcnt = scl_hcnt;
 4011f34:	e0bffc17 	ldw	r2,-16(fp)
 4011f38:	1007883a 	mov	r3,r2
 4011f3c:	e0bffe17 	ldw	r2,-8(fp)
 4011f40:	10c0020d 	sth	r3,8(r2)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
 4011f44:	e0bffb17 	ldw	r2,-20(fp)
 4011f48:	1007883a 	mov	r3,r2
 4011f4c:	e0bffb17 	ldw	r2,-20(fp)
 4011f50:	1004d07a 	srli	r2,r2,1
 4011f54:	1885c83a 	sub	r2,r3,r2
 4011f58:	1007883a 	mov	r3,r2
 4011f5c:	e0bffe17 	ldw	r2,-8(fp)
 4011f60:	10c0030d 	sth	r3,12(r2)

    return ALT_AVALON_I2C_SUCCESS;
 4011f64:	0005883a 	mov	r2,zero

}
 4011f68:	e037883a 	mov	sp,fp
 4011f6c:	dfc00117 	ldw	ra,4(sp)
 4011f70:	df000017 	ldw	fp,0(sp)
 4011f74:	dec00204 	addi	sp,sp,8
 4011f78:	f800283a 	ret

04011f7c <alt_avalon_i2c_is_busy>:

/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 4011f7c:	defffe04 	addi	sp,sp,-8
 4011f80:	df000115 	stw	fp,4(sp)
 4011f84:	df000104 	addi	fp,sp,4
 4011f88:	e13fff15 	stw	r4,-4(fp)

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
 4011f8c:	e0bfff17 	ldw	r2,-4(fp)
 4011f90:	10800317 	ldw	r2,12(r2)
 4011f94:	10800504 	addi	r2,r2,20
 4011f98:	10800037 	ldwio	r2,0(r2)
 4011f9c:	1080004c 	andi	r2,r2,1
 4011fa0:	10000226 	beq	r2,zero,4011fac <alt_avalon_i2c_is_busy+0x30>
    {
       return ALT_AVALON_I2C_TRUE;
 4011fa4:	00800044 	movi	r2,1
 4011fa8:	00000106 	br	4011fb0 <alt_avalon_i2c_is_busy+0x34>
    }

    return ALT_AVALON_I2C_FALSE;
 4011fac:	0005883a 	mov	r2,zero
}
 4011fb0:	e037883a 	mov	sp,fp
 4011fb4:	df000017 	ldw	fp,0(sp)
 4011fb8:	dec00104 	addi	sp,sp,4
 4011fbc:	f800283a 	ret

04011fc0 <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
 4011fc0:	defffb04 	addi	sp,sp,-20
 4011fc4:	df000415 	stw	fp,16(sp)
 4011fc8:	df000404 	addi	fp,sp,16
 4011fcc:	e13ffc15 	stw	r4,-16(fp)
 4011fd0:	e17ffd15 	stw	r5,-12(fp)
 4011fd4:	e1bffe15 	stw	r6,-8(fp)
 4011fd8:	e1ffff15 	stw	r7,-4(fp)
    *bytes_read = 0;
 4011fdc:	e0bfff17 	ldw	r2,-4(fp)
 4011fe0:	10000015 	stw	zero,0(r2)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 4011fe4:	00001406 	br	4012038 <alt_avalon_i2c_rx_read_available+0x78>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 4011fe8:	e0bfff17 	ldw	r2,-4(fp)
 4011fec:	10800017 	ldw	r2,0(r2)
 4011ff0:	e0fffd17 	ldw	r3,-12(fp)
 4011ff4:	1885883a 	add	r2,r3,r2
 4011ff8:	e0fffc17 	ldw	r3,-16(fp)
 4011ffc:	18c00317 	ldw	r3,12(r3)
 4012000:	18c00104 	addi	r3,r3,4
 4012004:	18c00037 	ldwio	r3,0(r3)
 4012008:	10c00005 	stb	r3,0(r2)
       *bytes_read+=1; 
 401200c:	e0bfff17 	ldw	r2,-4(fp)
 4012010:	10800017 	ldw	r2,0(r2)
 4012014:	10c00044 	addi	r3,r2,1
 4012018:	e0bfff17 	ldw	r2,-4(fp)
 401201c:	10c00015 	stw	r3,0(r2)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 4012020:	e0bfff17 	ldw	r2,-4(fp)
 4012024:	10c00017 	ldw	r3,0(r2)
 4012028:	e0bffe17 	ldw	r2,-8(fp)
 401202c:	1880021e 	bne	r3,r2,4012038 <alt_avalon_i2c_rx_read_available+0x78>
 4012030:	e0bffe17 	ldw	r2,-8(fp)
 4012034:	1000061e 	bne	r2,zero,4012050 <alt_avalon_i2c_rx_read_available+0x90>
/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    *bytes_read = 0;
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 4012038:	e0bffc17 	ldw	r2,-16(fp)
 401203c:	10800317 	ldw	r2,12(r2)
 4012040:	10800704 	addi	r2,r2,28
 4012044:	10800037 	ldwio	r2,0(r2)
 4012048:	103fe71e 	bne	r2,zero,4011fe8 <__alt_data_end+0xfc011fe8>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    }
}
 401204c:	00000106 	br	4012054 <alt_avalon_i2c_rx_read_available+0x94>
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 4012050:	0001883a 	nop
    }
}
 4012054:	0001883a 	nop
 4012058:	e037883a 	mov	sp,fp
 401205c:	df000017 	ldw	fp,0(sp)
 4012060:	dec00104 	addi	sp,sp,4
 4012064:	f800283a 	ret

04012068 <alt_avalon_i2c_rx_read>:

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
 4012068:	defffa04 	addi	sp,sp,-24
 401206c:	dfc00515 	stw	ra,20(sp)
 4012070:	df000415 	stw	fp,16(sp)
 4012074:	df000404 	addi	fp,sp,16
 4012078:	e13ffe15 	stw	r4,-8(fp)
 401207c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
 4012080:	e03ffc15 	stw	zero,-16(fp)
    alt_u32 timeout = 100000;
 4012084:	008000b4 	movhi	r2,2
 4012088:	10a1a804 	addi	r2,r2,-31072
 401208c:	e0bffd15 	stw	r2,-12(fp)


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 4012090:	00000d06 	br	40120c8 <alt_avalon_i2c_rx_read+0x60>
    {
      if (timeout<10) alt_busy_sleep(10000);
 4012094:	e0bffd17 	ldw	r2,-12(fp)
 4012098:	108002a8 	cmpgeui	r2,r2,10
 401209c:	1000021e 	bne	r2,zero,40120a8 <alt_avalon_i2c_rx_read+0x40>
 40120a0:	0109c404 	movi	r4,10000
 40120a4:	40142ac0 	call	40142ac <alt_busy_sleep>
      if (--timeout == 0)
 40120a8:	e0bffd17 	ldw	r2,-12(fp)
 40120ac:	10bfffc4 	addi	r2,r2,-1
 40120b0:	e0bffd15 	stw	r2,-12(fp)
 40120b4:	e0bffd17 	ldw	r2,-12(fp)
 40120b8:	1000031e 	bne	r2,zero,40120c8 <alt_avalon_i2c_rx_read+0x60>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
 40120bc:	00bfff84 	movi	r2,-2
 40120c0:	e0bffc15 	stw	r2,-16(fp)
        break;
 40120c4:	00000506 	br	40120dc <alt_avalon_i2c_rx_read+0x74>
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 40120c8:	e0bffe17 	ldw	r2,-8(fp)
 40120cc:	10800317 	ldw	r2,12(r2)
 40120d0:	10800704 	addi	r2,r2,28
 40120d4:	10800037 	ldwio	r2,0(r2)
 40120d8:	103fee26 	beq	r2,zero,4012094 <__alt_data_end+0xfc012094>
        status = ALT_AVALON_I2C_TIMEOUT;
        break;
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 40120dc:	e0bffe17 	ldw	r2,-8(fp)
 40120e0:	10800317 	ldw	r2,12(r2)
 40120e4:	10800104 	addi	r2,r2,4
 40120e8:	10800037 	ldwio	r2,0(r2)
 40120ec:	1007883a 	mov	r3,r2
 40120f0:	e0bfff17 	ldw	r2,-4(fp)
 40120f4:	10c00005 	stb	r3,0(r2)
        
    return status;
 40120f8:	e0bffc17 	ldw	r2,-16(fp)
}
 40120fc:	e037883a 	mov	sp,fp
 4012100:	dfc00117 	ldw	ra,4(sp)
 4012104:	df000017 	ldw	fp,0(sp)
 4012108:	dec00204 	addi	sp,sp,8
 401210c:	f800283a 	ret

04012110 <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
 4012110:	defff804 	addi	sp,sp,-32
 4012114:	dfc00715 	stw	ra,28(sp)
 4012118:	df000615 	stw	fp,24(sp)
 401211c:	df000604 	addi	fp,sp,24
 4012120:	e13ffc15 	stw	r4,-16(fp)
 4012124:	2809883a 	mov	r4,r5
 4012128:	3007883a 	mov	r3,r6
 401212c:	3805883a 	mov	r2,r7
 4012130:	e13ffd05 	stb	r4,-12(fp)
 4012134:	e0fffe05 	stb	r3,-8(fp)
 4012138:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 timeout = 10000;
 401213c:	0089c404 	movi	r2,10000
 4012140:	e0bffa15 	stw	r2,-24(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 4012144:	e03ffb15 	stw	zero,-20(fp)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 4012148:	00000c06 	br	401217c <alt_avalon_i2c_cmd_write+0x6c>
    {
      if (timeout<10) alt_busy_sleep(10000);    
 401214c:	e0bffa17 	ldw	r2,-24(fp)
 4012150:	108002a8 	cmpgeui	r2,r2,10
 4012154:	1000021e 	bne	r2,zero,4012160 <alt_avalon_i2c_cmd_write+0x50>
 4012158:	0109c404 	movi	r4,10000
 401215c:	40142ac0 	call	40142ac <alt_busy_sleep>
      if (--timeout == 0)
 4012160:	e0bffa17 	ldw	r2,-24(fp)
 4012164:	10bfffc4 	addi	r2,r2,-1
 4012168:	e0bffa15 	stw	r2,-24(fp)
 401216c:	e0bffa17 	ldw	r2,-24(fp)
 4012170:	1000021e 	bne	r2,zero,401217c <alt_avalon_i2c_cmd_write+0x6c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
 4012174:	00bfff84 	movi	r2,-2
 4012178:	00001906 	br	40121e0 <alt_avalon_i2c_cmd_write+0xd0>
{
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 401217c:	e0bffc17 	ldw	r2,-16(fp)
 4012180:	10800317 	ldw	r2,12(r2)
 4012184:	10800404 	addi	r2,r2,16
 4012188:	10800037 	ldwio	r2,0(r2)
 401218c:	1080004c 	andi	r2,r2,1
 4012190:	103fee26 	beq	r2,zero,401214c <__alt_data_end+0xfc01214c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
 4012194:	e0bffc17 	ldw	r2,-16(fp)
 4012198:	10800317 	ldw	r2,12(r2)
 401219c:	e13ffd03 	ldbu	r4,-12(fp)
 40121a0:	e0fffe03 	ldbu	r3,-8(fp)
 40121a4:	1806927a 	slli	r3,r3,9
 40121a8:	20c8b03a 	or	r4,r4,r3
 40121ac:	e0ffff03 	ldbu	r3,-4(fp)
 40121b0:	1806923a 	slli	r3,r3,8
 40121b4:	20c6b03a 	or	r3,r4,r3
 40121b8:	10c00035 	stwio	r3,0(r2)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 40121bc:	e0bffb04 	addi	r2,fp,-20
 40121c0:	100b883a 	mov	r5,r2
 40121c4:	e13ffc17 	ldw	r4,-16(fp)
 40121c8:	40123500 	call	4012350 <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
 40121cc:	e0bffb04 	addi	r2,fp,-20
 40121d0:	100b883a 	mov	r5,r2
 40121d4:	e13ffc17 	ldw	r4,-16(fp)
 40121d8:	401239c0 	call	401239c <alt_avalon_i2c_check_arblost>
    
    return status;
 40121dc:	e0bffb17 	ldw	r2,-20(fp)
}
 40121e0:	e037883a 	mov	sp,fp
 40121e4:	dfc00117 	ldw	ra,4(sp)
 40121e8:	df000017 	ldw	fp,0(sp)
 40121ec:	dec00204 	addi	sp,sp,8
 40121f0:	f800283a 	ret

040121f4 <alt_avalon_i2c_send_address>:

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
 40121f4:	defffa04 	addi	sp,sp,-24
 40121f8:	dfc00515 	stw	ra,20(sp)
 40121fc:	df000415 	stw	fp,16(sp)
 4012200:	df000404 	addi	fp,sp,16
 4012204:	e13ffd15 	stw	r4,-12(fp)
 4012208:	e17ffe15 	stw	r5,-8(fp)
 401220c:	3005883a 	mov	r2,r6
 4012210:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
 4012214:	e0bffd17 	ldw	r2,-12(fp)
 4012218:	10800d17 	ldw	r2,52(r2)
 401221c:	10800058 	cmpnei	r2,r2,1
 4012220:	10001c1e 	bne	r2,zero,4012294 <alt_avalon_i2c_send_address+0xa0>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 4012224:	e0bffd17 	ldw	r2,-12(fp)
 4012228:	10800917 	ldw	r2,36(r2)
 401222c:	109e0014 	ori	r2,r2,30720
 4012230:	1004d1fa 	srli	r2,r2,7
 4012234:	1007883a 	mov	r3,r2
 4012238:	00bfff84 	movi	r2,-2
 401223c:	1884703a 	and	r2,r3,r2
 4012240:	1007883a 	mov	r3,r2
 4012244:	e0bffe17 	ldw	r2,-8(fp)
 4012248:	1884b03a 	or	r2,r3,r2
 401224c:	10803fcc 	andi	r2,r2,255
 4012250:	e0ffff03 	ldbu	r3,-4(fp)
 4012254:	000f883a 	mov	r7,zero
 4012258:	180d883a 	mov	r6,r3
 401225c:	100b883a 	mov	r5,r2
 4012260:	e13ffd17 	ldw	r4,-12(fp)
 4012264:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4012268:	e0bffc15 	stw	r2,-16(fp)
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
 401226c:	e0bffd17 	ldw	r2,-12(fp)
 4012270:	10800917 	ldw	r2,36(r2)
 4012274:	10803fcc 	andi	r2,r2,255
 4012278:	000f883a 	mov	r7,zero
 401227c:	000d883a 	mov	r6,zero
 4012280:	100b883a 	mov	r5,r2
 4012284:	e13ffd17 	ldw	r4,-12(fp)
 4012288:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 401228c:	e0bffc15 	stw	r2,-16(fp)
 4012290:	00000e06 	br	40122cc <alt_avalon_i2c_send_address+0xd8>
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 4012294:	e0bffd17 	ldw	r2,-12(fp)
 4012298:	10800917 	ldw	r2,36(r2)
 401229c:	1085883a 	add	r2,r2,r2
 40122a0:	1007883a 	mov	r3,r2
 40122a4:	e0bffe17 	ldw	r2,-8(fp)
 40122a8:	1884b03a 	or	r2,r3,r2
 40122ac:	10803fcc 	andi	r2,r2,255
 40122b0:	e0ffff03 	ldbu	r3,-4(fp)
 40122b4:	000f883a 	mov	r7,zero
 40122b8:	180d883a 	mov	r6,r3
 40122bc:	100b883a 	mov	r5,r2
 40122c0:	e13ffd17 	ldw	r4,-12(fp)
 40122c4:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 40122c8:	e0bffc15 	stw	r2,-16(fp)
    }
    
    return status;
 40122cc:	e0bffc17 	ldw	r2,-16(fp)
}
 40122d0:	e037883a 	mov	sp,fp
 40122d4:	dfc00117 	ldw	ra,4(sp)
 40122d8:	df000017 	ldw	fp,0(sp)
 40122dc:	dec00204 	addi	sp,sp,8
 40122e0:	f800283a 	ret

040122e4 <alt_avalon_i2c_master_target_get>:

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
 40122e4:	defffd04 	addi	sp,sp,-12
 40122e8:	df000215 	stw	fp,8(sp)
 40122ec:	df000204 	addi	fp,sp,8
 40122f0:	e13ffe15 	stw	r4,-8(fp)
 40122f4:	e17fff15 	stw	r5,-4(fp)
    *target_addr=i2c_dev->master_target_address;
 40122f8:	e0bffe17 	ldw	r2,-8(fp)
 40122fc:	10c00917 	ldw	r3,36(r2)
 4012300:	e0bfff17 	ldw	r2,-4(fp)
 4012304:	10c00015 	stw	r3,0(r2)
}
 4012308:	0001883a 	nop
 401230c:	e037883a 	mov	sp,fp
 4012310:	df000017 	ldw	fp,0(sp)
 4012314:	dec00104 	addi	sp,sp,4
 4012318:	f800283a 	ret

0401231c <alt_avalon_i2c_master_target_set>:

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
 401231c:	defffd04 	addi	sp,sp,-12
 4012320:	df000215 	stw	fp,8(sp)
 4012324:	df000204 	addi	fp,sp,8
 4012328:	e13ffe15 	stw	r4,-8(fp)
 401232c:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->master_target_address=target_addr;
 4012330:	e0bffe17 	ldw	r2,-8(fp)
 4012334:	e0ffff17 	ldw	r3,-4(fp)
 4012338:	10c00915 	stw	r3,36(r2)
}
 401233c:	0001883a 	nop
 4012340:	e037883a 	mov	sp,fp
 4012344:	df000017 	ldw	fp,0(sp)
 4012348:	dec00104 	addi	sp,sp,4
 401234c:	f800283a 	ret

04012350 <alt_avalon_i2c_check_nack>:

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
 4012350:	defffd04 	addi	sp,sp,-12
 4012354:	df000215 	stw	fp,8(sp)
 4012358:	df000204 	addi	fp,sp,8
 401235c:	e13ffe15 	stw	r4,-8(fp)
 4012360:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
 4012364:	e0bffe17 	ldw	r2,-8(fp)
 4012368:	10800317 	ldw	r2,12(r2)
 401236c:	10800404 	addi	r2,r2,16
 4012370:	10800037 	ldwio	r2,0(r2)
 4012374:	1080010c 	andi	r2,r2,4
 4012378:	10000326 	beq	r2,zero,4012388 <alt_avalon_i2c_check_nack+0x38>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
 401237c:	e0bfff17 	ldw	r2,-4(fp)
 4012380:	00fffec4 	movi	r3,-5
 4012384:	10c00015 	stw	r3,0(r2)
    }
}
 4012388:	0001883a 	nop
 401238c:	e037883a 	mov	sp,fp
 4012390:	df000017 	ldw	fp,0(sp)
 4012394:	dec00104 	addi	sp,sp,4
 4012398:	f800283a 	ret

0401239c <alt_avalon_i2c_check_arblost>:

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
 401239c:	defffd04 	addi	sp,sp,-12
 40123a0:	df000215 	stw	fp,8(sp)
 40123a4:	df000204 	addi	fp,sp,8
 40123a8:	e13ffe15 	stw	r4,-8(fp)
 40123ac:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
 40123b0:	e0bffe17 	ldw	r2,-8(fp)
 40123b4:	10800317 	ldw	r2,12(r2)
 40123b8:	10800404 	addi	r2,r2,16
 40123bc:	10800037 	ldwio	r2,0(r2)
 40123c0:	1080020c 	andi	r2,r2,8
 40123c4:	10000326 	beq	r2,zero,40123d4 <alt_avalon_i2c_check_arblost+0x38>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
 40123c8:	e0bfff17 	ldw	r2,-4(fp)
 40123cc:	00fffe84 	movi	r3,-6
 40123d0:	10c00015 	stw	r3,0(r2)
    }
}
 40123d4:	0001883a 	nop
 40123d8:	e037883a 	mov	sp,fp
 40123dc:	df000017 	ldw	fp,0(sp)
 40123e0:	dec00104 	addi	sp,sp,4
 40123e4:	f800283a 	ret

040123e8 <alt_avalon_i2c_interrupt_transaction_status>:

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 40123e8:	defff804 	addi	sp,sp,-32
 40123ec:	dfc00715 	stw	ra,28(sp)
 40123f0:	df000615 	stw	fp,24(sp)
 40123f4:	df000604 	addi	fp,sp,24
 40123f8:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 40123fc:	e03ffc15 	stw	zero,-16(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 4012400:	e0bfff17 	ldw	r2,-4(fp)
 4012404:	10800717 	ldw	r2,28(r2)
 4012408:	e0bffb15 	stw	r2,-20(fp)
    alt_u32 timeout=10000 * irq_data->size + 10000;
 401240c:	e0bffb17 	ldw	r2,-20(fp)
 4012410:	10800117 	ldw	r2,4(r2)
 4012414:	10800044 	addi	r2,r2,1
 4012418:	0149c404 	movi	r5,10000
 401241c:	1009883a 	mov	r4,r2
 4012420:	40031840 	call	4003184 <__mulsi3>
 4012424:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
 4012428:	e0bffd04 	addi	r2,fp,-12
 401242c:	100b883a 	mov	r5,r2
 4012430:	e13fff17 	ldw	r4,-4(fp)
 4012434:	40132800 	call	4013280 <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
 4012438:	e0bffd17 	ldw	r2,-12(fp)
 401243c:	100b883a 	mov	r5,r2
 4012440:	e13fff17 	ldw	r4,-4(fp)
 4012444:	40131b40 	call	40131b4 <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 4012448:	e0bffc04 	addi	r2,fp,-16
 401244c:	100b883a 	mov	r5,r2
 4012450:	e13fff17 	ldw	r4,-4(fp)
 4012454:	40123500 	call	4012350 <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
 4012458:	e0bffc17 	ldw	r2,-16(fp)
 401245c:	10002226 	beq	r2,zero,40124e8 <alt_avalon_i2c_interrupt_transaction_status+0x100>
    {
      if (irq_data->irq_busy)
 4012460:	e0bffb17 	ldw	r2,-20(fp)
 4012464:	10800217 	ldw	r2,8(r2)
 4012468:	10001d26 	beq	r2,zero,40124e0 <alt_avalon_i2c_interrupt_transaction_status+0xf8>
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 401246c:	00000d06 	br	40124a4 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
        {
              if (timeout<10) alt_busy_sleep(10000);
 4012470:	e0bffa17 	ldw	r2,-24(fp)
 4012474:	108002a8 	cmpgeui	r2,r2,10
 4012478:	1000021e 	bne	r2,zero,4012484 <alt_avalon_i2c_interrupt_transaction_status+0x9c>
 401247c:	0109c404 	movi	r4,10000
 4012480:	40142ac0 	call	40142ac <alt_busy_sleep>
              if (--timeout == 0)
 4012484:	e0bffa17 	ldw	r2,-24(fp)
 4012488:	10bfffc4 	addi	r2,r2,-1
 401248c:	e0bffa15 	stw	r2,-24(fp)
 4012490:	e0bffa17 	ldw	r2,-24(fp)
 4012494:	1000031e 	bne	r2,zero,40124a4 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
 4012498:	00bfff84 	movi	r2,-2
 401249c:	e0bffc15 	stw	r2,-16(fp)
                 break;
 40124a0:	00000306 	br	40124b0 <alt_avalon_i2c_interrupt_transaction_status+0xc8>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 40124a4:	e13fff17 	ldw	r4,-4(fp)
 40124a8:	4011f7c0 	call	4011f7c <alt_avalon_i2c_is_busy>
 40124ac:	103ff01e 	bne	r2,zero,4012470 <__alt_data_end+0xfc012470>
                 break;
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
 40124b0:	e0bffb17 	ldw	r2,-20(fp)
 40124b4:	10800017 	ldw	r2,0(r2)
 40124b8:	e0fffe04 	addi	r3,fp,-8
 40124bc:	180f883a 	mov	r7,r3
 40124c0:	000d883a 	mov	r6,zero
 40124c4:	100b883a 	mov	r5,r2
 40124c8:	e13fff17 	ldw	r4,-4(fp)
 40124cc:	4011fc00 	call	4011fc0 <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
 40124d0:	e13fff17 	ldw	r4,-4(fp)
 40124d4:	4011c240 	call	4011c24 <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
 40124d8:	e0bffb17 	ldw	r2,-20(fp)
 40124dc:	10000215 	stw	zero,8(r2)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
 40124e0:	e0bffc17 	ldw	r2,-16(fp)
 40124e4:	00000a06 	br	4012510 <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    if (irq_data->irq_busy)
 40124e8:	e0bffb17 	ldw	r2,-20(fp)
 40124ec:	10800217 	ldw	r2,8(r2)
 40124f0:	10000626 	beq	r2,zero,401250c <alt_avalon_i2c_interrupt_transaction_status+0x124>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
 40124f4:	e0bffd17 	ldw	r2,-12(fp)
 40124f8:	100b883a 	mov	r5,r2
 40124fc:	e13fff17 	ldw	r4,-4(fp)
 4012500:	401321c0 	call	401321c <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
 4012504:	00bffe44 	movi	r2,-7
 4012508:	00000106 	br	4012510 <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
 401250c:	0005883a 	mov	r2,zero
}
 4012510:	e037883a 	mov	sp,fp
 4012514:	dfc00117 	ldw	ra,4(sp)
 4012518:	df000017 	ldw	fp,0(sp)
 401251c:	dec00204 	addi	sp,sp,8
 4012520:	f800283a 	ret

04012524 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 4012524:	defff704 	addi	sp,sp,-36
 4012528:	dfc00815 	stw	ra,32(sp)
 401252c:	df000715 	stw	fp,28(sp)
 4012530:	df000704 	addi	fp,sp,28
 4012534:	e13ffc15 	stw	r4,-16(fp)
 4012538:	e17ffd15 	stw	r5,-12(fp)
 401253c:	e1bffe15 	stw	r6,-8(fp)
 4012540:	3805883a 	mov	r2,r7
 4012544:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 4012548:	0089c404 	movi	r2,10000
 401254c:	e0bffb15 	stw	r2,-20(fp)
    
    while (retry--)
 4012550:	00002206 	br	40125dc <alt_avalon_i2c_master_tx+0xb8>
    {
      if (retry<10) alt_busy_sleep(10000);
 4012554:	e0bffb17 	ldw	r2,-20(fp)
 4012558:	108002a8 	cmpgeui	r2,r2,10
 401255c:	1000021e 	bne	r2,zero,4012568 <alt_avalon_i2c_master_tx+0x44>
 4012560:	0109c404 	movi	r4,10000
 4012564:	40142ac0 	call	40142ac <alt_busy_sleep>
      if (use_interrupts)
 4012568:	e0bfff03 	ldbu	r2,-4(fp)
 401256c:	10000926 	beq	r2,zero,4012594 <alt_avalon_i2c_master_tx+0x70>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
 4012570:	00800044 	movi	r2,1
 4012574:	d8800015 	stw	r2,0(sp)
 4012578:	000f883a 	mov	r7,zero
 401257c:	e1bffe17 	ldw	r6,-8(fp)
 4012580:	e17ffd17 	ldw	r5,-12(fp)
 4012584:	e13ffc17 	ldw	r4,-16(fp)
 4012588:	4012ad00 	call	4012ad0 <alt_avalon_i2c_master_transmit_using_interrupts>
 401258c:	e0bffa15 	stw	r2,-24(fp)
 4012590:	00000806 	br	40125b4 <alt_avalon_i2c_master_tx+0x90>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
 4012594:	00800044 	movi	r2,1
 4012598:	d8800015 	stw	r2,0(sp)
 401259c:	000f883a 	mov	r7,zero
 40125a0:	e1bffe17 	ldw	r6,-8(fp)
 40125a4:	e17ffd17 	ldw	r5,-12(fp)
 40125a8:	e13ffc17 	ldw	r4,-16(fp)
 40125ac:	40129100 	call	4012910 <alt_avalon_i2c_master_transmit>
 40125b0:	e0bffa15 	stw	r2,-24(fp)
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 40125b4:	e0bffa17 	ldw	r2,-24(fp)
 40125b8:	10bffea0 	cmpeqi	r2,r2,-6
 40125bc:	1000061e 	bne	r2,zero,40125d8 <alt_avalon_i2c_master_tx+0xb4>
 40125c0:	e0bffa17 	ldw	r2,-24(fp)
 40125c4:	10bffee0 	cmpeqi	r2,r2,-5
 40125c8:	1000031e 	bne	r2,zero,40125d8 <alt_avalon_i2c_master_tx+0xb4>
 40125cc:	e0bffa17 	ldw	r2,-24(fp)
 40125d0:	10bffe58 	cmpnei	r2,r2,-7
 40125d4:	1000061e 	bne	r2,zero,40125f0 <alt_avalon_i2c_master_tx+0xcc>
 40125d8:	0001883a 	nop
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    while (retry--)
 40125dc:	e0bffb17 	ldw	r2,-20(fp)
 40125e0:	10ffffc4 	addi	r3,r2,-1
 40125e4:	e0fffb15 	stw	r3,-20(fp)
 40125e8:	103fda1e 	bne	r2,zero,4012554 <__alt_data_end+0xfc012554>
 40125ec:	00000106 	br	40125f4 <alt_avalon_i2c_master_tx+0xd0>
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
      break;
 40125f0:	0001883a 	nop
    }

    return status;
 40125f4:	e0bffa17 	ldw	r2,-24(fp)
}        
 40125f8:	e037883a 	mov	sp,fp
 40125fc:	dfc00117 	ldw	ra,4(sp)
 4012600:	df000017 	ldw	fp,0(sp)
 4012604:	dec00204 	addi	sp,sp,8
 4012608:	f800283a 	ret

0401260c <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 401260c:	defff704 	addi	sp,sp,-36
 4012610:	dfc00815 	stw	ra,32(sp)
 4012614:	df000715 	stw	fp,28(sp)
 4012618:	df000704 	addi	fp,sp,28
 401261c:	e13ffc15 	stw	r4,-16(fp)
 4012620:	e17ffd15 	stw	r5,-12(fp)
 4012624:	e1bffe15 	stw	r6,-8(fp)
 4012628:	3805883a 	mov	r2,r7
 401262c:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 4012630:	0089c404 	movi	r2,10000
 4012634:	e0bffb15 	stw	r2,-20(fp)
    
    if (use_interrupts) 
 4012638:	e0bfff03 	ldbu	r2,-4(fp)
 401263c:	10003426 	beq	r2,zero,4012710 <alt_avalon_i2c_master_rx+0x104>
    {
      while (retry--) 
 4012640:	00001706 	br	40126a0 <alt_avalon_i2c_master_rx+0x94>
      {
        if (retry<10) alt_busy_sleep(10000);      
 4012644:	e0bffb17 	ldw	r2,-20(fp)
 4012648:	108002a8 	cmpgeui	r2,r2,10
 401264c:	1000021e 	bne	r2,zero,4012658 <alt_avalon_i2c_master_rx+0x4c>
 4012650:	0109c404 	movi	r4,10000
 4012654:	40142ac0 	call	40142ac <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 4012658:	00800044 	movi	r2,1
 401265c:	d8800015 	stw	r2,0(sp)
 4012660:	000f883a 	mov	r7,zero
 4012664:	e1bffe17 	ldw	r6,-8(fp)
 4012668:	e17ffd17 	ldw	r5,-12(fp)
 401266c:	e13ffc17 	ldw	r4,-16(fp)
 4012670:	4012eec0 	call	4012eec <alt_avalon_i2c_master_receive_using_interrupts>
 4012674:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 4012678:	e0bffa17 	ldw	r2,-24(fp)
 401267c:	10bffea0 	cmpeqi	r2,r2,-6
 4012680:	1000061e 	bne	r2,zero,401269c <alt_avalon_i2c_master_rx+0x90>
 4012684:	e0bffa17 	ldw	r2,-24(fp)
 4012688:	10bffee0 	cmpeqi	r2,r2,-5
 401268c:	1000031e 	bne	r2,zero,401269c <alt_avalon_i2c_master_rx+0x90>
 4012690:	e0bffa17 	ldw	r2,-24(fp)
 4012694:	10bffe58 	cmpnei	r2,r2,-7
 4012698:	1000221e 	bne	r2,zero,4012724 <alt_avalon_i2c_master_rx+0x118>
 401269c:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    {
      while (retry--) 
 40126a0:	e0bffb17 	ldw	r2,-20(fp)
 40126a4:	10ffffc4 	addi	r3,r2,-1
 40126a8:	e0fffb15 	stw	r3,-20(fp)
 40126ac:	103fe51e 	bne	r2,zero,4012644 <__alt_data_end+0xfc012644>
 40126b0:	00001f06 	br	4012730 <alt_avalon_i2c_master_rx+0x124>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 40126b4:	e0bffb17 	ldw	r2,-20(fp)
 40126b8:	108002a8 	cmpgeui	r2,r2,10
 40126bc:	1000021e 	bne	r2,zero,40126c8 <alt_avalon_i2c_master_rx+0xbc>
 40126c0:	0109c404 	movi	r4,10000
 40126c4:	40142ac0 	call	40142ac <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 40126c8:	00800044 	movi	r2,1
 40126cc:	d8800015 	stw	r2,0(sp)
 40126d0:	000f883a 	mov	r7,zero
 40126d4:	e1bffe17 	ldw	r6,-8(fp)
 40126d8:	e17ffd17 	ldw	r5,-12(fp)
 40126dc:	e13ffc17 	ldw	r4,-16(fp)
 40126e0:	4012cdc0 	call	4012cdc <alt_avalon_i2c_master_receive>
 40126e4:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 40126e8:	e0bffa17 	ldw	r2,-24(fp)
 40126ec:	10bffea0 	cmpeqi	r2,r2,-6
 40126f0:	1000061e 	bne	r2,zero,401270c <alt_avalon_i2c_master_rx+0x100>
 40126f4:	e0bffa17 	ldw	r2,-24(fp)
 40126f8:	10bffee0 	cmpeqi	r2,r2,-5
 40126fc:	1000031e 	bne	r2,zero,401270c <alt_avalon_i2c_master_rx+0x100>
 4012700:	e0bffa17 	ldw	r2,-24(fp)
 4012704:	10bffe58 	cmpnei	r2,r2,-7
 4012708:	1000081e 	bne	r2,zero,401272c <alt_avalon_i2c_master_rx+0x120>
 401270c:	0001883a 	nop
        break;
      }
    }
    else
    {
      while (retry--) 
 4012710:	e0bffb17 	ldw	r2,-20(fp)
 4012714:	10ffffc4 	addi	r3,r2,-1
 4012718:	e0fffb15 	stw	r3,-20(fp)
 401271c:	103fe51e 	bne	r2,zero,40126b4 <__alt_data_end+0xfc0126b4>
 4012720:	00000306 	br	4012730 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 4012724:	0001883a 	nop
 4012728:	00000106 	br	4012730 <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 401272c:	0001883a 	nop
      }
    }
    
    return status;
 4012730:	e0bffa17 	ldw	r2,-24(fp)
}        
 4012734:	e037883a 	mov	sp,fp
 4012738:	dfc00117 	ldw	ra,4(sp)
 401273c:	df000017 	ldw	fp,0(sp)
 4012740:	dec00204 	addi	sp,sp,8
 4012744:	f800283a 	ret

04012748 <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
 4012748:	defff604 	addi	sp,sp,-40
 401274c:	dfc00915 	stw	ra,36(sp)
 4012750:	df000815 	stw	fp,32(sp)
 4012754:	df000804 	addi	fp,sp,32
 4012758:	e13ffb15 	stw	r4,-20(fp)
 401275c:	e17ffc15 	stw	r5,-16(fp)
 4012760:	e1bffd15 	stw	r6,-12(fp)
 4012764:	e1fffe15 	stw	r7,-8(fp)
 4012768:	e0800317 	ldw	r2,12(fp)
 401276c:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 4012770:	0089c404 	movi	r2,10000
 4012774:	e0bffa15 	stw	r2,-24(fp)
    
    if (use_interrupts)
 4012778:	e0bfff03 	ldbu	r2,-4(fp)
 401277c:	10005626 	beq	r2,zero,40128d8 <alt_avalon_i2c_master_tx_rx+0x190>
    {
      while (retry--) 
 4012780:	00002806 	br	4012824 <alt_avalon_i2c_master_tx_rx+0xdc>
      {
        if (retry<10) alt_busy_sleep(10000);      
 4012784:	e0bffa17 	ldw	r2,-24(fp)
 4012788:	108002a8 	cmpgeui	r2,r2,10
 401278c:	1000021e 	bne	r2,zero,4012798 <alt_avalon_i2c_master_tx_rx+0x50>
 4012790:	0109c404 	movi	r4,10000
 4012794:	40142ac0 	call	40142ac <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 4012798:	d8000015 	stw	zero,0(sp)
 401279c:	000f883a 	mov	r7,zero
 40127a0:	e1bffd17 	ldw	r6,-12(fp)
 40127a4:	e17ffc17 	ldw	r5,-16(fp)
 40127a8:	e13ffb17 	ldw	r4,-20(fp)
 40127ac:	4012ad00 	call	4012ad0 <alt_avalon_i2c_master_transmit_using_interrupts>
 40127b0:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 40127b4:	e0bff917 	ldw	r2,-28(fp)
 40127b8:	10bffea0 	cmpeqi	r2,r2,-6
 40127bc:	1000191e 	bne	r2,zero,4012824 <alt_avalon_i2c_master_tx_rx+0xdc>
 40127c0:	e0bff917 	ldw	r2,-28(fp)
 40127c4:	10bffee0 	cmpeqi	r2,r2,-5
 40127c8:	1000161e 	bne	r2,zero,4012824 <alt_avalon_i2c_master_tx_rx+0xdc>
 40127cc:	e0bff917 	ldw	r2,-28(fp)
 40127d0:	10bffe58 	cmpnei	r2,r2,-7
 40127d4:	1000011e 	bne	r2,zero,40127dc <alt_avalon_i2c_master_tx_rx+0x94>
 40127d8:	00001206 	br	4012824 <alt_avalon_i2c_master_tx_rx+0xdc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 40127dc:	00800044 	movi	r2,1
 40127e0:	d8800015 	stw	r2,0(sp)
 40127e4:	01c00044 	movi	r7,1
 40127e8:	e1800217 	ldw	r6,8(fp)
 40127ec:	e17ffe17 	ldw	r5,-8(fp)
 40127f0:	e13ffb17 	ldw	r4,-20(fp)
 40127f4:	4012eec0 	call	4012eec <alt_avalon_i2c_master_receive_using_interrupts>
 40127f8:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 40127fc:	e0bff917 	ldw	r2,-28(fp)
 4012800:	10bffea0 	cmpeqi	r2,r2,-6
 4012804:	1000061e 	bne	r2,zero,4012820 <alt_avalon_i2c_master_tx_rx+0xd8>
 4012808:	e0bff917 	ldw	r2,-28(fp)
 401280c:	10bffee0 	cmpeqi	r2,r2,-5
 4012810:	1000031e 	bne	r2,zero,4012820 <alt_avalon_i2c_master_tx_rx+0xd8>
 4012814:	e0bff917 	ldw	r2,-28(fp)
 4012818:	10bffe58 	cmpnei	r2,r2,-7
 401281c:	1000331e 	bne	r2,zero,40128ec <alt_avalon_i2c_master_tx_rx+0x1a4>
 4012820:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    {
      while (retry--) 
 4012824:	e0bffa17 	ldw	r2,-24(fp)
 4012828:	10ffffc4 	addi	r3,r2,-1
 401282c:	e0fffa15 	stw	r3,-24(fp)
 4012830:	103fd41e 	bne	r2,zero,4012784 <__alt_data_end+0xfc012784>
 4012834:	00003006 	br	40128f8 <alt_avalon_i2c_master_tx_rx+0x1b0>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 4012838:	e0bffa17 	ldw	r2,-24(fp)
 401283c:	108002a8 	cmpgeui	r2,r2,10
 4012840:	1000021e 	bne	r2,zero,401284c <alt_avalon_i2c_master_tx_rx+0x104>
 4012844:	0109c404 	movi	r4,10000
 4012848:	40142ac0 	call	40142ac <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 401284c:	d8000015 	stw	zero,0(sp)
 4012850:	000f883a 	mov	r7,zero
 4012854:	e1bffd17 	ldw	r6,-12(fp)
 4012858:	e17ffc17 	ldw	r5,-16(fp)
 401285c:	e13ffb17 	ldw	r4,-20(fp)
 4012860:	40129100 	call	4012910 <alt_avalon_i2c_master_transmit>
 4012864:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 4012868:	e0bff917 	ldw	r2,-28(fp)
 401286c:	10bffea0 	cmpeqi	r2,r2,-6
 4012870:	1000191e 	bne	r2,zero,40128d8 <alt_avalon_i2c_master_tx_rx+0x190>
 4012874:	e0bff917 	ldw	r2,-28(fp)
 4012878:	10bffee0 	cmpeqi	r2,r2,-5
 401287c:	1000161e 	bne	r2,zero,40128d8 <alt_avalon_i2c_master_tx_rx+0x190>
 4012880:	e0bff917 	ldw	r2,-28(fp)
 4012884:	10bffe58 	cmpnei	r2,r2,-7
 4012888:	1000011e 	bne	r2,zero,4012890 <alt_avalon_i2c_master_tx_rx+0x148>
 401288c:	00001206 	br	40128d8 <alt_avalon_i2c_master_tx_rx+0x190>

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 4012890:	00800044 	movi	r2,1
 4012894:	d8800015 	stw	r2,0(sp)
 4012898:	01c00044 	movi	r7,1
 401289c:	e1800217 	ldw	r6,8(fp)
 40128a0:	e17ffe17 	ldw	r5,-8(fp)
 40128a4:	e13ffb17 	ldw	r4,-20(fp)
 40128a8:	4012cdc0 	call	4012cdc <alt_avalon_i2c_master_receive>
 40128ac:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 40128b0:	e0bff917 	ldw	r2,-28(fp)
 40128b4:	10bffea0 	cmpeqi	r2,r2,-6
 40128b8:	1000061e 	bne	r2,zero,40128d4 <alt_avalon_i2c_master_tx_rx+0x18c>
 40128bc:	e0bff917 	ldw	r2,-28(fp)
 40128c0:	10bffee0 	cmpeqi	r2,r2,-5
 40128c4:	1000031e 	bne	r2,zero,40128d4 <alt_avalon_i2c_master_tx_rx+0x18c>
 40128c8:	e0bff917 	ldw	r2,-28(fp)
 40128cc:	10bffe58 	cmpnei	r2,r2,-7
 40128d0:	1000081e 	bne	r2,zero,40128f4 <alt_avalon_i2c_master_tx_rx+0x1ac>
 40128d4:	0001883a 	nop
        break;
      }
    }
    else 
    {
      while (retry--) 
 40128d8:	e0bffa17 	ldw	r2,-24(fp)
 40128dc:	10ffffc4 	addi	r3,r2,-1
 40128e0:	e0fffa15 	stw	r3,-24(fp)
 40128e4:	103fd41e 	bne	r2,zero,4012838 <__alt_data_end+0xfc012838>
 40128e8:	00000306 	br	40128f8 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 40128ec:	0001883a 	nop
 40128f0:	00000106 	br	40128f8 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 40128f4:	0001883a 	nop
      }
    }
    
    return status;
 40128f8:	e0bff917 	ldw	r2,-28(fp)
}                                       
 40128fc:	e037883a 	mov	sp,fp
 4012900:	dfc00117 	ldw	ra,4(sp)
 4012904:	df000017 	ldw	fp,0(sp)
 4012908:	dec00204 	addi	sp,sp,8
 401290c:	f800283a 	ret

04012910 <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 4012910:	defff704 	addi	sp,sp,-36
 4012914:	dfc00815 	stw	ra,32(sp)
 4012918:	df000715 	stw	fp,28(sp)
 401291c:	df000704 	addi	fp,sp,28
 4012920:	e13ffb15 	stw	r4,-20(fp)
 4012924:	e17ffc15 	stw	r5,-16(fp)
 4012928:	e1bffd15 	stw	r6,-12(fp)
 401292c:	3807883a 	mov	r3,r7
 4012930:	e0800217 	ldw	r2,8(fp)
 4012934:	e0fffe05 	stb	r3,-8(fp)
 4012938:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 401293c:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 timeout=size * 10000;
 4012940:	0149c404 	movi	r5,10000
 4012944:	e13ffd17 	ldw	r4,-12(fp)
 4012948:	40031840 	call	4003184 <__mulsi3>
 401294c:	e0bff915 	stw	r2,-28(fp)
    
    if (size==0)
 4012950:	e0bffd17 	ldw	r2,-12(fp)
 4012954:	1000021e 	bne	r2,zero,4012960 <alt_avalon_i2c_master_transmit+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 4012958:	0005883a 	mov	r2,zero
 401295c:	00005706 	br	4012abc <alt_avalon_i2c_master_transmit+0x1ac>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 4012960:	e0bffe03 	ldbu	r2,-8(fp)
 4012964:	10000a1e 	bne	r2,zero,4012990 <alt_avalon_i2c_master_transmit+0x80>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4012968:	e13ffb17 	ldw	r4,-20(fp)
 401296c:	4011b8c0 	call	4011b8c <alt_avalon_i2c_enable>
 4012970:	e0bffa15 	stw	r2,-24(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4012974:	e0bffa17 	ldw	r2,-24(fp)
 4012978:	10000226 	beq	r2,zero,4012984 <alt_avalon_i2c_master_transmit+0x74>
      {
        return status;
 401297c:	e0bffa17 	ldw	r2,-24(fp)
 4012980:	00004e06 	br	4012abc <alt_avalon_i2c_master_transmit+0x1ac>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012984:	01400704 	movi	r5,28
 4012988:	e13ffb17 	ldw	r4,-20(fp)
 401298c:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 4012990:	e0bffe03 	ldbu	r2,-8(fp)
 4012994:	100d883a 	mov	r6,r2
 4012998:	000b883a 	mov	r5,zero
 401299c:	e13ffb17 	ldw	r4,-20(fp)
 40129a0:	40121f40 	call	40121f4 <alt_avalon_i2c_send_address>
 40129a4:	e0bffa15 	stw	r2,-24(fp)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
 40129a8:	e0bffa17 	ldw	r2,-24(fp)
 40129ac:	1000271e 	bne	r2,zero,4012a4c <alt_avalon_i2c_master_transmit+0x13c>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 40129b0:	00000f06 	br	40129f0 <alt_avalon_i2c_master_transmit+0xe0>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 40129b4:	e0bffc17 	ldw	r2,-16(fp)
 40129b8:	10800003 	ldbu	r2,0(r2)
 40129bc:	10803fcc 	andi	r2,r2,255
 40129c0:	000f883a 	mov	r7,zero
 40129c4:	000d883a 	mov	r6,zero
 40129c8:	100b883a 	mov	r5,r2
 40129cc:	e13ffb17 	ldw	r4,-20(fp)
 40129d0:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 40129d4:	e0bffa15 	stw	r2,-24(fp)
            
            ++buffer;
 40129d8:	e0bffc17 	ldw	r2,-16(fp)
 40129dc:	10800044 	addi	r2,r2,1
 40129e0:	e0bffc15 	stw	r2,-16(fp)
            --size;
 40129e4:	e0bffd17 	ldw	r2,-12(fp)
 40129e8:	10bfffc4 	addi	r2,r2,-1
 40129ec:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 40129f0:	e0bffd17 	ldw	r2,-12(fp)
 40129f4:	108000b0 	cmpltui	r2,r2,2
 40129f8:	1000021e 	bne	r2,zero,4012a04 <alt_avalon_i2c_master_transmit+0xf4>
 40129fc:	e0bffa17 	ldw	r2,-24(fp)
 4012a00:	103fec26 	beq	r2,zero,40129b4 <__alt_data_end+0xfc0129b4>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 4012a04:	e0bffa17 	ldw	r2,-24(fp)
 4012a08:	1000101e 	bne	r2,zero,4012a4c <alt_avalon_i2c_master_transmit+0x13c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 4012a0c:	e0bffc17 	ldw	r2,-16(fp)
 4012a10:	10800003 	ldbu	r2,0(r2)
 4012a14:	10803fcc 	andi	r2,r2,255
 4012a18:	e0ffff03 	ldbu	r3,-4(fp)
 4012a1c:	180f883a 	mov	r7,r3
 4012a20:	000d883a 	mov	r6,zero
 4012a24:	100b883a 	mov	r5,r2
 4012a28:	e13ffb17 	ldw	r4,-20(fp)
 4012a2c:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4012a30:	e0bffa15 	stw	r2,-24(fp)

            ++buffer;
 4012a34:	e0bffc17 	ldw	r2,-16(fp)
 4012a38:	10800044 	addi	r2,r2,1
 4012a3c:	e0bffc15 	stw	r2,-16(fp)
            --size;
 4012a40:	e0bffd17 	ldw	r2,-12(fp)
 4012a44:	10bfffc4 	addi	r2,r2,-1
 4012a48:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 4012a4c:	e0bfff03 	ldbu	r2,-4(fp)
 4012a50:	1000101e 	bne	r2,zero,4012a94 <alt_avalon_i2c_master_transmit+0x184>
 4012a54:	e0bffa17 	ldw	r2,-24(fp)
 4012a58:	10001726 	beq	r2,zero,4012ab8 <alt_avalon_i2c_master_transmit+0x1a8>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012a5c:	00000d06 	br	4012a94 <alt_avalon_i2c_master_transmit+0x184>
        {
            if (timeout<10) alt_busy_sleep(10000);
 4012a60:	e0bff917 	ldw	r2,-28(fp)
 4012a64:	108002a8 	cmpgeui	r2,r2,10
 4012a68:	1000021e 	bne	r2,zero,4012a74 <alt_avalon_i2c_master_transmit+0x164>
 4012a6c:	0109c404 	movi	r4,10000
 4012a70:	40142ac0 	call	40142ac <alt_busy_sleep>
            if (--timeout == 0)
 4012a74:	e0bff917 	ldw	r2,-28(fp)
 4012a78:	10bfffc4 	addi	r2,r2,-1
 4012a7c:	e0bff915 	stw	r2,-28(fp)
 4012a80:	e0bff917 	ldw	r2,-28(fp)
 4012a84:	1000031e 	bne	r2,zero,4012a94 <alt_avalon_i2c_master_transmit+0x184>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 4012a88:	00bfff84 	movi	r2,-2
 4012a8c:	e0bffa15 	stw	r2,-24(fp)
               break;
 4012a90:	00000306 	br	4012aa0 <alt_avalon_i2c_master_transmit+0x190>
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012a94:	e13ffb17 	ldw	r4,-20(fp)
 4012a98:	4011f7c0 	call	4011f7c <alt_avalon_i2c_is_busy>
 4012a9c:	103ff01e 	bne	r2,zero,4012a60 <__alt_data_end+0xfc012a60>
               break;
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
 4012aa0:	e0bffa04 	addi	r2,fp,-24
 4012aa4:	100b883a 	mov	r5,r2
 4012aa8:	e13ffb17 	ldw	r4,-20(fp)
 4012aac:	40123500 	call	4012350 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 4012ab0:	e13ffb17 	ldw	r4,-20(fp)
 4012ab4:	4011c240 	call	4011c24 <alt_avalon_i2c_disable>
    }


    return status;
 4012ab8:	e0bffa17 	ldw	r2,-24(fp)
}
 4012abc:	e037883a 	mov	sp,fp
 4012ac0:	dfc00117 	ldw	ra,4(sp)
 4012ac4:	df000017 	ldw	fp,0(sp)
 4012ac8:	dec00204 	addi	sp,sp,8
 4012acc:	f800283a 	ret

04012ad0 <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 4012ad0:	defff604 	addi	sp,sp,-40
 4012ad4:	dfc00915 	stw	ra,36(sp)
 4012ad8:	df000815 	stw	fp,32(sp)
 4012adc:	df000804 	addi	fp,sp,32
 4012ae0:	e13ffb15 	stw	r4,-20(fp)
 4012ae4:	e17ffc15 	stw	r5,-16(fp)
 4012ae8:	e1bffd15 	stw	r6,-12(fp)
 4012aec:	3807883a 	mov	r3,r7
 4012af0:	e0800217 	ldw	r2,8(fp)
 4012af4:	e0fffe05 	stb	r3,-8(fp)
 4012af8:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 4012afc:	e03ff815 	stw	zero,-32(fp)
    alt_u32 timeout=size*10000;
 4012b00:	0149c404 	movi	r5,10000
 4012b04:	e13ffd17 	ldw	r4,-12(fp)
 4012b08:	40031840 	call	4003184 <__mulsi3>
 4012b0c:	e0bff915 	stw	r2,-28(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 4012b10:	e0bffb17 	ldw	r2,-20(fp)
 4012b14:	10800717 	ldw	r2,28(r2)
 4012b18:	e0bffa15 	stw	r2,-24(fp)
    
    if (size==0)
 4012b1c:	e0bffd17 	ldw	r2,-12(fp)
 4012b20:	1000021e 	bne	r2,zero,4012b2c <alt_avalon_i2c_master_transmit_using_interrupts+0x5c>
    {
      return ALT_AVALON_I2C_SUCCESS;
 4012b24:	0005883a 	mov	r2,zero
 4012b28:	00006706 	br	4012cc8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 4012b2c:	e0bffb17 	ldw	r2,-20(fp)
 4012b30:	10c00617 	ldw	r3,24(r2)
 4012b34:	00810074 	movhi	r2,1025
 4012b38:	10860404 	addi	r2,r2,6160
 4012b3c:	18800226 	beq	r3,r2,4012b48 <alt_avalon_i2c_master_transmit_using_interrupts+0x78>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 4012b40:	00bfff44 	movi	r2,-3
 4012b44:	00006006 	br	4012cc8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 4012b48:	e0bffe03 	ldbu	r2,-8(fp)
 4012b4c:	10000a1e 	bne	r2,zero,4012b78 <alt_avalon_i2c_master_transmit_using_interrupts+0xa8>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4012b50:	e13ffb17 	ldw	r4,-20(fp)
 4012b54:	4011b8c0 	call	4011b8c <alt_avalon_i2c_enable>
 4012b58:	e0bff815 	stw	r2,-32(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4012b5c:	e0bff817 	ldw	r2,-32(fp)
 4012b60:	10000226 	beq	r2,zero,4012b6c <alt_avalon_i2c_master_transmit_using_interrupts+0x9c>
      {
        return status;
 4012b64:	e0bff817 	ldw	r2,-32(fp)
 4012b68:	00005706 	br	4012cc8 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012b6c:	01400704 	movi	r5,28
 4012b70:	e13ffb17 	ldw	r4,-20(fp)
 4012b74:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 4012b78:	e0bffe03 	ldbu	r2,-8(fp)
 4012b7c:	100d883a 	mov	r6,r2
 4012b80:	000b883a 	mov	r5,zero
 4012b84:	e13ffb17 	ldw	r4,-20(fp)
 4012b88:	40121f40 	call	40121f4 <alt_avalon_i2c_send_address>
 4012b8c:	e0bff815 	stw	r2,-32(fp)
        
    if (status == ALT_AVALON_I2C_SUCCESS)
 4012b90:	e0bff817 	ldw	r2,-32(fp)
 4012b94:	1000271e 	bne	r2,zero,4012c34 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 4012b98:	00000f06 	br	4012bd8 <alt_avalon_i2c_master_transmit_using_interrupts+0x108>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 4012b9c:	e0bffc17 	ldw	r2,-16(fp)
 4012ba0:	10800003 	ldbu	r2,0(r2)
 4012ba4:	10803fcc 	andi	r2,r2,255
 4012ba8:	000f883a 	mov	r7,zero
 4012bac:	000d883a 	mov	r6,zero
 4012bb0:	100b883a 	mov	r5,r2
 4012bb4:	e13ffb17 	ldw	r4,-20(fp)
 4012bb8:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4012bbc:	e0bff815 	stw	r2,-32(fp)
            
            ++buffer;
 4012bc0:	e0bffc17 	ldw	r2,-16(fp)
 4012bc4:	10800044 	addi	r2,r2,1
 4012bc8:	e0bffc15 	stw	r2,-16(fp)
            --size;
 4012bcc:	e0bffd17 	ldw	r2,-12(fp)
 4012bd0:	10bfffc4 	addi	r2,r2,-1
 4012bd4:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 4012bd8:	e0bffd17 	ldw	r2,-12(fp)
 4012bdc:	108000b0 	cmpltui	r2,r2,2
 4012be0:	1000021e 	bne	r2,zero,4012bec <alt_avalon_i2c_master_transmit_using_interrupts+0x11c>
 4012be4:	e0bff817 	ldw	r2,-32(fp)
 4012be8:	103fec26 	beq	r2,zero,4012b9c <__alt_data_end+0xfc012b9c>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 4012bec:	e0bff817 	ldw	r2,-32(fp)
 4012bf0:	1000101e 	bne	r2,zero,4012c34 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 4012bf4:	e0bffc17 	ldw	r2,-16(fp)
 4012bf8:	10800003 	ldbu	r2,0(r2)
 4012bfc:	10803fcc 	andi	r2,r2,255
 4012c00:	e0ffff03 	ldbu	r3,-4(fp)
 4012c04:	180f883a 	mov	r7,r3
 4012c08:	000d883a 	mov	r6,zero
 4012c0c:	100b883a 	mov	r5,r2
 4012c10:	e13ffb17 	ldw	r4,-20(fp)
 4012c14:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4012c18:	e0bff815 	stw	r2,-32(fp)

            ++buffer;
 4012c1c:	e0bffc17 	ldw	r2,-16(fp)
 4012c20:	10800044 	addi	r2,r2,1
 4012c24:	e0bffc15 	stw	r2,-16(fp)
            --size;
 4012c28:	e0bffd17 	ldw	r2,-12(fp)
 4012c2c:	10bfffc4 	addi	r2,r2,-1
 4012c30:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 4012c34:	e0bff817 	ldw	r2,-32(fp)
 4012c38:	10001426 	beq	r2,zero,4012c8c <alt_avalon_i2c_master_transmit_using_interrupts+0x1bc>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012c3c:	00000d06 	br	4012c74 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
        {
            if (timeout<10) alt_busy_sleep(10000);        
 4012c40:	e0bff917 	ldw	r2,-28(fp)
 4012c44:	108002a8 	cmpgeui	r2,r2,10
 4012c48:	1000021e 	bne	r2,zero,4012c54 <alt_avalon_i2c_master_transmit_using_interrupts+0x184>
 4012c4c:	0109c404 	movi	r4,10000
 4012c50:	40142ac0 	call	40142ac <alt_busy_sleep>
            if (--timeout == 0)
 4012c54:	e0bff917 	ldw	r2,-28(fp)
 4012c58:	10bfffc4 	addi	r2,r2,-1
 4012c5c:	e0bff915 	stw	r2,-28(fp)
 4012c60:	e0bff917 	ldw	r2,-28(fp)
 4012c64:	1000031e 	bne	r2,zero,4012c74 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 4012c68:	00bfff84 	movi	r2,-2
 4012c6c:	e0bff815 	stw	r2,-32(fp)
               break;
 4012c70:	00000306 	br	4012c80 <alt_avalon_i2c_master_transmit_using_interrupts+0x1b0>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012c74:	e13ffb17 	ldw	r4,-20(fp)
 4012c78:	4011f7c0 	call	4011f7c <alt_avalon_i2c_is_busy>
 4012c7c:	103ff01e 	bne	r2,zero,4012c40 <__alt_data_end+0xfc012c40>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 4012c80:	e13ffb17 	ldw	r4,-20(fp)
 4012c84:	4011c240 	call	4011c24 <alt_avalon_i2c_disable>
 4012c88:	00000e06 	br	4012cc4 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
    }
    else
    {
       if (issue_stop)
 4012c8c:	e0bfff03 	ldbu	r2,-4(fp)
 4012c90:	10000c26 	beq	r2,zero,4012cc4 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012c94:	01400704 	movi	r5,28
 4012c98:	e13ffb17 	ldw	r4,-20(fp)
 4012c9c:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
 4012ca0:	000b883a 	mov	r5,zero
 4012ca4:	e13ffb17 	ldw	r4,-20(fp)
 4012ca8:	40133c00 	call	40133c0 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
 4012cac:	e0bffa17 	ldw	r2,-24(fp)
 4012cb0:	00c00044 	movi	r3,1
 4012cb4:	10c00215 	stw	r3,8(r2)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
 4012cb8:	01400044 	movi	r5,1
 4012cbc:	e13ffb17 	ldw	r4,-20(fp)
 4012cc0:	401321c0 	call	401321c <alt_avalon_i2c_int_enable>
       }
    }
    
    return status;
 4012cc4:	e0bff817 	ldw	r2,-32(fp)
}
 4012cc8:	e037883a 	mov	sp,fp
 4012ccc:	dfc00117 	ldw	ra,4(sp)
 4012cd0:	df000017 	ldw	fp,0(sp)
 4012cd4:	dec00204 	addi	sp,sp,8
 4012cd8:	f800283a 	ret

04012cdc <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 4012cdc:	defff404 	addi	sp,sp,-48
 4012ce0:	dfc00b15 	stw	ra,44(sp)
 4012ce4:	df000a15 	stw	fp,40(sp)
 4012ce8:	df000a04 	addi	fp,sp,40
 4012cec:	e13ffb15 	stw	r4,-20(fp)
 4012cf0:	e17ffc15 	stw	r5,-16(fp)
 4012cf4:	e1bffd15 	stw	r6,-12(fp)
 4012cf8:	3807883a 	mov	r3,r7
 4012cfc:	e0800217 	ldw	r2,8(fp)
 4012d00:	e0fffe05 	stb	r3,-8(fp)
 4012d04:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 4012d08:	e03ff915 	stw	zero,-28(fp)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
 4012d0c:	e03ff715 	stw	zero,-36(fp)
    alt_u32 bytes_written=0;
 4012d10:	e03ff815 	stw	zero,-32(fp)
    alt_u32 temp_bytes_read;
    
    if (size==0)
 4012d14:	e0bffd17 	ldw	r2,-12(fp)
 4012d18:	1000021e 	bne	r2,zero,4012d24 <alt_avalon_i2c_master_receive+0x48>
    {
      return ALT_AVALON_I2C_SUCCESS;
 4012d1c:	0005883a 	mov	r2,zero
 4012d20:	00006d06 	br	4012ed8 <alt_avalon_i2c_master_receive+0x1fc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 4012d24:	e0bffe03 	ldbu	r2,-8(fp)
 4012d28:	10000a1e 	bne	r2,zero,4012d54 <alt_avalon_i2c_master_receive+0x78>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4012d2c:	e13ffb17 	ldw	r4,-20(fp)
 4012d30:	4011b8c0 	call	4011b8c <alt_avalon_i2c_enable>
 4012d34:	e0bff915 	stw	r2,-28(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4012d38:	e0bff917 	ldw	r2,-28(fp)
 4012d3c:	10000226 	beq	r2,zero,4012d48 <alt_avalon_i2c_master_receive+0x6c>
      {
        return status;
 4012d40:	e0bff917 	ldw	r2,-28(fp)
 4012d44:	00006406 	br	4012ed8 <alt_avalon_i2c_master_receive+0x1fc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012d48:	01400704 	movi	r5,28
 4012d4c:	e13ffb17 	ldw	r4,-20(fp)
 4012d50:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 4012d54:	e0bffe03 	ldbu	r2,-8(fp)
 4012d58:	100d883a 	mov	r6,r2
 4012d5c:	01400044 	movi	r5,1
 4012d60:	e13ffb17 	ldw	r4,-20(fp)
 4012d64:	40121f40 	call	40121f4 <alt_avalon_i2c_send_address>
 4012d68:	e0bff915 	stw	r2,-28(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 4012d6c:	e0bff917 	ldw	r2,-28(fp)
 4012d70:	1000341e 	bne	r2,zero,4012e44 <alt_avalon_i2c_master_receive+0x168>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 4012d74:	00001906 	br	4012ddc <alt_avalon_i2c_master_receive+0x100>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 4012d78:	000f883a 	mov	r7,zero
 4012d7c:	000d883a 	mov	r6,zero
 4012d80:	000b883a 	mov	r5,zero
 4012d84:	e13ffb17 	ldw	r4,-20(fp)
 4012d88:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4012d8c:	e0bff915 	stw	r2,-28(fp)
            bytes_written++;
 4012d90:	e0bff817 	ldw	r2,-32(fp)
 4012d94:	10800044 	addi	r2,r2,1
 4012d98:	e0bff815 	stw	r2,-32(fp)
            if (status == ALT_AVALON_I2C_SUCCESS)
 4012d9c:	e0bff917 	ldw	r2,-28(fp)
 4012da0:	10000e1e 	bne	r2,zero,4012ddc <alt_avalon_i2c_master_receive+0x100>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
 4012da4:	e0bffa04 	addi	r2,fp,-24
 4012da8:	100f883a 	mov	r7,r2
 4012dac:	000d883a 	mov	r6,zero
 4012db0:	e17ffc17 	ldw	r5,-16(fp)
 4012db4:	e13ffb17 	ldw	r4,-20(fp)
 4012db8:	4011fc00 	call	4011fc0 <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
 4012dbc:	e0bffa17 	ldw	r2,-24(fp)
 4012dc0:	e0fffc17 	ldw	r3,-16(fp)
 4012dc4:	1885883a 	add	r2,r3,r2
 4012dc8:	e0bffc15 	stw	r2,-16(fp)
               bytes_read+=temp_bytes_read;
 4012dcc:	e0bffa17 	ldw	r2,-24(fp)
 4012dd0:	e0fff717 	ldw	r3,-36(fp)
 4012dd4:	1885883a 	add	r2,r3,r2
 4012dd8:	e0bff715 	stw	r2,-36(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 4012ddc:	e0bffd17 	ldw	r2,-12(fp)
 4012de0:	10bfffc4 	addi	r2,r2,-1
 4012de4:	e0fff817 	ldw	r3,-32(fp)
 4012de8:	1880022e 	bgeu	r3,r2,4012df4 <alt_avalon_i2c_master_receive+0x118>
 4012dec:	e0bff917 	ldw	r2,-28(fp)
 4012df0:	103fe126 	beq	r2,zero,4012d78 <__alt_data_end+0xfc012d78>
               bytes_read+=temp_bytes_read;
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 4012df4:	e0bff917 	ldw	r2,-28(fp)
 4012df8:	1000121e 	bne	r2,zero,4012e44 <alt_avalon_i2c_master_receive+0x168>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 4012dfc:	e0bfff03 	ldbu	r2,-4(fp)
 4012e00:	100f883a 	mov	r7,r2
 4012e04:	000d883a 	mov	r6,zero
 4012e08:	000b883a 	mov	r5,zero
 4012e0c:	e13ffb17 	ldw	r4,-20(fp)
 4012e10:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4012e14:	e0bff915 	stw	r2,-28(fp)
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 4012e18:	00000a06 	br	4012e44 <alt_avalon_i2c_master_receive+0x168>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
 4012e1c:	e17ffc17 	ldw	r5,-16(fp)
 4012e20:	e13ffb17 	ldw	r4,-20(fp)
 4012e24:	40120680 	call	4012068 <alt_avalon_i2c_rx_read>
 4012e28:	e0bff915 	stw	r2,-28(fp)
        buffer++;
 4012e2c:	e0bffc17 	ldw	r2,-16(fp)
 4012e30:	10800044 	addi	r2,r2,1
 4012e34:	e0bffc15 	stw	r2,-16(fp)
        bytes_read++;
 4012e38:	e0bff717 	ldw	r2,-36(fp)
 4012e3c:	10800044 	addi	r2,r2,1
 4012e40:	e0bff715 	stw	r2,-36(fp)
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 4012e44:	e0fff717 	ldw	r3,-36(fp)
 4012e48:	e0bffd17 	ldw	r2,-12(fp)
 4012e4c:	1880022e 	bgeu	r3,r2,4012e58 <alt_avalon_i2c_master_receive+0x17c>
 4012e50:	e0bff917 	ldw	r2,-28(fp)
 4012e54:	103ff126 	beq	r2,zero,4012e1c <__alt_data_end+0xfc012e1c>
        buffer++;
        bytes_read++;
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 4012e58:	e0bfff03 	ldbu	r2,-4(fp)
 4012e5c:	1000021e 	bne	r2,zero,4012e68 <alt_avalon_i2c_master_receive+0x18c>
 4012e60:	e0bff917 	ldw	r2,-28(fp)
 4012e64:	10001b26 	beq	r2,zero,4012ed4 <alt_avalon_i2c_master_receive+0x1f8>
    {
        timeout=10000 * size;
 4012e68:	0149c404 	movi	r5,10000
 4012e6c:	e13ffd17 	ldw	r4,-12(fp)
 4012e70:	40031840 	call	4003184 <__mulsi3>
 4012e74:	e0bff615 	stw	r2,-40(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012e78:	00000d06 	br	4012eb0 <alt_avalon_i2c_master_receive+0x1d4>
        {
            if (timeout<10) alt_busy_sleep(10000);
 4012e7c:	e0bff617 	ldw	r2,-40(fp)
 4012e80:	108002a8 	cmpgeui	r2,r2,10
 4012e84:	1000021e 	bne	r2,zero,4012e90 <alt_avalon_i2c_master_receive+0x1b4>
 4012e88:	0109c404 	movi	r4,10000
 4012e8c:	40142ac0 	call	40142ac <alt_busy_sleep>
            if (--timeout == 0)
 4012e90:	e0bff617 	ldw	r2,-40(fp)
 4012e94:	10bfffc4 	addi	r2,r2,-1
 4012e98:	e0bff615 	stw	r2,-40(fp)
 4012e9c:	e0bff617 	ldw	r2,-40(fp)
 4012ea0:	1000031e 	bne	r2,zero,4012eb0 <alt_avalon_i2c_master_receive+0x1d4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 4012ea4:	00bfff84 	movi	r2,-2
 4012ea8:	e0bff915 	stw	r2,-28(fp)
               break;
 4012eac:	00000306 	br	4012ebc <alt_avalon_i2c_master_receive+0x1e0>

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 4012eb0:	e13ffb17 	ldw	r4,-20(fp)
 4012eb4:	4011f7c0 	call	4011f7c <alt_avalon_i2c_is_busy>
 4012eb8:	103ff01e 	bne	r2,zero,4012e7c <__alt_data_end+0xfc012e7c>
               break;
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
 4012ebc:	e0bff904 	addi	r2,fp,-28
 4012ec0:	100b883a 	mov	r5,r2
 4012ec4:	e13ffb17 	ldw	r4,-20(fp)
 4012ec8:	40123500 	call	4012350 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 4012ecc:	e13ffb17 	ldw	r4,-20(fp)
 4012ed0:	4011c240 	call	4011c24 <alt_avalon_i2c_disable>
    }

    return status;
 4012ed4:	e0bff917 	ldw	r2,-28(fp)
}
 4012ed8:	e037883a 	mov	sp,fp
 4012edc:	dfc00117 	ldw	ra,4(sp)
 4012ee0:	df000017 	ldw	fp,0(sp)
 4012ee4:	dec00204 	addi	sp,sp,8
 4012ee8:	f800283a 	ret

04012eec <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 4012eec:	defff504 	addi	sp,sp,-44
 4012ef0:	dfc00a15 	stw	ra,40(sp)
 4012ef4:	df000915 	stw	fp,36(sp)
 4012ef8:	df000904 	addi	fp,sp,36
 4012efc:	e13ffb15 	stw	r4,-20(fp)
 4012f00:	e17ffc15 	stw	r5,-16(fp)
 4012f04:	e1bffd15 	stw	r6,-12(fp)
 4012f08:	3807883a 	mov	r3,r7
 4012f0c:	e0800217 	ldw	r2,8(fp)
 4012f10:	e0fffe05 	stb	r3,-8(fp)
 4012f14:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 4012f18:	e03ff715 	stw	zero,-36(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 4012f1c:	e0bffb17 	ldw	r2,-20(fp)
 4012f20:	10800717 	ldw	r2,28(r2)
 4012f24:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 timeout;
    alt_u32 bytes_written=0;
 4012f28:	e03ff915 	stw	zero,-28(fp)
    
    if (size==0)
 4012f2c:	e0bffd17 	ldw	r2,-12(fp)
 4012f30:	1000021e 	bne	r2,zero,4012f3c <alt_avalon_i2c_master_receive_using_interrupts+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 4012f34:	0005883a 	mov	r2,zero
 4012f38:	00006306 	br	40130c8 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 4012f3c:	e0bffb17 	ldw	r2,-20(fp)
 4012f40:	10c00617 	ldw	r3,24(r2)
 4012f44:	00810074 	movhi	r2,1025
 4012f48:	10860404 	addi	r2,r2,6160
 4012f4c:	18800226 	beq	r3,r2,4012f58 <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 4012f50:	00bfff44 	movi	r2,-3
 4012f54:	00005c06 	br	40130c8 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 4012f58:	e0bffe03 	ldbu	r2,-8(fp)
 4012f5c:	10000a1e 	bne	r2,zero,4012f88 <alt_avalon_i2c_master_receive_using_interrupts+0x9c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 4012f60:	e13ffb17 	ldw	r4,-20(fp)
 4012f64:	4011b8c0 	call	4011b8c <alt_avalon_i2c_enable>
 4012f68:	e0bff715 	stw	r2,-36(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 4012f6c:	e0bff717 	ldw	r2,-36(fp)
 4012f70:	10000226 	beq	r2,zero,4012f7c <alt_avalon_i2c_master_receive_using_interrupts+0x90>
      {
        return status;
 4012f74:	e0bff717 	ldw	r2,-36(fp)
 4012f78:	00005306 	br	40130c8 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 4012f7c:	01400704 	movi	r5,28
 4012f80:	e13ffb17 	ldw	r4,-20(fp)
 4012f84:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 4012f88:	e0bffe03 	ldbu	r2,-8(fp)
 4012f8c:	100d883a 	mov	r6,r2
 4012f90:	01400044 	movi	r5,1
 4012f94:	e13ffb17 	ldw	r4,-20(fp)
 4012f98:	40121f40 	call	40121f4 <alt_avalon_i2c_send_address>
 4012f9c:	e0bff715 	stw	r2,-36(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 4012fa0:	e0bff717 	ldw	r2,-36(fp)
 4012fa4:	1000191e 	bne	r2,zero,401300c <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 4012fa8:	00000906 	br	4012fd0 <alt_avalon_i2c_master_receive_using_interrupts+0xe4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 4012fac:	000f883a 	mov	r7,zero
 4012fb0:	000d883a 	mov	r6,zero
 4012fb4:	000b883a 	mov	r5,zero
 4012fb8:	e13ffb17 	ldw	r4,-20(fp)
 4012fbc:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4012fc0:	e0bff715 	stw	r2,-36(fp)
            bytes_written++;
 4012fc4:	e0bff917 	ldw	r2,-28(fp)
 4012fc8:	10800044 	addi	r2,r2,1
 4012fcc:	e0bff915 	stw	r2,-28(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 4012fd0:	e0bffd17 	ldw	r2,-12(fp)
 4012fd4:	10bfffc4 	addi	r2,r2,-1
 4012fd8:	e0fff917 	ldw	r3,-28(fp)
 4012fdc:	1880022e 	bgeu	r3,r2,4012fe8 <alt_avalon_i2c_master_receive_using_interrupts+0xfc>
 4012fe0:	e0bff717 	ldw	r2,-36(fp)
 4012fe4:	103ff126 	beq	r2,zero,4012fac <__alt_data_end+0xfc012fac>
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
            bytes_written++;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 4012fe8:	e0bff717 	ldw	r2,-36(fp)
 4012fec:	1000071e 	bne	r2,zero,401300c <alt_avalon_i2c_master_receive_using_interrupts+0x120>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 4012ff0:	e0bfff03 	ldbu	r2,-4(fp)
 4012ff4:	100f883a 	mov	r7,r2
 4012ff8:	000d883a 	mov	r6,zero
 4012ffc:	000b883a 	mov	r5,zero
 4013000:	e13ffb17 	ldw	r4,-20(fp)
 4013004:	40121100 	call	4012110 <alt_avalon_i2c_cmd_write>
 4013008:	e0bff715 	stw	r2,-36(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 401300c:	e0bff717 	ldw	r2,-36(fp)
 4013010:	10001826 	beq	r2,zero,4013074 <alt_avalon_i2c_master_receive_using_interrupts+0x188>
    {
        timeout=10000 * size;
 4013014:	0149c404 	movi	r5,10000
 4013018:	e13ffd17 	ldw	r4,-12(fp)
 401301c:	40031840 	call	4003184 <__mulsi3>
 4013020:	e0bff815 	stw	r2,-32(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 4013024:	00000d06 	br	401305c <alt_avalon_i2c_master_receive_using_interrupts+0x170>
        {
            if (timeout<10) alt_busy_sleep(10000);
 4013028:	e0bff817 	ldw	r2,-32(fp)
 401302c:	108002a8 	cmpgeui	r2,r2,10
 4013030:	1000021e 	bne	r2,zero,401303c <alt_avalon_i2c_master_receive_using_interrupts+0x150>
 4013034:	0109c404 	movi	r4,10000
 4013038:	40142ac0 	call	40142ac <alt_busy_sleep>
            if (--timeout == 0)
 401303c:	e0bff817 	ldw	r2,-32(fp)
 4013040:	10bfffc4 	addi	r2,r2,-1
 4013044:	e0bff815 	stw	r2,-32(fp)
 4013048:	e0bff817 	ldw	r2,-32(fp)
 401304c:	1000031e 	bne	r2,zero,401305c <alt_avalon_i2c_master_receive_using_interrupts+0x170>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 4013050:	00bfff84 	movi	r2,-2
 4013054:	e0bff715 	stw	r2,-36(fp)
               break;
 4013058:	00000306 	br	4013068 <alt_avalon_i2c_master_receive_using_interrupts+0x17c>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 401305c:	e13ffb17 	ldw	r4,-20(fp)
 4013060:	4011f7c0 	call	4011f7c <alt_avalon_i2c_is_busy>
 4013064:	103ff01e 	bne	r2,zero,4013028 <__alt_data_end+0xfc013028>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 4013068:	e13ffb17 	ldw	r4,-20(fp)
 401306c:	4011c240 	call	4011c24 <alt_avalon_i2c_disable>
 4013070:	00001406 	br	40130c4 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
    }
    else
    {
       if (issue_stop)
 4013074:	e0bfff03 	ldbu	r2,-4(fp)
 4013078:	10001226 	beq	r2,zero,40130c4 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 401307c:	01400704 	movi	r5,28
 4013080:	e13ffb17 	ldw	r4,-20(fp)
 4013084:	40131780 	call	4013178 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
 4013088:	000b883a 	mov	r5,zero
 401308c:	e13ffb17 	ldw	r4,-20(fp)
 4013090:	40133100 	call	4013310 <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
 4013094:	e0bffa17 	ldw	r2,-24(fp)
 4013098:	00c00084 	movi	r3,2
 401309c:	10c00215 	stw	r3,8(r2)
         
         irq_data->buffer = buffer;
 40130a0:	e0bffa17 	ldw	r2,-24(fp)
 40130a4:	e0fffc17 	ldw	r3,-16(fp)
 40130a8:	10c00015 	stw	r3,0(r2)
         irq_data->size = size;
 40130ac:	e0bffa17 	ldw	r2,-24(fp)
 40130b0:	e0fffd17 	ldw	r3,-12(fp)
 40130b4:	10c00115 	stw	r3,4(r2)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 40130b8:	01400084 	movi	r5,2
 40130bc:	e13ffb17 	ldw	r4,-20(fp)
 40130c0:	401321c0 	call	401321c <alt_avalon_i2c_int_enable>
       }
    }

    return status;
 40130c4:	e0bff717 	ldw	r2,-36(fp)
}
 40130c8:	e037883a 	mov	sp,fp
 40130cc:	dfc00117 	ldw	ra,4(sp)
 40130d0:	df000017 	ldw	fp,0(sp)
 40130d4:	dec00204 	addi	sp,sp,8
 40130d8:	f800283a 	ret

040130dc <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
 40130dc:	defffd04 	addi	sp,sp,-12
 40130e0:	df000215 	stw	fp,8(sp)
 40130e4:	df000204 	addi	fp,sp,8
 40130e8:	e13ffe15 	stw	r4,-8(fp)
 40130ec:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
 40130f0:	e0bffe17 	ldw	r2,-8(fp)
 40130f4:	10800317 	ldw	r2,12(r2)
 40130f8:	10800404 	addi	r2,r2,16
 40130fc:	10c00037 	ldwio	r3,0(r2)
 4013100:	e0bffe17 	ldw	r2,-8(fp)
 4013104:	10800317 	ldw	r2,12(r2)
 4013108:	10800304 	addi	r2,r2,12
 401310c:	10800037 	ldwio	r2,0(r2)
 4013110:	1884703a 	and	r2,r3,r2
 4013114:	1007883a 	mov	r3,r2
 4013118:	e0bfff17 	ldw	r2,-4(fp)
 401311c:	10c00015 	stw	r3,0(r2)
}
 4013120:	0001883a 	nop
 4013124:	e037883a 	mov	sp,fp
 4013128:	df000017 	ldw	fp,0(sp)
 401312c:	dec00104 	addi	sp,sp,4
 4013130:	f800283a 	ret

04013134 <alt_avalon_i2c_int_raw_status_get>:

/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
 4013134:	defffd04 	addi	sp,sp,-12
 4013138:	df000215 	stw	fp,8(sp)
 401313c:	df000204 	addi	fp,sp,8
 4013140:	e13ffe15 	stw	r4,-8(fp)
 4013144:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
 4013148:	e0bffe17 	ldw	r2,-8(fp)
 401314c:	10800317 	ldw	r2,12(r2)
 4013150:	10800404 	addi	r2,r2,16
 4013154:	10800037 	ldwio	r2,0(r2)
 4013158:	1007883a 	mov	r3,r2
 401315c:	e0bfff17 	ldw	r2,-4(fp)
 4013160:	10c00015 	stw	r3,0(r2)
}
 4013164:	0001883a 	nop
 4013168:	e037883a 	mov	sp,fp
 401316c:	df000017 	ldw	fp,0(sp)
 4013170:	dec00104 	addi	sp,sp,4
 4013174:	f800283a 	ret

04013178 <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 4013178:	defffd04 	addi	sp,sp,-12
 401317c:	df000215 	stw	fp,8(sp)
 4013180:	df000204 	addi	fp,sp,8
 4013184:	e13ffe15 	stw	r4,-8(fp)
 4013188:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
 401318c:	e0bffe17 	ldw	r2,-8(fp)
 4013190:	10800317 	ldw	r2,12(r2)
 4013194:	10800404 	addi	r2,r2,16
 4013198:	e0ffff17 	ldw	r3,-4(fp)
 401319c:	10c00035 	stwio	r3,0(r2)
}
 40131a0:	0001883a 	nop
 40131a4:	e037883a 	mov	sp,fp
 40131a8:	df000017 	ldw	fp,0(sp)
 40131ac:	dec00104 	addi	sp,sp,4
 40131b0:	f800283a 	ret

040131b4 <alt_avalon_i2c_int_disable>:

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 40131b4:	defffb04 	addi	sp,sp,-20
 40131b8:	dfc00415 	stw	ra,16(sp)
 40131bc:	df000315 	stw	fp,12(sp)
 40131c0:	df000304 	addi	fp,sp,12
 40131c4:	e13ffe15 	stw	r4,-8(fp)
 40131c8:	e17fff15 	stw	r5,-4(fp)
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 40131cc:	e17ffd04 	addi	r5,fp,-12
 40131d0:	e13ffe17 	ldw	r4,-8(fp)
 40131d4:	40132800 	call	4013280 <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
 40131d8:	e0bfff17 	ldw	r2,-4(fp)
 40131dc:	0086303a 	nor	r3,zero,r2
 40131e0:	e0bffd17 	ldw	r2,-12(fp)
 40131e4:	1884703a 	and	r2,r3,r2
 40131e8:	e0bffd15 	stw	r2,-12(fp)
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 40131ec:	e0bffe17 	ldw	r2,-8(fp)
 40131f0:	10800317 	ldw	r2,12(r2)
 40131f4:	10800304 	addi	r2,r2,12
 40131f8:	e0fffd17 	ldw	r3,-12(fp)
 40131fc:	18c007cc 	andi	r3,r3,31
 4013200:	10c00035 	stwio	r3,0(r2)
}
 4013204:	0001883a 	nop
 4013208:	e037883a 	mov	sp,fp
 401320c:	dfc00117 	ldw	ra,4(sp)
 4013210:	df000017 	ldw	fp,0(sp)
 4013214:	dec00204 	addi	sp,sp,8
 4013218:	f800283a 	ret

0401321c <alt_avalon_i2c_int_enable>:

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 401321c:	defffb04 	addi	sp,sp,-20
 4013220:	dfc00415 	stw	ra,16(sp)
 4013224:	df000315 	stw	fp,12(sp)
 4013228:	df000304 	addi	fp,sp,12
 401322c:	e13ffe15 	stw	r4,-8(fp)
 4013230:	e17fff15 	stw	r5,-4(fp)
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 4013234:	e17ffd04 	addi	r5,fp,-12
 4013238:	e13ffe17 	ldw	r4,-8(fp)
 401323c:	40132800 	call	4013280 <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
 4013240:	e0fffd17 	ldw	r3,-12(fp)
 4013244:	e0bfff17 	ldw	r2,-4(fp)
 4013248:	1884b03a 	or	r2,r3,r2
 401324c:	e0bffd15 	stw	r2,-12(fp)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 4013250:	e0bffe17 	ldw	r2,-8(fp)
 4013254:	10800317 	ldw	r2,12(r2)
 4013258:	10800304 	addi	r2,r2,12
 401325c:	e0fffd17 	ldw	r3,-12(fp)
 4013260:	18c007cc 	andi	r3,r3,31
 4013264:	10c00035 	stwio	r3,0(r2)
}
 4013268:	0001883a 	nop
 401326c:	e037883a 	mov	sp,fp
 4013270:	dfc00117 	ldw	ra,4(sp)
 4013274:	df000017 	ldw	fp,0(sp)
 4013278:	dec00204 	addi	sp,sp,8
 401327c:	f800283a 	ret

04013280 <alt_avalon_i2c_enabled_ints_get>:

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
 4013280:	defffd04 	addi	sp,sp,-12
 4013284:	df000215 	stw	fp,8(sp)
 4013288:	df000204 	addi	fp,sp,8
 401328c:	e13ffe15 	stw	r4,-8(fp)
 4013290:	e17fff15 	stw	r5,-4(fp)
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
 4013294:	e0bffe17 	ldw	r2,-8(fp)
 4013298:	10800317 	ldw	r2,12(r2)
 401329c:	10800304 	addi	r2,r2,12
 40132a0:	10800037 	ldwio	r2,0(r2)
 40132a4:	10c007cc 	andi	r3,r2,31
 40132a8:	e0bfff17 	ldw	r2,-4(fp)
 40132ac:	10c00015 	stw	r3,0(r2)
}
 40132b0:	0001883a 	nop
 40132b4:	e037883a 	mov	sp,fp
 40132b8:	df000017 	ldw	fp,0(sp)
 40132bc:	dec00104 	addi	sp,sp,4
 40132c0:	f800283a 	ret

040132c4 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
 40132c4:	defffd04 	addi	sp,sp,-12
 40132c8:	df000215 	stw	fp,8(sp)
 40132cc:	df000204 	addi	fp,sp,8
 40132d0:	e13ffe15 	stw	r4,-8(fp)
 40132d4:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
 40132d8:	e0bffe17 	ldw	r2,-8(fp)
 40132dc:	10800317 	ldw	r2,12(r2)
 40132e0:	10800204 	addi	r2,r2,8
 40132e4:	10800037 	ldwio	r2,0(r2)
 40132e8:	10800c0c 	andi	r2,r2,48
 40132ec:	1005d13a 	srai	r2,r2,4
 40132f0:	1007883a 	mov	r3,r2
 40132f4:	e0bfff17 	ldw	r2,-4(fp)
 40132f8:	10c00015 	stw	r3,0(r2)
}
 40132fc:	0001883a 	nop
 4013300:	e037883a 	mov	sp,fp
 4013304:	df000017 	ldw	fp,0(sp)
 4013308:	dec00104 	addi	sp,sp,4
 401330c:	f800283a 	ret

04013310 <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
 4013310:	defffd04 	addi	sp,sp,-12
 4013314:	df000215 	stw	fp,8(sp)
 4013318:	df000204 	addi	fp,sp,8
 401331c:	e13ffe15 	stw	r4,-8(fp)
 4013320:	e17fff15 	stw	r5,-4(fp)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
 4013324:	e0bffe17 	ldw	r2,-8(fp)
 4013328:	10800317 	ldw	r2,12(r2)
 401332c:	10800204 	addi	r2,r2,8
 4013330:	e0fffe17 	ldw	r3,-8(fp)
 4013334:	18c00317 	ldw	r3,12(r3)
 4013338:	18c00204 	addi	r3,r3,8
 401333c:	18c00037 	ldwio	r3,0(r3)
 4013340:	1809883a 	mov	r4,r3
 4013344:	00fff3c4 	movi	r3,-49
 4013348:	20c8703a 	and	r4,r4,r3
 401334c:	e0ffff17 	ldw	r3,-4(fp)
 4013350:	1806913a 	slli	r3,r3,4
 4013354:	18c00c0c 	andi	r3,r3,48
 4013358:	20c6b03a 	or	r3,r4,r3
 401335c:	10c00035 	stwio	r3,0(r2)
}
 4013360:	0001883a 	nop
 4013364:	e037883a 	mov	sp,fp
 4013368:	df000017 	ldw	fp,0(sp)
 401336c:	dec00104 	addi	sp,sp,4
 4013370:	f800283a 	ret

04013374 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
 4013374:	defffd04 	addi	sp,sp,-12
 4013378:	df000215 	stw	fp,8(sp)
 401337c:	df000204 	addi	fp,sp,8
 4013380:	e13ffe15 	stw	r4,-8(fp)
 4013384:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
 4013388:	e0bffe17 	ldw	r2,-8(fp)
 401338c:	10800317 	ldw	r2,12(r2)
 4013390:	10800204 	addi	r2,r2,8
 4013394:	10800037 	ldwio	r2,0(r2)
 4013398:	1080030c 	andi	r2,r2,12
 401339c:	1005d0ba 	srai	r2,r2,2
 40133a0:	1007883a 	mov	r3,r2
 40133a4:	e0bfff17 	ldw	r2,-4(fp)
 40133a8:	10c00015 	stw	r3,0(r2)
}
 40133ac:	0001883a 	nop
 40133b0:	e037883a 	mov	sp,fp
 40133b4:	df000017 	ldw	fp,0(sp)
 40133b8:	dec00104 	addi	sp,sp,4
 40133bc:	f800283a 	ret

040133c0 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
 40133c0:	defffd04 	addi	sp,sp,-12
 40133c4:	df000215 	stw	fp,8(sp)
 40133c8:	df000204 	addi	fp,sp,8
 40133cc:	e13ffe15 	stw	r4,-8(fp)
 40133d0:	e17fff15 	stw	r5,-4(fp)
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
 40133d4:	e0bffe17 	ldw	r2,-8(fp)
 40133d8:	10800317 	ldw	r2,12(r2)
 40133dc:	10c00204 	addi	r3,r2,8
 40133e0:	e0bffe17 	ldw	r2,-8(fp)
 40133e4:	10800317 	ldw	r2,12(r2)
 40133e8:	10800204 	addi	r2,r2,8
 40133ec:	10800037 	ldwio	r2,0(r2)
 40133f0:	1009883a 	mov	r4,r2
 40133f4:	00bffcc4 	movi	r2,-13
 40133f8:	2088703a 	and	r4,r4,r2
 40133fc:	e0bfff17 	ldw	r2,-4(fp)
 4013400:	1085883a 	add	r2,r2,r2
 4013404:	1085883a 	add	r2,r2,r2
 4013408:	1080030c 	andi	r2,r2,12
 401340c:	2084b03a 	or	r2,r4,r2
 4013410:	18800035 	stwio	r2,0(r3)
}
 4013414:	0001883a 	nop
 4013418:	e037883a 	mov	sp,fp
 401341c:	df000017 	ldw	fp,0(sp)
 4013420:	dec00104 	addi	sp,sp,4
 4013424:	f800283a 	ret

04013428 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4013428:	defffa04 	addi	sp,sp,-24
 401342c:	dfc00515 	stw	ra,20(sp)
 4013430:	df000415 	stw	fp,16(sp)
 4013434:	df000404 	addi	fp,sp,16
 4013438:	e13ffd15 	stw	r4,-12(fp)
 401343c:	e17ffe15 	stw	r5,-8(fp)
 4013440:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4013444:	e0bffd17 	ldw	r2,-12(fp)
 4013448:	10800017 	ldw	r2,0(r2)
 401344c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4013450:	e0bffc17 	ldw	r2,-16(fp)
 4013454:	10c00a04 	addi	r3,r2,40
 4013458:	e0bffd17 	ldw	r2,-12(fp)
 401345c:	10800217 	ldw	r2,8(r2)
 4013460:	100f883a 	mov	r7,r2
 4013464:	e1bfff17 	ldw	r6,-4(fp)
 4013468:	e17ffe17 	ldw	r5,-8(fp)
 401346c:	1809883a 	mov	r4,r3
 4013470:	4013a500 	call	4013a50 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4013474:	e037883a 	mov	sp,fp
 4013478:	dfc00117 	ldw	ra,4(sp)
 401347c:	df000017 	ldw	fp,0(sp)
 4013480:	dec00204 	addi	sp,sp,8
 4013484:	f800283a 	ret

04013488 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4013488:	defffa04 	addi	sp,sp,-24
 401348c:	dfc00515 	stw	ra,20(sp)
 4013490:	df000415 	stw	fp,16(sp)
 4013494:	df000404 	addi	fp,sp,16
 4013498:	e13ffd15 	stw	r4,-12(fp)
 401349c:	e17ffe15 	stw	r5,-8(fp)
 40134a0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 40134a4:	e0bffd17 	ldw	r2,-12(fp)
 40134a8:	10800017 	ldw	r2,0(r2)
 40134ac:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 40134b0:	e0bffc17 	ldw	r2,-16(fp)
 40134b4:	10c00a04 	addi	r3,r2,40
 40134b8:	e0bffd17 	ldw	r2,-12(fp)
 40134bc:	10800217 	ldw	r2,8(r2)
 40134c0:	100f883a 	mov	r7,r2
 40134c4:	e1bfff17 	ldw	r6,-4(fp)
 40134c8:	e17ffe17 	ldw	r5,-8(fp)
 40134cc:	1809883a 	mov	r4,r3
 40134d0:	4013c6c0 	call	4013c6c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 40134d4:	e037883a 	mov	sp,fp
 40134d8:	dfc00117 	ldw	ra,4(sp)
 40134dc:	df000017 	ldw	fp,0(sp)
 40134e0:	dec00204 	addi	sp,sp,8
 40134e4:	f800283a 	ret

040134e8 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 40134e8:	defffc04 	addi	sp,sp,-16
 40134ec:	dfc00315 	stw	ra,12(sp)
 40134f0:	df000215 	stw	fp,8(sp)
 40134f4:	df000204 	addi	fp,sp,8
 40134f8:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 40134fc:	e0bfff17 	ldw	r2,-4(fp)
 4013500:	10800017 	ldw	r2,0(r2)
 4013504:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4013508:	e0bffe17 	ldw	r2,-8(fp)
 401350c:	10c00a04 	addi	r3,r2,40
 4013510:	e0bfff17 	ldw	r2,-4(fp)
 4013514:	10800217 	ldw	r2,8(r2)
 4013518:	100b883a 	mov	r5,r2
 401351c:	1809883a 	mov	r4,r3
 4013520:	40138f80 	call	40138f8 <altera_avalon_jtag_uart_close>
}
 4013524:	e037883a 	mov	sp,fp
 4013528:	dfc00117 	ldw	ra,4(sp)
 401352c:	df000017 	ldw	fp,0(sp)
 4013530:	dec00204 	addi	sp,sp,8
 4013534:	f800283a 	ret

04013538 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4013538:	defffa04 	addi	sp,sp,-24
 401353c:	dfc00515 	stw	ra,20(sp)
 4013540:	df000415 	stw	fp,16(sp)
 4013544:	df000404 	addi	fp,sp,16
 4013548:	e13ffd15 	stw	r4,-12(fp)
 401354c:	e17ffe15 	stw	r5,-8(fp)
 4013550:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4013554:	e0bffd17 	ldw	r2,-12(fp)
 4013558:	10800017 	ldw	r2,0(r2)
 401355c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4013560:	e0bffc17 	ldw	r2,-16(fp)
 4013564:	10800a04 	addi	r2,r2,40
 4013568:	e1bfff17 	ldw	r6,-4(fp)
 401356c:	e17ffe17 	ldw	r5,-8(fp)
 4013570:	1009883a 	mov	r4,r2
 4013574:	40139600 	call	4013960 <altera_avalon_jtag_uart_ioctl>
}
 4013578:	e037883a 	mov	sp,fp
 401357c:	dfc00117 	ldw	ra,4(sp)
 4013580:	df000017 	ldw	fp,0(sp)
 4013584:	dec00204 	addi	sp,sp,8
 4013588:	f800283a 	ret

0401358c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 401358c:	defffa04 	addi	sp,sp,-24
 4013590:	dfc00515 	stw	ra,20(sp)
 4013594:	df000415 	stw	fp,16(sp)
 4013598:	df000404 	addi	fp,sp,16
 401359c:	e13ffd15 	stw	r4,-12(fp)
 40135a0:	e17ffe15 	stw	r5,-8(fp)
 40135a4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40135a8:	e0bffd17 	ldw	r2,-12(fp)
 40135ac:	00c00044 	movi	r3,1
 40135b0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 40135b4:	e0bffd17 	ldw	r2,-12(fp)
 40135b8:	10800017 	ldw	r2,0(r2)
 40135bc:	10800104 	addi	r2,r2,4
 40135c0:	1007883a 	mov	r3,r2
 40135c4:	e0bffd17 	ldw	r2,-12(fp)
 40135c8:	10800817 	ldw	r2,32(r2)
 40135cc:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 40135d0:	e0bffe17 	ldw	r2,-8(fp)
 40135d4:	e0ffff17 	ldw	r3,-4(fp)
 40135d8:	d8000015 	stw	zero,0(sp)
 40135dc:	e1fffd17 	ldw	r7,-12(fp)
 40135e0:	01810074 	movhi	r6,1025
 40135e4:	318d9304 	addi	r6,r6,13900
 40135e8:	180b883a 	mov	r5,r3
 40135ec:	1009883a 	mov	r4,r2
 40135f0:	40146740 	call	4014674 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 40135f4:	e0bffd17 	ldw	r2,-12(fp)
 40135f8:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 40135fc:	e0bffd17 	ldw	r2,-12(fp)
 4013600:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4013604:	d0e70117 	ldw	r3,-25596(gp)
 4013608:	e1fffd17 	ldw	r7,-12(fp)
 401360c:	01810074 	movhi	r6,1025
 4013610:	318e1604 	addi	r6,r6,14424
 4013614:	180b883a 	mov	r5,r3
 4013618:	1009883a 	mov	r4,r2
 401361c:	40141800 	call	4014180 <alt_alarm_start>
 4013620:	1000040e 	bge	r2,zero,4013634 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 4013624:	e0fffd17 	ldw	r3,-12(fp)
 4013628:	00a00034 	movhi	r2,32768
 401362c:	10bfffc4 	addi	r2,r2,-1
 4013630:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 4013634:	0001883a 	nop
 4013638:	e037883a 	mov	sp,fp
 401363c:	dfc00117 	ldw	ra,4(sp)
 4013640:	df000017 	ldw	fp,0(sp)
 4013644:	dec00204 	addi	sp,sp,8
 4013648:	f800283a 	ret

0401364c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 401364c:	defff804 	addi	sp,sp,-32
 4013650:	df000715 	stw	fp,28(sp)
 4013654:	df000704 	addi	fp,sp,28
 4013658:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 401365c:	e0bfff17 	ldw	r2,-4(fp)
 4013660:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 4013664:	e0bffb17 	ldw	r2,-20(fp)
 4013668:	10800017 	ldw	r2,0(r2)
 401366c:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4013670:	e0bffc17 	ldw	r2,-16(fp)
 4013674:	10800104 	addi	r2,r2,4
 4013678:	10800037 	ldwio	r2,0(r2)
 401367c:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 4013680:	e0bffd17 	ldw	r2,-12(fp)
 4013684:	1080c00c 	andi	r2,r2,768
 4013688:	10006d26 	beq	r2,zero,4013840 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 401368c:	e0bffd17 	ldw	r2,-12(fp)
 4013690:	1080400c 	andi	r2,r2,256
 4013694:	10003526 	beq	r2,zero,401376c <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 4013698:	00800074 	movhi	r2,1
 401369c:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40136a0:	e0bffb17 	ldw	r2,-20(fp)
 40136a4:	10800a17 	ldw	r2,40(r2)
 40136a8:	10800044 	addi	r2,r2,1
 40136ac:	1081ffcc 	andi	r2,r2,2047
 40136b0:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 40136b4:	e0bffb17 	ldw	r2,-20(fp)
 40136b8:	10c00b17 	ldw	r3,44(r2)
 40136bc:	e0bffe17 	ldw	r2,-8(fp)
 40136c0:	18801526 	beq	r3,r2,4013718 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 40136c4:	e0bffc17 	ldw	r2,-16(fp)
 40136c8:	10800037 	ldwio	r2,0(r2)
 40136cc:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 40136d0:	e0bff917 	ldw	r2,-28(fp)
 40136d4:	10a0000c 	andi	r2,r2,32768
 40136d8:	10001126 	beq	r2,zero,4013720 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 40136dc:	e0bffb17 	ldw	r2,-20(fp)
 40136e0:	10800a17 	ldw	r2,40(r2)
 40136e4:	e0fff917 	ldw	r3,-28(fp)
 40136e8:	1809883a 	mov	r4,r3
 40136ec:	e0fffb17 	ldw	r3,-20(fp)
 40136f0:	1885883a 	add	r2,r3,r2
 40136f4:	10800e04 	addi	r2,r2,56
 40136f8:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40136fc:	e0bffb17 	ldw	r2,-20(fp)
 4013700:	10800a17 	ldw	r2,40(r2)
 4013704:	10800044 	addi	r2,r2,1
 4013708:	10c1ffcc 	andi	r3,r2,2047
 401370c:	e0bffb17 	ldw	r2,-20(fp)
 4013710:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 4013714:	003fe206 	br	40136a0 <__alt_data_end+0xfc0136a0>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 4013718:	0001883a 	nop
 401371c:	00000106 	br	4013724 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 4013720:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 4013724:	e0bff917 	ldw	r2,-28(fp)
 4013728:	10bfffec 	andhi	r2,r2,65535
 401372c:	10000f26 	beq	r2,zero,401376c <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4013730:	e0bffb17 	ldw	r2,-20(fp)
 4013734:	10c00817 	ldw	r3,32(r2)
 4013738:	00bfff84 	movi	r2,-2
 401373c:	1886703a 	and	r3,r3,r2
 4013740:	e0bffb17 	ldw	r2,-20(fp)
 4013744:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 4013748:	e0bffc17 	ldw	r2,-16(fp)
 401374c:	10800104 	addi	r2,r2,4
 4013750:	1007883a 	mov	r3,r2
 4013754:	e0bffb17 	ldw	r2,-20(fp)
 4013758:	10800817 	ldw	r2,32(r2)
 401375c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4013760:	e0bffc17 	ldw	r2,-16(fp)
 4013764:	10800104 	addi	r2,r2,4
 4013768:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 401376c:	e0bffd17 	ldw	r2,-12(fp)
 4013770:	1080800c 	andi	r2,r2,512
 4013774:	103fbe26 	beq	r2,zero,4013670 <__alt_data_end+0xfc013670>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4013778:	e0bffd17 	ldw	r2,-12(fp)
 401377c:	1004d43a 	srli	r2,r2,16
 4013780:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4013784:	00001406 	br	40137d8 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4013788:	e0bffc17 	ldw	r2,-16(fp)
 401378c:	e0fffb17 	ldw	r3,-20(fp)
 4013790:	18c00d17 	ldw	r3,52(r3)
 4013794:	e13ffb17 	ldw	r4,-20(fp)
 4013798:	20c7883a 	add	r3,r4,r3
 401379c:	18c20e04 	addi	r3,r3,2104
 40137a0:	18c00003 	ldbu	r3,0(r3)
 40137a4:	18c03fcc 	andi	r3,r3,255
 40137a8:	18c0201c 	xori	r3,r3,128
 40137ac:	18ffe004 	addi	r3,r3,-128
 40137b0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40137b4:	e0bffb17 	ldw	r2,-20(fp)
 40137b8:	10800d17 	ldw	r2,52(r2)
 40137bc:	10800044 	addi	r2,r2,1
 40137c0:	10c1ffcc 	andi	r3,r2,2047
 40137c4:	e0bffb17 	ldw	r2,-20(fp)
 40137c8:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 40137cc:	e0bffa17 	ldw	r2,-24(fp)
 40137d0:	10bfffc4 	addi	r2,r2,-1
 40137d4:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 40137d8:	e0bffa17 	ldw	r2,-24(fp)
 40137dc:	10000526 	beq	r2,zero,40137f4 <altera_avalon_jtag_uart_irq+0x1a8>
 40137e0:	e0bffb17 	ldw	r2,-20(fp)
 40137e4:	10c00d17 	ldw	r3,52(r2)
 40137e8:	e0bffb17 	ldw	r2,-20(fp)
 40137ec:	10800c17 	ldw	r2,48(r2)
 40137f0:	18bfe51e 	bne	r3,r2,4013788 <__alt_data_end+0xfc013788>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 40137f4:	e0bffa17 	ldw	r2,-24(fp)
 40137f8:	103f9d26 	beq	r2,zero,4013670 <__alt_data_end+0xfc013670>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40137fc:	e0bffb17 	ldw	r2,-20(fp)
 4013800:	10c00817 	ldw	r3,32(r2)
 4013804:	00bfff44 	movi	r2,-3
 4013808:	1886703a 	and	r3,r3,r2
 401380c:	e0bffb17 	ldw	r2,-20(fp)
 4013810:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4013814:	e0bffb17 	ldw	r2,-20(fp)
 4013818:	10800017 	ldw	r2,0(r2)
 401381c:	10800104 	addi	r2,r2,4
 4013820:	1007883a 	mov	r3,r2
 4013824:	e0bffb17 	ldw	r2,-20(fp)
 4013828:	10800817 	ldw	r2,32(r2)
 401382c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4013830:	e0bffc17 	ldw	r2,-16(fp)
 4013834:	10800104 	addi	r2,r2,4
 4013838:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 401383c:	003f8c06 	br	4013670 <__alt_data_end+0xfc013670>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 4013840:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 4013844:	0001883a 	nop
 4013848:	e037883a 	mov	sp,fp
 401384c:	df000017 	ldw	fp,0(sp)
 4013850:	dec00104 	addi	sp,sp,4
 4013854:	f800283a 	ret

04013858 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 4013858:	defff804 	addi	sp,sp,-32
 401385c:	df000715 	stw	fp,28(sp)
 4013860:	df000704 	addi	fp,sp,28
 4013864:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 4013868:	e0bffb17 	ldw	r2,-20(fp)
 401386c:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 4013870:	e0bff917 	ldw	r2,-28(fp)
 4013874:	10800017 	ldw	r2,0(r2)
 4013878:	10800104 	addi	r2,r2,4
 401387c:	10800037 	ldwio	r2,0(r2)
 4013880:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4013884:	e0bffa17 	ldw	r2,-24(fp)
 4013888:	1081000c 	andi	r2,r2,1024
 401388c:	10000b26 	beq	r2,zero,40138bc <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4013890:	e0bff917 	ldw	r2,-28(fp)
 4013894:	10800017 	ldw	r2,0(r2)
 4013898:	10800104 	addi	r2,r2,4
 401389c:	1007883a 	mov	r3,r2
 40138a0:	e0bff917 	ldw	r2,-28(fp)
 40138a4:	10800817 	ldw	r2,32(r2)
 40138a8:	10810014 	ori	r2,r2,1024
 40138ac:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 40138b0:	e0bff917 	ldw	r2,-28(fp)
 40138b4:	10000915 	stw	zero,36(r2)
 40138b8:	00000a06 	br	40138e4 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 40138bc:	e0bff917 	ldw	r2,-28(fp)
 40138c0:	10c00917 	ldw	r3,36(r2)
 40138c4:	00a00034 	movhi	r2,32768
 40138c8:	10bfff04 	addi	r2,r2,-4
 40138cc:	10c00536 	bltu	r2,r3,40138e4 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 40138d0:	e0bff917 	ldw	r2,-28(fp)
 40138d4:	10800917 	ldw	r2,36(r2)
 40138d8:	10c00044 	addi	r3,r2,1
 40138dc:	e0bff917 	ldw	r2,-28(fp)
 40138e0:	10c00915 	stw	r3,36(r2)
 40138e4:	d0a70117 	ldw	r2,-25596(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 40138e8:	e037883a 	mov	sp,fp
 40138ec:	df000017 	ldw	fp,0(sp)
 40138f0:	dec00104 	addi	sp,sp,4
 40138f4:	f800283a 	ret

040138f8 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 40138f8:	defffd04 	addi	sp,sp,-12
 40138fc:	df000215 	stw	fp,8(sp)
 4013900:	df000204 	addi	fp,sp,8
 4013904:	e13ffe15 	stw	r4,-8(fp)
 4013908:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 401390c:	00000506 	br	4013924 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4013910:	e0bfff17 	ldw	r2,-4(fp)
 4013914:	1090000c 	andi	r2,r2,16384
 4013918:	10000226 	beq	r2,zero,4013924 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 401391c:	00bffd44 	movi	r2,-11
 4013920:	00000b06 	br	4013950 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4013924:	e0bffe17 	ldw	r2,-8(fp)
 4013928:	10c00d17 	ldw	r3,52(r2)
 401392c:	e0bffe17 	ldw	r2,-8(fp)
 4013930:	10800c17 	ldw	r2,48(r2)
 4013934:	18800526 	beq	r3,r2,401394c <altera_avalon_jtag_uart_close+0x54>
 4013938:	e0bffe17 	ldw	r2,-8(fp)
 401393c:	10c00917 	ldw	r3,36(r2)
 4013940:	e0bffe17 	ldw	r2,-8(fp)
 4013944:	10800117 	ldw	r2,4(r2)
 4013948:	18bff136 	bltu	r3,r2,4013910 <__alt_data_end+0xfc013910>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 401394c:	0005883a 	mov	r2,zero
}
 4013950:	e037883a 	mov	sp,fp
 4013954:	df000017 	ldw	fp,0(sp)
 4013958:	dec00104 	addi	sp,sp,4
 401395c:	f800283a 	ret

04013960 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 4013960:	defffa04 	addi	sp,sp,-24
 4013964:	df000515 	stw	fp,20(sp)
 4013968:	df000504 	addi	fp,sp,20
 401396c:	e13ffd15 	stw	r4,-12(fp)
 4013970:	e17ffe15 	stw	r5,-8(fp)
 4013974:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 4013978:	00bff9c4 	movi	r2,-25
 401397c:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 4013980:	e0bffe17 	ldw	r2,-8(fp)
 4013984:	10da8060 	cmpeqi	r3,r2,27137
 4013988:	1800031e 	bne	r3,zero,4013998 <altera_avalon_jtag_uart_ioctl+0x38>
 401398c:	109a80a0 	cmpeqi	r2,r2,27138
 4013990:	1000181e 	bne	r2,zero,40139f4 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 4013994:	00002906 	br	4013a3c <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 4013998:	e0bffd17 	ldw	r2,-12(fp)
 401399c:	10c00117 	ldw	r3,4(r2)
 40139a0:	00a00034 	movhi	r2,32768
 40139a4:	10bfffc4 	addi	r2,r2,-1
 40139a8:	18802126 	beq	r3,r2,4013a30 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 40139ac:	e0bfff17 	ldw	r2,-4(fp)
 40139b0:	10800017 	ldw	r2,0(r2)
 40139b4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 40139b8:	e0bffc17 	ldw	r2,-16(fp)
 40139bc:	10800090 	cmplti	r2,r2,2
 40139c0:	1000061e 	bne	r2,zero,40139dc <altera_avalon_jtag_uart_ioctl+0x7c>
 40139c4:	e0fffc17 	ldw	r3,-16(fp)
 40139c8:	00a00034 	movhi	r2,32768
 40139cc:	10bfffc4 	addi	r2,r2,-1
 40139d0:	18800226 	beq	r3,r2,40139dc <altera_avalon_jtag_uart_ioctl+0x7c>
 40139d4:	e0bffc17 	ldw	r2,-16(fp)
 40139d8:	00000206 	br	40139e4 <altera_avalon_jtag_uart_ioctl+0x84>
 40139dc:	00a00034 	movhi	r2,32768
 40139e0:	10bfff84 	addi	r2,r2,-2
 40139e4:	e0fffd17 	ldw	r3,-12(fp)
 40139e8:	18800115 	stw	r2,4(r3)
      rc = 0;
 40139ec:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 40139f0:	00000f06 	br	4013a30 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 40139f4:	e0bffd17 	ldw	r2,-12(fp)
 40139f8:	10c00117 	ldw	r3,4(r2)
 40139fc:	00a00034 	movhi	r2,32768
 4013a00:	10bfffc4 	addi	r2,r2,-1
 4013a04:	18800c26 	beq	r3,r2,4013a38 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 4013a08:	e0bffd17 	ldw	r2,-12(fp)
 4013a0c:	10c00917 	ldw	r3,36(r2)
 4013a10:	e0bffd17 	ldw	r2,-12(fp)
 4013a14:	10800117 	ldw	r2,4(r2)
 4013a18:	1885803a 	cmpltu	r2,r3,r2
 4013a1c:	10c03fcc 	andi	r3,r2,255
 4013a20:	e0bfff17 	ldw	r2,-4(fp)
 4013a24:	10c00015 	stw	r3,0(r2)
      rc = 0;
 4013a28:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 4013a2c:	00000206 	br	4013a38 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 4013a30:	0001883a 	nop
 4013a34:	00000106 	br	4013a3c <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 4013a38:	0001883a 	nop

  default:
    break;
  }

  return rc;
 4013a3c:	e0bffb17 	ldw	r2,-20(fp)
}
 4013a40:	e037883a 	mov	sp,fp
 4013a44:	df000017 	ldw	fp,0(sp)
 4013a48:	dec00104 	addi	sp,sp,4
 4013a4c:	f800283a 	ret

04013a50 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 4013a50:	defff304 	addi	sp,sp,-52
 4013a54:	dfc00c15 	stw	ra,48(sp)
 4013a58:	df000b15 	stw	fp,44(sp)
 4013a5c:	df000b04 	addi	fp,sp,44
 4013a60:	e13ffc15 	stw	r4,-16(fp)
 4013a64:	e17ffd15 	stw	r5,-12(fp)
 4013a68:	e1bffe15 	stw	r6,-8(fp)
 4013a6c:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 4013a70:	e0bffd17 	ldw	r2,-12(fp)
 4013a74:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4013a78:	00004706 	br	4013b98 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4013a7c:	e0bffc17 	ldw	r2,-16(fp)
 4013a80:	10800a17 	ldw	r2,40(r2)
 4013a84:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 4013a88:	e0bffc17 	ldw	r2,-16(fp)
 4013a8c:	10800b17 	ldw	r2,44(r2)
 4013a90:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 4013a94:	e0fff717 	ldw	r3,-36(fp)
 4013a98:	e0bff817 	ldw	r2,-32(fp)
 4013a9c:	18800536 	bltu	r3,r2,4013ab4 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4013aa0:	e0fff717 	ldw	r3,-36(fp)
 4013aa4:	e0bff817 	ldw	r2,-32(fp)
 4013aa8:	1885c83a 	sub	r2,r3,r2
 4013aac:	e0bff615 	stw	r2,-40(fp)
 4013ab0:	00000406 	br	4013ac4 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 4013ab4:	00c20004 	movi	r3,2048
 4013ab8:	e0bff817 	ldw	r2,-32(fp)
 4013abc:	1885c83a 	sub	r2,r3,r2
 4013ac0:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4013ac4:	e0bff617 	ldw	r2,-40(fp)
 4013ac8:	10001e26 	beq	r2,zero,4013b44 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4013acc:	e0fffe17 	ldw	r3,-8(fp)
 4013ad0:	e0bff617 	ldw	r2,-40(fp)
 4013ad4:	1880022e 	bgeu	r3,r2,4013ae0 <altera_avalon_jtag_uart_read+0x90>
        n = space;
 4013ad8:	e0bffe17 	ldw	r2,-8(fp)
 4013adc:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 4013ae0:	e0bffc17 	ldw	r2,-16(fp)
 4013ae4:	10c00e04 	addi	r3,r2,56
 4013ae8:	e0bff817 	ldw	r2,-32(fp)
 4013aec:	1885883a 	add	r2,r3,r2
 4013af0:	e1bff617 	ldw	r6,-40(fp)
 4013af4:	100b883a 	mov	r5,r2
 4013af8:	e13ff517 	ldw	r4,-44(fp)
 4013afc:	40099540 	call	4009954 <memcpy>
      ptr   += n;
 4013b00:	e0fff517 	ldw	r3,-44(fp)
 4013b04:	e0bff617 	ldw	r2,-40(fp)
 4013b08:	1885883a 	add	r2,r3,r2
 4013b0c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 4013b10:	e0fffe17 	ldw	r3,-8(fp)
 4013b14:	e0bff617 	ldw	r2,-40(fp)
 4013b18:	1885c83a 	sub	r2,r3,r2
 4013b1c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4013b20:	e0fff817 	ldw	r3,-32(fp)
 4013b24:	e0bff617 	ldw	r2,-40(fp)
 4013b28:	1885883a 	add	r2,r3,r2
 4013b2c:	10c1ffcc 	andi	r3,r2,2047
 4013b30:	e0bffc17 	ldw	r2,-16(fp)
 4013b34:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4013b38:	e0bffe17 	ldw	r2,-8(fp)
 4013b3c:	00bfcf16 	blt	zero,r2,4013a7c <__alt_data_end+0xfc013a7c>
 4013b40:	00000106 	br	4013b48 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 4013b44:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 4013b48:	e0fff517 	ldw	r3,-44(fp)
 4013b4c:	e0bffd17 	ldw	r2,-12(fp)
 4013b50:	1880141e 	bne	r3,r2,4013ba4 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 4013b54:	e0bfff17 	ldw	r2,-4(fp)
 4013b58:	1090000c 	andi	r2,r2,16384
 4013b5c:	1000131e 	bne	r2,zero,4013bac <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 4013b60:	0001883a 	nop
 4013b64:	e0bffc17 	ldw	r2,-16(fp)
 4013b68:	10c00a17 	ldw	r3,40(r2)
 4013b6c:	e0bff717 	ldw	r2,-36(fp)
 4013b70:	1880051e 	bne	r3,r2,4013b88 <altera_avalon_jtag_uart_read+0x138>
 4013b74:	e0bffc17 	ldw	r2,-16(fp)
 4013b78:	10c00917 	ldw	r3,36(r2)
 4013b7c:	e0bffc17 	ldw	r2,-16(fp)
 4013b80:	10800117 	ldw	r2,4(r2)
 4013b84:	18bff736 	bltu	r3,r2,4013b64 <__alt_data_end+0xfc013b64>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 4013b88:	e0bffc17 	ldw	r2,-16(fp)
 4013b8c:	10c00a17 	ldw	r3,40(r2)
 4013b90:	e0bff717 	ldw	r2,-36(fp)
 4013b94:	18800726 	beq	r3,r2,4013bb4 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4013b98:	e0bffe17 	ldw	r2,-8(fp)
 4013b9c:	00bfb716 	blt	zero,r2,4013a7c <__alt_data_end+0xfc013a7c>
 4013ba0:	00000506 	br	4013bb8 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 4013ba4:	0001883a 	nop
 4013ba8:	00000306 	br	4013bb8 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 4013bac:	0001883a 	nop
 4013bb0:	00000106 	br	4013bb8 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 4013bb4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 4013bb8:	e0fff517 	ldw	r3,-44(fp)
 4013bbc:	e0bffd17 	ldw	r2,-12(fp)
 4013bc0:	18801826 	beq	r3,r2,4013c24 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4013bc4:	0005303a 	rdctl	r2,status
 4013bc8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4013bcc:	e0fffb17 	ldw	r3,-20(fp)
 4013bd0:	00bfff84 	movi	r2,-2
 4013bd4:	1884703a 	and	r2,r3,r2
 4013bd8:	1001703a 	wrctl	status,r2
  
  return context;
 4013bdc:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 4013be0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4013be4:	e0bffc17 	ldw	r2,-16(fp)
 4013be8:	10800817 	ldw	r2,32(r2)
 4013bec:	10c00054 	ori	r3,r2,1
 4013bf0:	e0bffc17 	ldw	r2,-16(fp)
 4013bf4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4013bf8:	e0bffc17 	ldw	r2,-16(fp)
 4013bfc:	10800017 	ldw	r2,0(r2)
 4013c00:	10800104 	addi	r2,r2,4
 4013c04:	1007883a 	mov	r3,r2
 4013c08:	e0bffc17 	ldw	r2,-16(fp)
 4013c0c:	10800817 	ldw	r2,32(r2)
 4013c10:	18800035 	stwio	r2,0(r3)
 4013c14:	e0bffa17 	ldw	r2,-24(fp)
 4013c18:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4013c1c:	e0bff917 	ldw	r2,-28(fp)
 4013c20:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 4013c24:	e0fff517 	ldw	r3,-44(fp)
 4013c28:	e0bffd17 	ldw	r2,-12(fp)
 4013c2c:	18800426 	beq	r3,r2,4013c40 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 4013c30:	e0fff517 	ldw	r3,-44(fp)
 4013c34:	e0bffd17 	ldw	r2,-12(fp)
 4013c38:	1885c83a 	sub	r2,r3,r2
 4013c3c:	00000606 	br	4013c58 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 4013c40:	e0bfff17 	ldw	r2,-4(fp)
 4013c44:	1090000c 	andi	r2,r2,16384
 4013c48:	10000226 	beq	r2,zero,4013c54 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 4013c4c:	00bffd44 	movi	r2,-11
 4013c50:	00000106 	br	4013c58 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 4013c54:	00bffec4 	movi	r2,-5
}
 4013c58:	e037883a 	mov	sp,fp
 4013c5c:	dfc00117 	ldw	ra,4(sp)
 4013c60:	df000017 	ldw	fp,0(sp)
 4013c64:	dec00204 	addi	sp,sp,8
 4013c68:	f800283a 	ret

04013c6c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4013c6c:	defff304 	addi	sp,sp,-52
 4013c70:	dfc00c15 	stw	ra,48(sp)
 4013c74:	df000b15 	stw	fp,44(sp)
 4013c78:	df000b04 	addi	fp,sp,44
 4013c7c:	e13ffc15 	stw	r4,-16(fp)
 4013c80:	e17ffd15 	stw	r5,-12(fp)
 4013c84:	e1bffe15 	stw	r6,-8(fp)
 4013c88:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4013c8c:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 4013c90:	e0bffd17 	ldw	r2,-12(fp)
 4013c94:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4013c98:	00003706 	br	4013d78 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4013c9c:	e0bffc17 	ldw	r2,-16(fp)
 4013ca0:	10800c17 	ldw	r2,48(r2)
 4013ca4:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 4013ca8:	e0bffc17 	ldw	r2,-16(fp)
 4013cac:	10800d17 	ldw	r2,52(r2)
 4013cb0:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 4013cb4:	e0fff917 	ldw	r3,-28(fp)
 4013cb8:	e0bff517 	ldw	r2,-44(fp)
 4013cbc:	1880062e 	bgeu	r3,r2,4013cd8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 4013cc0:	e0fff517 	ldw	r3,-44(fp)
 4013cc4:	e0bff917 	ldw	r2,-28(fp)
 4013cc8:	1885c83a 	sub	r2,r3,r2
 4013ccc:	10bfffc4 	addi	r2,r2,-1
 4013cd0:	e0bff615 	stw	r2,-40(fp)
 4013cd4:	00000b06 	br	4013d04 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 4013cd8:	e0bff517 	ldw	r2,-44(fp)
 4013cdc:	10000526 	beq	r2,zero,4013cf4 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 4013ce0:	00c20004 	movi	r3,2048
 4013ce4:	e0bff917 	ldw	r2,-28(fp)
 4013ce8:	1885c83a 	sub	r2,r3,r2
 4013cec:	e0bff615 	stw	r2,-40(fp)
 4013cf0:	00000406 	br	4013d04 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 4013cf4:	00c1ffc4 	movi	r3,2047
 4013cf8:	e0bff917 	ldw	r2,-28(fp)
 4013cfc:	1885c83a 	sub	r2,r3,r2
 4013d00:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4013d04:	e0bff617 	ldw	r2,-40(fp)
 4013d08:	10001e26 	beq	r2,zero,4013d84 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 4013d0c:	e0fffe17 	ldw	r3,-8(fp)
 4013d10:	e0bff617 	ldw	r2,-40(fp)
 4013d14:	1880022e 	bgeu	r3,r2,4013d20 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 4013d18:	e0bffe17 	ldw	r2,-8(fp)
 4013d1c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 4013d20:	e0bffc17 	ldw	r2,-16(fp)
 4013d24:	10c20e04 	addi	r3,r2,2104
 4013d28:	e0bff917 	ldw	r2,-28(fp)
 4013d2c:	1885883a 	add	r2,r3,r2
 4013d30:	e1bff617 	ldw	r6,-40(fp)
 4013d34:	e17ffd17 	ldw	r5,-12(fp)
 4013d38:	1009883a 	mov	r4,r2
 4013d3c:	40099540 	call	4009954 <memcpy>
      ptr   += n;
 4013d40:	e0fffd17 	ldw	r3,-12(fp)
 4013d44:	e0bff617 	ldw	r2,-40(fp)
 4013d48:	1885883a 	add	r2,r3,r2
 4013d4c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 4013d50:	e0fffe17 	ldw	r3,-8(fp)
 4013d54:	e0bff617 	ldw	r2,-40(fp)
 4013d58:	1885c83a 	sub	r2,r3,r2
 4013d5c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4013d60:	e0fff917 	ldw	r3,-28(fp)
 4013d64:	e0bff617 	ldw	r2,-40(fp)
 4013d68:	1885883a 	add	r2,r3,r2
 4013d6c:	10c1ffcc 	andi	r3,r2,2047
 4013d70:	e0bffc17 	ldw	r2,-16(fp)
 4013d74:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4013d78:	e0bffe17 	ldw	r2,-8(fp)
 4013d7c:	00bfc716 	blt	zero,r2,4013c9c <__alt_data_end+0xfc013c9c>
 4013d80:	00000106 	br	4013d88 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 4013d84:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4013d88:	0005303a 	rdctl	r2,status
 4013d8c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4013d90:	e0fffb17 	ldw	r3,-20(fp)
 4013d94:	00bfff84 	movi	r2,-2
 4013d98:	1884703a 	and	r2,r3,r2
 4013d9c:	1001703a 	wrctl	status,r2
  
  return context;
 4013da0:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 4013da4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4013da8:	e0bffc17 	ldw	r2,-16(fp)
 4013dac:	10800817 	ldw	r2,32(r2)
 4013db0:	10c00094 	ori	r3,r2,2
 4013db4:	e0bffc17 	ldw	r2,-16(fp)
 4013db8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4013dbc:	e0bffc17 	ldw	r2,-16(fp)
 4013dc0:	10800017 	ldw	r2,0(r2)
 4013dc4:	10800104 	addi	r2,r2,4
 4013dc8:	1007883a 	mov	r3,r2
 4013dcc:	e0bffc17 	ldw	r2,-16(fp)
 4013dd0:	10800817 	ldw	r2,32(r2)
 4013dd4:	18800035 	stwio	r2,0(r3)
 4013dd8:	e0bffa17 	ldw	r2,-24(fp)
 4013ddc:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4013de0:	e0bff817 	ldw	r2,-32(fp)
 4013de4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 4013de8:	e0bffe17 	ldw	r2,-8(fp)
 4013dec:	0080100e 	bge	zero,r2,4013e30 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 4013df0:	e0bfff17 	ldw	r2,-4(fp)
 4013df4:	1090000c 	andi	r2,r2,16384
 4013df8:	1000101e 	bne	r2,zero,4013e3c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 4013dfc:	0001883a 	nop
 4013e00:	e0bffc17 	ldw	r2,-16(fp)
 4013e04:	10c00d17 	ldw	r3,52(r2)
 4013e08:	e0bff517 	ldw	r2,-44(fp)
 4013e0c:	1880051e 	bne	r3,r2,4013e24 <altera_avalon_jtag_uart_write+0x1b8>
 4013e10:	e0bffc17 	ldw	r2,-16(fp)
 4013e14:	10c00917 	ldw	r3,36(r2)
 4013e18:	e0bffc17 	ldw	r2,-16(fp)
 4013e1c:	10800117 	ldw	r2,4(r2)
 4013e20:	18bff736 	bltu	r3,r2,4013e00 <__alt_data_end+0xfc013e00>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 4013e24:	e0bffc17 	ldw	r2,-16(fp)
 4013e28:	10800917 	ldw	r2,36(r2)
 4013e2c:	1000051e 	bne	r2,zero,4013e44 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 4013e30:	e0bffe17 	ldw	r2,-8(fp)
 4013e34:	00bfd016 	blt	zero,r2,4013d78 <__alt_data_end+0xfc013d78>
 4013e38:	00000306 	br	4013e48 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 4013e3c:	0001883a 	nop
 4013e40:	00000106 	br	4013e48 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 4013e44:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 4013e48:	e0fffd17 	ldw	r3,-12(fp)
 4013e4c:	e0bff717 	ldw	r2,-36(fp)
 4013e50:	18800426 	beq	r3,r2,4013e64 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 4013e54:	e0fffd17 	ldw	r3,-12(fp)
 4013e58:	e0bff717 	ldw	r2,-36(fp)
 4013e5c:	1885c83a 	sub	r2,r3,r2
 4013e60:	00000606 	br	4013e7c <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 4013e64:	e0bfff17 	ldw	r2,-4(fp)
 4013e68:	1090000c 	andi	r2,r2,16384
 4013e6c:	10000226 	beq	r2,zero,4013e78 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 4013e70:	00bffd44 	movi	r2,-11
 4013e74:	00000106 	br	4013e7c <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 4013e78:	00bffec4 	movi	r2,-5
}
 4013e7c:	e037883a 	mov	sp,fp
 4013e80:	dfc00117 	ldw	ra,4(sp)
 4013e84:	df000017 	ldw	fp,0(sp)
 4013e88:	dec00204 	addi	sp,sp,8
 4013e8c:	f800283a 	ret

04013e90 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
 4013e90:	defff404 	addi	sp,sp,-48
 4013e94:	df000b15 	stw	fp,44(sp)
 4013e98:	df000b04 	addi	fp,sp,44
 4013e9c:	e13ffc15 	stw	r4,-16(fp)
 4013ea0:	e17ffd15 	stw	r5,-12(fp)
 4013ea4:	e1bffe15 	stw	r6,-8(fp)
 4013ea8:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
 4013eac:	e0ffff17 	ldw	r3,-4(fp)
 4013eb0:	e0bffe17 	ldw	r2,-8(fp)
 4013eb4:	1885883a 	add	r2,r3,r2
 4013eb8:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
 4013ebc:	e0c00217 	ldw	r3,8(fp)
 4013ec0:	e0800117 	ldw	r2,4(fp)
 4013ec4:	1885883a 	add	r2,r3,r2
 4013ec8:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
 4013ecc:	e0800117 	ldw	r2,4(fp)
 4013ed0:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
 4013ed4:	e0bffe17 	ldw	r2,-8(fp)
 4013ed8:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
 4013edc:	00800044 	movi	r2,1
 4013ee0:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
 4013ee4:	e0bffc17 	ldw	r2,-16(fp)
 4013ee8:	10800504 	addi	r2,r2,20
 4013eec:	1009883a 	mov	r4,r2
 4013ef0:	00c00044 	movi	r3,1
 4013ef4:	e0bffd17 	ldw	r2,-12(fp)
 4013ef8:	1884983a 	sll	r2,r3,r2
 4013efc:	20800035 	stwio	r2,0(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
 4013f00:	e0800317 	ldw	r2,12(fp)
 4013f04:	1080008c 	andi	r2,r2,2
 4013f08:	1000051e 	bne	r2,zero,4013f20 <alt_avalon_spi_command+0x90>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
 4013f0c:	e0bffc17 	ldw	r2,-16(fp)
 4013f10:	10800304 	addi	r2,r2,12
 4013f14:	1007883a 	mov	r3,r2
 4013f18:	00810004 	movi	r2,1024
 4013f1c:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
 4013f20:	e0bffc17 	ldw	r2,-16(fp)
 4013f24:	10800037 	ldwio	r2,0(r2)
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 4013f28:	e0bffc17 	ldw	r2,-16(fp)
 4013f2c:	10800204 	addi	r2,r2,8
 4013f30:	10800037 	ldwio	r2,0(r2)
 4013f34:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 4013f38:	e0bffa17 	ldw	r2,-24(fp)
 4013f3c:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 4013f40:	10000226 	beq	r2,zero,4013f4c <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 4013f44:	e0bff717 	ldw	r2,-36(fp)
 4013f48:	1000031e 	bne	r2,zero,4013f58 <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
 4013f4c:	e0bffa17 	ldw	r2,-24(fp)
 4013f50:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
 4013f54:	103ff426 	beq	r2,zero,4013f28 <__alt_data_end+0xfc013f28>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
 4013f58:	e0bffa17 	ldw	r2,-24(fp)
 4013f5c:	1080100c 	andi	r2,r2,64
 4013f60:	10001e26 	beq	r2,zero,4013fdc <alt_avalon_spi_command+0x14c>
 4013f64:	e0bff717 	ldw	r2,-36(fp)
 4013f68:	00801c0e 	bge	zero,r2,4013fdc <alt_avalon_spi_command+0x14c>
    {
      credits--;
 4013f6c:	e0bff717 	ldw	r2,-36(fp)
 4013f70:	10bfffc4 	addi	r2,r2,-1
 4013f74:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
 4013f78:	e0ffff17 	ldw	r3,-4(fp)
 4013f7c:	e0bff817 	ldw	r2,-32(fp)
 4013f80:	18800a2e 	bgeu	r3,r2,4013fac <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
 4013f84:	e0bffc17 	ldw	r2,-16(fp)
 4013f88:	10800104 	addi	r2,r2,4
 4013f8c:	1009883a 	mov	r4,r2
 4013f90:	e0bfff17 	ldw	r2,-4(fp)
 4013f94:	10c00044 	addi	r3,r2,1
 4013f98:	e0ffff15 	stw	r3,-4(fp)
 4013f9c:	10800003 	ldbu	r2,0(r2)
 4013fa0:	10803fcc 	andi	r2,r2,255
 4013fa4:	20800035 	stwio	r2,0(r4)
 4013fa8:	00000c06 	br	4013fdc <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
 4013fac:	e0bff517 	ldw	r2,-44(fp)
 4013fb0:	10000826 	beq	r2,zero,4013fd4 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
 4013fb4:	e0bff517 	ldw	r2,-44(fp)
 4013fb8:	10bfffc4 	addi	r2,r2,-1
 4013fbc:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
 4013fc0:	e0bffc17 	ldw	r2,-16(fp)
 4013fc4:	10800104 	addi	r2,r2,4
 4013fc8:	0007883a 	mov	r3,zero
 4013fcc:	10c00035 	stwio	r3,0(r2)
 4013fd0:	00000206 	br	4013fdc <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
 4013fd4:	00bf0004 	movi	r2,-1024
 4013fd8:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
 4013fdc:	e0bffa17 	ldw	r2,-24(fp)
 4013fe0:	1080200c 	andi	r2,r2,128
 4013fe4:	103fd026 	beq	r2,zero,4013f28 <__alt_data_end+0xfc013f28>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
 4013fe8:	e0bffc17 	ldw	r2,-16(fp)
 4013fec:	10800037 	ldwio	r2,0(r2)
 4013ff0:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
 4013ff4:	e0bff617 	ldw	r2,-40(fp)
 4013ff8:	10000426 	beq	r2,zero,401400c <alt_avalon_spi_command+0x17c>
        read_ignore--;
 4013ffc:	e0bff617 	ldw	r2,-40(fp)
 4014000:	10bfffc4 	addi	r2,r2,-1
 4014004:	e0bff615 	stw	r2,-40(fp)
 4014008:	00000506 	br	4014020 <alt_avalon_spi_command+0x190>
      else
        *read_data++ = (alt_u8)rxdata;
 401400c:	e0800217 	ldw	r2,8(fp)
 4014010:	10c00044 	addi	r3,r2,1
 4014014:	e0c00215 	stw	r3,8(fp)
 4014018:	e0fffb17 	ldw	r3,-20(fp)
 401401c:	10c00005 	stb	r3,0(r2)
      credits++;
 4014020:	e0bff717 	ldw	r2,-36(fp)
 4014024:	10800044 	addi	r2,r2,1
 4014028:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
 401402c:	e0bff617 	ldw	r2,-40(fp)
 4014030:	103fbd1e 	bne	r2,zero,4013f28 <__alt_data_end+0xfc013f28>
 4014034:	e0c00217 	ldw	r3,8(fp)
 4014038:	e0bff917 	ldw	r2,-28(fp)
 401403c:	18bfba1e 	bne	r3,r2,4013f28 <__alt_data_end+0xfc013f28>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
 4014040:	e0bffc17 	ldw	r2,-16(fp)
 4014044:	10800204 	addi	r2,r2,8
 4014048:	10800037 	ldwio	r2,0(r2)
 401404c:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
 4014050:	e0bffa17 	ldw	r2,-24(fp)
 4014054:	1080080c 	andi	r2,r2,32
 4014058:	103ff926 	beq	r2,zero,4014040 <__alt_data_end+0xfc014040>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
 401405c:	e0800317 	ldw	r2,12(fp)
 4014060:	1080004c 	andi	r2,r2,1
 4014064:	1000041e 	bne	r2,zero,4014078 <alt_avalon_spi_command+0x1e8>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
 4014068:	e0bffc17 	ldw	r2,-16(fp)
 401406c:	10800304 	addi	r2,r2,12
 4014070:	0007883a 	mov	r3,zero
 4014074:	10c00035 	stwio	r3,0(r2)

  return read_length;
 4014078:	e0800117 	ldw	r2,4(fp)
}
 401407c:	e037883a 	mov	sp,fp
 4014080:	df000017 	ldw	fp,0(sp)
 4014084:	dec00104 	addi	sp,sp,4
 4014088:	f800283a 	ret

0401408c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 401408c:	defffa04 	addi	sp,sp,-24
 4014090:	dfc00515 	stw	ra,20(sp)
 4014094:	df000415 	stw	fp,16(sp)
 4014098:	df000404 	addi	fp,sp,16
 401409c:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 40140a0:	0007883a 	mov	r3,zero
 40140a4:	e0bfff17 	ldw	r2,-4(fp)
 40140a8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 40140ac:	e0bfff17 	ldw	r2,-4(fp)
 40140b0:	10800104 	addi	r2,r2,4
 40140b4:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40140b8:	0005303a 	rdctl	r2,status
 40140bc:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40140c0:	e0fffd17 	ldw	r3,-12(fp)
 40140c4:	00bfff84 	movi	r2,-2
 40140c8:	1884703a 	and	r2,r3,r2
 40140cc:	1001703a 	wrctl	status,r2
  
  return context;
 40140d0:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 40140d4:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
 40140d8:	40114bc0 	call	40114bc <alt_tick>
 40140dc:	e0bffc17 	ldw	r2,-16(fp)
 40140e0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40140e4:	e0bffe17 	ldw	r2,-8(fp)
 40140e8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 40140ec:	0001883a 	nop
 40140f0:	e037883a 	mov	sp,fp
 40140f4:	dfc00117 	ldw	ra,4(sp)
 40140f8:	df000017 	ldw	fp,0(sp)
 40140fc:	dec00204 	addi	sp,sp,8
 4014100:	f800283a 	ret

04014104 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4014104:	defff804 	addi	sp,sp,-32
 4014108:	dfc00715 	stw	ra,28(sp)
 401410c:	df000615 	stw	fp,24(sp)
 4014110:	df000604 	addi	fp,sp,24
 4014114:	e13ffc15 	stw	r4,-16(fp)
 4014118:	e17ffd15 	stw	r5,-12(fp)
 401411c:	e1bffe15 	stw	r6,-8(fp)
 4014120:	e1ffff15 	stw	r7,-4(fp)
 4014124:	e0bfff17 	ldw	r2,-4(fp)
 4014128:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 401412c:	d0a70117 	ldw	r2,-25596(gp)
 4014130:	1000021e 	bne	r2,zero,401413c <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
 4014134:	e0bffb17 	ldw	r2,-20(fp)
 4014138:	d0a70115 	stw	r2,-25596(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 401413c:	e0bffc17 	ldw	r2,-16(fp)
 4014140:	10800104 	addi	r2,r2,4
 4014144:	00c001c4 	movi	r3,7
 4014148:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 401414c:	d8000015 	stw	zero,0(sp)
 4014150:	e1fffc17 	ldw	r7,-16(fp)
 4014154:	01810074 	movhi	r6,1025
 4014158:	31902304 	addi	r6,r6,16524
 401415c:	e17ffe17 	ldw	r5,-8(fp)
 4014160:	e13ffd17 	ldw	r4,-12(fp)
 4014164:	40146740 	call	4014674 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 4014168:	0001883a 	nop
 401416c:	e037883a 	mov	sp,fp
 4014170:	dfc00117 	ldw	ra,4(sp)
 4014174:	df000017 	ldw	fp,0(sp)
 4014178:	dec00204 	addi	sp,sp,8
 401417c:	f800283a 	ret

04014180 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4014180:	defff504 	addi	sp,sp,-44
 4014184:	df000a15 	stw	fp,40(sp)
 4014188:	df000a04 	addi	fp,sp,40
 401418c:	e13ffc15 	stw	r4,-16(fp)
 4014190:	e17ffd15 	stw	r5,-12(fp)
 4014194:	e1bffe15 	stw	r6,-8(fp)
 4014198:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 401419c:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40141a0:	d0a70117 	ldw	r2,-25596(gp)
  
  if (alt_ticks_per_second ())
 40141a4:	10003c26 	beq	r2,zero,4014298 <alt_alarm_start+0x118>
  {
    if (alarm)
 40141a8:	e0bffc17 	ldw	r2,-16(fp)
 40141ac:	10003826 	beq	r2,zero,4014290 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 40141b0:	e0bffc17 	ldw	r2,-16(fp)
 40141b4:	e0fffe17 	ldw	r3,-8(fp)
 40141b8:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 40141bc:	e0bffc17 	ldw	r2,-16(fp)
 40141c0:	e0ffff17 	ldw	r3,-4(fp)
 40141c4:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40141c8:	0005303a 	rdctl	r2,status
 40141cc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40141d0:	e0fff917 	ldw	r3,-28(fp)
 40141d4:	00bfff84 	movi	r2,-2
 40141d8:	1884703a 	and	r2,r3,r2
 40141dc:	1001703a 	wrctl	status,r2
  
  return context;
 40141e0:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 40141e4:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 40141e8:	d0a70217 	ldw	r2,-25592(gp)
      
      current_nticks = alt_nticks();
 40141ec:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 40141f0:	e0fffd17 	ldw	r3,-12(fp)
 40141f4:	e0bff617 	ldw	r2,-40(fp)
 40141f8:	1885883a 	add	r2,r3,r2
 40141fc:	10c00044 	addi	r3,r2,1
 4014200:	e0bffc17 	ldw	r2,-16(fp)
 4014204:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4014208:	e0bffc17 	ldw	r2,-16(fp)
 401420c:	10c00217 	ldw	r3,8(r2)
 4014210:	e0bff617 	ldw	r2,-40(fp)
 4014214:	1880042e 	bgeu	r3,r2,4014228 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4014218:	e0bffc17 	ldw	r2,-16(fp)
 401421c:	00c00044 	movi	r3,1
 4014220:	10c00405 	stb	r3,16(r2)
 4014224:	00000206 	br	4014230 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4014228:	e0bffc17 	ldw	r2,-16(fp)
 401422c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4014230:	e0bffc17 	ldw	r2,-16(fp)
 4014234:	d0e01104 	addi	r3,gp,-32700
 4014238:	e0fffa15 	stw	r3,-24(fp)
 401423c:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4014240:	e0bffb17 	ldw	r2,-20(fp)
 4014244:	e0fffa17 	ldw	r3,-24(fp)
 4014248:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 401424c:	e0bffa17 	ldw	r2,-24(fp)
 4014250:	10c00017 	ldw	r3,0(r2)
 4014254:	e0bffb17 	ldw	r2,-20(fp)
 4014258:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 401425c:	e0bffa17 	ldw	r2,-24(fp)
 4014260:	10800017 	ldw	r2,0(r2)
 4014264:	e0fffb17 	ldw	r3,-20(fp)
 4014268:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 401426c:	e0bffa17 	ldw	r2,-24(fp)
 4014270:	e0fffb17 	ldw	r3,-20(fp)
 4014274:	10c00015 	stw	r3,0(r2)
 4014278:	e0bff817 	ldw	r2,-32(fp)
 401427c:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4014280:	e0bff717 	ldw	r2,-36(fp)
 4014284:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 4014288:	0005883a 	mov	r2,zero
 401428c:	00000306 	br	401429c <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4014290:	00bffa84 	movi	r2,-22
 4014294:	00000106 	br	401429c <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 4014298:	00bfde84 	movi	r2,-134
  }
}
 401429c:	e037883a 	mov	sp,fp
 40142a0:	df000017 	ldw	fp,0(sp)
 40142a4:	dec00104 	addi	sp,sp,4
 40142a8:	f800283a 	ret

040142ac <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 40142ac:	defffa04 	addi	sp,sp,-24
 40142b0:	dfc00515 	stw	ra,20(sp)
 40142b4:	df000415 	stw	fp,16(sp)
 40142b8:	df000404 	addi	fp,sp,16
 40142bc:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 40142c0:	00800244 	movi	r2,9
 40142c4:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 40142c8:	014003f4 	movhi	r5,15
 40142cc:	29509004 	addi	r5,r5,16960
 40142d0:	e13ffd17 	ldw	r4,-12(fp)
 40142d4:	40031840 	call	4003184 <__mulsi3>
 40142d8:	100b883a 	mov	r5,r2
 40142dc:	0100bef4 	movhi	r4,763
 40142e0:	213c2004 	addi	r4,r4,-3968
 40142e4:	40030c80 	call	40030c8 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 40142e8:	100b883a 	mov	r5,r2
 40142ec:	01200034 	movhi	r4,32768
 40142f0:	213fffc4 	addi	r4,r4,-1
 40142f4:	40030c80 	call	40030c8 <__udivsi3>
 40142f8:	100b883a 	mov	r5,r2
 40142fc:	e13fff17 	ldw	r4,-4(fp)
 4014300:	40030c80 	call	40030c8 <__udivsi3>
 4014304:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 4014308:	e0bffe17 	ldw	r2,-8(fp)
 401430c:	10002a26 	beq	r2,zero,40143b8 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 4014310:	e03ffc15 	stw	zero,-16(fp)
 4014314:	00001706 	br	4014374 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4014318:	00a00034 	movhi	r2,32768
 401431c:	10bfffc4 	addi	r2,r2,-1
 4014320:	10bfffc4 	addi	r2,r2,-1
 4014324:	103ffe1e 	bne	r2,zero,4014320 <__alt_data_end+0xfc014320>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 4014328:	014003f4 	movhi	r5,15
 401432c:	29509004 	addi	r5,r5,16960
 4014330:	e13ffd17 	ldw	r4,-12(fp)
 4014334:	40031840 	call	4003184 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4014338:	100b883a 	mov	r5,r2
 401433c:	0100bef4 	movhi	r4,763
 4014340:	213c2004 	addi	r4,r4,-3968
 4014344:	40030c80 	call	40030c8 <__udivsi3>
 4014348:	100b883a 	mov	r5,r2
 401434c:	01200034 	movhi	r4,32768
 4014350:	213fffc4 	addi	r4,r4,-1
 4014354:	40030c80 	call	40030c8 <__udivsi3>
 4014358:	1007883a 	mov	r3,r2
 401435c:	e0bfff17 	ldw	r2,-4(fp)
 4014360:	10c5c83a 	sub	r2,r2,r3
 4014364:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 4014368:	e0bffc17 	ldw	r2,-16(fp)
 401436c:	10800044 	addi	r2,r2,1
 4014370:	e0bffc15 	stw	r2,-16(fp)
 4014374:	e0fffc17 	ldw	r3,-16(fp)
 4014378:	e0bffe17 	ldw	r2,-8(fp)
 401437c:	18bfe616 	blt	r3,r2,4014318 <__alt_data_end+0xfc014318>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 4014380:	014003f4 	movhi	r5,15
 4014384:	29509004 	addi	r5,r5,16960
 4014388:	e13ffd17 	ldw	r4,-12(fp)
 401438c:	40031840 	call	4003184 <__mulsi3>
 4014390:	100b883a 	mov	r5,r2
 4014394:	0100bef4 	movhi	r4,763
 4014398:	213c2004 	addi	r4,r4,-3968
 401439c:	40030c80 	call	40030c8 <__udivsi3>
 40143a0:	e17fff17 	ldw	r5,-4(fp)
 40143a4:	1009883a 	mov	r4,r2
 40143a8:	40031840 	call	4003184 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 40143ac:	10bfffc4 	addi	r2,r2,-1
 40143b0:	103ffe1e 	bne	r2,zero,40143ac <__alt_data_end+0xfc0143ac>
 40143b4:	00000d06 	br	40143ec <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 40143b8:	014003f4 	movhi	r5,15
 40143bc:	29509004 	addi	r5,r5,16960
 40143c0:	e13ffd17 	ldw	r4,-12(fp)
 40143c4:	40031840 	call	4003184 <__mulsi3>
 40143c8:	100b883a 	mov	r5,r2
 40143cc:	0100bef4 	movhi	r4,763
 40143d0:	213c2004 	addi	r4,r4,-3968
 40143d4:	40030c80 	call	40030c8 <__udivsi3>
 40143d8:	e17fff17 	ldw	r5,-4(fp)
 40143dc:	1009883a 	mov	r4,r2
 40143e0:	40031840 	call	4003184 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 40143e4:	10bfffc4 	addi	r2,r2,-1
 40143e8:	00bffe16 	blt	zero,r2,40143e4 <__alt_data_end+0xfc0143e4>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 40143ec:	0005883a 	mov	r2,zero
}
 40143f0:	e037883a 	mov	sp,fp
 40143f4:	dfc00117 	ldw	ra,4(sp)
 40143f8:	df000017 	ldw	fp,0(sp)
 40143fc:	dec00204 	addi	sp,sp,8
 4014400:	f800283a 	ret

04014404 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 4014404:	deffff04 	addi	sp,sp,-4
 4014408:	df000015 	stw	fp,0(sp)
 401440c:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4014410:	0001883a 	nop
 4014414:	e037883a 	mov	sp,fp
 4014418:	df000017 	ldw	fp,0(sp)
 401441c:	dec00104 	addi	sp,sp,4
 4014420:	f800283a 	ret

04014424 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4014424:	defffe04 	addi	sp,sp,-8
 4014428:	dfc00115 	stw	ra,4(sp)
 401442c:	df000015 	stw	fp,0(sp)
 4014430:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4014434:	d0a00f17 	ldw	r2,-32708(gp)
 4014438:	10000326 	beq	r2,zero,4014448 <alt_get_errno+0x24>
 401443c:	d0a00f17 	ldw	r2,-32708(gp)
 4014440:	103ee83a 	callr	r2
 4014444:	00000106 	br	401444c <alt_get_errno+0x28>
 4014448:	d0a6fd04 	addi	r2,gp,-25612
}
 401444c:	e037883a 	mov	sp,fp
 4014450:	dfc00117 	ldw	ra,4(sp)
 4014454:	df000017 	ldw	fp,0(sp)
 4014458:	dec00204 	addi	sp,sp,8
 401445c:	f800283a 	ret

04014460 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 4014460:	defffa04 	addi	sp,sp,-24
 4014464:	dfc00515 	stw	ra,20(sp)
 4014468:	df000415 	stw	fp,16(sp)
 401446c:	df000404 	addi	fp,sp,16
 4014470:	e13ffe15 	stw	r4,-8(fp)
 4014474:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4014478:	e0bffe17 	ldw	r2,-8(fp)
 401447c:	10000326 	beq	r2,zero,401448c <alt_dev_llist_insert+0x2c>
 4014480:	e0bffe17 	ldw	r2,-8(fp)
 4014484:	10800217 	ldw	r2,8(r2)
 4014488:	1000061e 	bne	r2,zero,40144a4 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 401448c:	40144240 	call	4014424 <alt_get_errno>
 4014490:	1007883a 	mov	r3,r2
 4014494:	00800584 	movi	r2,22
 4014498:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 401449c:	00bffa84 	movi	r2,-22
 40144a0:	00001306 	br	40144f0 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 40144a4:	e0bffe17 	ldw	r2,-8(fp)
 40144a8:	e0ffff17 	ldw	r3,-4(fp)
 40144ac:	e0fffc15 	stw	r3,-16(fp)
 40144b0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 40144b4:	e0bffd17 	ldw	r2,-12(fp)
 40144b8:	e0fffc17 	ldw	r3,-16(fp)
 40144bc:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 40144c0:	e0bffc17 	ldw	r2,-16(fp)
 40144c4:	10c00017 	ldw	r3,0(r2)
 40144c8:	e0bffd17 	ldw	r2,-12(fp)
 40144cc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 40144d0:	e0bffc17 	ldw	r2,-16(fp)
 40144d4:	10800017 	ldw	r2,0(r2)
 40144d8:	e0fffd17 	ldw	r3,-12(fp)
 40144dc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 40144e0:	e0bffc17 	ldw	r2,-16(fp)
 40144e4:	e0fffd17 	ldw	r3,-12(fp)
 40144e8:	10c00015 	stw	r3,0(r2)

  return 0;  
 40144ec:	0005883a 	mov	r2,zero
}
 40144f0:	e037883a 	mov	sp,fp
 40144f4:	dfc00117 	ldw	ra,4(sp)
 40144f8:	df000017 	ldw	fp,0(sp)
 40144fc:	dec00204 	addi	sp,sp,8
 4014500:	f800283a 	ret

04014504 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 4014504:	defffd04 	addi	sp,sp,-12
 4014508:	dfc00215 	stw	ra,8(sp)
 401450c:	df000115 	stw	fp,4(sp)
 4014510:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4014514:	00810074 	movhi	r2,1025
 4014518:	10955f04 	addi	r2,r2,21884
 401451c:	e0bfff15 	stw	r2,-4(fp)
 4014520:	00000606 	br	401453c <_do_ctors+0x38>
        (*ctor) (); 
 4014524:	e0bfff17 	ldw	r2,-4(fp)
 4014528:	10800017 	ldw	r2,0(r2)
 401452c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4014530:	e0bfff17 	ldw	r2,-4(fp)
 4014534:	10bfff04 	addi	r2,r2,-4
 4014538:	e0bfff15 	stw	r2,-4(fp)
 401453c:	e0ffff17 	ldw	r3,-4(fp)
 4014540:	00810074 	movhi	r2,1025
 4014544:	10956004 	addi	r2,r2,21888
 4014548:	18bff62e 	bgeu	r3,r2,4014524 <__alt_data_end+0xfc014524>
        (*ctor) (); 
}
 401454c:	0001883a 	nop
 4014550:	e037883a 	mov	sp,fp
 4014554:	dfc00117 	ldw	ra,4(sp)
 4014558:	df000017 	ldw	fp,0(sp)
 401455c:	dec00204 	addi	sp,sp,8
 4014560:	f800283a 	ret

04014564 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4014564:	defffd04 	addi	sp,sp,-12
 4014568:	dfc00215 	stw	ra,8(sp)
 401456c:	df000115 	stw	fp,4(sp)
 4014570:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4014574:	00810074 	movhi	r2,1025
 4014578:	10955f04 	addi	r2,r2,21884
 401457c:	e0bfff15 	stw	r2,-4(fp)
 4014580:	00000606 	br	401459c <_do_dtors+0x38>
        (*dtor) (); 
 4014584:	e0bfff17 	ldw	r2,-4(fp)
 4014588:	10800017 	ldw	r2,0(r2)
 401458c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4014590:	e0bfff17 	ldw	r2,-4(fp)
 4014594:	10bfff04 	addi	r2,r2,-4
 4014598:	e0bfff15 	stw	r2,-4(fp)
 401459c:	e0ffff17 	ldw	r3,-4(fp)
 40145a0:	00810074 	movhi	r2,1025
 40145a4:	10956004 	addi	r2,r2,21888
 40145a8:	18bff62e 	bgeu	r3,r2,4014584 <__alt_data_end+0xfc014584>
        (*dtor) (); 
}
 40145ac:	0001883a 	nop
 40145b0:	e037883a 	mov	sp,fp
 40145b4:	dfc00117 	ldw	ra,4(sp)
 40145b8:	df000017 	ldw	fp,0(sp)
 40145bc:	dec00204 	addi	sp,sp,8
 40145c0:	f800283a 	ret

040145c4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 40145c4:	defffa04 	addi	sp,sp,-24
 40145c8:	dfc00515 	stw	ra,20(sp)
 40145cc:	df000415 	stw	fp,16(sp)
 40145d0:	df000404 	addi	fp,sp,16
 40145d4:	e13ffe15 	stw	r4,-8(fp)
 40145d8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 40145dc:	e0bfff17 	ldw	r2,-4(fp)
 40145e0:	10800017 	ldw	r2,0(r2)
 40145e4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 40145e8:	e13ffe17 	ldw	r4,-8(fp)
 40145ec:	4003ea00 	call	4003ea0 <strlen>
 40145f0:	10800044 	addi	r2,r2,1
 40145f4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40145f8:	00000d06 	br	4014630 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 40145fc:	e0bffc17 	ldw	r2,-16(fp)
 4014600:	10800217 	ldw	r2,8(r2)
 4014604:	e0fffd17 	ldw	r3,-12(fp)
 4014608:	180d883a 	mov	r6,r3
 401460c:	e17ffe17 	ldw	r5,-8(fp)
 4014610:	1009883a 	mov	r4,r2
 4014614:	40152380 	call	4015238 <memcmp>
 4014618:	1000021e 	bne	r2,zero,4014624 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 401461c:	e0bffc17 	ldw	r2,-16(fp)
 4014620:	00000706 	br	4014640 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 4014624:	e0bffc17 	ldw	r2,-16(fp)
 4014628:	10800017 	ldw	r2,0(r2)
 401462c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4014630:	e0fffc17 	ldw	r3,-16(fp)
 4014634:	e0bfff17 	ldw	r2,-4(fp)
 4014638:	18bff01e 	bne	r3,r2,40145fc <__alt_data_end+0xfc0145fc>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 401463c:	0005883a 	mov	r2,zero
}
 4014640:	e037883a 	mov	sp,fp
 4014644:	dfc00117 	ldw	ra,4(sp)
 4014648:	df000017 	ldw	fp,0(sp)
 401464c:	dec00204 	addi	sp,sp,8
 4014650:	f800283a 	ret

04014654 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4014654:	deffff04 	addi	sp,sp,-4
 4014658:	df000015 	stw	fp,0(sp)
 401465c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 4014660:	0001883a 	nop
 4014664:	e037883a 	mov	sp,fp
 4014668:	df000017 	ldw	fp,0(sp)
 401466c:	dec00104 	addi	sp,sp,4
 4014670:	f800283a 	ret

04014674 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4014674:	defff904 	addi	sp,sp,-28
 4014678:	dfc00615 	stw	ra,24(sp)
 401467c:	df000515 	stw	fp,20(sp)
 4014680:	df000504 	addi	fp,sp,20
 4014684:	e13ffc15 	stw	r4,-16(fp)
 4014688:	e17ffd15 	stw	r5,-12(fp)
 401468c:	e1bffe15 	stw	r6,-8(fp)
 4014690:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4014694:	e0800217 	ldw	r2,8(fp)
 4014698:	d8800015 	stw	r2,0(sp)
 401469c:	e1ffff17 	ldw	r7,-4(fp)
 40146a0:	e1bffe17 	ldw	r6,-8(fp)
 40146a4:	e17ffd17 	ldw	r5,-12(fp)
 40146a8:	e13ffc17 	ldw	r4,-16(fp)
 40146ac:	40148240 	call	4014824 <alt_iic_isr_register>
}  
 40146b0:	e037883a 	mov	sp,fp
 40146b4:	dfc00117 	ldw	ra,4(sp)
 40146b8:	df000017 	ldw	fp,0(sp)
 40146bc:	dec00204 	addi	sp,sp,8
 40146c0:	f800283a 	ret

040146c4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 40146c4:	defff904 	addi	sp,sp,-28
 40146c8:	df000615 	stw	fp,24(sp)
 40146cc:	df000604 	addi	fp,sp,24
 40146d0:	e13ffe15 	stw	r4,-8(fp)
 40146d4:	e17fff15 	stw	r5,-4(fp)
 40146d8:	e0bfff17 	ldw	r2,-4(fp)
 40146dc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40146e0:	0005303a 	rdctl	r2,status
 40146e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40146e8:	e0fffb17 	ldw	r3,-20(fp)
 40146ec:	00bfff84 	movi	r2,-2
 40146f0:	1884703a 	and	r2,r3,r2
 40146f4:	1001703a 	wrctl	status,r2
  
  return context;
 40146f8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 40146fc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 4014700:	00c00044 	movi	r3,1
 4014704:	e0bffa17 	ldw	r2,-24(fp)
 4014708:	1884983a 	sll	r2,r3,r2
 401470c:	1007883a 	mov	r3,r2
 4014710:	d0a70317 	ldw	r2,-25588(gp)
 4014714:	1884b03a 	or	r2,r3,r2
 4014718:	d0a70315 	stw	r2,-25588(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 401471c:	d0a70317 	ldw	r2,-25588(gp)
 4014720:	100170fa 	wrctl	ienable,r2
 4014724:	e0bffc17 	ldw	r2,-16(fp)
 4014728:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 401472c:	e0bffd17 	ldw	r2,-12(fp)
 4014730:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4014734:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4014738:	0001883a 	nop
}
 401473c:	e037883a 	mov	sp,fp
 4014740:	df000017 	ldw	fp,0(sp)
 4014744:	dec00104 	addi	sp,sp,4
 4014748:	f800283a 	ret

0401474c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 401474c:	defff904 	addi	sp,sp,-28
 4014750:	df000615 	stw	fp,24(sp)
 4014754:	df000604 	addi	fp,sp,24
 4014758:	e13ffe15 	stw	r4,-8(fp)
 401475c:	e17fff15 	stw	r5,-4(fp)
 4014760:	e0bfff17 	ldw	r2,-4(fp)
 4014764:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4014768:	0005303a 	rdctl	r2,status
 401476c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4014770:	e0fffb17 	ldw	r3,-20(fp)
 4014774:	00bfff84 	movi	r2,-2
 4014778:	1884703a 	and	r2,r3,r2
 401477c:	1001703a 	wrctl	status,r2
  
  return context;
 4014780:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4014784:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4014788:	00c00044 	movi	r3,1
 401478c:	e0bffa17 	ldw	r2,-24(fp)
 4014790:	1884983a 	sll	r2,r3,r2
 4014794:	0084303a 	nor	r2,zero,r2
 4014798:	1007883a 	mov	r3,r2
 401479c:	d0a70317 	ldw	r2,-25588(gp)
 40147a0:	1884703a 	and	r2,r3,r2
 40147a4:	d0a70315 	stw	r2,-25588(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 40147a8:	d0a70317 	ldw	r2,-25588(gp)
 40147ac:	100170fa 	wrctl	ienable,r2
 40147b0:	e0bffc17 	ldw	r2,-16(fp)
 40147b4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40147b8:	e0bffd17 	ldw	r2,-12(fp)
 40147bc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 40147c0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 40147c4:	0001883a 	nop
}
 40147c8:	e037883a 	mov	sp,fp
 40147cc:	df000017 	ldw	fp,0(sp)
 40147d0:	dec00104 	addi	sp,sp,4
 40147d4:	f800283a 	ret

040147d8 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 40147d8:	defffc04 	addi	sp,sp,-16
 40147dc:	df000315 	stw	fp,12(sp)
 40147e0:	df000304 	addi	fp,sp,12
 40147e4:	e13ffe15 	stw	r4,-8(fp)
 40147e8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 40147ec:	000530fa 	rdctl	r2,ienable
 40147f0:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 40147f4:	00c00044 	movi	r3,1
 40147f8:	e0bfff17 	ldw	r2,-4(fp)
 40147fc:	1884983a 	sll	r2,r3,r2
 4014800:	1007883a 	mov	r3,r2
 4014804:	e0bffd17 	ldw	r2,-12(fp)
 4014808:	1884703a 	and	r2,r3,r2
 401480c:	1004c03a 	cmpne	r2,r2,zero
 4014810:	10803fcc 	andi	r2,r2,255
}
 4014814:	e037883a 	mov	sp,fp
 4014818:	df000017 	ldw	fp,0(sp)
 401481c:	dec00104 	addi	sp,sp,4
 4014820:	f800283a 	ret

04014824 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4014824:	defff504 	addi	sp,sp,-44
 4014828:	dfc00a15 	stw	ra,40(sp)
 401482c:	df000915 	stw	fp,36(sp)
 4014830:	df000904 	addi	fp,sp,36
 4014834:	e13ffc15 	stw	r4,-16(fp)
 4014838:	e17ffd15 	stw	r5,-12(fp)
 401483c:	e1bffe15 	stw	r6,-8(fp)
 4014840:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4014844:	00bffa84 	movi	r2,-22
 4014848:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 401484c:	e0bffd17 	ldw	r2,-12(fp)
 4014850:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4014854:	e0bff817 	ldw	r2,-32(fp)
 4014858:	10800808 	cmpgei	r2,r2,32
 401485c:	1000271e 	bne	r2,zero,40148fc <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4014860:	0005303a 	rdctl	r2,status
 4014864:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4014868:	e0fffb17 	ldw	r3,-20(fp)
 401486c:	00bfff84 	movi	r2,-2
 4014870:	1884703a 	and	r2,r3,r2
 4014874:	1001703a 	wrctl	status,r2
  
  return context;
 4014878:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 401487c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 4014880:	008100b4 	movhi	r2,1026
 4014884:	10a59304 	addi	r2,r2,-27060
 4014888:	e0fff817 	ldw	r3,-32(fp)
 401488c:	180690fa 	slli	r3,r3,3
 4014890:	10c5883a 	add	r2,r2,r3
 4014894:	e0fffe17 	ldw	r3,-8(fp)
 4014898:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 401489c:	008100b4 	movhi	r2,1026
 40148a0:	10a59304 	addi	r2,r2,-27060
 40148a4:	e0fff817 	ldw	r3,-32(fp)
 40148a8:	180690fa 	slli	r3,r3,3
 40148ac:	10c5883a 	add	r2,r2,r3
 40148b0:	10800104 	addi	r2,r2,4
 40148b4:	e0ffff17 	ldw	r3,-4(fp)
 40148b8:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 40148bc:	e0bffe17 	ldw	r2,-8(fp)
 40148c0:	10000526 	beq	r2,zero,40148d8 <alt_iic_isr_register+0xb4>
 40148c4:	e0bff817 	ldw	r2,-32(fp)
 40148c8:	100b883a 	mov	r5,r2
 40148cc:	e13ffc17 	ldw	r4,-16(fp)
 40148d0:	40146c40 	call	40146c4 <alt_ic_irq_enable>
 40148d4:	00000406 	br	40148e8 <alt_iic_isr_register+0xc4>
 40148d8:	e0bff817 	ldw	r2,-32(fp)
 40148dc:	100b883a 	mov	r5,r2
 40148e0:	e13ffc17 	ldw	r4,-16(fp)
 40148e4:	401474c0 	call	401474c <alt_ic_irq_disable>
 40148e8:	e0bff715 	stw	r2,-36(fp)
 40148ec:	e0bffa17 	ldw	r2,-24(fp)
 40148f0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40148f4:	e0bff917 	ldw	r2,-28(fp)
 40148f8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 40148fc:	e0bff717 	ldw	r2,-36(fp)
}
 4014900:	e037883a 	mov	sp,fp
 4014904:	dfc00117 	ldw	ra,4(sp)
 4014908:	df000017 	ldw	fp,0(sp)
 401490c:	dec00204 	addi	sp,sp,8
 4014910:	f800283a 	ret

04014914 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4014914:	defff804 	addi	sp,sp,-32
 4014918:	dfc00715 	stw	ra,28(sp)
 401491c:	df000615 	stw	fp,24(sp)
 4014920:	dc000515 	stw	r16,20(sp)
 4014924:	df000604 	addi	fp,sp,24
 4014928:	e13ffb15 	stw	r4,-20(fp)
 401492c:	e17ffc15 	stw	r5,-16(fp)
 4014930:	e1bffd15 	stw	r6,-12(fp)
 4014934:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 4014938:	e1bffe17 	ldw	r6,-8(fp)
 401493c:	e17ffd17 	ldw	r5,-12(fp)
 4014940:	e13ffc17 	ldw	r4,-16(fp)
 4014944:	4014b9c0 	call	4014b9c <open>
 4014948:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 401494c:	e0bffa17 	ldw	r2,-24(fp)
 4014950:	10002216 	blt	r2,zero,40149dc <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 4014954:	04010074 	movhi	r16,1025
 4014958:	8419a204 	addi	r16,r16,26248
 401495c:	e0bffa17 	ldw	r2,-24(fp)
 4014960:	01400304 	movi	r5,12
 4014964:	1009883a 	mov	r4,r2
 4014968:	40031840 	call	4003184 <__mulsi3>
 401496c:	8085883a 	add	r2,r16,r2
 4014970:	10c00017 	ldw	r3,0(r2)
 4014974:	e0bffb17 	ldw	r2,-20(fp)
 4014978:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 401497c:	04010074 	movhi	r16,1025
 4014980:	8419a204 	addi	r16,r16,26248
 4014984:	e0bffa17 	ldw	r2,-24(fp)
 4014988:	01400304 	movi	r5,12
 401498c:	1009883a 	mov	r4,r2
 4014990:	40031840 	call	4003184 <__mulsi3>
 4014994:	8085883a 	add	r2,r16,r2
 4014998:	10800104 	addi	r2,r2,4
 401499c:	10c00017 	ldw	r3,0(r2)
 40149a0:	e0bffb17 	ldw	r2,-20(fp)
 40149a4:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 40149a8:	04010074 	movhi	r16,1025
 40149ac:	8419a204 	addi	r16,r16,26248
 40149b0:	e0bffa17 	ldw	r2,-24(fp)
 40149b4:	01400304 	movi	r5,12
 40149b8:	1009883a 	mov	r4,r2
 40149bc:	40031840 	call	4003184 <__mulsi3>
 40149c0:	8085883a 	add	r2,r16,r2
 40149c4:	10800204 	addi	r2,r2,8
 40149c8:	10c00017 	ldw	r3,0(r2)
 40149cc:	e0bffb17 	ldw	r2,-20(fp)
 40149d0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 40149d4:	e13ffa17 	ldw	r4,-24(fp)
 40149d8:	40112ec0 	call	40112ec <alt_release_fd>
  }
} 
 40149dc:	0001883a 	nop
 40149e0:	e6ffff04 	addi	sp,fp,-4
 40149e4:	dfc00217 	ldw	ra,8(sp)
 40149e8:	df000117 	ldw	fp,4(sp)
 40149ec:	dc000017 	ldw	r16,0(sp)
 40149f0:	dec00304 	addi	sp,sp,12
 40149f4:	f800283a 	ret

040149f8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 40149f8:	defffb04 	addi	sp,sp,-20
 40149fc:	dfc00415 	stw	ra,16(sp)
 4014a00:	df000315 	stw	fp,12(sp)
 4014a04:	df000304 	addi	fp,sp,12
 4014a08:	e13ffd15 	stw	r4,-12(fp)
 4014a0c:	e17ffe15 	stw	r5,-8(fp)
 4014a10:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 4014a14:	01c07fc4 	movi	r7,511
 4014a18:	01800044 	movi	r6,1
 4014a1c:	e17ffd17 	ldw	r5,-12(fp)
 4014a20:	01010074 	movhi	r4,1025
 4014a24:	2119a504 	addi	r4,r4,26260
 4014a28:	40149140 	call	4014914 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 4014a2c:	01c07fc4 	movi	r7,511
 4014a30:	000d883a 	mov	r6,zero
 4014a34:	e17ffe17 	ldw	r5,-8(fp)
 4014a38:	01010074 	movhi	r4,1025
 4014a3c:	2119a204 	addi	r4,r4,26248
 4014a40:	40149140 	call	4014914 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4014a44:	01c07fc4 	movi	r7,511
 4014a48:	01800044 	movi	r6,1
 4014a4c:	e17fff17 	ldw	r5,-4(fp)
 4014a50:	01010074 	movhi	r4,1025
 4014a54:	2119a804 	addi	r4,r4,26272
 4014a58:	40149140 	call	4014914 <alt_open_fd>
}  
 4014a5c:	0001883a 	nop
 4014a60:	e037883a 	mov	sp,fp
 4014a64:	dfc00117 	ldw	ra,4(sp)
 4014a68:	df000017 	ldw	fp,0(sp)
 4014a6c:	dec00204 	addi	sp,sp,8
 4014a70:	f800283a 	ret

04014a74 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4014a74:	defffe04 	addi	sp,sp,-8
 4014a78:	dfc00115 	stw	ra,4(sp)
 4014a7c:	df000015 	stw	fp,0(sp)
 4014a80:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4014a84:	d0a00f17 	ldw	r2,-32708(gp)
 4014a88:	10000326 	beq	r2,zero,4014a98 <alt_get_errno+0x24>
 4014a8c:	d0a00f17 	ldw	r2,-32708(gp)
 4014a90:	103ee83a 	callr	r2
 4014a94:	00000106 	br	4014a9c <alt_get_errno+0x28>
 4014a98:	d0a6fd04 	addi	r2,gp,-25612
}
 4014a9c:	e037883a 	mov	sp,fp
 4014aa0:	dfc00117 	ldw	ra,4(sp)
 4014aa4:	df000017 	ldw	fp,0(sp)
 4014aa8:	dec00204 	addi	sp,sp,8
 4014aac:	f800283a 	ret

04014ab0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4014ab0:	defffb04 	addi	sp,sp,-20
 4014ab4:	dfc00415 	stw	ra,16(sp)
 4014ab8:	df000315 	stw	fp,12(sp)
 4014abc:	dc000215 	stw	r16,8(sp)
 4014ac0:	df000304 	addi	fp,sp,12
 4014ac4:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 4014ac8:	e0bffe17 	ldw	r2,-8(fp)
 4014acc:	10800217 	ldw	r2,8(r2)
 4014ad0:	10d00034 	orhi	r3,r2,16384
 4014ad4:	e0bffe17 	ldw	r2,-8(fp)
 4014ad8:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4014adc:	e03ffd15 	stw	zero,-12(fp)
 4014ae0:	00002306 	br	4014b70 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4014ae4:	04010074 	movhi	r16,1025
 4014ae8:	8419a204 	addi	r16,r16,26248
 4014aec:	e0bffd17 	ldw	r2,-12(fp)
 4014af0:	01400304 	movi	r5,12
 4014af4:	1009883a 	mov	r4,r2
 4014af8:	40031840 	call	4003184 <__mulsi3>
 4014afc:	8085883a 	add	r2,r16,r2
 4014b00:	10c00017 	ldw	r3,0(r2)
 4014b04:	e0bffe17 	ldw	r2,-8(fp)
 4014b08:	10800017 	ldw	r2,0(r2)
 4014b0c:	1880151e 	bne	r3,r2,4014b64 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4014b10:	04010074 	movhi	r16,1025
 4014b14:	8419a204 	addi	r16,r16,26248
 4014b18:	e0bffd17 	ldw	r2,-12(fp)
 4014b1c:	01400304 	movi	r5,12
 4014b20:	1009883a 	mov	r4,r2
 4014b24:	40031840 	call	4003184 <__mulsi3>
 4014b28:	8085883a 	add	r2,r16,r2
 4014b2c:	10800204 	addi	r2,r2,8
 4014b30:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4014b34:	10000b0e 	bge	r2,zero,4014b64 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4014b38:	01400304 	movi	r5,12
 4014b3c:	e13ffd17 	ldw	r4,-12(fp)
 4014b40:	40031840 	call	4003184 <__mulsi3>
 4014b44:	1007883a 	mov	r3,r2
 4014b48:	00810074 	movhi	r2,1025
 4014b4c:	1099a204 	addi	r2,r2,26248
 4014b50:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4014b54:	e0bffe17 	ldw	r2,-8(fp)
 4014b58:	18800226 	beq	r3,r2,4014b64 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 4014b5c:	00bffcc4 	movi	r2,-13
 4014b60:	00000806 	br	4014b84 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4014b64:	e0bffd17 	ldw	r2,-12(fp)
 4014b68:	10800044 	addi	r2,r2,1
 4014b6c:	e0bffd15 	stw	r2,-12(fp)
 4014b70:	d0a00e17 	ldw	r2,-32712(gp)
 4014b74:	1007883a 	mov	r3,r2
 4014b78:	e0bffd17 	ldw	r2,-12(fp)
 4014b7c:	18bfd92e 	bgeu	r3,r2,4014ae4 <__alt_data_end+0xfc014ae4>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4014b80:	0005883a 	mov	r2,zero
}
 4014b84:	e6ffff04 	addi	sp,fp,-4
 4014b88:	dfc00217 	ldw	ra,8(sp)
 4014b8c:	df000117 	ldw	fp,4(sp)
 4014b90:	dc000017 	ldw	r16,0(sp)
 4014b94:	dec00304 	addi	sp,sp,12
 4014b98:	f800283a 	ret

04014b9c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4014b9c:	defff604 	addi	sp,sp,-40
 4014ba0:	dfc00915 	stw	ra,36(sp)
 4014ba4:	df000815 	stw	fp,32(sp)
 4014ba8:	df000804 	addi	fp,sp,32
 4014bac:	e13ffd15 	stw	r4,-12(fp)
 4014bb0:	e17ffe15 	stw	r5,-8(fp)
 4014bb4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4014bb8:	00bfffc4 	movi	r2,-1
 4014bbc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4014bc0:	00bffb44 	movi	r2,-19
 4014bc4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4014bc8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4014bcc:	d1600c04 	addi	r5,gp,-32720
 4014bd0:	e13ffd17 	ldw	r4,-12(fp)
 4014bd4:	40145c40 	call	40145c4 <alt_find_dev>
 4014bd8:	e0bff815 	stw	r2,-32(fp)
 4014bdc:	e0bff817 	ldw	r2,-32(fp)
 4014be0:	1000051e 	bne	r2,zero,4014bf8 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 4014be4:	e13ffd17 	ldw	r4,-12(fp)
 4014be8:	4014f840 	call	4014f84 <alt_find_file>
 4014bec:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 4014bf0:	00800044 	movi	r2,1
 4014bf4:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 4014bf8:	e0bff817 	ldw	r2,-32(fp)
 4014bfc:	10002b26 	beq	r2,zero,4014cac <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4014c00:	e13ff817 	ldw	r4,-32(fp)
 4014c04:	401508c0 	call	401508c <alt_get_fd>
 4014c08:	e0bff915 	stw	r2,-28(fp)
 4014c0c:	e0bff917 	ldw	r2,-28(fp)
 4014c10:	1000030e 	bge	r2,zero,4014c20 <open+0x84>
    {
      status = index;
 4014c14:	e0bff917 	ldw	r2,-28(fp)
 4014c18:	e0bffa15 	stw	r2,-24(fp)
 4014c1c:	00002506 	br	4014cb4 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 4014c20:	01400304 	movi	r5,12
 4014c24:	e13ff917 	ldw	r4,-28(fp)
 4014c28:	40031840 	call	4003184 <__mulsi3>
 4014c2c:	1007883a 	mov	r3,r2
 4014c30:	00810074 	movhi	r2,1025
 4014c34:	1099a204 	addi	r2,r2,26248
 4014c38:	1885883a 	add	r2,r3,r2
 4014c3c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4014c40:	e0fffe17 	ldw	r3,-8(fp)
 4014c44:	00900034 	movhi	r2,16384
 4014c48:	10bfffc4 	addi	r2,r2,-1
 4014c4c:	1886703a 	and	r3,r3,r2
 4014c50:	e0bffc17 	ldw	r2,-16(fp)
 4014c54:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4014c58:	e0bffb17 	ldw	r2,-20(fp)
 4014c5c:	1000051e 	bne	r2,zero,4014c74 <open+0xd8>
 4014c60:	e13ffc17 	ldw	r4,-16(fp)
 4014c64:	4014ab00 	call	4014ab0 <alt_file_locked>
 4014c68:	e0bffa15 	stw	r2,-24(fp)
 4014c6c:	e0bffa17 	ldw	r2,-24(fp)
 4014c70:	10001016 	blt	r2,zero,4014cb4 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4014c74:	e0bff817 	ldw	r2,-32(fp)
 4014c78:	10800317 	ldw	r2,12(r2)
 4014c7c:	10000826 	beq	r2,zero,4014ca0 <open+0x104>
 4014c80:	e0bff817 	ldw	r2,-32(fp)
 4014c84:	10800317 	ldw	r2,12(r2)
 4014c88:	e1ffff17 	ldw	r7,-4(fp)
 4014c8c:	e1bffe17 	ldw	r6,-8(fp)
 4014c90:	e17ffd17 	ldw	r5,-12(fp)
 4014c94:	e13ffc17 	ldw	r4,-16(fp)
 4014c98:	103ee83a 	callr	r2
 4014c9c:	00000106 	br	4014ca4 <open+0x108>
 4014ca0:	0005883a 	mov	r2,zero
 4014ca4:	e0bffa15 	stw	r2,-24(fp)
 4014ca8:	00000206 	br	4014cb4 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4014cac:	00bffb44 	movi	r2,-19
 4014cb0:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4014cb4:	e0bffa17 	ldw	r2,-24(fp)
 4014cb8:	1000090e 	bge	r2,zero,4014ce0 <open+0x144>
  {
    alt_release_fd (index);  
 4014cbc:	e13ff917 	ldw	r4,-28(fp)
 4014cc0:	40112ec0 	call	40112ec <alt_release_fd>
    ALT_ERRNO = -status;
 4014cc4:	4014a740 	call	4014a74 <alt_get_errno>
 4014cc8:	1007883a 	mov	r3,r2
 4014ccc:	e0bffa17 	ldw	r2,-24(fp)
 4014cd0:	0085c83a 	sub	r2,zero,r2
 4014cd4:	18800015 	stw	r2,0(r3)
    return -1;
 4014cd8:	00bfffc4 	movi	r2,-1
 4014cdc:	00000106 	br	4014ce4 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 4014ce0:	e0bff917 	ldw	r2,-28(fp)
}
 4014ce4:	e037883a 	mov	sp,fp
 4014ce8:	dfc00117 	ldw	ra,4(sp)
 4014cec:	df000017 	ldw	fp,0(sp)
 4014cf0:	dec00204 	addi	sp,sp,8
 4014cf4:	f800283a 	ret

04014cf8 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
 4014cf8:	defff204 	addi	sp,sp,-56
 4014cfc:	dfc00a15 	stw	ra,40(sp)
 4014d00:	df000915 	stw	fp,36(sp)
 4014d04:	df000904 	addi	fp,sp,36
 4014d08:	e13fff15 	stw	r4,-4(fp)
 4014d0c:	e1400215 	stw	r5,8(fp)
 4014d10:	e1800315 	stw	r6,12(fp)
 4014d14:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
 4014d18:	e0800204 	addi	r2,fp,8
 4014d1c:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
 4014d20:	e0bfff17 	ldw	r2,-4(fp)
 4014d24:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
 4014d28:	00006f06 	br	4014ee8 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 4014d2c:	e0bff807 	ldb	r2,-32(fp)
 4014d30:	10800960 	cmpeqi	r2,r2,37
 4014d34:	1000041e 	bne	r2,zero,4014d48 <alt_printf+0x50>
        {
            alt_putchar(c);
 4014d38:	e0bff807 	ldb	r2,-32(fp)
 4014d3c:	1009883a 	mov	r4,r2
 4014d40:	4014f240 	call	4014f24 <alt_putchar>
 4014d44:	00006806 	br	4014ee8 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
 4014d48:	e0bff717 	ldw	r2,-36(fp)
 4014d4c:	10c00044 	addi	r3,r2,1
 4014d50:	e0fff715 	stw	r3,-36(fp)
 4014d54:	10800003 	ldbu	r2,0(r2)
 4014d58:	e0bff805 	stb	r2,-32(fp)
 4014d5c:	e0bff807 	ldb	r2,-32(fp)
 4014d60:	10006926 	beq	r2,zero,4014f08 <alt_printf+0x210>
            {
                if (c == '%')
 4014d64:	e0bff807 	ldb	r2,-32(fp)
 4014d68:	10800958 	cmpnei	r2,r2,37
 4014d6c:	1000041e 	bne	r2,zero,4014d80 <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
 4014d70:	e0bff807 	ldb	r2,-32(fp)
 4014d74:	1009883a 	mov	r4,r2
 4014d78:	4014f240 	call	4014f24 <alt_putchar>
 4014d7c:	00005a06 	br	4014ee8 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
 4014d80:	e0bff807 	ldb	r2,-32(fp)
 4014d84:	108018d8 	cmpnei	r2,r2,99
 4014d88:	1000081e 	bne	r2,zero,4014dac <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
 4014d8c:	e0bffe17 	ldw	r2,-8(fp)
 4014d90:	10c00104 	addi	r3,r2,4
 4014d94:	e0fffe15 	stw	r3,-8(fp)
 4014d98:	10800017 	ldw	r2,0(r2)
 4014d9c:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
 4014da0:	e13ffd17 	ldw	r4,-12(fp)
 4014da4:	4014f240 	call	4014f24 <alt_putchar>
 4014da8:	00004f06 	br	4014ee8 <alt_printf+0x1f0>
                }
                else if (c == 'x')
 4014dac:	e0bff807 	ldb	r2,-32(fp)
 4014db0:	10801e18 	cmpnei	r2,r2,120
 4014db4:	1000341e 	bne	r2,zero,4014e88 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
 4014db8:	e0bffe17 	ldw	r2,-8(fp)
 4014dbc:	10c00104 	addi	r3,r2,4
 4014dc0:	e0fffe15 	stw	r3,-8(fp)
 4014dc4:	10800017 	ldw	r2,0(r2)
 4014dc8:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
 4014dcc:	e0bffb17 	ldw	r2,-20(fp)
 4014dd0:	1000031e 	bne	r2,zero,4014de0 <alt_printf+0xe8>
                    {
                        alt_putchar('0');
 4014dd4:	01000c04 	movi	r4,48
 4014dd8:	4014f240 	call	4014f24 <alt_putchar>
                        continue;
 4014ddc:	00004206 	br	4014ee8 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
 4014de0:	00800704 	movi	r2,28
 4014de4:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
 4014de8:	00000306 	br	4014df8 <alt_printf+0x100>
                        digit_shift -= 4;
 4014dec:	e0bff917 	ldw	r2,-28(fp)
 4014df0:	10bfff04 	addi	r2,r2,-4
 4014df4:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 4014df8:	00c003c4 	movi	r3,15
 4014dfc:	e0bff917 	ldw	r2,-28(fp)
 4014e00:	1884983a 	sll	r2,r3,r2
 4014e04:	1007883a 	mov	r3,r2
 4014e08:	e0bffb17 	ldw	r2,-20(fp)
 4014e0c:	1884703a 	and	r2,r3,r2
 4014e10:	103ff626 	beq	r2,zero,4014dec <__alt_data_end+0xfc014dec>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4014e14:	00001906 	br	4014e7c <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 4014e18:	00c003c4 	movi	r3,15
 4014e1c:	e0bff917 	ldw	r2,-28(fp)
 4014e20:	1884983a 	sll	r2,r3,r2
 4014e24:	1007883a 	mov	r3,r2
 4014e28:	e0bffb17 	ldw	r2,-20(fp)
 4014e2c:	1886703a 	and	r3,r3,r2
 4014e30:	e0bff917 	ldw	r2,-28(fp)
 4014e34:	1884d83a 	srl	r2,r3,r2
 4014e38:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
 4014e3c:	e0bffc17 	ldw	r2,-16(fp)
 4014e40:	108002a8 	cmpgeui	r2,r2,10
 4014e44:	1000041e 	bne	r2,zero,4014e58 <alt_printf+0x160>
                            c = '0' + digit;
 4014e48:	e0bffc17 	ldw	r2,-16(fp)
 4014e4c:	10800c04 	addi	r2,r2,48
 4014e50:	e0bff805 	stb	r2,-32(fp)
 4014e54:	00000306 	br	4014e64 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
 4014e58:	e0bffc17 	ldw	r2,-16(fp)
 4014e5c:	108015c4 	addi	r2,r2,87
 4014e60:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
 4014e64:	e0bff807 	ldb	r2,-32(fp)
 4014e68:	1009883a 	mov	r4,r2
 4014e6c:	4014f240 	call	4014f24 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 4014e70:	e0bff917 	ldw	r2,-28(fp)
 4014e74:	10bfff04 	addi	r2,r2,-4
 4014e78:	e0bff915 	stw	r2,-28(fp)
 4014e7c:	e0bff917 	ldw	r2,-28(fp)
 4014e80:	103fe50e 	bge	r2,zero,4014e18 <__alt_data_end+0xfc014e18>
 4014e84:	00001806 	br	4014ee8 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
 4014e88:	e0bff807 	ldb	r2,-32(fp)
 4014e8c:	10801cd8 	cmpnei	r2,r2,115
 4014e90:	1000151e 	bne	r2,zero,4014ee8 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
 4014e94:	e0bffe17 	ldw	r2,-8(fp)
 4014e98:	10c00104 	addi	r3,r2,4
 4014e9c:	e0fffe15 	stw	r3,-8(fp)
 4014ea0:	10800017 	ldw	r2,0(r2)
 4014ea4:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
 4014ea8:	00000906 	br	4014ed0 <alt_printf+0x1d8>
                      alt_putchar(*s++);
 4014eac:	e0bffa17 	ldw	r2,-24(fp)
 4014eb0:	10c00044 	addi	r3,r2,1
 4014eb4:	e0fffa15 	stw	r3,-24(fp)
 4014eb8:	10800003 	ldbu	r2,0(r2)
 4014ebc:	10803fcc 	andi	r2,r2,255
 4014ec0:	1080201c 	xori	r2,r2,128
 4014ec4:	10bfe004 	addi	r2,r2,-128
 4014ec8:	1009883a 	mov	r4,r2
 4014ecc:	4014f240 	call	4014f24 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
 4014ed0:	e0bffa17 	ldw	r2,-24(fp)
 4014ed4:	10800003 	ldbu	r2,0(r2)
 4014ed8:	10803fcc 	andi	r2,r2,255
 4014edc:	1080201c 	xori	r2,r2,128
 4014ee0:	10bfe004 	addi	r2,r2,-128
 4014ee4:	103ff11e 	bne	r2,zero,4014eac <__alt_data_end+0xfc014eac>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 4014ee8:	e0bff717 	ldw	r2,-36(fp)
 4014eec:	10c00044 	addi	r3,r2,1
 4014ef0:	e0fff715 	stw	r3,-36(fp)
 4014ef4:	10800003 	ldbu	r2,0(r2)
 4014ef8:	e0bff805 	stb	r2,-32(fp)
 4014efc:	e0bff807 	ldb	r2,-32(fp)
 4014f00:	103f8a1e 	bne	r2,zero,4014d2c <__alt_data_end+0xfc014d2c>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4014f04:	00000106 	br	4014f0c <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
 4014f08:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 4014f0c:	0001883a 	nop
 4014f10:	e037883a 	mov	sp,fp
 4014f14:	dfc00117 	ldw	ra,4(sp)
 4014f18:	df000017 	ldw	fp,0(sp)
 4014f1c:	dec00504 	addi	sp,sp,20
 4014f20:	f800283a 	ret

04014f24 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
 4014f24:	defffd04 	addi	sp,sp,-12
 4014f28:	dfc00215 	stw	ra,8(sp)
 4014f2c:	df000115 	stw	fp,4(sp)
 4014f30:	df000104 	addi	fp,sp,4
 4014f34:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
 4014f38:	d0a00517 	ldw	r2,-32748(gp)
 4014f3c:	10800217 	ldw	r2,8(r2)
 4014f40:	100b883a 	mov	r5,r2
 4014f44:	e13fff17 	ldw	r4,-4(fp)
 4014f48:	400ae780 	call	400ae78 <putc>
#endif
#endif
}
 4014f4c:	e037883a 	mov	sp,fp
 4014f50:	dfc00117 	ldw	ra,4(sp)
 4014f54:	df000017 	ldw	fp,0(sp)
 4014f58:	dec00204 	addi	sp,sp,8
 4014f5c:	f800283a 	ret

04014f60 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 4014f60:	deffff04 	addi	sp,sp,-4
 4014f64:	df000015 	stw	fp,0(sp)
 4014f68:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4014f6c:	000170fa 	wrctl	ienable,zero
}
 4014f70:	0001883a 	nop
 4014f74:	e037883a 	mov	sp,fp
 4014f78:	df000017 	ldw	fp,0(sp)
 4014f7c:	dec00104 	addi	sp,sp,4
 4014f80:	f800283a 	ret

04014f84 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4014f84:	defffb04 	addi	sp,sp,-20
 4014f88:	dfc00415 	stw	ra,16(sp)
 4014f8c:	df000315 	stw	fp,12(sp)
 4014f90:	df000304 	addi	fp,sp,12
 4014f94:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4014f98:	d0a00a17 	ldw	r2,-32728(gp)
 4014f9c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4014fa0:	00003106 	br	4015068 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4014fa4:	e0bffd17 	ldw	r2,-12(fp)
 4014fa8:	10800217 	ldw	r2,8(r2)
 4014fac:	1009883a 	mov	r4,r2
 4014fb0:	4003ea00 	call	4003ea0 <strlen>
 4014fb4:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4014fb8:	e0bffd17 	ldw	r2,-12(fp)
 4014fbc:	10c00217 	ldw	r3,8(r2)
 4014fc0:	e0bffe17 	ldw	r2,-8(fp)
 4014fc4:	10bfffc4 	addi	r2,r2,-1
 4014fc8:	1885883a 	add	r2,r3,r2
 4014fcc:	10800003 	ldbu	r2,0(r2)
 4014fd0:	10803fcc 	andi	r2,r2,255
 4014fd4:	1080201c 	xori	r2,r2,128
 4014fd8:	10bfe004 	addi	r2,r2,-128
 4014fdc:	10800bd8 	cmpnei	r2,r2,47
 4014fe0:	1000031e 	bne	r2,zero,4014ff0 <alt_find_file+0x6c>
    {
      len -= 1;
 4014fe4:	e0bffe17 	ldw	r2,-8(fp)
 4014fe8:	10bfffc4 	addi	r2,r2,-1
 4014fec:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4014ff0:	e0bffe17 	ldw	r2,-8(fp)
 4014ff4:	e0ffff17 	ldw	r3,-4(fp)
 4014ff8:	1885883a 	add	r2,r3,r2
 4014ffc:	10800003 	ldbu	r2,0(r2)
 4015000:	10803fcc 	andi	r2,r2,255
 4015004:	1080201c 	xori	r2,r2,128
 4015008:	10bfe004 	addi	r2,r2,-128
 401500c:	10800be0 	cmpeqi	r2,r2,47
 4015010:	1000081e 	bne	r2,zero,4015034 <alt_find_file+0xb0>
 4015014:	e0bffe17 	ldw	r2,-8(fp)
 4015018:	e0ffff17 	ldw	r3,-4(fp)
 401501c:	1885883a 	add	r2,r3,r2
 4015020:	10800003 	ldbu	r2,0(r2)
 4015024:	10803fcc 	andi	r2,r2,255
 4015028:	1080201c 	xori	r2,r2,128
 401502c:	10bfe004 	addi	r2,r2,-128
 4015030:	10000a1e 	bne	r2,zero,401505c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4015034:	e0bffd17 	ldw	r2,-12(fp)
 4015038:	10800217 	ldw	r2,8(r2)
 401503c:	e0fffe17 	ldw	r3,-8(fp)
 4015040:	180d883a 	mov	r6,r3
 4015044:	e17fff17 	ldw	r5,-4(fp)
 4015048:	1009883a 	mov	r4,r2
 401504c:	40152380 	call	4015238 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4015050:	1000021e 	bne	r2,zero,401505c <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4015054:	e0bffd17 	ldw	r2,-12(fp)
 4015058:	00000706 	br	4015078 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 401505c:	e0bffd17 	ldw	r2,-12(fp)
 4015060:	10800017 	ldw	r2,0(r2)
 4015064:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4015068:	e0fffd17 	ldw	r3,-12(fp)
 401506c:	d0a00a04 	addi	r2,gp,-32728
 4015070:	18bfcc1e 	bne	r3,r2,4014fa4 <__alt_data_end+0xfc014fa4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4015074:	0005883a 	mov	r2,zero
}
 4015078:	e037883a 	mov	sp,fp
 401507c:	dfc00117 	ldw	ra,4(sp)
 4015080:	df000017 	ldw	fp,0(sp)
 4015084:	dec00204 	addi	sp,sp,8
 4015088:	f800283a 	ret

0401508c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 401508c:	defffa04 	addi	sp,sp,-24
 4015090:	dfc00515 	stw	ra,20(sp)
 4015094:	df000415 	stw	fp,16(sp)
 4015098:	dc000315 	stw	r16,12(sp)
 401509c:	df000404 	addi	fp,sp,16
 40150a0:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 40150a4:	00bffa04 	movi	r2,-24
 40150a8:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 40150ac:	e03ffc15 	stw	zero,-16(fp)
 40150b0:	00001d06 	br	4015128 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 40150b4:	04010074 	movhi	r16,1025
 40150b8:	8419a204 	addi	r16,r16,26248
 40150bc:	e0bffc17 	ldw	r2,-16(fp)
 40150c0:	01400304 	movi	r5,12
 40150c4:	1009883a 	mov	r4,r2
 40150c8:	40031840 	call	4003184 <__mulsi3>
 40150cc:	8085883a 	add	r2,r16,r2
 40150d0:	10800017 	ldw	r2,0(r2)
 40150d4:	1000111e 	bne	r2,zero,401511c <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 40150d8:	04010074 	movhi	r16,1025
 40150dc:	8419a204 	addi	r16,r16,26248
 40150e0:	e0bffc17 	ldw	r2,-16(fp)
 40150e4:	01400304 	movi	r5,12
 40150e8:	1009883a 	mov	r4,r2
 40150ec:	40031840 	call	4003184 <__mulsi3>
 40150f0:	8085883a 	add	r2,r16,r2
 40150f4:	e0fffe17 	ldw	r3,-8(fp)
 40150f8:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 40150fc:	d0e00e17 	ldw	r3,-32712(gp)
 4015100:	e0bffc17 	ldw	r2,-16(fp)
 4015104:	1880020e 	bge	r3,r2,4015110 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 4015108:	e0bffc17 	ldw	r2,-16(fp)
 401510c:	d0a00e15 	stw	r2,-32712(gp)
      }
      rc = i;
 4015110:	e0bffc17 	ldw	r2,-16(fp)
 4015114:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 4015118:	00000606 	br	4015134 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 401511c:	e0bffc17 	ldw	r2,-16(fp)
 4015120:	10800044 	addi	r2,r2,1
 4015124:	e0bffc15 	stw	r2,-16(fp)
 4015128:	e0bffc17 	ldw	r2,-16(fp)
 401512c:	10800810 	cmplti	r2,r2,32
 4015130:	103fe01e 	bne	r2,zero,40150b4 <__alt_data_end+0xfc0150b4>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4015134:	e0bffd17 	ldw	r2,-12(fp)
}
 4015138:	e6ffff04 	addi	sp,fp,-4
 401513c:	dfc00217 	ldw	ra,8(sp)
 4015140:	df000117 	ldw	fp,4(sp)
 4015144:	dc000017 	ldw	r16,0(sp)
 4015148:	dec00304 	addi	sp,sp,12
 401514c:	f800283a 	ret

04015150 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 4015150:	defffe04 	addi	sp,sp,-8
 4015154:	df000115 	stw	fp,4(sp)
 4015158:	df000104 	addi	fp,sp,4
 401515c:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 4015160:	e0bfff17 	ldw	r2,-4(fp)
 4015164:	10bffe84 	addi	r2,r2,-6
 4015168:	10c00428 	cmpgeui	r3,r2,16
 401516c:	18001a1e 	bne	r3,zero,40151d8 <alt_exception_cause_generated_bad_addr+0x88>
 4015170:	100690ba 	slli	r3,r2,2
 4015174:	00810074 	movhi	r2,1025
 4015178:	10946204 	addi	r2,r2,20872
 401517c:	1885883a 	add	r2,r3,r2
 4015180:	10800017 	ldw	r2,0(r2)
 4015184:	1000683a 	jmp	r2
 4015188:	040151c8 	cmpgei	r16,zero,1351
 401518c:	040151c8 	cmpgei	r16,zero,1351
 4015190:	040151d8 	cmpnei	r16,zero,1351
 4015194:	040151d8 	cmpnei	r16,zero,1351
 4015198:	040151d8 	cmpnei	r16,zero,1351
 401519c:	040151c8 	cmpgei	r16,zero,1351
 40151a0:	040151d0 	cmplti	r16,zero,1351
 40151a4:	040151d8 	cmpnei	r16,zero,1351
 40151a8:	040151c8 	cmpgei	r16,zero,1351
 40151ac:	040151c8 	cmpgei	r16,zero,1351
 40151b0:	040151d8 	cmpnei	r16,zero,1351
 40151b4:	040151c8 	cmpgei	r16,zero,1351
 40151b8:	040151d0 	cmplti	r16,zero,1351
 40151bc:	040151d8 	cmpnei	r16,zero,1351
 40151c0:	040151d8 	cmpnei	r16,zero,1351
 40151c4:	040151c8 	cmpgei	r16,zero,1351
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 40151c8:	00800044 	movi	r2,1
 40151cc:	00000306 	br	40151dc <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 40151d0:	0005883a 	mov	r2,zero
 40151d4:	00000106 	br	40151dc <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 40151d8:	0005883a 	mov	r2,zero
  }
}
 40151dc:	e037883a 	mov	sp,fp
 40151e0:	df000017 	ldw	fp,0(sp)
 40151e4:	dec00104 	addi	sp,sp,4
 40151e8:	f800283a 	ret

040151ec <atexit>:
 40151ec:	200b883a 	mov	r5,r4
 40151f0:	000f883a 	mov	r7,zero
 40151f4:	000d883a 	mov	r6,zero
 40151f8:	0009883a 	mov	r4,zero
 40151fc:	40152b41 	jmpi	40152b4 <__register_exitproc>

04015200 <exit>:
 4015200:	defffe04 	addi	sp,sp,-8
 4015204:	000b883a 	mov	r5,zero
 4015208:	dc000015 	stw	r16,0(sp)
 401520c:	dfc00115 	stw	ra,4(sp)
 4015210:	2021883a 	mov	r16,r4
 4015214:	40153cc0 	call	40153cc <__call_exitprocs>
 4015218:	00810074 	movhi	r2,1025
 401521c:	109e2c04 	addi	r2,r2,30896
 4015220:	11000017 	ldw	r4,0(r2)
 4015224:	20800f17 	ldw	r2,60(r4)
 4015228:	10000126 	beq	r2,zero,4015230 <exit+0x30>
 401522c:	103ee83a 	callr	r2
 4015230:	8009883a 	mov	r4,r16
 4015234:	401554c0 	call	401554c <_exit>

04015238 <memcmp>:
 4015238:	01c000c4 	movi	r7,3
 401523c:	3980192e 	bgeu	r7,r6,40152a4 <memcmp+0x6c>
 4015240:	2144b03a 	or	r2,r4,r5
 4015244:	11c4703a 	and	r2,r2,r7
 4015248:	10000f26 	beq	r2,zero,4015288 <memcmp+0x50>
 401524c:	20800003 	ldbu	r2,0(r4)
 4015250:	28c00003 	ldbu	r3,0(r5)
 4015254:	10c0151e 	bne	r2,r3,40152ac <memcmp+0x74>
 4015258:	31bfff84 	addi	r6,r6,-2
 401525c:	01ffffc4 	movi	r7,-1
 4015260:	00000406 	br	4015274 <memcmp+0x3c>
 4015264:	20800003 	ldbu	r2,0(r4)
 4015268:	28c00003 	ldbu	r3,0(r5)
 401526c:	31bfffc4 	addi	r6,r6,-1
 4015270:	10c00e1e 	bne	r2,r3,40152ac <memcmp+0x74>
 4015274:	21000044 	addi	r4,r4,1
 4015278:	29400044 	addi	r5,r5,1
 401527c:	31fff91e 	bne	r6,r7,4015264 <__alt_data_end+0xfc015264>
 4015280:	0005883a 	mov	r2,zero
 4015284:	f800283a 	ret
 4015288:	20c00017 	ldw	r3,0(r4)
 401528c:	28800017 	ldw	r2,0(r5)
 4015290:	18bfee1e 	bne	r3,r2,401524c <__alt_data_end+0xfc01524c>
 4015294:	31bfff04 	addi	r6,r6,-4
 4015298:	21000104 	addi	r4,r4,4
 401529c:	29400104 	addi	r5,r5,4
 40152a0:	39bff936 	bltu	r7,r6,4015288 <__alt_data_end+0xfc015288>
 40152a4:	303fe91e 	bne	r6,zero,401524c <__alt_data_end+0xfc01524c>
 40152a8:	003ff506 	br	4015280 <__alt_data_end+0xfc015280>
 40152ac:	10c5c83a 	sub	r2,r2,r3
 40152b0:	f800283a 	ret

040152b4 <__register_exitproc>:
 40152b4:	defffa04 	addi	sp,sp,-24
 40152b8:	dc000315 	stw	r16,12(sp)
 40152bc:	04010074 	movhi	r16,1025
 40152c0:	841e2c04 	addi	r16,r16,30896
 40152c4:	80c00017 	ldw	r3,0(r16)
 40152c8:	dc400415 	stw	r17,16(sp)
 40152cc:	dfc00515 	stw	ra,20(sp)
 40152d0:	18805217 	ldw	r2,328(r3)
 40152d4:	2023883a 	mov	r17,r4
 40152d8:	10003726 	beq	r2,zero,40153b8 <__register_exitproc+0x104>
 40152dc:	10c00117 	ldw	r3,4(r2)
 40152e0:	010007c4 	movi	r4,31
 40152e4:	20c00e16 	blt	r4,r3,4015320 <__register_exitproc+0x6c>
 40152e8:	1a000044 	addi	r8,r3,1
 40152ec:	8800221e 	bne	r17,zero,4015378 <__register_exitproc+0xc4>
 40152f0:	18c00084 	addi	r3,r3,2
 40152f4:	18c7883a 	add	r3,r3,r3
 40152f8:	18c7883a 	add	r3,r3,r3
 40152fc:	12000115 	stw	r8,4(r2)
 4015300:	10c7883a 	add	r3,r2,r3
 4015304:	19400015 	stw	r5,0(r3)
 4015308:	0005883a 	mov	r2,zero
 401530c:	dfc00517 	ldw	ra,20(sp)
 4015310:	dc400417 	ldw	r17,16(sp)
 4015314:	dc000317 	ldw	r16,12(sp)
 4015318:	dec00604 	addi	sp,sp,24
 401531c:	f800283a 	ret
 4015320:	00800034 	movhi	r2,0
 4015324:	10800004 	addi	r2,r2,0
 4015328:	10002626 	beq	r2,zero,40153c4 <__register_exitproc+0x110>
 401532c:	01006404 	movi	r4,400
 4015330:	d9400015 	stw	r5,0(sp)
 4015334:	d9800115 	stw	r6,4(sp)
 4015338:	d9c00215 	stw	r7,8(sp)
 401533c:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 4015340:	d9400017 	ldw	r5,0(sp)
 4015344:	d9800117 	ldw	r6,4(sp)
 4015348:	d9c00217 	ldw	r7,8(sp)
 401534c:	10001d26 	beq	r2,zero,40153c4 <__register_exitproc+0x110>
 4015350:	81000017 	ldw	r4,0(r16)
 4015354:	10000115 	stw	zero,4(r2)
 4015358:	02000044 	movi	r8,1
 401535c:	22405217 	ldw	r9,328(r4)
 4015360:	0007883a 	mov	r3,zero
 4015364:	12400015 	stw	r9,0(r2)
 4015368:	20805215 	stw	r2,328(r4)
 401536c:	10006215 	stw	zero,392(r2)
 4015370:	10006315 	stw	zero,396(r2)
 4015374:	883fde26 	beq	r17,zero,40152f0 <__alt_data_end+0xfc0152f0>
 4015378:	18c9883a 	add	r4,r3,r3
 401537c:	2109883a 	add	r4,r4,r4
 4015380:	1109883a 	add	r4,r2,r4
 4015384:	21802215 	stw	r6,136(r4)
 4015388:	01800044 	movi	r6,1
 401538c:	12406217 	ldw	r9,392(r2)
 4015390:	30cc983a 	sll	r6,r6,r3
 4015394:	4992b03a 	or	r9,r9,r6
 4015398:	12406215 	stw	r9,392(r2)
 401539c:	21c04215 	stw	r7,264(r4)
 40153a0:	01000084 	movi	r4,2
 40153a4:	893fd21e 	bne	r17,r4,40152f0 <__alt_data_end+0xfc0152f0>
 40153a8:	11006317 	ldw	r4,396(r2)
 40153ac:	218cb03a 	or	r6,r4,r6
 40153b0:	11806315 	stw	r6,396(r2)
 40153b4:	003fce06 	br	40152f0 <__alt_data_end+0xfc0152f0>
 40153b8:	18805304 	addi	r2,r3,332
 40153bc:	18805215 	stw	r2,328(r3)
 40153c0:	003fc606 	br	40152dc <__alt_data_end+0xfc0152dc>
 40153c4:	00bfffc4 	movi	r2,-1
 40153c8:	003fd006 	br	401530c <__alt_data_end+0xfc01530c>

040153cc <__call_exitprocs>:
 40153cc:	defff504 	addi	sp,sp,-44
 40153d0:	df000915 	stw	fp,36(sp)
 40153d4:	dd400615 	stw	r21,24(sp)
 40153d8:	dc800315 	stw	r18,12(sp)
 40153dc:	dfc00a15 	stw	ra,40(sp)
 40153e0:	ddc00815 	stw	r23,32(sp)
 40153e4:	dd800715 	stw	r22,28(sp)
 40153e8:	dd000515 	stw	r20,20(sp)
 40153ec:	dcc00415 	stw	r19,16(sp)
 40153f0:	dc400215 	stw	r17,8(sp)
 40153f4:	dc000115 	stw	r16,4(sp)
 40153f8:	d9000015 	stw	r4,0(sp)
 40153fc:	2839883a 	mov	fp,r5
 4015400:	04800044 	movi	r18,1
 4015404:	057fffc4 	movi	r21,-1
 4015408:	00810074 	movhi	r2,1025
 401540c:	109e2c04 	addi	r2,r2,30896
 4015410:	12000017 	ldw	r8,0(r2)
 4015414:	45005217 	ldw	r20,328(r8)
 4015418:	44c05204 	addi	r19,r8,328
 401541c:	a0001c26 	beq	r20,zero,4015490 <__call_exitprocs+0xc4>
 4015420:	a0800117 	ldw	r2,4(r20)
 4015424:	15ffffc4 	addi	r23,r2,-1
 4015428:	b8000d16 	blt	r23,zero,4015460 <__call_exitprocs+0x94>
 401542c:	14000044 	addi	r16,r2,1
 4015430:	8421883a 	add	r16,r16,r16
 4015434:	8421883a 	add	r16,r16,r16
 4015438:	84402004 	addi	r17,r16,128
 401543c:	a463883a 	add	r17,r20,r17
 4015440:	a421883a 	add	r16,r20,r16
 4015444:	e0001e26 	beq	fp,zero,40154c0 <__call_exitprocs+0xf4>
 4015448:	80804017 	ldw	r2,256(r16)
 401544c:	e0801c26 	beq	fp,r2,40154c0 <__call_exitprocs+0xf4>
 4015450:	bdffffc4 	addi	r23,r23,-1
 4015454:	843fff04 	addi	r16,r16,-4
 4015458:	8c7fff04 	addi	r17,r17,-4
 401545c:	bd7ff91e 	bne	r23,r21,4015444 <__alt_data_end+0xfc015444>
 4015460:	00800034 	movhi	r2,0
 4015464:	10800004 	addi	r2,r2,0
 4015468:	10000926 	beq	r2,zero,4015490 <__call_exitprocs+0xc4>
 401546c:	a0800117 	ldw	r2,4(r20)
 4015470:	1000301e 	bne	r2,zero,4015534 <__call_exitprocs+0x168>
 4015474:	a0800017 	ldw	r2,0(r20)
 4015478:	10003226 	beq	r2,zero,4015544 <__call_exitprocs+0x178>
 401547c:	a009883a 	mov	r4,r20
 4015480:	98800015 	stw	r2,0(r19)
 4015484:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 4015488:	9d000017 	ldw	r20,0(r19)
 401548c:	a03fe41e 	bne	r20,zero,4015420 <__alt_data_end+0xfc015420>
 4015490:	dfc00a17 	ldw	ra,40(sp)
 4015494:	df000917 	ldw	fp,36(sp)
 4015498:	ddc00817 	ldw	r23,32(sp)
 401549c:	dd800717 	ldw	r22,28(sp)
 40154a0:	dd400617 	ldw	r21,24(sp)
 40154a4:	dd000517 	ldw	r20,20(sp)
 40154a8:	dcc00417 	ldw	r19,16(sp)
 40154ac:	dc800317 	ldw	r18,12(sp)
 40154b0:	dc400217 	ldw	r17,8(sp)
 40154b4:	dc000117 	ldw	r16,4(sp)
 40154b8:	dec00b04 	addi	sp,sp,44
 40154bc:	f800283a 	ret
 40154c0:	a0800117 	ldw	r2,4(r20)
 40154c4:	80c00017 	ldw	r3,0(r16)
 40154c8:	10bfffc4 	addi	r2,r2,-1
 40154cc:	15c01426 	beq	r2,r23,4015520 <__call_exitprocs+0x154>
 40154d0:	80000015 	stw	zero,0(r16)
 40154d4:	183fde26 	beq	r3,zero,4015450 <__alt_data_end+0xfc015450>
 40154d8:	95c8983a 	sll	r4,r18,r23
 40154dc:	a0806217 	ldw	r2,392(r20)
 40154e0:	a5800117 	ldw	r22,4(r20)
 40154e4:	2084703a 	and	r2,r4,r2
 40154e8:	10000b26 	beq	r2,zero,4015518 <__call_exitprocs+0x14c>
 40154ec:	a0806317 	ldw	r2,396(r20)
 40154f0:	2088703a 	and	r4,r4,r2
 40154f4:	20000c1e 	bne	r4,zero,4015528 <__call_exitprocs+0x15c>
 40154f8:	89400017 	ldw	r5,0(r17)
 40154fc:	d9000017 	ldw	r4,0(sp)
 4015500:	183ee83a 	callr	r3
 4015504:	a0800117 	ldw	r2,4(r20)
 4015508:	15bfbf1e 	bne	r2,r22,4015408 <__alt_data_end+0xfc015408>
 401550c:	98800017 	ldw	r2,0(r19)
 4015510:	153fcf26 	beq	r2,r20,4015450 <__alt_data_end+0xfc015450>
 4015514:	003fbc06 	br	4015408 <__alt_data_end+0xfc015408>
 4015518:	183ee83a 	callr	r3
 401551c:	003ff906 	br	4015504 <__alt_data_end+0xfc015504>
 4015520:	a5c00115 	stw	r23,4(r20)
 4015524:	003feb06 	br	40154d4 <__alt_data_end+0xfc0154d4>
 4015528:	89000017 	ldw	r4,0(r17)
 401552c:	183ee83a 	callr	r3
 4015530:	003ff406 	br	4015504 <__alt_data_end+0xfc015504>
 4015534:	a0800017 	ldw	r2,0(r20)
 4015538:	a027883a 	mov	r19,r20
 401553c:	1029883a 	mov	r20,r2
 4015540:	003fb606 	br	401541c <__alt_data_end+0xfc01541c>
 4015544:	0005883a 	mov	r2,zero
 4015548:	003ffb06 	br	4015538 <__alt_data_end+0xfc015538>

0401554c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 401554c:	defffd04 	addi	sp,sp,-12
 4015550:	df000215 	stw	fp,8(sp)
 4015554:	df000204 	addi	fp,sp,8
 4015558:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 401555c:	0001883a 	nop
 4015560:	e0bfff17 	ldw	r2,-4(fp)
 4015564:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 4015568:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 401556c:	10000226 	beq	r2,zero,4015578 <_exit+0x2c>
    ALT_SIM_FAIL();
 4015570:	002af070 	cmpltui	zero,zero,43969
 4015574:	00000106 	br	401557c <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 4015578:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 401557c:	003fff06 	br	401557c <__alt_data_end+0xfc01557c>
