

================================================================
== Vitis HLS Report for 'fft_stage_2_Pipeline_SKIP_X_SKIP_Y'
================================================================
* Date:           Fri Dec  9 11:05:06 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      153|  10.000 ns|  0.765 us|    2|  153|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- SKIP_X_SKIP_Y  |        0|      151|        26|          2|          2|  0 ~ 64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     854|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|    2072|    1792|    -|
|Memory           |        0|     -|      64|      16|    -|
|Multiplexer      |        -|     -|       -|     716|    -|
|Register         |        -|     -|    1584|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|    3720|    3602|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |hadd_16ns_16ns_16_5_full_dsp_1_U106  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U107  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U108  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U109  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U110  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U111  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U112  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U120   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U121   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U122   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U123   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U124   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U125   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U113  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U114  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U115  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U116  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U117  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U118  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U119  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  40| 2072| 1792|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                        Module                       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_11_U  |fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R  |        0|  32|   8|    0|    32|   16|     1|          512|
    |w_6_U   |fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R   |        0|  32|   8|    0|    32|   16|     1|          512|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                                     |        0|  64|  16|    0|    64|   32|     2|         1024|
    +--------+-----------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add40_fu_407_p2             |         +|   0|  0|  13|           6|           6|
    |add40_mid1_fu_508_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln1027_3_fu_581_p2      |         +|   0|  0|  13|           6|           3|
    |add_ln1027_fu_418_p2        |         +|   0|  0|  21|          14|           1|
    |add_ln22_fu_522_p2          |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_604_p2          |         +|   0|  0|   9|           2|           2|
    |add_ln29_fu_609_p2          |         +|   0|  0|  19|          12|          12|
    |add_ln30_fu_615_p2          |         +|   0|  0|  19|          12|           3|
    |add_ln328_fu_716_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln388_7_fu_721_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln388_8_fu_731_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln388_fu_706_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln47_fu_639_p2          |         +|   0|  0|  39|          32|           4|
    |add_ln57_fu_445_p2          |         +|   0|  0|  39|          32|           4|
    |j1_20_fu_433_p2             |         +|   0|  0|  39|          32|           1|
    |j2_10_fu_627_p2             |         +|   0|  0|  39|          32|           1|
    |icmp_ln1027_9_fu_483_p2     |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln1027_fu_413_p2       |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln40_fu_621_p2         |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln44_fu_633_p2         |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln50_fu_427_p2         |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln54_fu_439_p2         |      icmp|   0|  0|  20|          32|           2|
    |j1_21_fu_451_p3             |    select|   0|  0|  32|           1|           1|
    |j1_22_fu_467_p3             |    select|   0|  0|  32|           1|          32|
    |j2_11_fu_645_p3             |    select|   0|  0|  32|           1|           1|
    |j2_12_fu_661_p3             |    select|   0|  0|  32|           1|          32|
    |k2_6_fu_528_p3              |    select|   0|  0|   7|           1|           1|
    |m1_14_fu_459_p3             |    select|   0|  0|  32|           1|          32|
    |m1_15_fu_475_p3             |    select|   0|  0|  32|           1|          32|
    |m2_7_fu_653_p3              |    select|   0|  0|  32|           1|          32|
    |m2_8_fu_669_p3              |    select|   0|  0|  32|           1|          32|
    |select_ln1027_15_fu_569_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln1027_16_fu_488_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_17_fu_576_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1027_18_fu_514_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_fu_562_p3     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 854|         405|         390|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |I_address0                         |  14|          3|   12|         36|
    |I_address1                         |  14|          3|   12|         36|
    |X_address0                         |  14|          3|   12|         36|
    |X_address1                         |  14|          3|   12|         36|
    |X_d0                               |  14|          3|   32|         96|
    |X_d1                               |  14|          3|   32|         96|
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |grp_fu_260_p0                      |  14|          3|   16|         48|
    |grp_fu_260_p1                      |  14|          3|   16|         48|
    |grp_fu_264_p0                      |  14|          3|   16|         48|
    |grp_fu_264_p1                      |  14|          3|   16|         48|
    |grp_fu_268_p0                      |  14|          3|   16|         48|
    |grp_fu_268_p1                      |  14|          3|   16|         48|
    |grp_fu_272_p0                      |  14|          3|   16|         48|
    |grp_fu_272_p1                      |  14|          3|   16|         48|
    |grp_fu_288_p0                      |  14|          3|   16|         48|
    |grp_fu_288_p1                      |  14|          3|   16|         48|
    |grp_fu_292_p0                      |  14|          3|   16|         48|
    |grp_fu_292_p1                      |  14|          3|   16|         48|
    |grp_fu_296_p0                      |  14|          3|   16|         48|
    |grp_fu_296_p1                      |  14|          3|   16|         48|
    |grp_fu_300_p0                      |  14|          3|   16|         48|
    |grp_fu_300_p1                      |  14|          3|   16|         48|
    |grp_fu_316_p0                      |  14|          3|   16|         48|
    |grp_fu_316_p1                      |  14|          3|   16|         48|
    |grp_fu_320_p0                      |  14|          3|   16|         48|
    |grp_fu_320_p1                      |  14|          3|   16|         48|
    |grp_fu_324_p0                      |  14|          3|   16|         48|
    |grp_fu_324_p1                      |  14|          3|   16|         48|
    |grp_fu_328_p0                      |  14|          3|   16|         48|
    |grp_fu_328_p1                      |  14|          3|   16|         48|
    |grp_fu_332_p0                      |  14|          3|   16|         48|
    |grp_fu_332_p1                      |  14|          3|   16|         48|
    |grp_fu_336_p0                      |  14|          3|   16|         48|
    |grp_fu_336_p1                      |  14|          3|   16|         48|
    |indvar_flatten_fu_96               |   9|          2|   14|         28|
    |j1_fu_88                           |   9|          2|   32|         64|
    |j2_fu_80                           |   9|          2|   32|         64|
    |k2_fu_76                           |   9|          2|    7|         14|
    |m1_fu_92                           |   9|          2|   32|         64|
    |m2_fu_84                           |   9|          2|   32|         64|
    |w_11_address0                      |  14|          3|    5|         15|
    |w_6_address0                       |  14|          3|    5|         15|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 716|        155|  736|       2043|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add3_i_i290_partset_reg_1284       |  32|   0|   32|          0|
    |add3_i_i294_partset_reg_1289       |  32|   0|   32|          0|
    |add40_mid1_reg_939                 |   6|   0|    6|          0|
    |add40_reg_913                      |   6|   0|    6|          0|
    |add_ln1027_3_reg_954               |   6|   0|    6|          0|
    |add_ln28_reg_969                   |   2|   0|    2|          0|
    |add_ln29_reg_974                   |  12|   0|   12|          0|
    |add_ln30_reg_980                   |  12|   0|   12|          0|
    |add_ln328_reg_1018                 |  12|   0|   12|          0|
    |add_ln388_8_reg_1033               |  12|   0|   12|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln1027_9_reg_922              |   1|   0|    1|          0|
    |icmp_ln1027_reg_918                |   1|   0|    1|          0|
    |indvar_flatten_fu_96               |  14|   0|   14|          0|
    |j1_fu_88                           |  32|   0|   32|          0|
    |j2_fu_80                           |  32|   0|   32|          0|
    |k2_fu_76                           |   7|   0|    7|          0|
    |m1_fu_92                           |  32|   0|   32|          0|
    |m2_fu_84                           |  32|   0|   32|          0|
    |mul3_i_i7_reg_1143                 |  16|   0|   16|          0|
    |mul3_i_i8_reg_1163                 |  16|   0|   16|          0|
    |mul3_i_i_reg_1123                  |  16|   0|   16|          0|
    |mul6_i_i7_reg_1148                 |  16|   0|   16|          0|
    |mul6_i_i8_reg_1168                 |  16|   0|   16|          0|
    |mul6_i_i_reg_1128                  |  16|   0|   16|          0|
    |mul9_i_i7_reg_1153                 |  16|   0|   16|          0|
    |mul9_i_i8_reg_1173                 |  16|   0|   16|          0|
    |mul9_i_i_reg_1133                  |  16|   0|   16|          0|
    |mul_i_i7_reg_1138                  |  16|   0|   16|          0|
    |mul_i_i8_reg_1158                  |  16|   0|   16|          0|
    |mul_i_i_reg_1118                   |  16|   0|   16|          0|
    |p_r_10_reg_1224                    |  16|   0|   16|          0|
    |p_r_9_reg_1200                     |  16|   0|   16|          0|
    |p_r_M_imag_102_reg_1218            |  16|   0|   16|          0|
    |p_r_M_imag_103_reg_1230            |  16|   0|   16|          0|
    |p_r_M_imag_104_reg_1260            |  16|   0|   16|          0|
    |p_r_M_imag_105_reg_1278            |  16|   0|   16|          0|
    |p_r_M_imag_86_reg_1088             |  16|   0|   16|          0|
    |p_r_M_imag_88_reg_1112             |  16|   0|   16|          0|
    |p_r_M_imag_90_reg_1212             |  16|   0|   16|          0|
    |p_r_M_imag_92_reg_1194             |  16|   0|   16|          0|
    |p_r_M_imag_97_reg_1266             |  16|   0|   16|          0|
    |p_r_M_imag_99_reg_1248             |  16|   0|   16|          0|
    |p_r_M_imag_reg_1066                |  16|   0|   16|          0|
    |p_r_M_real_78_reg_1082             |  16|   0|   16|          0|
    |p_r_M_real_80_reg_1106             |  16|   0|   16|          0|
    |p_r_M_real_82_reg_1206             |  16|   0|   16|          0|
    |p_r_M_real_89_reg_1242             |  16|   0|   16|          0|
    |p_r_M_real_91_reg_1236             |  16|   0|   16|          0|
    |p_r_M_real_94_reg_1254             |  16|   0|   16|          0|
    |p_r_M_real_95_reg_1272             |  16|   0|   16|          0|
    |p_r_M_real_reg_1060                |  16|   0|   16|          0|
    |p_r_reg_1188                       |  16|   0|   16|          0|
    |select_ln1027_15_reg_944           |  32|   0|   32|          0|
    |select_ln1027_16_reg_929           |  32|   0|   32|          0|
    |select_ln1027_17_reg_949           |   6|   0|    6|          0|
    |sub3_i_i298_partset_reg_1294       |  32|   0|   32|          0|
    |sub3_i_i302_partset_reg_1299       |  32|   0|   32|          0|
    |trunc_ln1027_25_reg_934            |   2|   0|    2|          0|
    |w12_M_imag_reg_1100                |  16|   0|   16|          0|
    |w12_M_real_reg_1094                |  16|   0|   16|          0|
    |w2_M_imag_reg_1044                 |  16|   0|   16|          0|
    |w2_M_real_reg_1038                 |  16|   0|   16|          0|
    |w_11_load_reg_992                  |  16|   0|   16|          0|
    |w_6_load_reg_986                   |  16|   0|   16|          0|
    |zext_ln328_reg_1178                |  12|   0|   64|         52|
    |zext_ln388_11_reg_1023             |  12|   0|   64|         52|
    |zext_ln388_12_reg_1072             |  12|   0|   64|         52|
    |zext_ln388_reg_1008                |  12|   0|   64|         52|
    |add_ln328_reg_1018                 |  64|  32|   12|          0|
    |icmp_ln1027_reg_918                |  64|  32|    1|          0|
    |p_r_M_real_89_reg_1242             |  64|  32|   16|          0|
    |zext_ln328_reg_1178                |  64|  32|   64|         52|
    |zext_ln388_11_reg_1023             |  64|  32|   64|         52|
    |zext_ln388_12_reg_1072             |  64|  32|   64|         52|
    |zext_ln388_reg_1008                |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1584| 224| 1629|        416|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_SKIP_X_SKIP_Y|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fft_stage.2_Pipeline_SKIP_X_SKIP_Y|  return value|
|bound       |   in|   14|     ap_none|                               bound|        scalar|
|trunc_ln17  |   in|    7|     ap_none|                          trunc_ln17|        scalar|
|I_address0  |  out|   12|   ap_memory|                                   I|         array|
|I_ce0       |  out|    1|   ap_memory|                                   I|         array|
|I_q0        |   in|   32|   ap_memory|                                   I|         array|
|I_address1  |  out|   12|   ap_memory|                                   I|         array|
|I_ce1       |  out|    1|   ap_memory|                                   I|         array|
|I_q1        |   in|   32|   ap_memory|                                   I|         array|
|X_address0  |  out|   12|   ap_memory|                                   X|         array|
|X_ce0       |  out|    1|   ap_memory|                                   X|         array|
|X_we0       |  out|    1|   ap_memory|                                   X|         array|
|X_d0        |  out|   32|   ap_memory|                                   X|         array|
|X_address1  |  out|   12|   ap_memory|                                   X|         array|
|X_ce1       |  out|    1|   ap_memory|                                   X|         array|
|X_we1       |  out|    1|   ap_memory|                                   X|         array|
|X_d1        |  out|   32|   ap_memory|                                   X|         array|
+------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 29 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j2 = alloca i32 1"   --->   Operation 30 'alloca' 'j2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 31 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 32 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1"   --->   Operation 33 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %I, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %X, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln17_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln17"   --->   Operation 37 'read' 'trunc_ln17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bound_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %bound"   --->   Operation 38 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %m2"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %j2"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %k2"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body26"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%j1_19 = load i32 %j1"   --->   Operation 46 'load' 'j1_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%m1_13 = load i32 %m1"   --->   Operation 47 'load' 'm1_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten"   --->   Operation 48 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i32 %m1_13"   --->   Operation 49 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln1027_24 = trunc i32 %j1_19"   --->   Operation 50 'trunc' 'trunc_ln1027_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%add40 = add i6 %trunc_ln1027_24, i6 %trunc_ln1027"   --->   Operation 51 'add' 'add40' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln1027 = icmp_eq  i14 %indvar_flatten_load, i14 %bound_read"   --->   Operation 52 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.98ns)   --->   "%add_ln1027 = add i14 %indvar_flatten_load, i14 1"   --->   Operation 53 'add' 'add_ln1027' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.end_ifconv, void %if.end199.loopexit129.exitStub"   --->   Operation 54 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%k2_load = load i7 %k2" [src/fft.cpp:22]   --->   Operation 55 'load' 'k2_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.11ns)   --->   "%icmp_ln50 = icmp_ult  i32 %j1_19, i32 3" [src/fft.cpp:50]   --->   Operation 56 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.20ns)   --->   "%j1_20 = add i32 %j1_19, i32 1" [src/fft.cpp:52]   --->   Operation 57 'add' 'j1_20' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.11ns)   --->   "%icmp_ln54 = icmp_eq  i32 %j1_19, i32 3" [src/fft.cpp:54]   --->   Operation 58 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.20ns)   --->   "%add_ln57 = add i32 %m1_13, i32 8" [src/fft.cpp:57]   --->   Operation 59 'add' 'add_ln57' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node j1_22)   --->   "%j1_21 = select i1 %icmp_ln54, i32 0, i32 %j1_19" [src/fft.cpp:54]   --->   Operation 60 'select' 'j1_21' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m1_15)   --->   "%m1_14 = select i1 %icmp_ln54, i32 %add_ln57, i32 %m1_13" [src/fft.cpp:54]   --->   Operation 61 'select' 'm1_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.52ns) (out node of the LUT)   --->   "%j1_22 = select i1 %icmp_ln50, i32 %j1_20, i32 %j1_21" [src/fft.cpp:50]   --->   Operation 62 'select' 'j1_22' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.52ns) (out node of the LUT)   --->   "%m1_15 = select i1 %icmp_ln50, i32 %m1_13, i32 %m1_14" [src/fft.cpp:50]   --->   Operation 63 'select' 'm1_15' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.86ns)   --->   "%icmp_ln1027_9 = icmp_eq  i7 %k2_load, i7 %trunc_ln17_read"   --->   Operation 64 'icmp' 'icmp_ln1027_9' <Predicate = (!icmp_ln1027)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.52ns)   --->   "%select_ln1027_16 = select i1 %icmp_ln1027_9, i32 %j1_22, i32 %j1_19"   --->   Operation 65 'select' 'select_ln1027_16' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1027_25 = trunc i32 %select_ln1027_16"   --->   Operation 66 'trunc' 'trunc_ln1027_25' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1027_26 = trunc i32 %m1_15"   --->   Operation 67 'trunc' 'trunc_ln1027_26' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1027_27 = trunc i32 %j1_22"   --->   Operation 68 'trunc' 'trunc_ln1027_27' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.88ns)   --->   "%add40_mid1 = add i6 %trunc_ln1027_27, i6 %trunc_ln1027_26"   --->   Operation 69 'add' 'add40_mid1' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.52ns)   --->   "%select_ln1027_18 = select i1 %icmp_ln1027_9, i32 %m1_15, i32 %m1_13"   --->   Operation 70 'select' 'select_ln1027_18' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %k2_load, i7 1" [src/fft.cpp:22]   --->   Operation 71 'add' 'add_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%k2_6 = select i1 %icmp_ln1027_9, i7 1, i7 %add_ln22" [src/fft.cpp:22]   --->   Operation 72 'select' 'k2_6' <Predicate = (!icmp_ln1027)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.48ns)   --->   "%store_ln22 = store i14 %add_ln1027, i14 %indvar_flatten" [src/fft.cpp:22]   --->   Operation 73 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 74 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_18, i32 %m1" [src/fft.cpp:22]   --->   Operation 74 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 75 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %select_ln1027_16, i32 %j1" [src/fft.cpp:22]   --->   Operation 75 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln22 = store i7 %k2_6, i7 %k2" [src/fft.cpp:22]   --->   Operation 76 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.74>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j2_load = load i32 %j2"   --->   Operation 77 'load' 'j2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_9)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%m2_load = load i32 %m2"   --->   Operation 78 'load' 'm2_load' <Predicate = (!icmp_ln1027 & !icmp_ln1027_9)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.52ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_9, i32 0, i32 %m2_load"   --->   Operation 79 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.52ns)   --->   "%select_ln1027_15 = select i1 %icmp_ln1027_9, i32 0, i32 %j2_load"   --->   Operation 80 'select' 'select_ln1027_15' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln1027_17 = select i1 %icmp_ln1027_9, i6 %add40_mid1, i6 %add40"   --->   Operation 81 'select' 'select_ln1027_17' <Predicate = (!icmp_ln1027)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.88ns)   --->   "%add_ln1027_3 = add i6 %select_ln1027_17, i6 4"   --->   Operation 82 'add' 'add_ln1027_3' <Predicate = (!icmp_ln1027)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %select_ln1027_16"   --->   Operation 83 'zext' 'zext_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%w_6_addr = getelementptr i16 %w_6, i64 0, i64 %zext_ln1027"   --->   Operation 84 'getelementptr' 'w_6_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (0.79ns)   --->   "%w_6_load = load i5 %w_6_addr"   --->   Operation 85 'load' 'w_6_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%w_11_addr = getelementptr i16 %w_11, i64 0, i64 %zext_ln1027"   --->   Operation 86 'getelementptr' 'w_11_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.79ns)   --->   "%w_11_load = load i5 %w_11_addr"   --->   Operation 87 'load' 'w_11_load' <Predicate = (!icmp_ln1027)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln1027_28 = trunc i32 %select_ln1027"   --->   Operation 88 'trunc' 'trunc_ln1027_28' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln1027_29 = trunc i32 %select_ln1027_15"   --->   Operation 89 'trunc' 'trunc_ln1027_29' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1027_30 = trunc i32 %select_ln1027_15"   --->   Operation 90 'trunc' 'trunc_ln1027_30' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.62ns)   --->   "%add_ln28 = add i2 %trunc_ln1027_30, i2 %trunc_ln1027_25" [src/fft.cpp:28]   --->   Operation 91 'add' 'add_ln28' <Predicate = (!icmp_ln1027)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.96ns)   --->   "%add_ln29 = add i12 %trunc_ln1027_29, i12 %trunc_ln1027_28" [src/fft.cpp:29]   --->   Operation 92 'add' 'add_ln29' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.96ns)   --->   "%add_ln30 = add i12 %add_ln29, i12 4" [src/fft.cpp:30]   --->   Operation 93 'add' 'add_ln30' <Predicate = (!icmp_ln1027)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.11ns)   --->   "%icmp_ln40 = icmp_ult  i32 %select_ln1027_15, i32 3" [src/fft.cpp:40]   --->   Operation 94 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.20ns)   --->   "%j2_10 = add i32 %select_ln1027_15, i32 1" [src/fft.cpp:42]   --->   Operation 95 'add' 'j2_10' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.11ns)   --->   "%icmp_ln44 = icmp_eq  i32 %select_ln1027_15, i32 3" [src/fft.cpp:44]   --->   Operation 96 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln1027)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.20ns)   --->   "%add_ln47 = add i32 %select_ln1027, i32 8" [src/fft.cpp:47]   --->   Operation 97 'add' 'add_ln47' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node j2_12)   --->   "%j2_11 = select i1 %icmp_ln44, i32 0, i32 %select_ln1027_15" [src/fft.cpp:44]   --->   Operation 98 'select' 'j2_11' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node m2_8)   --->   "%m2_7 = select i1 %icmp_ln44, i32 %add_ln47, i32 %select_ln1027" [src/fft.cpp:44]   --->   Operation 99 'select' 'm2_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.52ns) (out node of the LUT)   --->   "%j2_12 = select i1 %icmp_ln40, i32 %j2_10, i32 %j2_11" [src/fft.cpp:40]   --->   Operation 100 'select' 'j2_12' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.52ns) (out node of the LUT)   --->   "%m2_8 = select i1 %icmp_ln40, i32 %select_ln1027, i32 %m2_7" [src/fft.cpp:40]   --->   Operation 101 'select' 'm2_8' <Predicate = (!icmp_ln1027)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %m2_8, i32 %m2" [src/fft.cpp:22]   --->   Operation 102 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_3 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln22 = store i32 %j2_12, i32 %j2" [src/fft.cpp:22]   --->   Operation 103 'store' 'store_ln22' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln1027_3, i6 0"   --->   Operation 104 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln1027_17, i6 0"   --->   Operation 105 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.79ns)   --->   "%w_6_load = load i5 %w_6_addr"   --->   Operation 106 'load' 'w_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 107 [1/2] (0.79ns)   --->   "%w_11_load = load i5 %w_11_addr"   --->   Operation 107 'load' 'w_11_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %select_ln1027_15" [src/fft.cpp:27]   --->   Operation 108 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%w_6_addr_1 = getelementptr i16 %w_6, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 109 'getelementptr' 'w_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%w_11_addr_1 = getelementptr i16 %w_11, i64 0, i64 %zext_ln27" [src/fft.cpp:27]   --->   Operation 110 'getelementptr' 'w_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_6_addr_1" [src/fft.cpp:27]   --->   Operation 111 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 112 [2/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_11_addr_1" [src/fft.cpp:27]   --->   Operation 112 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_4 : Operation 113 [1/1] (0.96ns)   --->   "%add_ln388 = add i12 %tmp, i12 %add_ln29"   --->   Operation 113 'add' 'add_ln388' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i12 %add_ln388"   --->   Operation 114 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln388"   --->   Operation 115 'getelementptr' 'I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.96ns)   --->   "%add_ln328 = add i12 %tmp_s, i12 %add_ln29"   --->   Operation 116 'add' 'add_ln328' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [2/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 117 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 118 [1/1] (0.96ns)   --->   "%add_ln388_7 = add i12 %tmp_s, i12 %add_ln30"   --->   Operation 118 'add' 'add_ln388_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln388_11 = zext i12 %add_ln388_7"   --->   Operation 119 'zext' 'zext_ln388_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%I_addr_21 = getelementptr i32 %I, i64 0, i64 %zext_ln388_11"   --->   Operation 120 'getelementptr' 'I_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.96ns)   --->   "%add_ln388_8 = add i12 %tmp, i12 %add_ln30"   --->   Operation 121 'add' 'add_ln388_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [2/2] (1.35ns)   --->   "%I_load_20 = load i12 %I_addr_21"   --->   Operation 122 'load' 'I_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 123 [1/2] (0.79ns)   --->   "%w2_M_real = load i5 %w_6_addr_1" [src/fft.cpp:27]   --->   Operation 123 'load' 'w2_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 124 [1/2] (0.79ns)   --->   "%w2_M_imag = load i5 %w_11_addr_1" [src/fft.cpp:27]   --->   Operation 124 'load' 'w2_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %add_ln28" [src/fft.cpp:28]   --->   Operation 125 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%w_6_addr_2 = getelementptr i16 %w_6, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 126 'getelementptr' 'w_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%w_11_addr_2 = getelementptr i16 %w_11, i64 0, i64 %zext_ln28" [src/fft.cpp:28]   --->   Operation 127 'getelementptr' 'w_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_6_addr_2" [src/fft.cpp:28]   --->   Operation 128 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 129 [2/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_11_addr_2" [src/fft.cpp:28]   --->   Operation 129 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_5 : Operation 130 [1/2] (1.35ns)   --->   "%I_load = load i12 %I_addr"   --->   Operation 130 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %I_load"   --->   Operation 131 'trunc' 'trunc_ln388' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_r_M_real = bitcast i16 %trunc_ln388"   --->   Operation 132 'bitcast' 'p_r_M_real' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln388_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load, i32 16, i32 31"   --->   Operation 133 'partselect' 'trunc_ln388_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_r_M_imag = bitcast i16 %trunc_ln388_s"   --->   Operation 134 'bitcast' 'p_r_M_imag' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln388_12 = zext i12 %add_ln388_8"   --->   Operation 135 'zext' 'zext_ln388_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%I_addr_22 = getelementptr i32 %I, i64 0, i64 %zext_ln388_12"   --->   Operation 136 'getelementptr' 'I_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/2] (1.35ns)   --->   "%I_load_20 = load i12 %I_addr_21"   --->   Operation 137 'load' 'I_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln388_13 = trunc i32 %I_load_20"   --->   Operation 138 'trunc' 'trunc_ln388_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_r_M_real_78 = bitcast i16 %trunc_ln388_13"   --->   Operation 139 'bitcast' 'p_r_M_real_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln388_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_20, i32 16, i32 31"   --->   Operation 140 'partselect' 'trunc_ln388_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%p_r_M_imag_86 = bitcast i16 %trunc_ln388_6"   --->   Operation 141 'bitcast' 'p_r_M_imag_86' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (1.35ns)   --->   "%I_load_21 = load i12 %I_addr_22"   --->   Operation 142 'load' 'I_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 143 [1/2] (0.79ns)   --->   "%w12_M_real = load i5 %w_6_addr_2" [src/fft.cpp:28]   --->   Operation 143 'load' 'w12_M_real' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 144 [1/2] (0.79ns)   --->   "%w12_M_imag = load i5 %w_11_addr_2" [src/fft.cpp:28]   --->   Operation 144 'load' 'w12_M_imag' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 32> <ROM>
ST_6 : Operation 145 [4/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load"   --->   Operation 145 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [4/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load"   --->   Operation 146 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [4/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load"   --->   Operation 147 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [4/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load"   --->   Operation 148 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [4/4] (2.62ns)   --->   "%mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real"   --->   Operation 149 'hmul' 'mul_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [4/4] (2.62ns)   --->   "%mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag"   --->   Operation 150 'hmul' 'mul3_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/2] (1.35ns)   --->   "%I_load_21 = load i12 %I_addr_22"   --->   Operation 151 'load' 'I_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln388_14 = trunc i32 %I_load_21"   --->   Operation 152 'trunc' 'trunc_ln388_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%p_r_M_real_80 = bitcast i16 %trunc_ln388_14"   --->   Operation 153 'bitcast' 'p_r_M_real_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln388_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_21, i32 16, i32 31"   --->   Operation 154 'partselect' 'trunc_ln388_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%p_r_M_imag_88 = bitcast i16 %trunc_ln388_8"   --->   Operation 155 'bitcast' 'p_r_M_imag_88' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 156 [3/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load"   --->   Operation 156 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [3/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load"   --->   Operation 157 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [3/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load"   --->   Operation 158 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load"   --->   Operation 159 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [3/4] (2.62ns)   --->   "%mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real"   --->   Operation 160 'hmul' 'mul_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [3/4] (2.62ns)   --->   "%mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag"   --->   Operation 161 'hmul' 'mul3_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [4/4] (2.62ns)   --->   "%mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag"   --->   Operation 162 'hmul' 'mul6_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [4/4] (2.62ns)   --->   "%mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real"   --->   Operation 163 'hmul' 'mul9_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [4/4] (2.62ns)   --->   "%mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real"   --->   Operation 164 'hmul' 'mul_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/4] (2.62ns)   --->   "%mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag"   --->   Operation 165 'hmul' 'mul3_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [4/4] (2.62ns)   --->   "%mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag"   --->   Operation 166 'hmul' 'mul6_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [4/4] (2.62ns)   --->   "%mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real"   --->   Operation 167 'hmul' 'mul9_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 168 [2/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load"   --->   Operation 168 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [2/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load"   --->   Operation 169 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [2/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load"   --->   Operation 170 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [2/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load"   --->   Operation 171 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/4] (2.62ns)   --->   "%mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real"   --->   Operation 172 'hmul' 'mul_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [2/4] (2.62ns)   --->   "%mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag"   --->   Operation 173 'hmul' 'mul3_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [3/4] (2.62ns)   --->   "%mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag"   --->   Operation 174 'hmul' 'mul6_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [3/4] (2.62ns)   --->   "%mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real"   --->   Operation 175 'hmul' 'mul9_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [3/4] (2.62ns)   --->   "%mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real"   --->   Operation 176 'hmul' 'mul_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/4] (2.62ns)   --->   "%mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag"   --->   Operation 177 'hmul' 'mul3_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/4] (2.62ns)   --->   "%mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag"   --->   Operation 178 'hmul' 'mul6_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/4] (2.62ns)   --->   "%mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real"   --->   Operation 179 'hmul' 'mul9_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 180 [1/4] (2.62ns)   --->   "%mul_i_i = hmul i16 %p_r_M_real, i16 %w_6_load"   --->   Operation 180 'hmul' 'mul_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/4] (2.62ns)   --->   "%mul3_i_i = hmul i16 %p_r_M_imag, i16 %w_11_load"   --->   Operation 181 'hmul' 'mul3_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/4] (2.62ns)   --->   "%mul6_i_i = hmul i16 %p_r_M_real, i16 %w_11_load"   --->   Operation 182 'hmul' 'mul6_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/4] (2.62ns)   --->   "%mul9_i_i = hmul i16 %p_r_M_imag, i16 %w_6_load"   --->   Operation 183 'hmul' 'mul9_i_i' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/4] (2.62ns)   --->   "%mul_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_real"   --->   Operation 184 'hmul' 'mul_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/4] (2.62ns)   --->   "%mul3_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_imag"   --->   Operation 185 'hmul' 'mul3_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [2/4] (2.62ns)   --->   "%mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag"   --->   Operation 186 'hmul' 'mul6_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/4] (2.62ns)   --->   "%mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real"   --->   Operation 187 'hmul' 'mul9_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [2/4] (2.62ns)   --->   "%mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real"   --->   Operation 188 'hmul' 'mul_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [2/4] (2.62ns)   --->   "%mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag"   --->   Operation 189 'hmul' 'mul3_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [2/4] (2.62ns)   --->   "%mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag"   --->   Operation 190 'hmul' 'mul6_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [2/4] (2.62ns)   --->   "%mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real"   --->   Operation 191 'hmul' 'mul9_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.95>
ST_10 : Operation 192 [5/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 192 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [5/5] (2.95ns)   --->   "%p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 193 'hadd' 'p_r_M_imag_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [5/5] (2.95ns)   --->   "%p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7"   --->   Operation 194 'hsub' 'p_r_9' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/4] (2.62ns)   --->   "%mul6_i_i7 = hmul i16 %p_r_M_real_78, i16 %w2_M_imag"   --->   Operation 195 'hmul' 'mul6_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/4] (2.62ns)   --->   "%mul9_i_i7 = hmul i16 %p_r_M_imag_86, i16 %w2_M_real"   --->   Operation 196 'hmul' 'mul9_i_i7' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/4] (2.62ns)   --->   "%mul_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_real"   --->   Operation 197 'hmul' 'mul_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/4] (2.62ns)   --->   "%mul3_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_imag"   --->   Operation 198 'hmul' 'mul3_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/4] (2.62ns)   --->   "%mul6_i_i8 = hmul i16 %p_r_M_real_80, i16 %w12_M_imag"   --->   Operation 199 'hmul' 'mul6_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/4] (2.62ns)   --->   "%mul9_i_i8 = hmul i16 %p_r_M_imag_88, i16 %w12_M_real"   --->   Operation 200 'hmul' 'mul9_i_i8' <Predicate = true> <Delay = 2.62> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.62> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.95>
ST_11 : Operation 201 [4/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 201 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [4/5] (2.95ns)   --->   "%p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 202 'hadd' 'p_r_M_imag_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [4/5] (2.95ns)   --->   "%p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7"   --->   Operation 203 'hsub' 'p_r_9' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 204 [5/5] (2.95ns)   --->   "%p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7"   --->   Operation 204 'hadd' 'p_r_M_imag_102' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 205 [5/5] (2.95ns)   --->   "%p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8"   --->   Operation 205 'hsub' 'p_r_10' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 206 [5/5] (2.95ns)   --->   "%p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8"   --->   Operation 206 'hadd' 'p_r_M_imag_103' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.95>
ST_12 : Operation 207 [3/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 207 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [3/5] (2.95ns)   --->   "%p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 208 'hadd' 'p_r_M_imag_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [3/5] (2.95ns)   --->   "%p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7"   --->   Operation 209 'hsub' 'p_r_9' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 210 [4/5] (2.95ns)   --->   "%p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7"   --->   Operation 210 'hadd' 'p_r_M_imag_102' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [4/5] (2.95ns)   --->   "%p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8"   --->   Operation 211 'hsub' 'p_r_10' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [4/5] (2.95ns)   --->   "%p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8"   --->   Operation 212 'hadd' 'p_r_M_imag_103' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.95>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i12 %add_ln328"   --->   Operation 213 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%I_addr_20 = getelementptr i32 %I, i64 0, i64 %zext_ln328"   --->   Operation 214 'getelementptr' 'I_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [2/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 215 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [2/5] (2.95ns)   --->   "%p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 216 'hadd' 'p_r_M_imag_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [2/5] (2.95ns)   --->   "%p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7"   --->   Operation 217 'hsub' 'p_r_9' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [3/5] (2.95ns)   --->   "%p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7"   --->   Operation 218 'hadd' 'p_r_M_imag_102' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [3/5] (2.95ns)   --->   "%p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8"   --->   Operation 219 'hsub' 'p_r_10' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [3/5] (2.95ns)   --->   "%p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8"   --->   Operation 220 'hadd' 'p_r_M_imag_103' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [2/2] (1.35ns)   --->   "%I_load_22 = load i12 %I_addr_20"   --->   Operation 221 'load' 'I_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.95>
ST_14 : Operation 222 [1/5] (2.95ns)   --->   "%p_r = hsub i16 %mul_i_i, i16 %mul3_i_i"   --->   Operation 222 'hsub' 'p_r' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [1/5] (2.95ns)   --->   "%p_r_M_imag_92 = hadd i16 %mul6_i_i, i16 %mul9_i_i"   --->   Operation 223 'hadd' 'p_r_M_imag_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/5] (2.95ns)   --->   "%p_r_9 = hsub i16 %mul_i_i7, i16 %mul3_i_i7"   --->   Operation 224 'hsub' 'p_r_9' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [2/5] (2.95ns)   --->   "%p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7"   --->   Operation 225 'hadd' 'p_r_M_imag_102' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [2/5] (2.95ns)   --->   "%p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8"   --->   Operation 226 'hsub' 'p_r_10' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [2/5] (2.95ns)   --->   "%p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8"   --->   Operation 227 'hadd' 'p_r_M_imag_103' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/2] (1.35ns)   --->   "%I_load_22 = load i12 %I_addr_20"   --->   Operation 228 'load' 'I_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i32 %I_load_22"   --->   Operation 229 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%p_r_M_real_82 = bitcast i16 %trunc_ln328"   --->   Operation 230 'bitcast' 'p_r_M_real_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln328_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %I_load_22, i32 16, i32 31"   --->   Operation 231 'partselect' 'trunc_ln328_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%p_r_M_imag_90 = bitcast i16 %trunc_ln328_4"   --->   Operation 232 'bitcast' 'p_r_M_imag_90' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.95>
ST_15 : Operation 233 [1/5] (2.95ns)   --->   "%p_r_M_imag_102 = hadd i16 %mul6_i_i7, i16 %mul9_i_i7"   --->   Operation 233 'hadd' 'p_r_M_imag_102' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/5] (2.95ns)   --->   "%p_r_10 = hsub i16 %mul_i_i8, i16 %mul3_i_i8"   --->   Operation 234 'hsub' 'p_r_10' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/5] (2.95ns)   --->   "%p_r_M_imag_103 = hadd i16 %mul6_i_i8, i16 %mul9_i_i8"   --->   Operation 235 'hadd' 'p_r_M_imag_103' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [5/5] (2.95ns)   --->   "%p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 236 'hadd' 'p_r_M_real_91' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 237 [5/5] (2.95ns)   --->   "%p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 237 'hsub' 'p_r_M_real_89' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.95>
ST_16 : Operation 238 [4/5] (2.95ns)   --->   "%p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 238 'hadd' 'p_r_M_real_91' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [5/5] (2.95ns)   --->   "%p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 239 'hadd' 'p_r_M_imag_99' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [5/5] (2.95ns)   --->   "%p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10"   --->   Operation 240 'hadd' 'p_r_M_real_94' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [5/5] (2.95ns)   --->   "%p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 241 'hadd' 'p_r_M_imag_104' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [4/5] (2.95ns)   --->   "%p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 242 'hsub' 'p_r_M_real_89' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [5/5] (2.95ns)   --->   "%p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 243 'hsub' 'p_r_M_imag_97' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [5/5] (2.95ns)   --->   "%p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10"   --->   Operation 244 'hsub' 'p_r_M_real_95' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [5/5] (2.95ns)   --->   "%p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 245 'hsub' 'p_r_M_imag_105' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 246 [3/5] (2.95ns)   --->   "%p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 246 'hadd' 'p_r_M_real_91' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [4/5] (2.95ns)   --->   "%p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 247 'hadd' 'p_r_M_imag_99' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [4/5] (2.95ns)   --->   "%p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10"   --->   Operation 248 'hadd' 'p_r_M_real_94' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [4/5] (2.95ns)   --->   "%p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 249 'hadd' 'p_r_M_imag_104' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [3/5] (2.95ns)   --->   "%p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 250 'hsub' 'p_r_M_real_89' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [4/5] (2.95ns)   --->   "%p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 251 'hsub' 'p_r_M_imag_97' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [4/5] (2.95ns)   --->   "%p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10"   --->   Operation 252 'hsub' 'p_r_M_real_95' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [4/5] (2.95ns)   --->   "%p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 253 'hsub' 'p_r_M_imag_105' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.95>
ST_18 : Operation 254 [2/5] (2.95ns)   --->   "%p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 254 'hadd' 'p_r_M_real_91' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [3/5] (2.95ns)   --->   "%p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 255 'hadd' 'p_r_M_imag_99' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [3/5] (2.95ns)   --->   "%p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10"   --->   Operation 256 'hadd' 'p_r_M_real_94' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [3/5] (2.95ns)   --->   "%p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 257 'hadd' 'p_r_M_imag_104' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [2/5] (2.95ns)   --->   "%p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 258 'hsub' 'p_r_M_real_89' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [3/5] (2.95ns)   --->   "%p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 259 'hsub' 'p_r_M_imag_97' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [3/5] (2.95ns)   --->   "%p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10"   --->   Operation 260 'hsub' 'p_r_M_real_95' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [3/5] (2.95ns)   --->   "%p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 261 'hsub' 'p_r_M_imag_105' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.95>
ST_19 : Operation 262 [1/5] (2.95ns)   --->   "%p_r_M_real_91 = hadd i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 262 'hadd' 'p_r_M_real_91' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/5] (2.95ns)   --->   "%p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 263 'hadd' 'p_r_M_imag_99' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 264 [2/5] (2.95ns)   --->   "%p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10"   --->   Operation 264 'hadd' 'p_r_M_real_94' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 265 [2/5] (2.95ns)   --->   "%p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 265 'hadd' 'p_r_M_imag_104' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/5] (2.95ns)   --->   "%p_r_M_real_89 = hsub i16 %p_r_M_real_82, i16 %p_r_9"   --->   Operation 266 'hsub' 'p_r_M_real_89' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [2/5] (2.95ns)   --->   "%p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 267 'hsub' 'p_r_M_imag_97' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 268 [2/5] (2.95ns)   --->   "%p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10"   --->   Operation 268 'hsub' 'p_r_M_real_95' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [2/5] (2.95ns)   --->   "%p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 269 'hsub' 'p_r_M_imag_105' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.95>
ST_20 : Operation 270 [1/5] (2.95ns)   --->   "%p_r_M_imag_99 = hadd i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 270 'hadd' 'p_r_M_imag_99' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/5] (2.95ns)   --->   "%p_r_M_real_94 = hadd i16 %p_r, i16 %p_r_10"   --->   Operation 271 'hadd' 'p_r_M_real_94' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/5] (2.95ns)   --->   "%p_r_M_imag_104 = hadd i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 272 'hadd' 'p_r_M_imag_104' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/5] (2.95ns)   --->   "%p_r_M_imag_97 = hsub i16 %p_r_M_imag_90, i16 %p_r_M_imag_102"   --->   Operation 273 'hsub' 'p_r_M_imag_97' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/5] (2.95ns)   --->   "%p_r_M_real_95 = hsub i16 %p_r, i16 %p_r_10"   --->   Operation 274 'hsub' 'p_r_M_real_95' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/5] (2.95ns)   --->   "%p_r_M_imag_105 = hsub i16 %p_r_M_imag_92, i16 %p_r_M_imag_103"   --->   Operation 275 'hsub' 'p_r_M_imag_105' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.95>
ST_21 : Operation 276 [5/5] (2.95ns)   --->   "%p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 276 'hadd' 'p_r_M_real_88' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [5/5] (2.95ns)   --->   "%p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 277 'hadd' 'p_r_M_imag_96' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 278 [5/5] (2.95ns)   --->   "%p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 278 'hadd' 'p_r_M_real_90' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [5/5] (2.95ns)   --->   "%p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 279 'hadd' 'p_r_M_imag_98' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [5/5] (2.95ns)   --->   "%p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 280 'hsub' 'p_r_M_real_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [5/5] (2.95ns)   --->   "%p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 281 'hsub' 'p_r_M_imag_100' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.95>
ST_22 : Operation 282 [4/5] (2.95ns)   --->   "%p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 282 'hadd' 'p_r_M_real_88' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 283 [4/5] (2.95ns)   --->   "%p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 283 'hadd' 'p_r_M_imag_96' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [4/5] (2.95ns)   --->   "%p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 284 'hadd' 'p_r_M_real_90' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 285 [4/5] (2.95ns)   --->   "%p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 285 'hadd' 'p_r_M_imag_98' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [4/5] (2.95ns)   --->   "%p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 286 'hsub' 'p_r_M_real_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [4/5] (2.95ns)   --->   "%p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 287 'hsub' 'p_r_M_imag_100' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [5/5] (2.95ns)   --->   "%p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 288 'hsub' 'p_r_M_real_93' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [5/5] (2.95ns)   --->   "%p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 289 'hsub' 'p_r_M_imag_101' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.95>
ST_23 : Operation 290 [3/5] (2.95ns)   --->   "%p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 290 'hadd' 'p_r_M_real_88' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [3/5] (2.95ns)   --->   "%p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 291 'hadd' 'p_r_M_imag_96' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 292 [3/5] (2.95ns)   --->   "%p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 292 'hadd' 'p_r_M_real_90' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 293 [3/5] (2.95ns)   --->   "%p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 293 'hadd' 'p_r_M_imag_98' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 294 [3/5] (2.95ns)   --->   "%p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 294 'hsub' 'p_r_M_real_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 295 [3/5] (2.95ns)   --->   "%p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 295 'hsub' 'p_r_M_imag_100' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [4/5] (2.95ns)   --->   "%p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 296 'hsub' 'p_r_M_real_93' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 297 [4/5] (2.95ns)   --->   "%p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 297 'hsub' 'p_r_M_imag_101' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.95>
ST_24 : Operation 298 [2/5] (2.95ns)   --->   "%p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 298 'hadd' 'p_r_M_real_88' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 299 [2/5] (2.95ns)   --->   "%p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 299 'hadd' 'p_r_M_imag_96' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 300 [2/5] (2.95ns)   --->   "%p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 300 'hadd' 'p_r_M_real_90' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [2/5] (2.95ns)   --->   "%p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 301 'hadd' 'p_r_M_imag_98' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 302 [2/5] (2.95ns)   --->   "%p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 302 'hsub' 'p_r_M_real_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 303 [2/5] (2.95ns)   --->   "%p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 303 'hsub' 'p_r_M_imag_100' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 304 [3/5] (2.95ns)   --->   "%p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 304 'hsub' 'p_r_M_real_93' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 305 [3/5] (2.95ns)   --->   "%p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 305 'hsub' 'p_r_M_imag_101' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.95>
ST_25 : Operation 306 [1/5] (2.95ns)   --->   "%p_r_M_real_88 = hadd i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 306 'hadd' 'p_r_M_real_88' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 307 [1/5] (2.95ns)   --->   "%p_r_M_imag_96 = hadd i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 307 'hadd' 'p_r_M_imag_96' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i16 %p_r_M_real_88" [src/fft.cpp:36]   --->   Operation 308 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln36_4 = bitcast i16 %p_r_M_imag_96" [src/fft.cpp:36]   --->   Operation 309 'bitcast' 'bitcast_ln36_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%add3_i_i290_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln36_4, i16 %bitcast_ln36" [src/fft.cpp:36]   --->   Operation 310 'bitconcatenate' 'add3_i_i290_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/5] (2.95ns)   --->   "%p_r_M_real_90 = hadd i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 311 'hadd' 'p_r_M_real_90' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 312 [1/5] (2.95ns)   --->   "%p_r_M_imag_98 = hadd i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 312 'hadd' 'p_r_M_imag_98' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i16 %p_r_M_real_90" [src/fft.cpp:37]   --->   Operation 313 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln37_4 = bitcast i16 %p_r_M_imag_98" [src/fft.cpp:37]   --->   Operation 314 'bitcast' 'bitcast_ln37_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%add3_i_i294_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln37_4, i16 %bitcast_ln37" [src/fft.cpp:37]   --->   Operation 315 'bitconcatenate' 'add3_i_i294_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/5] (2.95ns)   --->   "%p_r_M_real_92 = hsub i16 %p_r_M_real_91, i16 %p_r_M_real_94"   --->   Operation 316 'hsub' 'p_r_M_real_92' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 317 [1/5] (2.95ns)   --->   "%p_r_M_imag_100 = hsub i16 %p_r_M_imag_99, i16 %p_r_M_imag_104"   --->   Operation 317 'hsub' 'p_r_M_imag_100' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i16 %p_r_M_real_92" [src/fft.cpp:38]   --->   Operation 318 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln38_4 = bitcast i16 %p_r_M_imag_100" [src/fft.cpp:38]   --->   Operation 319 'bitcast' 'bitcast_ln38_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%sub3_i_i298_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln38_4, i16 %bitcast_ln38" [src/fft.cpp:38]   --->   Operation 320 'bitconcatenate' 'sub3_i_i298_partset' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 321 [2/5] (2.95ns)   --->   "%p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 321 'hsub' 'p_r_M_real_93' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 322 [2/5] (2.95ns)   --->   "%p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 322 'hsub' 'p_r_M_imag_101' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 341 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.95>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%X_addr18 = getelementptr i32 %X, i64 0, i64 %zext_ln328" [src/fft.cpp:36]   --->   Operation 323 'getelementptr' 'X_addr18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%X_addr = getelementptr i32 %X, i64 0, i64 %zext_ln388_11" [src/fft.cpp:37]   --->   Operation 324 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (1.35ns)   --->   "%store_ln36 = store i32 %add3_i_i290_partset, i12 %X_addr18" [src/fft.cpp:36]   --->   Operation 325 'store' 'store_ln36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 326 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %add3_i_i294_partset, i12 %X_addr" [src/fft.cpp:37]   --->   Operation 326 'store' 'store_ln37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 327 [1/5] (2.95ns)   --->   "%p_r_M_real_93 = hsub i16 %p_r_M_real_89, i16 %p_r_M_real_95"   --->   Operation 327 'hsub' 'p_r_M_real_93' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/5] (2.95ns)   --->   "%p_r_M_imag_101 = hsub i16 %p_r_M_imag_97, i16 %p_r_M_imag_105"   --->   Operation 328 'hsub' 'p_r_M_imag_101' <Predicate = true> <Delay = 2.95> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i16 %p_r_M_real_93" [src/fft.cpp:39]   --->   Operation 329 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i16 %p_r_M_imag_101" [src/fft.cpp:39]   --->   Operation 330 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%sub3_i_i302_partset = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %bitcast_ln39_4, i16 %bitcast_ln39" [src/fft.cpp:39]   --->   Operation 331 'bitconcatenate' 'sub3_i_i302_partset' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 1.35>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @SKIP_X_SKIP_Y_str"   --->   Operation 332 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 333 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:25]   --->   Operation 334 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/fft.cpp:10]   --->   Operation 335 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%X_addr_14 = getelementptr i32 %X, i64 0, i64 %zext_ln388" [src/fft.cpp:38]   --->   Operation 336 'getelementptr' 'X_addr_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%X_addr_15 = getelementptr i32 %X, i64 0, i64 %zext_ln388_12" [src/fft.cpp:39]   --->   Operation 337 'getelementptr' 'X_addr_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (1.35ns)   --->   "%store_ln38 = store i32 %sub3_i_i298_partset, i12 %X_addr_14" [src/fft.cpp:38]   --->   Operation 338 'store' 'store_ln38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 339 [1/1] (1.35ns)   --->   "%store_ln39 = store i32 %sub3_i_i302_partset, i12 %X_addr_15" [src/fft.cpp:39]   --->   Operation 339 'store' 'store_ln39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body26" [src/fft.cpp:22]   --->   Operation 340 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ w_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k2                    (alloca           ) [ 0110000000000000000000000000]
j2                    (alloca           ) [ 0111000000000000000000000000]
m2                    (alloca           ) [ 0111000000000000000000000000]
j1                    (alloca           ) [ 0110000000000000000000000000]
m1                    (alloca           ) [ 0110000000000000000000000000]
indvar_flatten        (alloca           ) [ 0110000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000000000000000]
trunc_ln17_read       (read             ) [ 0010000000000000000000000000]
bound_read            (read             ) [ 0010000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
j1_19                 (load             ) [ 0000000000000000000000000000]
m1_13                 (load             ) [ 0000000000000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000000000000]
trunc_ln1027          (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_24       (trunc            ) [ 0000000000000000000000000000]
add40                 (add              ) [ 0101000000000000000000000000]
icmp_ln1027           (icmp             ) [ 0111111111111111111111111100]
add_ln1027            (add              ) [ 0000000000000000000000000000]
br_ln1027             (br               ) [ 0000000000000000000000000000]
k2_load               (load             ) [ 0000000000000000000000000000]
icmp_ln50             (icmp             ) [ 0000000000000000000000000000]
j1_20                 (add              ) [ 0000000000000000000000000000]
icmp_ln54             (icmp             ) [ 0000000000000000000000000000]
add_ln57              (add              ) [ 0000000000000000000000000000]
j1_21                 (select           ) [ 0000000000000000000000000000]
m1_14                 (select           ) [ 0000000000000000000000000000]
j1_22                 (select           ) [ 0000000000000000000000000000]
m1_15                 (select           ) [ 0000000000000000000000000000]
icmp_ln1027_9         (icmp             ) [ 0101000000000000000000000000]
select_ln1027_16      (select           ) [ 0101000000000000000000000000]
trunc_ln1027_25       (trunc            ) [ 0101000000000000000000000000]
trunc_ln1027_26       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_27       (trunc            ) [ 0000000000000000000000000000]
add40_mid1            (add              ) [ 0101000000000000000000000000]
select_ln1027_18      (select           ) [ 0000000000000000000000000000]
add_ln22              (add              ) [ 0000000000000000000000000000]
k2_6                  (select           ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
j2_load               (load             ) [ 0000000000000000000000000000]
m2_load               (load             ) [ 0000000000000000000000000000]
select_ln1027         (select           ) [ 0000000000000000000000000000]
select_ln1027_15      (select           ) [ 0010100000000000000000000000]
select_ln1027_17      (select           ) [ 0010100000000000000000000000]
add_ln1027_3          (add              ) [ 0010100000000000000000000000]
zext_ln1027           (zext             ) [ 0000000000000000000000000000]
w_6_addr              (getelementptr    ) [ 0010100000000000000000000000]
w_11_addr             (getelementptr    ) [ 0010100000000000000000000000]
trunc_ln1027_28       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_29       (trunc            ) [ 0000000000000000000000000000]
trunc_ln1027_30       (trunc            ) [ 0000000000000000000000000000]
add_ln28              (add              ) [ 0110110000000000000000000000]
add_ln29              (add              ) [ 0010100000000000000000000000]
add_ln30              (add              ) [ 0010100000000000000000000000]
icmp_ln40             (icmp             ) [ 0000000000000000000000000000]
j2_10                 (add              ) [ 0000000000000000000000000000]
icmp_ln44             (icmp             ) [ 0000000000000000000000000000]
add_ln47              (add              ) [ 0000000000000000000000000000]
j2_11                 (select           ) [ 0000000000000000000000000000]
m2_7                  (select           ) [ 0000000000000000000000000000]
j2_12                 (select           ) [ 0000000000000000000000000000]
m2_8                  (select           ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
store_ln22            (store            ) [ 0000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000000000]
w_6_load              (load             ) [ 0110011111000000000000000000]
w_11_load             (load             ) [ 0110011111000000000000000000]
zext_ln27             (zext             ) [ 0000000000000000000000000000]
w_6_addr_1            (getelementptr    ) [ 0100010000000000000000000000]
w_11_addr_1           (getelementptr    ) [ 0100010000000000000000000000]
add_ln388             (add              ) [ 0000000000000000000000000000]
zext_ln388            (zext             ) [ 0110011111111111111111111111]
I_addr                (getelementptr    ) [ 0100010000000000000000000000]
add_ln328             (add              ) [ 0110011111111100000000000000]
add_ln388_7           (add              ) [ 0000000000000000000000000000]
zext_ln388_11         (zext             ) [ 0110011111111111111111111110]
I_addr_21             (getelementptr    ) [ 0100010000000000000000000000]
add_ln388_8           (add              ) [ 0100010000000000000000000000]
w2_M_real             (load             ) [ 0110001111100000000000000000]
w2_M_imag             (load             ) [ 0110001111100000000000000000]
zext_ln28             (zext             ) [ 0000000000000000000000000000]
w_6_addr_2            (getelementptr    ) [ 0010001000000000000000000000]
w_11_addr_2           (getelementptr    ) [ 0010001000000000000000000000]
I_load                (load             ) [ 0000000000000000000000000000]
trunc_ln388           (trunc            ) [ 0000000000000000000000000000]
p_r_M_real            (bitcast          ) [ 0110001111000000000000000000]
trunc_ln388_s         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag            (bitcast          ) [ 0110001111000000000000000000]
zext_ln388_12         (zext             ) [ 0110001111111111111111111111]
I_addr_22             (getelementptr    ) [ 0010001000000000000000000000]
I_load_20             (load             ) [ 0000000000000000000000000000]
trunc_ln388_13        (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_78         (bitcast          ) [ 0110001111100000000000000000]
trunc_ln388_6         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_86         (bitcast          ) [ 0110001111100000000000000000]
w12_M_real            (load             ) [ 0110000111100000000000000000]
w12_M_imag            (load             ) [ 0110000111100000000000000000]
I_load_21             (load             ) [ 0000000000000000000000000000]
trunc_ln388_14        (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_80         (bitcast          ) [ 0110000111100000000000000000]
trunc_ln388_8         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_88         (bitcast          ) [ 0110000111100000000000000000]
mul_i_i               (hmul             ) [ 0110000000111110000000000000]
mul3_i_i              (hmul             ) [ 0110000000111110000000000000]
mul6_i_i              (hmul             ) [ 0110000000111110000000000000]
mul9_i_i              (hmul             ) [ 0110000000111110000000000000]
mul_i_i7              (hmul             ) [ 0110000000111110000000000000]
mul3_i_i7             (hmul             ) [ 0110000000111110000000000000]
mul6_i_i7             (hmul             ) [ 0110000000011111000000000000]
mul9_i_i7             (hmul             ) [ 0110000000011111000000000000]
mul_i_i8              (hmul             ) [ 0110000000011111000000000000]
mul3_i_i8             (hmul             ) [ 0110000000011111000000000000]
mul6_i_i8             (hmul             ) [ 0110000000011111000000000000]
mul9_i_i8             (hmul             ) [ 0110000000011111000000000000]
zext_ln328            (zext             ) [ 0110000000000011111111111110]
I_addr_20             (getelementptr    ) [ 0010000000000010000000000000]
p_r                   (hsub             ) [ 0110000000000001111110000000]
p_r_M_imag_92         (hadd             ) [ 0110000000000001111110000000]
p_r_9                 (hsub             ) [ 0110000000000001111100000000]
I_load_22             (load             ) [ 0000000000000000000000000000]
trunc_ln328           (trunc            ) [ 0000000000000000000000000000]
p_r_M_real_82         (bitcast          ) [ 0110000000000001111100000000]
trunc_ln328_4         (partselect       ) [ 0000000000000000000000000000]
p_r_M_imag_90         (bitcast          ) [ 0110000000000001111110000000]
p_r_M_imag_102        (hadd             ) [ 0110000000000000111110000000]
p_r_10                (hsub             ) [ 0110000000000000111110000000]
p_r_M_imag_103        (hadd             ) [ 0110000000000000111110000000]
p_r_M_real_91         (hadd             ) [ 0110000000000000000011111100]
p_r_M_real_89         (hsub             ) [ 0110000000000000000011111110]
p_r_M_imag_99         (hadd             ) [ 0110000000000000000001111100]
p_r_M_real_94         (hadd             ) [ 0110000000000000000001111100]
p_r_M_imag_104        (hadd             ) [ 0110000000000000000001111100]
p_r_M_imag_97         (hsub             ) [ 0110000000000000000001111110]
p_r_M_real_95         (hsub             ) [ 0110000000000000000001111110]
p_r_M_imag_105        (hsub             ) [ 0110000000000000000001111110]
p_r_M_real_88         (hadd             ) [ 0000000000000000000000000000]
p_r_M_imag_96         (hadd             ) [ 0000000000000000000000000000]
bitcast_ln36          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln36_4        (bitcast          ) [ 0000000000000000000000000000]
add3_i_i290_partset   (bitconcatenate   ) [ 0010000000000000000000000010]
p_r_M_real_90         (hadd             ) [ 0000000000000000000000000000]
p_r_M_imag_98         (hadd             ) [ 0000000000000000000000000000]
bitcast_ln37          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln37_4        (bitcast          ) [ 0000000000000000000000000000]
add3_i_i294_partset   (bitconcatenate   ) [ 0010000000000000000000000010]
p_r_M_real_92         (hsub             ) [ 0000000000000000000000000000]
p_r_M_imag_100        (hsub             ) [ 0000000000000000000000000000]
bitcast_ln38          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln38_4        (bitcast          ) [ 0000000000000000000000000000]
sub3_i_i298_partset   (bitconcatenate   ) [ 0110000000000000000000000011]
X_addr18              (getelementptr    ) [ 0000000000000000000000000000]
X_addr                (getelementptr    ) [ 0000000000000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000000]
store_ln37            (store            ) [ 0000000000000000000000000000]
p_r_M_real_93         (hsub             ) [ 0000000000000000000000000000]
p_r_M_imag_101        (hsub             ) [ 0000000000000000000000000000]
bitcast_ln39          (bitcast          ) [ 0000000000000000000000000000]
bitcast_ln39_4        (bitcast          ) [ 0000000000000000000000000000]
sub3_i_i302_partset   (bitconcatenate   ) [ 0100000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000]
specpipeline_ln25     (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln10     (specloopname     ) [ 0000000000000000000000000000]
X_addr_14             (getelementptr    ) [ 0000000000000000000000000000]
X_addr_15             (getelementptr    ) [ 0000000000000000000000000000]
store_ln38            (store            ) [ 0000000000000000000000000000]
store_ln39            (store            ) [ 0000000000000000000000000000]
br_ln22               (br               ) [ 0000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln17">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SKIP_X_SKIP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="k2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="m2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="m1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="trunc_ln17_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln17_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bound_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="14" slack="0"/>
<pin id="109" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="w_6_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_6_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="1"/>
<pin id="127" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_6_load/3 w2_M_real/4 w12_M_real/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="w_11_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_11_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="142" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="1"/>
<pin id="144" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_11_load/3 w2_M_imag/4 w12_M_imag/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="w_6_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_6_addr_1/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="w_11_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_11_addr_1/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="I_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="12" slack="0"/>
<pin id="166" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
<pin id="177" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="I_load/4 I_load_20/4 I_load_21/5 I_load_22/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="I_addr_21_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="12" slack="0"/>
<pin id="183" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_21/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="w_6_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_6_addr_2/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="w_11_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_11_addr_2/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="I_addr_22_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="12" slack="0"/>
<pin id="207" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_22/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="I_addr_20_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="12" slack="0"/>
<pin id="215" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="I_addr_20/13 "/>
</bind>
</comp>

<comp id="219" class="1004" name="X_addr18_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="13"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr18/26 "/>
</bind>
</comp>

<comp id="226" class="1004" name="X_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="12" slack="22"/>
<pin id="230" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/26 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="12" slack="1"/>
<pin id="239" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="241" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/26 store_ln37/26 store_ln38/27 store_ln39/27 "/>
</bind>
</comp>

<comp id="244" class="1004" name="X_addr_14_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="12" slack="23"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_14/27 "/>
</bind>
</comp>

<comp id="251" class="1004" name="X_addr_15_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="12" slack="22"/>
<pin id="255" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_15/27 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="0" index="1" bw="16" slack="1"/>
<pin id="263" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_92/10 p_r_M_imag_102/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="1"/>
<pin id="266" dir="0" index="1" bw="16" slack="1"/>
<pin id="267" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_103/11 p_r_M_imag_99/16 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="1"/>
<pin id="270" dir="0" index="1" bw="16" slack="1"/>
<pin id="271" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_91/15 p_r_M_real_94/16 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="2"/>
<pin id="274" dir="0" index="1" bw="16" slack="1"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_104/16 p_r_M_real_88/21 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="1"/>
<pin id="278" dir="0" index="1" bw="16" slack="1"/>
<pin id="279" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_96/21 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="2"/>
<pin id="282" dir="0" index="1" bw="16" slack="1"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_real_90/21 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="0" index="1" bw="16" slack="1"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="p_r_M_imag_98/21 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="1"/>
<pin id="290" dir="0" index="1" bw="16" slack="1"/>
<pin id="291" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r/10 p_r_10/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_9/10 p_r_M_real_89/15 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="2"/>
<pin id="298" dir="0" index="1" bw="16" slack="1"/>
<pin id="299" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_97/16 p_r_M_real_92/21 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="0" index="1" bw="16" slack="1"/>
<pin id="303" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_95/16 p_r_M_imag_100/21 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="2"/>
<pin id="306" dir="0" index="1" bw="16" slack="1"/>
<pin id="307" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_105/16 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="3"/>
<pin id="310" dir="0" index="1" bw="16" slack="2"/>
<pin id="311" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_real_93/22 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="2"/>
<pin id="314" dir="0" index="1" bw="16" slack="2"/>
<pin id="315" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="p_r_M_imag_101/22 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="1"/>
<pin id="318" dir="0" index="1" bw="16" slack="2"/>
<pin id="319" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i/6 mul6_i_i7/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="1"/>
<pin id="322" dir="0" index="1" bw="16" slack="2"/>
<pin id="323" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i/6 mul9_i_i7/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="0" index="1" bw="16" slack="1"/>
<pin id="327" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul6_i_i/6 mul_i_i8/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="1"/>
<pin id="330" dir="0" index="1" bw="16" slack="1"/>
<pin id="331" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul9_i_i/6 mul3_i_i8/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="1"/>
<pin id="334" dir="0" index="1" bw="16" slack="1"/>
<pin id="335" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul_i_i7/6 mul6_i_i8/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="1"/>
<pin id="338" dir="0" index="1" bw="16" slack="1"/>
<pin id="339" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul3_i_i7/6 mul9_i_i8/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_s/5 trunc_ln388_8/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln388_6/5 trunc_ln328_4/14 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln0_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="14" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln0_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln0_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln0_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln0_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln0_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="7" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="j1_19_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_19/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="m1_13_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_13/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="indvar_flatten_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="1"/>
<pin id="398" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln1027_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln1027_24_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_24/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add40_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add40/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln1027_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="14" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln1027_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="k2_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k2_load/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln50_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="j1_20_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1_20/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln54_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln57_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="j1_21_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_21/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="m1_14_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="32" slack="0"/>
<pin id="463" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_14/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="j1_22_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="0"/>
<pin id="470" dir="0" index="2" bw="32" slack="0"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j1_22/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="m1_15_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m1_15/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln1027_9_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="0" index="1" bw="7" slack="1"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_9/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln1027_16_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="0"/>
<pin id="492" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_16/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln1027_25_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_25/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln1027_26_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_26/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln1027_27_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_27/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add40_mid1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add40_mid1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln1027_18_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_18/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln22_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="k2_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="7" slack="0"/>
<pin id="531" dir="0" index="2" bw="7" slack="0"/>
<pin id="532" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k2_6/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln22_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="0"/>
<pin id="538" dir="0" index="1" bw="14" slack="1"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln22_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln22_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="store_ln22_store_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="0"/>
<pin id="553" dir="0" index="1" bw="7" slack="1"/>
<pin id="554" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="j2_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j2_load/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="m2_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="2"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_load/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln1027_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln1027_15_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_15/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln1027_17_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="6" slack="1"/>
<pin id="579" dir="0" index="2" bw="6" slack="1"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_17/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln1027_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="0" index="1" bw="4" slack="0"/>
<pin id="584" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027_3/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln1027_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln1027_28_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_28/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln1027_29_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_29/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln1027_30_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027_30/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln28_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="1"/>
<pin id="607" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln29_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="12" slack="0"/>
<pin id="611" dir="0" index="1" bw="12" slack="0"/>
<pin id="612" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln30_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln40_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="j2_10_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j2_10/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln44_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln47_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="5" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="j2_11_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="32" slack="0"/>
<pin id="649" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_11/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="m2_7_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="32" slack="0"/>
<pin id="657" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m2_7/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="j2_12_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_12/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="m2_8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="32" slack="0"/>
<pin id="673" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m2_8/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln22_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="2"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln22_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="2"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="12" slack="0"/>
<pin id="689" dir="0" index="1" bw="6" slack="1"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="0"/>
<pin id="696" dir="0" index="1" bw="6" slack="1"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln27_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln388_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="1"/>
<pin id="709" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln388_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="add_ln328_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="12" slack="0"/>
<pin id="718" dir="0" index="1" bw="12" slack="1"/>
<pin id="719" dir="1" index="2" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln388_7_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="0"/>
<pin id="723" dir="0" index="1" bw="12" slack="1"/>
<pin id="724" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_7/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln388_11_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_11/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln388_8_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="12" slack="0"/>
<pin id="733" dir="0" index="1" bw="12" slack="1"/>
<pin id="734" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln388_8/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln28_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="2"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln388_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_r_M_real_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="0"/>
<pin id="747" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_r_M_imag_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln388_12_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="12" slack="1"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_12/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln388_13_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_13/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_r_M_real_78_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_78/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_r_M_imag_86_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_86/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln388_14_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln388_14/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="p_r_M_real_80_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_80/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_r_M_imag_88_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_88/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln328_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="9"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln328/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln328_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln328/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_r_M_real_82_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_82/14 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_r_M_imag_90_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_90/14 "/>
</bind>
</comp>

<comp id="797" class="1004" name="bitcast_ln36_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/25 "/>
</bind>
</comp>

<comp id="801" class="1004" name="bitcast_ln36_4_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36_4/25 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add3_i_i290_partset_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="16" slack="0"/>
<pin id="808" dir="0" index="2" bw="16" slack="0"/>
<pin id="809" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i290_partset/25 "/>
</bind>
</comp>

<comp id="813" class="1004" name="bitcast_ln37_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="0"/>
<pin id="815" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/25 "/>
</bind>
</comp>

<comp id="817" class="1004" name="bitcast_ln37_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="0"/>
<pin id="819" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37_4/25 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add3_i_i294_partset_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="16" slack="0"/>
<pin id="824" dir="0" index="2" bw="16" slack="0"/>
<pin id="825" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add3_i_i294_partset/25 "/>
</bind>
</comp>

<comp id="829" class="1004" name="bitcast_ln38_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/25 "/>
</bind>
</comp>

<comp id="833" class="1004" name="bitcast_ln38_4_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="0"/>
<pin id="835" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38_4/25 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sub3_i_i298_partset_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="0" index="1" bw="16" slack="0"/>
<pin id="840" dir="0" index="2" bw="16" slack="0"/>
<pin id="841" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i298_partset/25 "/>
</bind>
</comp>

<comp id="845" class="1004" name="bitcast_ln39_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="0"/>
<pin id="847" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/26 "/>
</bind>
</comp>

<comp id="849" class="1004" name="bitcast_ln39_4_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="0"/>
<pin id="851" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_4/26 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sub3_i_i302_partset_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="0" index="1" bw="16" slack="0"/>
<pin id="856" dir="0" index="2" bw="16" slack="0"/>
<pin id="857" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sub3_i_i302_partset/26 "/>
</bind>
</comp>

<comp id="861" class="1005" name="k2_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="0"/>
<pin id="863" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="j2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="m2_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m2 "/>
</bind>
</comp>

<comp id="882" class="1005" name="j1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="889" class="1005" name="m1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="indvar_flatten_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="14" slack="0"/>
<pin id="898" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="903" class="1005" name="trunc_ln17_read_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="7" slack="1"/>
<pin id="905" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17_read "/>
</bind>
</comp>

<comp id="908" class="1005" name="bound_read_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="14" slack="1"/>
<pin id="910" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="913" class="1005" name="add40_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="1"/>
<pin id="915" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add40 "/>
</bind>
</comp>

<comp id="918" class="1005" name="icmp_ln1027_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="922" class="1005" name="icmp_ln1027_9_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027_9 "/>
</bind>
</comp>

<comp id="929" class="1005" name="select_ln1027_16_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_16 "/>
</bind>
</comp>

<comp id="934" class="1005" name="trunc_ln1027_25_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="2" slack="1"/>
<pin id="936" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1027_25 "/>
</bind>
</comp>

<comp id="939" class="1005" name="add40_mid1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="1"/>
<pin id="941" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add40_mid1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="select_ln1027_15_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_15 "/>
</bind>
</comp>

<comp id="949" class="1005" name="select_ln1027_17_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="6" slack="1"/>
<pin id="951" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_17 "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln1027_3_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="1"/>
<pin id="956" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1027_3 "/>
</bind>
</comp>

<comp id="959" class="1005" name="w_6_addr_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="1"/>
<pin id="961" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_6_addr "/>
</bind>
</comp>

<comp id="964" class="1005" name="w_11_addr_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="5" slack="1"/>
<pin id="966" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_11_addr "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln28_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="2"/>
<pin id="971" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="974" class="1005" name="add_ln29_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="12" slack="1"/>
<pin id="976" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="980" class="1005" name="add_ln30_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="12" slack="1"/>
<pin id="982" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="986" class="1005" name="w_6_load_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="2"/>
<pin id="988" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w_6_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="w_11_load_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="16" slack="2"/>
<pin id="994" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="w_11_load "/>
</bind>
</comp>

<comp id="998" class="1005" name="w_6_addr_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="1"/>
<pin id="1000" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_6_addr_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="w_11_addr_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="1"/>
<pin id="1005" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_11_addr_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="zext_ln388_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="23"/>
<pin id="1010" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="zext_ln388 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="I_addr_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="12" slack="1"/>
<pin id="1015" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr "/>
</bind>
</comp>

<comp id="1018" class="1005" name="add_ln328_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="12" slack="9"/>
<pin id="1020" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="add_ln328 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="zext_ln388_11_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="64" slack="22"/>
<pin id="1025" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_11 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="I_addr_21_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="12" slack="1"/>
<pin id="1030" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_21 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="add_ln388_8_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="12" slack="1"/>
<pin id="1035" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln388_8 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="w2_M_real_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_M_real "/>
</bind>
</comp>

<comp id="1044" class="1005" name="w2_M_imag_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="1"/>
<pin id="1046" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w2_M_imag "/>
</bind>
</comp>

<comp id="1050" class="1005" name="w_6_addr_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="1"/>
<pin id="1052" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_6_addr_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="w_11_addr_2_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="1"/>
<pin id="1057" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_11_addr_2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="p_r_M_real_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="1066" class="1005" name="p_r_M_imag_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag "/>
</bind>
</comp>

<comp id="1072" class="1005" name="zext_ln388_12_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="64" slack="22"/>
<pin id="1074" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="zext_ln388_12 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="I_addr_22_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="12" slack="1"/>
<pin id="1079" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_22 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="p_r_M_real_78_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="1"/>
<pin id="1084" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_78 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="p_r_M_imag_86_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="16" slack="1"/>
<pin id="1090" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_86 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="w12_M_real_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="1"/>
<pin id="1096" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w12_M_real "/>
</bind>
</comp>

<comp id="1100" class="1005" name="w12_M_imag_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="16" slack="1"/>
<pin id="1102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w12_M_imag "/>
</bind>
</comp>

<comp id="1106" class="1005" name="p_r_M_real_80_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="1"/>
<pin id="1108" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_80 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="p_r_M_imag_88_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="1"/>
<pin id="1114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_88 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="mul_i_i_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="1"/>
<pin id="1120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="1123" class="1005" name="mul3_i_i_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="1"/>
<pin id="1125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i "/>
</bind>
</comp>

<comp id="1128" class="1005" name="mul6_i_i_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="1"/>
<pin id="1130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i "/>
</bind>
</comp>

<comp id="1133" class="1005" name="mul9_i_i_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="1"/>
<pin id="1135" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i "/>
</bind>
</comp>

<comp id="1138" class="1005" name="mul_i_i7_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="1"/>
<pin id="1140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i7 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="mul3_i_i7_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i7 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="mul6_i_i7_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="1"/>
<pin id="1150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i7 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="mul9_i_i7_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="1"/>
<pin id="1155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i7 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="mul_i_i8_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="16" slack="1"/>
<pin id="1160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i8 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="mul3_i_i8_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="1"/>
<pin id="1165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i_i8 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="mul6_i_i8_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="1"/>
<pin id="1170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i_i8 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="mul9_i_i8_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="16" slack="1"/>
<pin id="1175" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i8 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="zext_ln328_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="64" slack="13"/>
<pin id="1180" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="zext_ln328 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="I_addr_20_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="12" slack="1"/>
<pin id="1185" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="I_addr_20 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="p_r_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="2"/>
<pin id="1190" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r "/>
</bind>
</comp>

<comp id="1194" class="1005" name="p_r_M_imag_92_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="2"/>
<pin id="1196" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_92 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="p_r_9_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="16" slack="1"/>
<pin id="1202" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_9 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="p_r_M_real_82_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="16" slack="1"/>
<pin id="1208" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_82 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="p_r_M_imag_90_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="16" slack="2"/>
<pin id="1214" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_90 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="p_r_M_imag_102_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="16" slack="1"/>
<pin id="1220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_102 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="p_r_10_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="1"/>
<pin id="1226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_10 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="p_r_M_imag_103_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="16" slack="1"/>
<pin id="1232" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_103 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="p_r_M_real_91_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="16" slack="2"/>
<pin id="1238" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_91 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="p_r_M_real_89_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="16" slack="2"/>
<pin id="1244" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_89 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="p_r_M_imag_99_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="16" slack="1"/>
<pin id="1250" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_99 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="p_r_M_real_94_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="16" slack="1"/>
<pin id="1256" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_94 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="p_r_M_imag_104_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="16" slack="1"/>
<pin id="1262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_104 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="p_r_M_imag_97_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="16" slack="1"/>
<pin id="1268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_97 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="p_r_M_real_95_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="16" slack="1"/>
<pin id="1274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_95 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="p_r_M_imag_105_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="1"/>
<pin id="1280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_105 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="add3_i_i290_partset_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i290_partset "/>
</bind>
</comp>

<comp id="1289" class="1005" name="add3_i_i294_partset_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="1"/>
<pin id="1291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3_i_i294_partset "/>
</bind>
</comp>

<comp id="1294" class="1005" name="sub3_i_i298_partset_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="2"/>
<pin id="1296" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub3_i_i298_partset "/>
</bind>
</comp>

<comp id="1299" class="1005" name="sub3_i_i302_partset_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub3_i_i302_partset "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="146" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="161"><net_src comp="153" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="187" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="242"><net_src comp="219" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="244" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="169" pin="7"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="169" pin="3"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="52" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="28" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="30" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="390" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="399" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="396" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="396" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="431"><net_src comp="390" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="34" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="390" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="12" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="390" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="393" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="36" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="439" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="28" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="390" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="439" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="445" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="393" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="427" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="433" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="451" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="480"><net_src comp="427" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="393" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="459" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="424" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="467" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="390" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="475" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="467" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="500" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="483" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="475" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="393" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="424" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="483" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="38" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="528" pin=2"/></net>

<net id="540"><net_src comp="418" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="514" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="488" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="528" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="567"><net_src comp="28" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="28" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="556" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="585"><net_src comp="576" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="40" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="587" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="595"><net_src comp="562" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="569" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="569" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="600" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="596" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="592" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="44" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="569" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="569" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="12" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="569" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="34" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="562" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="36" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="633" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="28" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="569" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="633" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="639" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="562" pin="3"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="621" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="627" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="645" pin="3"/><net_sink comp="661" pin=2"/></net>

<net id="674"><net_src comp="621" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="562" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="653" pin="3"/><net_sink comp="669" pin=2"/></net>

<net id="681"><net_src comp="669" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="661" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="46" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="48" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="46" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="48" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="710"><net_src comp="687" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="720"><net_src comp="694" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="694" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="735"><net_src comp="687" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="736" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="744"><net_src comp="169" pin="7"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="340" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="753" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="760"><net_src comp="169" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="350" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="169" pin="7"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="340" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="781" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="788"><net_src comp="169" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="785" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="350" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="272" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="276" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="56" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="797" pin="1"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="280" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="284" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="56" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="817" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="813" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="296" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="300" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="842"><net_src comp="56" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="833" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="829" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="308" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="312" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="56" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="849" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="845" pin="1"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="76" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="871"><net_src comp="80" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="878"><net_src comp="84" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="885"><net_src comp="88" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="892"><net_src comp="92" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="899"><net_src comp="96" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="906"><net_src comp="100" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="911"><net_src comp="106" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="916"><net_src comp="407" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="921"><net_src comp="413" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="483" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="932"><net_src comp="488" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="937"><net_src comp="496" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="942"><net_src comp="508" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="947"><net_src comp="569" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="952"><net_src comp="576" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="957"><net_src comp="581" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="962"><net_src comp="112" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="967"><net_src comp="129" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="972"><net_src comp="604" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="977"><net_src comp="609" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="983"><net_src comp="615" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="989"><net_src comp="119" pin="7"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="995"><net_src comp="136" pin="7"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1001"><net_src comp="146" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1006"><net_src comp="153" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1011"><net_src comp="711" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1016"><net_src comp="162" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1021"><net_src comp="716" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1026"><net_src comp="726" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1031"><net_src comp="179" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1036"><net_src comp="731" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1041"><net_src comp="119" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1047"><net_src comp="136" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1053"><net_src comp="187" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="1058"><net_src comp="194" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1063"><net_src comp="745" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1069"><net_src comp="749" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1075"><net_src comp="753" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1080"><net_src comp="203" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="1085"><net_src comp="761" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1091"><net_src comp="765" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1097"><net_src comp="119" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="1103"><net_src comp="136" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1109"><net_src comp="773" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1115"><net_src comp="777" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1121"><net_src comp="316" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1126"><net_src comp="320" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1131"><net_src comp="324" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1136"><net_src comp="328" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1141"><net_src comp="332" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1146"><net_src comp="336" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1151"><net_src comp="316" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1156"><net_src comp="320" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1161"><net_src comp="324" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1166"><net_src comp="328" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1171"><net_src comp="332" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1176"><net_src comp="336" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1181"><net_src comp="781" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1186"><net_src comp="211" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="1191"><net_src comp="288" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1197"><net_src comp="260" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1203"><net_src comp="292" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1209"><net_src comp="789" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1215"><net_src comp="793" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1221"><net_src comp="260" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1227"><net_src comp="288" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1233"><net_src comp="264" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1239"><net_src comp="268" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1245"><net_src comp="292" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1251"><net_src comp="264" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1257"><net_src comp="268" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1263"><net_src comp="272" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1269"><net_src comp="296" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1275"><net_src comp="300" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1281"><net_src comp="304" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1287"><net_src comp="805" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="1292"><net_src comp="821" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1297"><net_src comp="837" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="1302"><net_src comp="853" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="233" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: I | {}
	Port: X | {26 27 }
	Port: w_6 | {}
	Port: w_11 | {}
 - Input state : 
	Port: fft_stage.2_Pipeline_SKIP_X_SKIP_Y : bound | {1 }
	Port: fft_stage.2_Pipeline_SKIP_X_SKIP_Y : trunc_ln17 | {1 }
	Port: fft_stage.2_Pipeline_SKIP_X_SKIP_Y : I | {4 5 6 13 14 }
	Port: fft_stage.2_Pipeline_SKIP_X_SKIP_Y : X | {}
	Port: fft_stage.2_Pipeline_SKIP_X_SKIP_Y : w_6 | {3 4 5 6 }
	Port: fft_stage.2_Pipeline_SKIP_X_SKIP_Y : w_11 | {3 4 5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln1027 : 1
		trunc_ln1027_24 : 1
		add40 : 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		icmp_ln50 : 1
		j1_20 : 1
		icmp_ln54 : 1
		add_ln57 : 1
		j1_21 : 2
		m1_14 : 2
		j1_22 : 3
		m1_15 : 3
		icmp_ln1027_9 : 1
		select_ln1027_16 : 4
		trunc_ln1027_25 : 5
		trunc_ln1027_26 : 4
		trunc_ln1027_27 : 4
		add40_mid1 : 5
		select_ln1027_18 : 4
		add_ln22 : 1
		k2_6 : 2
		store_ln22 : 2
		store_ln22 : 5
		store_ln22 : 5
		store_ln22 : 3
	State 3
		select_ln1027 : 1
		select_ln1027_15 : 1
		add_ln1027_3 : 1
		w_6_addr : 1
		w_6_load : 2
		w_11_addr : 1
		w_11_load : 2
		trunc_ln1027_28 : 2
		trunc_ln1027_29 : 2
		trunc_ln1027_30 : 2
		add_ln28 : 3
		add_ln29 : 3
		add_ln30 : 4
		icmp_ln40 : 2
		j2_10 : 2
		icmp_ln44 : 2
		add_ln47 : 2
		j2_11 : 3
		m2_7 : 3
		j2_12 : 4
		m2_8 : 4
		store_ln22 : 5
		store_ln22 : 5
	State 4
		w_6_addr_1 : 1
		w_11_addr_1 : 1
		w2_M_real : 2
		w2_M_imag : 2
		add_ln388 : 1
		zext_ln388 : 2
		I_addr : 3
		add_ln328 : 1
		I_load : 4
		add_ln388_7 : 1
		zext_ln388_11 : 2
		I_addr_21 : 3
		add_ln388_8 : 1
		I_load_20 : 4
	State 5
		w_6_addr_2 : 1
		w_11_addr_2 : 1
		w12_M_real : 2
		w12_M_imag : 2
		trunc_ln388 : 1
		p_r_M_real : 2
		trunc_ln388_s : 1
		p_r_M_imag : 2
		I_addr_22 : 1
		trunc_ln388_13 : 1
		p_r_M_real_78 : 2
		trunc_ln388_6 : 1
		p_r_M_imag_86 : 2
		I_load_21 : 2
	State 6
		trunc_ln388_14 : 1
		p_r_M_real_80 : 2
		trunc_ln388_8 : 1
		p_r_M_imag_88 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		I_addr_20 : 1
		I_load_22 : 2
	State 14
		trunc_ln328 : 1
		p_r_M_real_82 : 2
		trunc_ln328_4 : 1
		p_r_M_imag_90 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		bitcast_ln36 : 1
		bitcast_ln36_4 : 1
		add3_i_i290_partset : 2
		bitcast_ln37 : 1
		bitcast_ln37_4 : 1
		add3_i_i294_partset : 2
		bitcast_ln38 : 1
		bitcast_ln38_4 : 1
		sub3_i_i298_partset : 2
	State 26
		store_ln36 : 1
		store_ln37 : 1
		bitcast_ln39 : 1
		bitcast_ln39_4 : 1
		sub3_i_i302_partset : 2
	State 27
		store_ln38 : 1
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_260         |    2    |   109   |   113   |
|          |          grp_fu_264         |    2    |   109   |   113   |
|          |          grp_fu_268         |    2    |   109   |   113   |
|   hadd   |          grp_fu_272         |    2    |   109   |   113   |
|          |          grp_fu_276         |    2    |   109   |   113   |
|          |          grp_fu_280         |    2    |   109   |   113   |
|          |          grp_fu_284         |    2    |   109   |   113   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_288         |    2    |   109   |   113   |
|          |          grp_fu_292         |    2    |   109   |   113   |
|          |          grp_fu_296         |    2    |   109   |   113   |
|   hsub   |          grp_fu_300         |    2    |   109   |   113   |
|          |          grp_fu_304         |    2    |   109   |   113   |
|          |          grp_fu_308         |    2    |   109   |   113   |
|          |          grp_fu_312         |    2    |   109   |   113   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_316         |    2    |    91   |    35   |
|          |          grp_fu_320         |    2    |    91   |    35   |
|   hmul   |          grp_fu_324         |    2    |    91   |    35   |
|          |          grp_fu_328         |    2    |    91   |    35   |
|          |          grp_fu_332         |    2    |    91   |    35   |
|          |          grp_fu_336         |    2    |    91   |    35   |
|----------|-----------------------------|---------|---------|---------|
|          |         j1_21_fu_451        |    0    |    0    |    32   |
|          |         m1_14_fu_459        |    0    |    0    |    32   |
|          |         j1_22_fu_467        |    0    |    0    |    32   |
|          |         m1_15_fu_475        |    0    |    0    |    32   |
|          |   select_ln1027_16_fu_488   |    0    |    0    |    32   |
|          |   select_ln1027_18_fu_514   |    0    |    0    |    32   |
|  select  |         k2_6_fu_528         |    0    |    0    |    7    |
|          |     select_ln1027_fu_562    |    0    |    0    |    32   |
|          |   select_ln1027_15_fu_569   |    0    |    0    |    32   |
|          |   select_ln1027_17_fu_576   |    0    |    0    |    6    |
|          |         j2_11_fu_645        |    0    |    0    |    32   |
|          |         m2_7_fu_653         |    0    |    0    |    32   |
|          |         j2_12_fu_661        |    0    |    0    |    32   |
|          |         m2_8_fu_669         |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |         add40_fu_407        |    0    |    0    |    13   |
|          |      add_ln1027_fu_418      |    0    |    0    |    21   |
|          |         j1_20_fu_433        |    0    |    0    |    39   |
|          |       add_ln57_fu_445       |    0    |    0    |    39   |
|          |      add40_mid1_fu_508      |    0    |    0    |    13   |
|          |       add_ln22_fu_522       |    0    |    0    |    14   |
|          |     add_ln1027_3_fu_581     |    0    |    0    |    13   |
|    add   |       add_ln28_fu_604       |    0    |    0    |    9    |
|          |       add_ln29_fu_609       |    0    |    0    |    19   |
|          |       add_ln30_fu_615       |    0    |    0    |    19   |
|          |         j2_10_fu_627        |    0    |    0    |    39   |
|          |       add_ln47_fu_639       |    0    |    0    |    39   |
|          |       add_ln388_fu_706      |    0    |    0    |    19   |
|          |       add_ln328_fu_716      |    0    |    0    |    19   |
|          |      add_ln388_7_fu_721     |    0    |    0    |    19   |
|          |      add_ln388_8_fu_731     |    0    |    0    |    19   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln1027_fu_413     |    0    |    0    |    12   |
|          |       icmp_ln50_fu_427      |    0    |    0    |    20   |
|   icmp   |       icmp_ln54_fu_439      |    0    |    0    |    20   |
|          |     icmp_ln1027_9_fu_483    |    0    |    0    |    10   |
|          |       icmp_ln40_fu_621      |    0    |    0    |    20   |
|          |       icmp_ln44_fu_633      |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|   read   | trunc_ln17_read_read_fu_100 |    0    |    0    |    0    |
|          |    bound_read_read_fu_106   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          grp_fu_340         |    0    |    0    |    0    |
|          |          grp_fu_350         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     trunc_ln1027_fu_399     |    0    |    0    |    0    |
|          |    trunc_ln1027_24_fu_403   |    0    |    0    |    0    |
|          |    trunc_ln1027_25_fu_496   |    0    |    0    |    0    |
|          |    trunc_ln1027_26_fu_500   |    0    |    0    |    0    |
|          |    trunc_ln1027_27_fu_504   |    0    |    0    |    0    |
|   trunc  |    trunc_ln1027_28_fu_592   |    0    |    0    |    0    |
|          |    trunc_ln1027_29_fu_596   |    0    |    0    |    0    |
|          |    trunc_ln1027_30_fu_600   |    0    |    0    |    0    |
|          |      trunc_ln388_fu_741     |    0    |    0    |    0    |
|          |    trunc_ln388_13_fu_757    |    0    |    0    |    0    |
|          |    trunc_ln388_14_fu_769    |    0    |    0    |    0    |
|          |      trunc_ln328_fu_785     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln1027_fu_587     |    0    |    0    |    0    |
|          |       zext_ln27_fu_701      |    0    |    0    |    0    |
|          |      zext_ln388_fu_711      |    0    |    0    |    0    |
|   zext   |     zext_ln388_11_fu_726    |    0    |    0    |    0    |
|          |       zext_ln28_fu_736      |    0    |    0    |    0    |
|          |     zext_ln388_12_fu_753    |    0    |    0    |    0    |
|          |      zext_ln328_fu_781      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_687         |    0    |    0    |    0    |
|          |         tmp_s_fu_694        |    0    |    0    |    0    |
|bitconcatenate|  add3_i_i290_partset_fu_805 |    0    |    0    |    0    |
|          |  add3_i_i294_partset_fu_821 |    0    |    0    |    0    |
|          |  sub3_i_i298_partset_fu_837 |    0    |    0    |    0    |
|          |  sub3_i_i302_partset_fu_853 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    40   |   2072  |   2644  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     I_addr_20_reg_1183     |   12   |
|     I_addr_21_reg_1028     |   12   |
|     I_addr_22_reg_1077     |   12   |
|       I_addr_reg_1013      |   12   |
|add3_i_i290_partset_reg_1284|   32   |
|add3_i_i294_partset_reg_1289|   32   |
|     add40_mid1_reg_939     |    6   |
|        add40_reg_913       |    6   |
|    add_ln1027_3_reg_954    |    6   |
|      add_ln28_reg_969      |    2   |
|      add_ln29_reg_974      |   12   |
|      add_ln30_reg_980      |   12   |
|     add_ln328_reg_1018     |   12   |
|    add_ln388_8_reg_1033    |   12   |
|     bound_read_reg_908     |   14   |
|    icmp_ln1027_9_reg_922   |    1   |
|     icmp_ln1027_reg_918    |    1   |
|   indvar_flatten_reg_896   |   14   |
|         j1_reg_882         |   32   |
|         j2_reg_868         |   32   |
|         k2_reg_861         |    7   |
|         m1_reg_889         |   32   |
|         m2_reg_875         |   32   |
|     mul3_i_i7_reg_1143     |   16   |
|     mul3_i_i8_reg_1163     |   16   |
|      mul3_i_i_reg_1123     |   16   |
|     mul6_i_i7_reg_1148     |   16   |
|     mul6_i_i8_reg_1168     |   16   |
|      mul6_i_i_reg_1128     |   16   |
|     mul9_i_i7_reg_1153     |   16   |
|     mul9_i_i8_reg_1173     |   16   |
|      mul9_i_i_reg_1133     |   16   |
|      mul_i_i7_reg_1138     |   16   |
|      mul_i_i8_reg_1158     |   16   |
|      mul_i_i_reg_1118      |   16   |
|       p_r_10_reg_1224      |   16   |
|       p_r_9_reg_1200       |   16   |
|   p_r_M_imag_102_reg_1218  |   16   |
|   p_r_M_imag_103_reg_1230  |   16   |
|   p_r_M_imag_104_reg_1260  |   16   |
|   p_r_M_imag_105_reg_1278  |   16   |
|   p_r_M_imag_86_reg_1088   |   16   |
|   p_r_M_imag_88_reg_1112   |   16   |
|   p_r_M_imag_90_reg_1212   |   16   |
|   p_r_M_imag_92_reg_1194   |   16   |
|   p_r_M_imag_97_reg_1266   |   16   |
|   p_r_M_imag_99_reg_1248   |   16   |
|     p_r_M_imag_reg_1066    |   16   |
|   p_r_M_real_78_reg_1082   |   16   |
|   p_r_M_real_80_reg_1106   |   16   |
|   p_r_M_real_82_reg_1206   |   16   |
|   p_r_M_real_89_reg_1242   |   16   |
|   p_r_M_real_91_reg_1236   |   16   |
|   p_r_M_real_94_reg_1254   |   16   |
|   p_r_M_real_95_reg_1272   |   16   |
|     p_r_M_real_reg_1060    |   16   |
|        p_r_reg_1188        |   16   |
|  select_ln1027_15_reg_944  |   32   |
|  select_ln1027_16_reg_929  |   32   |
|  select_ln1027_17_reg_949  |    6   |
|sub3_i_i298_partset_reg_1294|   32   |
|sub3_i_i302_partset_reg_1299|   32   |
|   trunc_ln1027_25_reg_934  |    2   |
|   trunc_ln17_read_reg_903  |    7   |
|     w12_M_imag_reg_1100    |   16   |
|     w12_M_real_reg_1094    |   16   |
|     w2_M_imag_reg_1044     |   16   |
|     w2_M_real_reg_1038     |   16   |
|    w_11_addr_1_reg_1003    |    5   |
|    w_11_addr_2_reg_1055    |    5   |
|      w_11_addr_reg_964     |    5   |
|      w_11_load_reg_992     |   16   |
|     w_6_addr_1_reg_998     |    5   |
|     w_6_addr_2_reg_1050    |    5   |
|      w_6_addr_reg_959      |    5   |
|      w_6_load_reg_986      |   16   |
|     zext_ln328_reg_1178    |   64   |
|   zext_ln388_11_reg_1023   |   64   |
|   zext_ln388_12_reg_1072   |   64   |
|     zext_ln388_reg_1008    |   64   |
+----------------------------+--------+
|            Total           |  1414  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_119 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_136 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_169 |  p0  |   4  |  12  |   48   ||    20   |
| grp_access_fu_169 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_233 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_233 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_233 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_233 |  p4  |   2  |  12  |   24   ||    9    |
|     grp_fu_260    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_260    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_264    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_264    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_268    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_268    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_272    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_272    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_288    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_288    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_292    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_292    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_296    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_296    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_300    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_300    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_316    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_316    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_320    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_320    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_324    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_324    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_328    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_328    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_332    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_332    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_336    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_336    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1096  ||  19.046 ||   386   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |  2072  |  2644  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   386  |
|  Register |    -   |    -   |  1414  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   19   |  3486  |  3030  |
+-----------+--------+--------+--------+--------+
