// Seed: 1620202700
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    output id_6
);
  logic id_7;
  always @(id_5) id_4 = id_7;
  tri0 id_8;
  assign id_2 = id_1;
  assign id_8[1'b0] = id_1;
  logic id_9;
  logic id_10 = 1'h0;
endmodule
