
robotore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  0800ed08  0800ed08  0001ed08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f0d0  0800f0d0  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800f0d0  0800f0d0  0001f0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f0d8  0800f0d8  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f0d8  0800f0d8  0001f0d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f0dc  0800f0dc  0001f0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800f0e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001e258  20000210  0800f2f0  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001e468  0800f2f0  0002e468  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021719  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000046c1  00000000  00000000  00041959  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001900  00000000  00000000  00046020  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001720  00000000  00000000  00047920  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024644  00000000  00000000  00049040  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000166f3  00000000  00000000  0006d684  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb179  00000000  00000000  00083d77  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014eef0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000799c  00000000  00000000  0014ef6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ecec 	.word	0x0800ecec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800ecec 	.word	0x0800ecec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <calculateAngleControlFlip>:
static float Angle_diff;

static float Angle_control_term;
static float variable_Angle = 0;

void calculateAngleControlFlip(void){
 8000f88:	b5b0      	push	{r4, r5, r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 6000, ki = 60000, kd = 0.0;
 8000f8e:	4b46      	ldr	r3, [pc, #280]	; (80010a8 <calculateAngleControlFlip+0x120>)
 8000f90:	61fb      	str	r3, [r7, #28]
 8000f92:	4b46      	ldr	r3, [pc, #280]	; (80010ac <calculateAngleControlFlip+0x124>)
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_Angle = getTheta10mm();
 8000fa2:	f000 fc05 	bl	80017b0 <getTheta10mm>
 8000fa6:	ed87 0a03 	vstr	s0, [r7, #12]

	if(Angle_control_enable_flag == 1){
 8000faa:	4b41      	ldr	r3, [pc, #260]	; (80010b0 <calculateAngleControlFlip+0x128>)
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d171      	bne.n	8001096 <calculateAngleControlFlip+0x10e>
		if(i_clear_flag == 1){
 8000fb2:	4b40      	ldr	r3, [pc, #256]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fb4:	881b      	ldrh	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d106      	bne.n	8000fc8 <calculateAngleControlFlip+0x40>
			i = 0;
 8000fba:	4b3f      	ldr	r3, [pc, #252]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8000fc2:	4b3c      	ldr	r3, [pc, #240]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	801a      	strh	r2, [r3, #0]
		}

		diff = setvariableAngle() - current_Angle;
 8000fc8:	f000 f87e 	bl	80010c8 <setvariableAngle>
 8000fcc:	eeb0 7a40 	vmov.f32	s14, s0
 8000fd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fd8:	edc7 7a04 	vstr	s15, [r7, #16]

		Angle_diff = diff;
 8000fdc:	4a37      	ldr	r2, [pc, #220]	; (80010bc <calculateAngleControlFlip+0x134>)
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	6013      	str	r3, [r2, #0]

		p = kp * diff; //P
 8000fe2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fe6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fee:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I
 8000ff2:	4b31      	ldr	r3, [pc, #196]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff faa6 	bl	8000548 <__aeabi_f2d>
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	460d      	mov	r5, r1
 8001000:	ed97 7a06 	vldr	s14, [r7, #24]
 8001004:	edd7 7a04 	vldr	s15, [r7, #16]
 8001008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800100c:	ee17 0a90 	vmov	r0, s15
 8001010:	f7ff fa9a 	bl	8000548 <__aeabi_f2d>
 8001014:	a322      	add	r3, pc, #136	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 8001016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101a:	f7ff faed 	bl	80005f8 <__aeabi_dmul>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4620      	mov	r0, r4
 8001024:	4629      	mov	r1, r5
 8001026:	f7ff f931 	bl	800028c <__adddf3>
 800102a:	4603      	mov	r3, r0
 800102c:	460c      	mov	r4, r1
 800102e:	4618      	mov	r0, r3
 8001030:	4621      	mov	r1, r4
 8001032:	f7ff fdd9 	bl	8000be8 <__aeabi_d2f>
 8001036:	4602      	mov	r2, r0
 8001038:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <calculateAngleControlFlip+0x130>)
 800103a:	601a      	str	r2, [r3, #0]
		d = kd * (diff - pre_diff) / DELTA_T; //D
 800103c:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <calculateAngleControlFlip+0x138>)
 800103e:	edd3 7a00 	vldr	s15, [r3]
 8001042:	ed97 7a04 	vldr	s14, [r7, #16]
 8001046:	ee37 7a67 	vsub.f32	s14, s14, s15
 800104a:	edd7 7a05 	vldr	s15, [r7, #20]
 800104e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001052:	ee17 0a90 	vmov	r0, s15
 8001056:	f7ff fa77 	bl	8000548 <__aeabi_f2d>
 800105a:	a311      	add	r3, pc, #68	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fbf4 	bl	800084c <__aeabi_ddiv>
 8001064:	4603      	mov	r3, r0
 8001066:	460c      	mov	r4, r1
 8001068:	4618      	mov	r0, r3
 800106a:	4621      	mov	r1, r4
 800106c:	f7ff fdbc 	bl	8000be8 <__aeabi_d2f>
 8001070:	4603      	mov	r3, r0
 8001072:	607b      	str	r3, [r7, #4]

		Angle_control_term = p + i + d;
 8001074:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8001076:	ed93 7a00 	vldr	s14, [r3]
 800107a:	edd7 7a02 	vldr	s15, [r7, #8]
 800107e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001082:	edd7 7a01 	vldr	s15, [r7, #4]
 8001086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <calculateAngleControlFlip+0x13c>)
 800108c:	edc3 7a00 	vstr	s15, [r3]

		//setMotor(-Angle_control_term, Angle_control_term);

		pre_diff = diff;
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <calculateAngleControlFlip+0x138>)
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	6013      	str	r3, [r2, #0]
	}
}
 8001096:	bf00      	nop
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bdb0      	pop	{r4, r5, r7, pc}
 800109e:	bf00      	nop
 80010a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80010a4:	3f50624d 	.word	0x3f50624d
 80010a8:	45bb8000 	.word	0x45bb8000
 80010ac:	476a6000 	.word	0x476a6000
 80010b0:	2000022c 	.word	0x2000022c
 80010b4:	2000022e 	.word	0x2000022e
 80010b8:	2000023c 	.word	0x2000023c
 80010bc:	20000230 	.word	0x20000230
 80010c0:	20000240 	.word	0x20000240
 80010c4:	20000234 	.word	0x20000234

080010c8 <setvariableAngle>:
float getAngleControlTerm(void)
{
	return Angle_control_term;
}

float setvariableAngle(void){
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	return variable_Angle;
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <setvariableAngle+0x18>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	ee07 3a90 	vmov	s15, r3
}
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	20000238 	.word	0x20000238

080010e4 <initEncoder>:
static float distance_cross_line_ignore;
static float distance_side_line_ignore;
static float speed_cnt;

void initEncoder(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);	//encoder start
 80010e8:	213c      	movs	r1, #60	; 0x3c
 80010ea:	4808      	ldr	r0, [pc, #32]	; (800110c <initEncoder+0x28>)
 80010ec:	f008 f95c 	bl	80093a8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);	//encoder start
 80010f0:	213c      	movs	r1, #60	; 0x3c
 80010f2:	4807      	ldr	r0, [pc, #28]	; (8001110 <initEncoder+0x2c>)
 80010f4:	f008 f958 	bl	80093a8 <HAL_TIM_Encoder_Start>
	TIM3 -> CNT = CNT_OFFSET;
 80010f8:	4b06      	ldr	r3, [pc, #24]	; (8001114 <initEncoder+0x30>)
 80010fa:	f242 7210 	movw	r2, #10000	; 0x2710
 80010fe:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = CNT_OFFSET;
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <initEncoder+0x34>)
 8001102:	f242 7210 	movw	r2, #10000	; 0x2710
 8001106:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	2001e02c 	.word	0x2001e02c
 8001110:	2001dfec 	.word	0x2001dfec
 8001114:	40000400 	.word	0x40000400
 8001118:	40000800 	.word	0x40000800
 800111c:	00000000 	.word	0x00000000

08001120 <updateEncoderCnt>:

void updateEncoderCnt(void)
{
 8001120:	b598      	push	{r3, r4, r7, lr}
 8001122:	af00      	add	r7, sp, #0
	enc_l_cnt = TIM3 -> CNT - CNT_OFFSET;
 8001124:	4b56      	ldr	r3, [pc, #344]	; (8001280 <updateEncoderCnt+0x160>)
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	b29b      	uxth	r3, r3
 800112a:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 800112e:	3b10      	subs	r3, #16
 8001130:	b29b      	uxth	r3, r3
 8001132:	b21a      	sxth	r2, r3
 8001134:	4b53      	ldr	r3, [pc, #332]	; (8001284 <updateEncoderCnt+0x164>)
 8001136:	801a      	strh	r2, [r3, #0]
	enc_r_cnt = CNT_OFFSET - TIM4 -> CNT;
 8001138:	4b53      	ldr	r3, [pc, #332]	; (8001288 <updateEncoderCnt+0x168>)
 800113a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113c:	b29b      	uxth	r3, r3
 800113e:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8001142:	3310      	adds	r3, #16
 8001144:	b29b      	uxth	r3, r3
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b50      	ldr	r3, [pc, #320]	; (800128c <updateEncoderCnt+0x16c>)
 800114a:	801a      	strh	r2, [r3, #0]

	enc_l_total += enc_l_cnt;
 800114c:	4b50      	ldr	r3, [pc, #320]	; (8001290 <updateEncoderCnt+0x170>)
 800114e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001152:	b29a      	uxth	r2, r3
 8001154:	4b4b      	ldr	r3, [pc, #300]	; (8001284 <updateEncoderCnt+0x164>)
 8001156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115a:	b29b      	uxth	r3, r3
 800115c:	4413      	add	r3, r2
 800115e:	b29b      	uxth	r3, r3
 8001160:	b21a      	sxth	r2, r3
 8001162:	4b4b      	ldr	r3, [pc, #300]	; (8001290 <updateEncoderCnt+0x170>)
 8001164:	801a      	strh	r2, [r3, #0]
	enc_r_total += enc_r_cnt;
 8001166:	4b4b      	ldr	r3, [pc, #300]	; (8001294 <updateEncoderCnt+0x174>)
 8001168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b47      	ldr	r3, [pc, #284]	; (800128c <updateEncoderCnt+0x16c>)
 8001170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001174:	b29b      	uxth	r3, r3
 8001176:	4413      	add	r3, r2
 8001178:	b29b      	uxth	r3, r3
 800117a:	b21a      	sxth	r2, r3
 800117c:	4b45      	ldr	r3, [pc, #276]	; (8001294 <updateEncoderCnt+0x174>)
 800117e:	801a      	strh	r2, [r3, #0]
	//enc_total = (enc_l_total + enc_r_total) / 2;

	distance_1ms = DISTANCE_PER_CNT * (enc_l_cnt + enc_r_cnt) / 2;
 8001180:	4b40      	ldr	r3, [pc, #256]	; (8001284 <updateEncoderCnt+0x164>)
 8001182:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001186:	461a      	mov	r2, r3
 8001188:	4b40      	ldr	r3, [pc, #256]	; (800128c <updateEncoderCnt+0x16c>)
 800118a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118e:	4413      	add	r3, r2
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9c7 	bl	8000524 <__aeabi_i2d>
 8001196:	a338      	add	r3, pc, #224	; (adr r3, 8001278 <updateEncoderCnt+0x158>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff fa2c 	bl	80005f8 <__aeabi_dmul>
 80011a0:	4603      	mov	r3, r0
 80011a2:	460c      	mov	r4, r1
 80011a4:	4618      	mov	r0, r3
 80011a6:	4621      	mov	r1, r4
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011b0:	f7ff fb4c 	bl	800084c <__aeabi_ddiv>
 80011b4:	4603      	mov	r3, r0
 80011b6:	460c      	mov	r4, r1
 80011b8:	4618      	mov	r0, r3
 80011ba:	4621      	mov	r1, r4
 80011bc:	f7ff fd14 	bl	8000be8 <__aeabi_d2f>
 80011c0:	4602      	mov	r2, r0
 80011c2:	4b35      	ldr	r3, [pc, #212]	; (8001298 <updateEncoderCnt+0x178>)
 80011c4:	601a      	str	r2, [r3, #0]
	distance_10mm += distance_1ms;
 80011c6:	4b35      	ldr	r3, [pc, #212]	; (800129c <updateEncoderCnt+0x17c>)
 80011c8:	ed93 7a00 	vldr	s14, [r3]
 80011cc:	4b32      	ldr	r3, [pc, #200]	; (8001298 <updateEncoderCnt+0x178>)
 80011ce:	edd3 7a00 	vldr	s15, [r3]
 80011d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d6:	4b31      	ldr	r3, [pc, #196]	; (800129c <updateEncoderCnt+0x17c>)
 80011d8:	edc3 7a00 	vstr	s15, [r3]
	sab_distance_10mm += distance_1ms;
 80011dc:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <updateEncoderCnt+0x180>)
 80011de:	ed93 7a00 	vldr	s14, [r3]
 80011e2:	4b2d      	ldr	r3, [pc, #180]	; (8001298 <updateEncoderCnt+0x178>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ec:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <updateEncoderCnt+0x180>)
 80011ee:	edc3 7a00 	vstr	s15, [r3]
	total_distance += distance_1ms;
 80011f2:	4b2c      	ldr	r3, [pc, #176]	; (80012a4 <updateEncoderCnt+0x184>)
 80011f4:	ed93 7a00 	vldr	s14, [r3]
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <updateEncoderCnt+0x178>)
 80011fa:	edd3 7a00 	vldr	s15, [r3]
 80011fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001202:	4b28      	ldr	r3, [pc, #160]	; (80012a4 <updateEncoderCnt+0x184>)
 8001204:	edc3 7a00 	vstr	s15, [r3]
	goal_judge_distance += distance_1ms;
 8001208:	4b27      	ldr	r3, [pc, #156]	; (80012a8 <updateEncoderCnt+0x188>)
 800120a:	ed93 7a00 	vldr	s14, [r3]
 800120e:	4b22      	ldr	r3, [pc, #136]	; (8001298 <updateEncoderCnt+0x178>)
 8001210:	edd3 7a00 	vldr	s15, [r3]
 8001214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001218:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <updateEncoderCnt+0x188>)
 800121a:	edc3 7a00 	vstr	s15, [r3]
	side_line_judge_distance += distance_1ms;
 800121e:	4b23      	ldr	r3, [pc, #140]	; (80012ac <updateEncoderCnt+0x18c>)
 8001220:	ed93 7a00 	vldr	s14, [r3]
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <updateEncoderCnt+0x178>)
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122e:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <updateEncoderCnt+0x18c>)
 8001230:	edc3 7a00 	vstr	s15, [r3]
	distance_cross_line_ignore += distance_1ms;
 8001234:	4b1e      	ldr	r3, [pc, #120]	; (80012b0 <updateEncoderCnt+0x190>)
 8001236:	ed93 7a00 	vldr	s14, [r3]
 800123a:	4b17      	ldr	r3, [pc, #92]	; (8001298 <updateEncoderCnt+0x178>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001244:	4b1a      	ldr	r3, [pc, #104]	; (80012b0 <updateEncoderCnt+0x190>)
 8001246:	edc3 7a00 	vstr	s15, [r3]
	distance_side_line_ignore += distance_1ms;
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <updateEncoderCnt+0x194>)
 800124c:	ed93 7a00 	vldr	s14, [r3]
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <updateEncoderCnt+0x178>)
 8001252:	edd3 7a00 	vldr	s15, [r3]
 8001256:	ee77 7a27 	vadd.f32	s15, s14, s15
 800125a:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <updateEncoderCnt+0x194>)
 800125c:	edc3 7a00 	vstr	s15, [r3]

	TIM3 -> CNT = CNT_OFFSET;
 8001260:	4b07      	ldr	r3, [pc, #28]	; (8001280 <updateEncoderCnt+0x160>)
 8001262:	f242 7210 	movw	r2, #10000	; 0x2710
 8001266:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = CNT_OFFSET;
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <updateEncoderCnt+0x168>)
 800126a:	f242 7210 	movw	r2, #10000	; 0x2710
 800126e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001270:	bf00      	nop
 8001272:	bd98      	pop	{r3, r4, r7, pc}
 8001274:	f3af 8000 	nop.w
 8001278:	31e7b585 	.word	0x31e7b585
 800127c:	3f8e28c7 	.word	0x3f8e28c7
 8001280:	40000400 	.word	0x40000400
 8001284:	20000244 	.word	0x20000244
 8001288:	40000800 	.word	0x40000800
 800128c:	20000246 	.word	0x20000246
 8001290:	20000248 	.word	0x20000248
 8001294:	2000024a 	.word	0x2000024a
 8001298:	2000024c 	.word	0x2000024c
 800129c:	20000250 	.word	0x20000250
 80012a0:	20000254 	.word	0x20000254
 80012a4:	20000258 	.word	0x20000258
 80012a8:	2000025c 	.word	0x2000025c
 80012ac:	20000260 	.word	0x20000260
 80012b0:	20000264 	.word	0x20000264
 80012b4:	20000268 	.word	0x20000268

080012b8 <getEncoderCnt>:

void getEncoderCnt(int16_t *cnt_l, int16_t *cnt_r)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
	*cnt_l = enc_l_cnt;
 80012c2:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <getEncoderCnt+0x2c>)
 80012c4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	801a      	strh	r2, [r3, #0]
	*cnt_r = enc_r_cnt;
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <getEncoderCnt+0x30>)
 80012ce:	f9b3 2000 	ldrsh.w	r2, [r3]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	801a      	strh	r2, [r3, #0]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20000244 	.word	0x20000244
 80012e8:	20000246 	.word	0x20000246

080012ec <getTotalDistance>:

float getTotalDistance(){
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
	return total_distance;
 80012f0:	4b04      	ldr	r3, [pc, #16]	; (8001304 <getTotalDistance+0x18>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	ee07 3a90 	vmov	s15, r3
}
 80012f8:	eeb0 0a67 	vmov.f32	s0, s15
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	20000258 	.word	0x20000258

08001308 <getGoalJudgeDistance>:

float getGoalJudgeDistance(){
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
	return goal_judge_distance;
 800130c:	4b04      	ldr	r3, [pc, #16]	; (8001320 <getGoalJudgeDistance+0x18>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	ee07 3a90 	vmov	s15, r3
}
 8001314:	eeb0 0a67 	vmov.f32	s0, s15
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	2000025c 	.word	0x2000025c

08001324 <getSideLineJudgeDistance>:

float getSideLineJudgeDistance(){
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
	return side_line_judge_distance;
 8001328:	4b04      	ldr	r3, [pc, #16]	; (800133c <getSideLineJudgeDistance+0x18>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	ee07 3a90 	vmov	s15, r3
}
 8001330:	eeb0 0a67 	vmov.f32	s0, s15
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	20000260 	.word	0x20000260

08001340 <setTotalDistance>:

void setTotalDistance(float distance)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	ed87 0a01 	vstr	s0, [r7, #4]
	total_distance = distance;
 800134a:	4a04      	ldr	r2, [pc, #16]	; (800135c <setTotalDistance+0x1c>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6013      	str	r3, [r2, #0]
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	20000258 	.word	0x20000258

08001360 <getCrossLineIgnoreDistance>:

float getCrossLineIgnoreDistance(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
	return distance_cross_line_ignore;
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <getCrossLineIgnoreDistance+0x18>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	ee07 3a90 	vmov	s15, r3
}
 800136c:	eeb0 0a67 	vmov.f32	s0, s15
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	20000264 	.word	0x20000264

0800137c <clearTotalDistance>:
float getSideLineIgnoreDistance(void)
{
	return distance_side_line_ignore;
}

void clearTotalDistance(){
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
	total_distance = 0;
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <clearTotalDistance+0x18>)
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000258 	.word	0x20000258

08001398 <clearGoalJudgeDistance>:

void clearGoalJudgeDistance(){
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
	goal_judge_distance = 0;
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <clearGoalJudgeDistance+0x18>)
 800139e:	f04f 0200 	mov.w	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	2000025c 	.word	0x2000025c

080013b4 <clearSideLineJudgeDistance>:

void clearSideLineJudgeDistance(){
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
	side_line_judge_distance = 0;
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <clearSideLineJudgeDistance+0x18>)
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000260 	.word	0x20000260

080013d0 <clearCrossLineIgnoreDistance>:

void clearCrossLineIgnoreDistance(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
	distance_cross_line_ignore = 0;
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <clearCrossLineIgnoreDistance+0x18>)
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000264 	.word	0x20000264

080013ec <clearSideLineIgnoreDistance>:

void clearSideLineIgnoreDistance(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
	distance_side_line_ignore = 0;
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <clearSideLineIgnoreDistance+0x18>)
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20000268 	.word	0x20000268

08001408 <getDistance10mm>:
{
	TIM3 -> CNT = CNT_OFFSET;
	TIM4 -> CNT = CNT_OFFSET;
}

float getDistance10mm(void){
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	return distance_10mm;
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <getDistance10mm+0x18>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	ee07 3a90 	vmov	s15, r3
}
 8001414:	eeb0 0a67 	vmov.f32	s0, s15
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	20000250 	.word	0x20000250

08001424 <clearDistance10mm>:

void clearDistance10mm(void){
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
	distance_10mm = 0;
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <clearDistance10mm+0x18>)
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000250 	.word	0x20000250

08001440 <getspeedcount>:

float getspeedcount(void){
 8001440:	b598      	push	{r3, r4, r7, lr}
 8001442:	af00      	add	r7, sp, #0
	if(sab_distance_10mm >= 10){
 8001444:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <getspeedcount+0x60>)
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800144e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001456:	db16      	blt.n	8001486 <getspeedcount+0x46>
		speed_cnt += 0.1;
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <getspeedcount+0x64>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff f873 	bl	8000548 <__aeabi_f2d>
 8001462:	a30d      	add	r3, pc, #52	; (adr r3, 8001498 <getspeedcount+0x58>)
 8001464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001468:	f7fe ff10 	bl	800028c <__adddf3>
 800146c:	4603      	mov	r3, r0
 800146e:	460c      	mov	r4, r1
 8001470:	4618      	mov	r0, r3
 8001472:	4621      	mov	r1, r4
 8001474:	f7ff fbb8 	bl	8000be8 <__aeabi_d2f>
 8001478:	4602      	mov	r2, r0
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <getspeedcount+0x64>)
 800147c:	601a      	str	r2, [r3, #0]
		sab_distance_10mm = 0;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <getspeedcount+0x60>)
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
	}
	return speed_cnt;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <getspeedcount+0x64>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	ee07 3a90 	vmov	s15, r3
}
 800148e:	eeb0 0a67 	vmov.f32	s0, s15
 8001492:	bd98      	pop	{r3, r4, r7, pc}
 8001494:	f3af 8000 	nop.w
 8001498:	9999999a 	.word	0x9999999a
 800149c:	3fb99999 	.word	0x3fb99999
 80014a0:	20000254 	.word	0x20000254
 80014a4:	2000026c 	.word	0x2000026c

080014a8 <clearspeedcount>:

void clearspeedcount(void){
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
	speed_cnt = 0.1;
 80014ac:	4b03      	ldr	r3, [pc, #12]	; (80014bc <clearspeedcount+0x14>)
 80014ae:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <clearspeedcount+0x18>)
 80014b0:	601a      	str	r2, [r3, #0]
}
 80014b2:	bf00      	nop
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	2000026c 	.word	0x2000026c
 80014c0:	3dcccccd 	.word	0x3dcccccd

080014c4 <FLASH_Unlock>:
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
//const uint32_t middle_adress_sector11 = 0x80E3CAF; //sentor11 midle address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <FLASH_Unlock+0x1c>)
 80014ca:	4a06      	ldr	r2, [pc, #24]	; (80014e4 <FLASH_Unlock+0x20>)
 80014cc:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 80014ce:	4b04      	ldr	r3, [pc, #16]	; (80014e0 <FLASH_Unlock+0x1c>)
 80014d0:	4a05      	ldr	r2, [pc, #20]	; (80014e8 <FLASH_Unlock+0x24>)
 80014d2:	605a      	str	r2, [r3, #4]
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40023c00 	.word	0x40023c00
 80014e4:	45670123 	.word	0x45670123
 80014e8:	cdef89ab 	.word	0xcdef89ab

080014ec <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <FLASH_Lock+0x1c>)
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <FLASH_Lock+0x1c>)
 80014f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80014fa:	6113      	str	r3, [r2, #16]

}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40023c00 	.word	0x40023c00

0800150c <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 8001510:	bf00      	nop
 8001512:	4b05      	ldr	r3, [pc, #20]	; (8001528 <FLASH_WaitBusy+0x1c>)
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1f9      	bne.n	8001512 <FLASH_WaitBusy+0x6>
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	40023c00 	.word	0x40023c00

0800152c <FLASH_EreaseSector>:
	FLASH_WaitBusy();

	FLASH_Lock();
}

void FLASH_EreaseSector( uint16_t sector ){	//FLASH_SECTOR11
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	80fb      	strh	r3, [r7, #6]
	HAL_FLASH_Unlock();
 8001536:	f005 ff6f 	bl	8007418 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
	EraseInit.Sector = sector;
 800153e:	88fb      	ldrh	r3, [r7, #6]
 8001540:	617b      	str	r3, [r7, #20]
	EraseInit.NbSectors = 1;
 8001542:	2301      	movs	r3, #1
 8001544:	61bb      	str	r3, [r7, #24]
	EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;	//!< Device operating range: 2.7V to 3.6V
 8001546:	2302      	movs	r3, #2
 8001548:	61fb      	str	r3, [r7, #28]

	uint32_t PageError = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&EraseInit, &PageError);
 800154e:	f107 0208 	add.w	r2, r7, #8
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f006 f825 	bl	80075a8 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 800155e:	f005 ff7d 	bl	800745c <HAL_FLASH_Lock>
}
 8001562:	bf00      	nop
 8001564:	3720      	adds	r7, #32
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 8001578:	f7ff ffa4 	bl	80014c4 <FLASH_Unlock>

	FLASH_WaitBusy();
 800157c:	f7ff ffc6 	bl	800150c <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 8001580:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <FLASH_Write_Word_F+0x50>)
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	4a0d      	ldr	r2, [pc, #52]	; (80015bc <FLASH_Write_Word_F+0x50>)
 8001586:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800158a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <FLASH_Write_Word_F+0x50>)
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	4a0a      	ldr	r2, [pc, #40]	; (80015bc <FLASH_Write_Word_F+0x50>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800159e:	f7ff ffb5 	bl	800150c <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <FLASH_Write_Word_F+0x50>)
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <FLASH_Write_Word_F+0x50>)
 80015a8:	f023 0301 	bic.w	r3, r3, #1
 80015ac:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 80015ae:	f7ff ff9d 	bl	80014ec <FLASH_Lock>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40023c00 	.word	0x40023c00

080015c0 <initGyro>:
int16_t xg_, yg_, zg_;
float omega;
float theta_10mm;
float ang_average = 0;

uint8_t initGyro(){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
	uint8_t who_i_am;
	who_i_am = IMU_init();
 80015c6:	f001 fe61 	bl	800328c <IMU_init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(500);
 80015ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015d2:	f004 fe8b 	bl	80062ec <HAL_Delay>

	return who_i_am;
 80015d6:	79fb      	ldrb	r3, [r7, #7]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <updateIMUValue>:

void updateIMUValue(){
 80015e0:	b5b0      	push	{r4, r5, r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
	read_gyro_data();
 80015e6:	f001 fe75 	bl	80032d4 <read_gyro_data>
	zg_ = zg;
 80015ea:	4b4f      	ldr	r3, [pc, #316]	; (8001728 <updateIMUValue+0x148>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	b21a      	sxth	r2, r3
 80015f0:	4b4e      	ldr	r3, [pc, #312]	; (800172c <updateIMUValue+0x14c>)
 80015f2:	801a      	strh	r2, [r3, #0]

	static int16_t pre_zg;
	zg_ = (R_IMU)*(zg) + (1.0 - (R_IMU))* (pre_zg);	// 
 80015f4:	4b4c      	ldr	r3, [pc, #304]	; (8001728 <updateIMUValue+0x148>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ff92 	bl	8000524 <__aeabi_i2d>
 8001600:	4604      	mov	r4, r0
 8001602:	460d      	mov	r5, r1
 8001604:	4b4a      	ldr	r3, [pc, #296]	; (8001730 <updateIMUValue+0x150>)
 8001606:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ff8a 	bl	8000524 <__aeabi_i2d>
 8001610:	f04f 0200 	mov.w	r2, #0
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	f7fe ffee 	bl	80005f8 <__aeabi_dmul>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4620      	mov	r0, r4
 8001622:	4629      	mov	r1, r5
 8001624:	f7fe fe32 	bl	800028c <__adddf3>
 8001628:	4603      	mov	r3, r0
 800162a:	460c      	mov	r4, r1
 800162c:	4618      	mov	r0, r3
 800162e:	4621      	mov	r1, r4
 8001630:	f7ff fa92 	bl	8000b58 <__aeabi_d2iz>
 8001634:	4603      	mov	r3, r0
 8001636:	b21a      	sxth	r2, r3
 8001638:	4b3c      	ldr	r3, [pc, #240]	; (800172c <updateIMUValue+0x14c>)
 800163a:	801a      	strh	r2, [r3, #0]

    zg_ -= ang_average;
 800163c:	4b3b      	ldr	r3, [pc, #236]	; (800172c <updateIMUValue+0x14c>)
 800163e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001642:	ee07 3a90 	vmov	s15, r3
 8001646:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800164a:	4b3a      	ldr	r3, [pc, #232]	; (8001734 <updateIMUValue+0x154>)
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001658:	ee17 3a90 	vmov	r3, s15
 800165c:	b21a      	sxth	r2, r3
 800165e:	4b33      	ldr	r3, [pc, #204]	; (800172c <updateIMUValue+0x14c>)
 8001660:	801a      	strh	r2, [r3, #0]

	pre_zg = zg_;
 8001662:	4b32      	ldr	r3, [pc, #200]	; (800172c <updateIMUValue+0x14c>)
 8001664:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001668:	4b31      	ldr	r3, [pc, #196]	; (8001730 <updateIMUValue+0x150>)
 800166a:	801a      	strh	r2, [r3, #0]

	float corrected_zg = zg_;
 800166c:	4b2f      	ldr	r3, [pc, #188]	; (800172c <updateIMUValue+0x14c>)
 800166e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001672:	ee07 3a90 	vmov	s15, r3
 8001676:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167a:	edc7 7a01 	vstr	s15, [r7, #4]
	omega = (corrected_zg / 16.4) * PI / 180;
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7fe ff62 	bl	8000548 <__aeabi_f2d>
 8001684:	a322      	add	r3, pc, #136	; (adr r3, 8001710 <updateIMUValue+0x130>)
 8001686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168a:	f7ff f8df 	bl	800084c <__aeabi_ddiv>
 800168e:	4603      	mov	r3, r0
 8001690:	460c      	mov	r4, r1
 8001692:	4618      	mov	r0, r3
 8001694:	4621      	mov	r1, r4
 8001696:	a320      	add	r3, pc, #128	; (adr r3, 8001718 <updateIMUValue+0x138>)
 8001698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169c:	f7fe ffac 	bl	80005f8 <__aeabi_dmul>
 80016a0:	4603      	mov	r3, r0
 80016a2:	460c      	mov	r4, r1
 80016a4:	4618      	mov	r0, r3
 80016a6:	4621      	mov	r1, r4
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <updateIMUValue+0x158>)
 80016ae:	f7ff f8cd 	bl	800084c <__aeabi_ddiv>
 80016b2:	4603      	mov	r3, r0
 80016b4:	460c      	mov	r4, r1
 80016b6:	4618      	mov	r0, r3
 80016b8:	4621      	mov	r1, r4
 80016ba:	f7ff fa95 	bl	8000be8 <__aeabi_d2f>
 80016be:	4602      	mov	r2, r0
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <updateIMUValue+0x15c>)
 80016c2:	601a      	str	r2, [r3, #0]

	theta_10mm += omega * 0.001;
 80016c4:	4b1e      	ldr	r3, [pc, #120]	; (8001740 <updateIMUValue+0x160>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7fe ff3d 	bl	8000548 <__aeabi_f2d>
 80016ce:	4604      	mov	r4, r0
 80016d0:	460d      	mov	r5, r1
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <updateIMUValue+0x15c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ff36 	bl	8000548 <__aeabi_f2d>
 80016dc:	a310      	add	r3, pc, #64	; (adr r3, 8001720 <updateIMUValue+0x140>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7fe ff89 	bl	80005f8 <__aeabi_dmul>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4620      	mov	r0, r4
 80016ec:	4629      	mov	r1, r5
 80016ee:	f7fe fdcd 	bl	800028c <__adddf3>
 80016f2:	4603      	mov	r3, r0
 80016f4:	460c      	mov	r4, r1
 80016f6:	4618      	mov	r0, r3
 80016f8:	4621      	mov	r1, r4
 80016fa:	f7ff fa75 	bl	8000be8 <__aeabi_d2f>
 80016fe:	4602      	mov	r2, r0
 8001700:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <updateIMUValue+0x160>)
 8001702:	601a      	str	r2, [r3, #0]
}
 8001704:	bf00      	nop
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bdb0      	pop	{r4, r5, r7, pc}
 800170c:	f3af 8000 	nop.w
 8001710:	66666666 	.word	0x66666666
 8001714:	40306666 	.word	0x40306666
 8001718:	54411744 	.word	0x54411744
 800171c:	400921fb 	.word	0x400921fb
 8001720:	d2f1a9fc 	.word	0xd2f1a9fc
 8001724:	3f50624d 	.word	0x3f50624d
 8001728:	2001e150 	.word	0x2001e150
 800172c:	2001e06c 	.word	0x2001e06c
 8001730:	20000274 	.word	0x20000274
 8001734:	20000270 	.word	0x20000270
 8001738:	40668000 	.word	0x40668000
 800173c:	2001e078 	.word	0x2001e078
 8001740:	2001e074 	.word	0x2001e074

08001744 <IMU_average>:

void IMU_average(){
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
	float average = 0;
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
	for(int i=0;i<=1000;i++){
 8001750:	2300      	movs	r3, #0
 8001752:	603b      	str	r3, [r7, #0]
 8001754:	e015      	b.n	8001782 <IMU_average+0x3e>
		average = average+zg;
 8001756:	4b13      	ldr	r3, [pc, #76]	; (80017a4 <IMU_average+0x60>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	b21b      	sxth	r3, r3
 800175c:	ee07 3a90 	vmov	s15, r3
 8001760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001764:	ed97 7a01 	vldr	s14, [r7, #4]
 8001768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176c:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_Delay(1);
 8001770:	2001      	movs	r0, #1
 8001772:	f004 fdbb 	bl	80062ec <HAL_Delay>
		setLED2('A');
 8001776:	2041      	movs	r0, #65	; 0x41
 8001778:	f000 f904 	bl	8001984 <setLED2>
	for(int i=0;i<=1000;i++){
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	3301      	adds	r3, #1
 8001780:	603b      	str	r3, [r7, #0]
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001788:	dde5      	ble.n	8001756 <IMU_average+0x12>
	}
	ang_average = average/1000;
 800178a:	ed97 7a01 	vldr	s14, [r7, #4]
 800178e:	eddf 6a06 	vldr	s13, [pc, #24]	; 80017a8 <IMU_average+0x64>
 8001792:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <IMU_average+0x68>)
 8001798:	edc3 7a00 	vstr	s15, [r3]
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	2001e150 	.word	0x2001e150
 80017a8:	447a0000 	.word	0x447a0000
 80017ac:	20000270 	.word	0x20000270

080017b0 <getTheta10mm>:
float getOmega(){
	return omega;
}

float getTheta10mm()
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
	return theta_10mm;
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <getTheta10mm+0x18>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	ee07 3a90 	vmov	s15, r3
}
 80017bc:	eeb0 0a67 	vmov.f32	s0, s15
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	2001e074 	.word	0x2001e074

080017cc <clearTheta10mm>:

void clearTheta10mm()
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	theta_10mm = 0;
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <clearTheta10mm+0x18>)
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	2001e074 	.word	0x2001e074

080017e8 <setLED>:
 */

#include "LED.h"

void setLED(uint8_t color)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
	if(color == 'R'){
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	2b52      	cmp	r3, #82	; 0x52
 80017f6:	d112      	bne.n	800181e <setLED+0x36>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); //R
 80017f8:	2200      	movs	r2, #0
 80017fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017fe:	4860      	ldr	r0, [pc, #384]	; (8001980 <setLED+0x198>)
 8001800:	f006 f9a6 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); //G
 8001804:	2201      	movs	r2, #1
 8001806:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800180a:	485d      	ldr	r0, [pc, #372]	; (8001980 <setLED+0x198>)
 800180c:	f006 f9a0 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); //B
 8001810:	2201      	movs	r2, #1
 8001812:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001816:	485a      	ldr	r0, [pc, #360]	; (8001980 <setLED+0x198>)
 8001818:	f006 f99a 	bl	8007b50 <HAL_GPIO_WritePin>
	else{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 800181c:	e0ab      	b.n	8001976 <setLED+0x18e>
	else if(color == 'G'){
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b47      	cmp	r3, #71	; 0x47
 8001822:	d112      	bne.n	800184a <setLED+0x62>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001824:	2201      	movs	r2, #1
 8001826:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800182a:	4855      	ldr	r0, [pc, #340]	; (8001980 <setLED+0x198>)
 800182c:	f006 f990 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001830:	2200      	movs	r2, #0
 8001832:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001836:	4852      	ldr	r0, [pc, #328]	; (8001980 <setLED+0x198>)
 8001838:	f006 f98a 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 800183c:	2201      	movs	r2, #1
 800183e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001842:	484f      	ldr	r0, [pc, #316]	; (8001980 <setLED+0x198>)
 8001844:	f006 f984 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001848:	e095      	b.n	8001976 <setLED+0x18e>
	else if(color == 'B'){
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b42      	cmp	r3, #66	; 0x42
 800184e:	d112      	bne.n	8001876 <setLED+0x8e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001850:	2201      	movs	r2, #1
 8001852:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001856:	484a      	ldr	r0, [pc, #296]	; (8001980 <setLED+0x198>)
 8001858:	f006 f97a 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800185c:	2201      	movs	r2, #1
 800185e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001862:	4847      	ldr	r0, [pc, #284]	; (8001980 <setLED+0x198>)
 8001864:	f006 f974 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001868:	2200      	movs	r2, #0
 800186a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800186e:	4844      	ldr	r0, [pc, #272]	; (8001980 <setLED+0x198>)
 8001870:	f006 f96e 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001874:	e07f      	b.n	8001976 <setLED+0x18e>
	else if(color == 'M'){
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b4d      	cmp	r3, #77	; 0x4d
 800187a:	d112      	bne.n	80018a2 <setLED+0xba>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001882:	483f      	ldr	r0, [pc, #252]	; (8001980 <setLED+0x198>)
 8001884:	f006 f964 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001888:	2201      	movs	r2, #1
 800188a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800188e:	483c      	ldr	r0, [pc, #240]	; (8001980 <setLED+0x198>)
 8001890:	f006 f95e 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800189a:	4839      	ldr	r0, [pc, #228]	; (8001980 <setLED+0x198>)
 800189c:	f006 f958 	bl	8007b50 <HAL_GPIO_WritePin>
}
 80018a0:	e069      	b.n	8001976 <setLED+0x18e>
	else if(color == 'Y'){
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b59      	cmp	r3, #89	; 0x59
 80018a6:	d112      	bne.n	80018ce <setLED+0xe6>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018ae:	4834      	ldr	r0, [pc, #208]	; (8001980 <setLED+0x198>)
 80018b0:	f006 f94e 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80018b4:	2200      	movs	r2, #0
 80018b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018ba:	4831      	ldr	r0, [pc, #196]	; (8001980 <setLED+0x198>)
 80018bc:	f006 f948 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80018c0:	2201      	movs	r2, #1
 80018c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018c6:	482e      	ldr	r0, [pc, #184]	; (8001980 <setLED+0x198>)
 80018c8:	f006 f942 	bl	8007b50 <HAL_GPIO_WritePin>
}
 80018cc:	e053      	b.n	8001976 <setLED+0x18e>
	else if(color == 'C'){
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	2b43      	cmp	r3, #67	; 0x43
 80018d2:	d112      	bne.n	80018fa <setLED+0x112>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018da:	4829      	ldr	r0, [pc, #164]	; (8001980 <setLED+0x198>)
 80018dc:	f006 f938 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018e6:	4826      	ldr	r0, [pc, #152]	; (8001980 <setLED+0x198>)
 80018e8:	f006 f932 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018f2:	4823      	ldr	r0, [pc, #140]	; (8001980 <setLED+0x198>)
 80018f4:	f006 f92c 	bl	8007b50 <HAL_GPIO_WritePin>
}
 80018f8:	e03d      	b.n	8001976 <setLED+0x18e>
	else if(color == 'W'){
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b57      	cmp	r3, #87	; 0x57
 80018fe:	d112      	bne.n	8001926 <setLED+0x13e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001906:	481e      	ldr	r0, [pc, #120]	; (8001980 <setLED+0x198>)
 8001908:	f006 f922 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001912:	481b      	ldr	r0, [pc, #108]	; (8001980 <setLED+0x198>)
 8001914:	f006 f91c 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800191e:	4818      	ldr	r0, [pc, #96]	; (8001980 <setLED+0x198>)
 8001920:	f006 f916 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001924:	e027      	b.n	8001976 <setLED+0x18e>
	else if(color == 'N'){
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	2b4e      	cmp	r3, #78	; 0x4e
 800192a:	d112      	bne.n	8001952 <setLED+0x16a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800192c:	2201      	movs	r2, #1
 800192e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001932:	4813      	ldr	r0, [pc, #76]	; (8001980 <setLED+0x198>)
 8001934:	f006 f90c 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001938:	2201      	movs	r2, #1
 800193a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800193e:	4810      	ldr	r0, [pc, #64]	; (8001980 <setLED+0x198>)
 8001940:	f006 f906 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001944:	2201      	movs	r2, #1
 8001946:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800194a:	480d      	ldr	r0, [pc, #52]	; (8001980 <setLED+0x198>)
 800194c:	f006 f900 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001950:	e011      	b.n	8001976 <setLED+0x18e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001958:	4809      	ldr	r0, [pc, #36]	; (8001980 <setLED+0x198>)
 800195a:	f006 f8f9 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800195e:	2200      	movs	r2, #0
 8001960:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001964:	4806      	ldr	r0, [pc, #24]	; (8001980 <setLED+0x198>)
 8001966:	f006 f8f3 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001970:	4803      	ldr	r0, [pc, #12]	; (8001980 <setLED+0x198>)
 8001972:	f006 f8ed 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40020800 	.word	0x40020800

08001984 <setLED2>:

void setLED2(uint8_t color2)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
	if(color2 == 'R'){
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	2b52      	cmp	r3, #82	; 0x52
 8001992:	d124      	bne.n	80019de <setLED2+0x5a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001994:	2200      	movs	r2, #0
 8001996:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800199a:	489d      	ldr	r0, [pc, #628]	; (8001c10 <setLED2+0x28c>)
 800199c:	f006 f8d8 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80019a0:	2201      	movs	r2, #1
 80019a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a6:	489b      	ldr	r0, [pc, #620]	; (8001c14 <setLED2+0x290>)
 80019a8:	f006 f8d2 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80019ac:	2201      	movs	r2, #1
 80019ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b2:	4898      	ldr	r0, [pc, #608]	; (8001c14 <setLED2+0x290>)
 80019b4:	f006 f8cc 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80019b8:	2201      	movs	r2, #1
 80019ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019be:	4895      	ldr	r0, [pc, #596]	; (8001c14 <setLED2+0x290>)
 80019c0:	f006 f8c6 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80019c4:	2201      	movs	r2, #1
 80019c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ca:	4892      	ldr	r0, [pc, #584]	; (8001c14 <setLED2+0x290>)
 80019cc:	f006 f8c0 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80019d0:	2201      	movs	r2, #1
 80019d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019d6:	488f      	ldr	r0, [pc, #572]	; (8001c14 <setLED2+0x290>)
 80019d8:	f006 f8ba 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
	}
}
 80019dc:	e113      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'G'){
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	2b47      	cmp	r3, #71	; 0x47
 80019e2:	d124      	bne.n	8001a2e <setLED2+0xaa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80019e4:	2201      	movs	r2, #1
 80019e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019ea:	4889      	ldr	r0, [pc, #548]	; (8001c10 <setLED2+0x28c>)
 80019ec:	f006 f8b0 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80019f0:	2200      	movs	r2, #0
 80019f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019f6:	4887      	ldr	r0, [pc, #540]	; (8001c14 <setLED2+0x290>)
 80019f8:	f006 f8aa 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a02:	4884      	ldr	r0, [pc, #528]	; (8001c14 <setLED2+0x290>)
 8001a04:	f006 f8a4 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a0e:	4881      	ldr	r0, [pc, #516]	; (8001c14 <setLED2+0x290>)
 8001a10:	f006 f89e 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001a14:	2201      	movs	r2, #1
 8001a16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a1a:	487e      	ldr	r0, [pc, #504]	; (8001c14 <setLED2+0x290>)
 8001a1c:	f006 f898 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001a20:	2201      	movs	r2, #1
 8001a22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a26:	487b      	ldr	r0, [pc, #492]	; (8001c14 <setLED2+0x290>)
 8001a28:	f006 f892 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001a2c:	e0eb      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'B'){
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	2b42      	cmp	r3, #66	; 0x42
 8001a32:	d124      	bne.n	8001a7e <setLED2+0xfa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001a34:	2201      	movs	r2, #1
 8001a36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a3a:	4875      	ldr	r0, [pc, #468]	; (8001c10 <setLED2+0x28c>)
 8001a3c:	f006 f888 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001a40:	2201      	movs	r2, #1
 8001a42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a46:	4873      	ldr	r0, [pc, #460]	; (8001c14 <setLED2+0x290>)
 8001a48:	f006 f882 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a52:	4870      	ldr	r0, [pc, #448]	; (8001c14 <setLED2+0x290>)
 8001a54:	f006 f87c 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a5e:	486d      	ldr	r0, [pc, #436]	; (8001c14 <setLED2+0x290>)
 8001a60:	f006 f876 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001a64:	2201      	movs	r2, #1
 8001a66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a6a:	486a      	ldr	r0, [pc, #424]	; (8001c14 <setLED2+0x290>)
 8001a6c:	f006 f870 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001a70:	2201      	movs	r2, #1
 8001a72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a76:	4867      	ldr	r0, [pc, #412]	; (8001c14 <setLED2+0x290>)
 8001a78:	f006 f86a 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001a7c:	e0c3      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'W'){
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	2b57      	cmp	r3, #87	; 0x57
 8001a82:	d124      	bne.n	8001ace <setLED2+0x14a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001a84:	2201      	movs	r2, #1
 8001a86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a8a:	4861      	ldr	r0, [pc, #388]	; (8001c10 <setLED2+0x28c>)
 8001a8c:	f006 f860 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001a90:	2201      	movs	r2, #1
 8001a92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a96:	485f      	ldr	r0, [pc, #380]	; (8001c14 <setLED2+0x290>)
 8001a98:	f006 f85a 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aa2:	485c      	ldr	r0, [pc, #368]	; (8001c14 <setLED2+0x290>)
 8001aa4:	f006 f854 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001aae:	4859      	ldr	r0, [pc, #356]	; (8001c14 <setLED2+0x290>)
 8001ab0:	f006 f84e 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001aba:	4856      	ldr	r0, [pc, #344]	; (8001c14 <setLED2+0x290>)
 8001abc:	f006 f848 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ac6:	4853      	ldr	r0, [pc, #332]	; (8001c14 <setLED2+0x290>)
 8001ac8:	f006 f842 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001acc:	e09b      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'Y'){
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	2b59      	cmp	r3, #89	; 0x59
 8001ad2:	d124      	bne.n	8001b1e <setLED2+0x19a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ada:	484d      	ldr	r0, [pc, #308]	; (8001c10 <setLED2+0x28c>)
 8001adc:	f006 f838 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ae6:	484b      	ldr	r0, [pc, #300]	; (8001c14 <setLED2+0x290>)
 8001ae8:	f006 f832 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001af2:	4848      	ldr	r0, [pc, #288]	; (8001c14 <setLED2+0x290>)
 8001af4:	f006 f82c 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001af8:	2201      	movs	r2, #1
 8001afa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001afe:	4845      	ldr	r0, [pc, #276]	; (8001c14 <setLED2+0x290>)
 8001b00:	f006 f826 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001b04:	2200      	movs	r2, #0
 8001b06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b0a:	4842      	ldr	r0, [pc, #264]	; (8001c14 <setLED2+0x290>)
 8001b0c:	f006 f820 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b10:	2201      	movs	r2, #1
 8001b12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b16:	483f      	ldr	r0, [pc, #252]	; (8001c14 <setLED2+0x290>)
 8001b18:	f006 f81a 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001b1c:	e073      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'X'){
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	2b58      	cmp	r3, #88	; 0x58
 8001b22:	d124      	bne.n	8001b6e <setLED2+0x1ea>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b24:	2201      	movs	r2, #1
 8001b26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b2a:	4839      	ldr	r0, [pc, #228]	; (8001c10 <setLED2+0x28c>)
 8001b2c:	f006 f810 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001b30:	2201      	movs	r2, #1
 8001b32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b36:	4837      	ldr	r0, [pc, #220]	; (8001c14 <setLED2+0x290>)
 8001b38:	f006 f80a 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b42:	4834      	ldr	r0, [pc, #208]	; (8001c14 <setLED2+0x290>)
 8001b44:	f006 f804 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b4e:	4831      	ldr	r0, [pc, #196]	; (8001c14 <setLED2+0x290>)
 8001b50:	f005 fffe 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b5a:	482e      	ldr	r0, [pc, #184]	; (8001c14 <setLED2+0x290>)
 8001b5c:	f005 fff8 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b66:	482b      	ldr	r0, [pc, #172]	; (8001c14 <setLED2+0x290>)
 8001b68:	f005 fff2 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001b6c:	e04b      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'A'){
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	2b41      	cmp	r3, #65	; 0x41
 8001b72:	d124      	bne.n	8001bbe <setLED2+0x23a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b74:	2200      	movs	r2, #0
 8001b76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b7a:	4825      	ldr	r0, [pc, #148]	; (8001c10 <setLED2+0x28c>)
 8001b7c:	f005 ffe8 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001b80:	2200      	movs	r2, #0
 8001b82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b86:	4823      	ldr	r0, [pc, #140]	; (8001c14 <setLED2+0x290>)
 8001b88:	f005 ffe2 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b92:	4820      	ldr	r0, [pc, #128]	; (8001c14 <setLED2+0x290>)
 8001b94:	f005 ffdc 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b9e:	481d      	ldr	r0, [pc, #116]	; (8001c14 <setLED2+0x290>)
 8001ba0:	f005 ffd6 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001baa:	481a      	ldr	r0, [pc, #104]	; (8001c14 <setLED2+0x290>)
 8001bac:	f005 ffd0 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bb6:	4817      	ldr	r0, [pc, #92]	; (8001c14 <setLED2+0x290>)
 8001bb8:	f005 ffca 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001bbc:	e023      	b.n	8001c06 <setLED2+0x282>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bc4:	4812      	ldr	r0, [pc, #72]	; (8001c10 <setLED2+0x28c>)
 8001bc6:	f005 ffc3 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bd0:	4810      	ldr	r0, [pc, #64]	; (8001c14 <setLED2+0x290>)
 8001bd2:	f005 ffbd 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bdc:	480d      	ldr	r0, [pc, #52]	; (8001c14 <setLED2+0x290>)
 8001bde:	f005 ffb7 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001be2:	2201      	movs	r2, #1
 8001be4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001be8:	480a      	ldr	r0, [pc, #40]	; (8001c14 <setLED2+0x290>)
 8001bea:	f005 ffb1 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bf4:	4807      	ldr	r0, [pc, #28]	; (8001c14 <setLED2+0x290>)
 8001bf6:	f005 ffab 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c00:	4804      	ldr	r0, [pc, #16]	; (8001c14 <setLED2+0x290>)
 8001c02:	f005 ffa5 	bl	8007b50 <HAL_GPIO_WritePin>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40020000 	.word	0x40020000
 8001c14:	40020400 	.word	0x40020400

08001c18 <calculateLineFollowingTermFlip>:

static float pre_diff;

float mon_velo_term;

void calculateLineFollowingTermFlip(void){
 8001c18:	b590      	push	{r4, r7, lr}
 8001c1a:	b087      	sub	sp, #28
 8001c1c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 4.3, kd = 0.05;//kp = 1.5, kd = 0.0015  //kp = 3.0, kd = 0.005
 8001c1e:	4b4c      	ldr	r3, [pc, #304]	; (8001d50 <calculateLineFollowingTermFlip+0x138>)
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	4b4c      	ldr	r3, [pc, #304]	; (8001d54 <calculateLineFollowingTermFlip+0x13c>)
 8001c24:	613b      	str	r3, [r7, #16]
	float diff = 0.;
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]

	if(line_trace_enable_flag == 1){
 8001c2c:	4b4a      	ldr	r3, [pc, #296]	; (8001d58 <calculateLineFollowingTermFlip+0x140>)
 8001c2e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	f040 8081 	bne.w	8001d3a <calculateLineFollowingTermFlip+0x122>
		if(i_clear_flag == 1){
 8001c38:	4b48      	ldr	r3, [pc, #288]	; (8001d5c <calculateLineFollowingTermFlip+0x144>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d106      	bne.n	8001c4e <calculateLineFollowingTermFlip+0x36>
			i = 0;
 8001c40:	4b47      	ldr	r3, [pc, #284]	; (8001d60 <calculateLineFollowingTermFlip+0x148>)
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8001c48:	4b44      	ldr	r3, [pc, #272]	; (8001d5c <calculateLineFollowingTermFlip+0x144>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	701a      	strb	r2, [r3, #0]
		}

		//diff = ( ( sensor[0] * 1.25 + sensor[1] * 1.2 + sensor[2] * 1.15 + sensor[3] * 1.1 + sensor[4] * 1.05 + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] * 1.05 + sensor[8] * 1.1 + sensor[9] * 1.15 + sensor[10] * 1.2 + sensor[11] * 1.25 ) / 6 );
		diff = ( ( sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11] ) / 6 );
 8001c4e:	4b45      	ldr	r3, [pc, #276]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b43      	ldr	r3, [pc, #268]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c58:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	4a41      	ldr	r2, [pc, #260]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c60:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001c64:	4413      	add	r3, r2
 8001c66:	4a3f      	ldr	r2, [pc, #252]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c68:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	4a3d      	ldr	r2, [pc, #244]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c70:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a3b      	ldr	r2, [pc, #236]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c78:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	4a3a      	ldr	r2, [pc, #232]	; (8001d68 <calculateLineFollowingTermFlip+0x150>)
 8001c80:	fb82 1203 	smull	r1, r2, r2, r3
 8001c84:	17db      	asrs	r3, r3, #31
 8001c86:	1ad2      	subs	r2, r2, r3
 8001c88:	4b36      	ldr	r3, [pc, #216]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c8a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4b34      	ldr	r3, [pc, #208]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c92:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001c96:	440b      	add	r3, r1
 8001c98:	4932      	ldr	r1, [pc, #200]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001c9a:	f9b1 1010 	ldrsh.w	r1, [r1, #16]
 8001c9e:	440b      	add	r3, r1
 8001ca0:	4930      	ldr	r1, [pc, #192]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001ca2:	f9b1 1012 	ldrsh.w	r1, [r1, #18]
 8001ca6:	440b      	add	r3, r1
 8001ca8:	492e      	ldr	r1, [pc, #184]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001caa:	f9b1 1014 	ldrsh.w	r1, [r1, #20]
 8001cae:	440b      	add	r3, r1
 8001cb0:	492c      	ldr	r1, [pc, #176]	; (8001d64 <calculateLineFollowingTermFlip+0x14c>)
 8001cb2:	f9b1 1016 	ldrsh.w	r1, [r1, #22]
 8001cb6:	440b      	add	r3, r1
 8001cb8:	492b      	ldr	r1, [pc, #172]	; (8001d68 <calculateLineFollowingTermFlip+0x150>)
 8001cba:	fb81 0103 	smull	r0, r1, r1, r3
 8001cbe:	17db      	asrs	r3, r3, #31
 8001cc0:	1a5b      	subs	r3, r3, r1
 8001cc2:	4413      	add	r3, r2
 8001cc4:	ee07 3a90 	vmov	s15, r3
 8001cc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ccc:	edc7 7a03 	vstr	s15, [r7, #12]

		p = kp * diff; //P
 8001cd0:	ed97 7a05 	vldr	s14, [r7, #20]
 8001cd4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cdc:	edc7 7a02 	vstr	s15, [r7, #8]
		//i += ki * diff * DELTA_T; //I
		d = kd * (diff - pre_diff) / DELTA_T; //D
 8001ce0:	4b22      	ldr	r3, [pc, #136]	; (8001d6c <calculateLineFollowingTermFlip+0x154>)
 8001ce2:	edd3 7a00 	vldr	s15, [r3]
 8001ce6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cee:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf6:	ee17 0a90 	vmov	r0, s15
 8001cfa:	f7fe fc25 	bl	8000548 <__aeabi_f2d>
 8001cfe:	a312      	add	r3, pc, #72	; (adr r3, 8001d48 <calculateLineFollowingTermFlip+0x130>)
 8001d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d04:	f7fe fda2 	bl	800084c <__aeabi_ddiv>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	460c      	mov	r4, r1
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	4621      	mov	r1, r4
 8001d10:	f7fe ff6a 	bl	8000be8 <__aeabi_d2f>
 8001d14:	4603      	mov	r3, r0
 8001d16:	607b      	str	r3, [r7, #4]

		line_following_term = p + i + d;
 8001d18:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <calculateLineFollowingTermFlip+0x148>)
 8001d1a:	ed93 7a00 	vldr	s14, [r3]
 8001d1e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d26:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d2e:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <calculateLineFollowingTermFlip+0x158>)
 8001d30:	edc3 7a00 	vstr	s15, [r3]

		//p_Deb = p;
		//d_Deb = d;
		//i_Deb = i;

		pre_diff = diff;
 8001d34:	4a0d      	ldr	r2, [pc, #52]	; (8001d6c <calculateLineFollowingTermFlip+0x154>)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6013      	str	r3, [r2, #0]
	}
}
 8001d3a:	bf00      	nop
 8001d3c:	371c      	adds	r7, #28
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd90      	pop	{r4, r7, pc}
 8001d42:	bf00      	nop
 8001d44:	f3af 8000 	nop.w
 8001d48:	d2f1a9fc 	.word	0xd2f1a9fc
 8001d4c:	3f50624d 	.word	0x3f50624d
 8001d50:	4089999a 	.word	0x4089999a
 8001d54:	3d4ccccd 	.word	0x3d4ccccd
 8001d58:	20000276 	.word	0x20000276
 8001d5c:	20000277 	.word	0x20000277
 8001d60:	20000284 	.word	0x20000284
 8001d64:	2001df98 	.word	0x2001df98
 8001d68:	2aaaaaab 	.word	0x2aaaaaab
 8001d6c:	20000280 	.word	0x20000280
 8001d70:	20000278 	.word	0x20000278

08001d74 <lineTraceFlip>:

void lineTraceFlip(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b086      	sub	sp, #24
 8001d78:	af00      	add	r7, sp, #0
	if(line_trace_enable_flag == 1){
 8001d7a:	4b52      	ldr	r3, [pc, #328]	; (8001ec4 <lineTraceFlip+0x150>)
 8001d7c:	f993 3000 	ldrsb.w	r3, [r3]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	f040 8097 	bne.w	8001eb4 <lineTraceFlip+0x140>

		float velocity_control_term = getVelocityControlTerm();
 8001d86:	f001 fb45 	bl	8003414 <getVelocityControlTerm>
 8001d8a:	ed87 0a05 	vstr	s0, [r7, #20]

		float limit = MAX_COUNTER_PERIOD * 0.8;
 8001d8e:	4b4e      	ldr	r3, [pc, #312]	; (8001ec8 <lineTraceFlip+0x154>)
 8001d90:	60fb      	str	r3, [r7, #12]

		if(velocity_control_term >= limit) velocity_control_term = limit;
 8001d92:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d96:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da2:	db02      	blt.n	8001daa <lineTraceFlip+0x36>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	e010      	b.n	8001dcc <lineTraceFlip+0x58>
		else if(velocity_control_term <= -limit) velocity_control_term = -limit;
 8001daa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dae:	eef1 7a67 	vneg.f32	s15, s15
 8001db2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001db6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dbe:	d805      	bhi.n	8001dcc <lineTraceFlip+0x58>
 8001dc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001dc4:	eef1 7a67 	vneg.f32	s15, s15
 8001dc8:	edc7 7a05 	vstr	s15, [r7, #20]

		float exceeded = 0;
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
		if(velocity_control_term + line_following_term >= MAX_COUNTER_PERIOD){
 8001dd2:	4b3e      	ldr	r3, [pc, #248]	; (8001ecc <lineTraceFlip+0x158>)
 8001dd4:	ed93 7a00 	vldr	s14, [r3]
 8001dd8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ddc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001de0:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001ed0 <lineTraceFlip+0x15c>
 8001de4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dec:	db0d      	blt.n	8001e0a <lineTraceFlip+0x96>
			exceeded = (velocity_control_term + line_following_term) - MAX_COUNTER_PERIOD;
 8001dee:	4b37      	ldr	r3, [pc, #220]	; (8001ecc <lineTraceFlip+0x158>)
 8001df0:	ed93 7a00 	vldr	s14, [r3]
 8001df4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001df8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfc:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8001ed0 <lineTraceFlip+0x15c>
 8001e00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e04:	edc7 7a04 	vstr	s15, [r7, #16]
 8001e08:	e01a      	b.n	8001e40 <lineTraceFlip+0xcc>
		}
		else if(velocity_control_term - line_following_term <= -MAX_COUNTER_PERIOD){
 8001e0a:	4b30      	ldr	r3, [pc, #192]	; (8001ecc <lineTraceFlip+0x158>)
 8001e0c:	edd3 7a00 	vldr	s15, [r3]
 8001e10:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e18:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001ed4 <lineTraceFlip+0x160>
 8001e1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e24:	d80c      	bhi.n	8001e40 <lineTraceFlip+0xcc>
			exceeded = -MAX_COUNTER_PERIOD - (velocity_control_term - line_following_term);
 8001e26:	4b29      	ldr	r3, [pc, #164]	; (8001ecc <lineTraceFlip+0x158>)
 8001e28:	edd3 7a00 	vldr	s15, [r3]
 8001e2c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e34:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001ed4 <lineTraceFlip+0x160>
 8001e38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e3c:	edc7 7a04 	vstr	s15, [r7, #16]
		}

		velocity_control_term -= exceeded;
 8001e40:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e44:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e4c:	edc7 7a05 	vstr	s15, [r7, #20]
		line_following_term += exceeded;
 8001e50:	4b1e      	ldr	r3, [pc, #120]	; (8001ecc <lineTraceFlip+0x158>)
 8001e52:	ed93 7a00 	vldr	s14, [r3]
 8001e56:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	; (8001ecc <lineTraceFlip+0x158>)
 8001e60:	edc3 7a00 	vstr	s15, [r3]



		float motor_l = velocity_control_term + line_following_term;
 8001e64:	4b19      	ldr	r3, [pc, #100]	; (8001ecc <lineTraceFlip+0x158>)
 8001e66:	edd3 7a00 	vldr	s15, [r3]
 8001e6a:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e72:	edc7 7a02 	vstr	s15, [r7, #8]
		float motor_r = velocity_control_term - line_following_term;
 8001e76:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <lineTraceFlip+0x158>)
 8001e78:	edd3 7a00 	vldr	s15, [r3]
 8001e7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e84:	edc7 7a01 	vstr	s15, [r7, #4]
		/*
		float motor_l = velocity_control_term ;
		float motor_r = velocity_control_term ;
		*/

		mon_velo_term = velocity_control_term;
 8001e88:	4a13      	ldr	r2, [pc, #76]	; (8001ed8 <lineTraceFlip+0x164>)
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	6013      	str	r3, [r2, #0]

		//motor_l_Deb = motor_l;
		//motor_r_Deb = motor_r;

		setMotor(motor_l, motor_r);
 8001e8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e96:	ee17 3a90 	vmov	r3, s15
 8001e9a:	b21b      	sxth	r3, r3
 8001e9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ea0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ea4:	ee17 2a90 	vmov	r2, s15
 8001ea8:	b212      	sxth	r2, r2
 8001eaa:	4611      	mov	r1, r2
 8001eac:	4618      	mov	r0, r3
 8001eae:	f002 fc39 	bl	8004724 <setMotor>
	}
	else
	{
		setMotor(0, 0);
	}
}
 8001eb2:	e003      	b.n	8001ebc <lineTraceFlip+0x148>
		setMotor(0, 0);
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f002 fc34 	bl	8004724 <setMotor>
}
 8001ebc:	bf00      	nop
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	20000276 	.word	0x20000276
 8001ec8:	44a7e666 	.word	0x44a7e666
 8001ecc:	20000278 	.word	0x20000278
 8001ed0:	44d1e000 	.word	0x44d1e000
 8001ed4:	c4d1e000 	.word	0xc4d1e000
 8001ed8:	2001e07c 	.word	0x2001e07c

08001edc <startLineTrace>:

void startLineTrace()
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 1;
 8001ee0:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <startLineTrace+0x1c>)
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 8001ee6:	4b05      	ldr	r3, [pc, #20]	; (8001efc <startLineTrace+0x20>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	20000276 	.word	0x20000276
 8001efc:	20000277 	.word	0x20000277

08001f00 <stopLineTrace>:

void stopLineTrace()
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 0;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <stopLineTrace+0x1c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	701a      	strb	r2, [r3, #0]
	line_following_term = 0;
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <stopLineTrace+0x20>)
 8001f0c:	f04f 0200 	mov.w	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
	//setMotor(0, 0);
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	20000276 	.word	0x20000276
 8001f20:	20000278 	.word	0x20000278

08001f24 <checkCourseOut>:

void checkCourseOut(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
	uint16_t all_sensor;
	static uint16_t dark_cnt;

	all_sensor = (sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] + sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11]) / 12;
 8001f2a:	4b2b      	ldr	r3, [pc, #172]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f30:	461a      	mov	r2, r3
 8001f32:	4b29      	ldr	r3, [pc, #164]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f34:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f38:	4413      	add	r3, r2
 8001f3a:	4a27      	ldr	r2, [pc, #156]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f3c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	4a25      	ldr	r2, [pc, #148]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f44:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8001f48:	4413      	add	r3, r2
 8001f4a:	4a23      	ldr	r2, [pc, #140]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f4c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001f50:	4413      	add	r3, r2
 8001f52:	4a21      	ldr	r2, [pc, #132]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f54:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001f58:	4413      	add	r3, r2
 8001f5a:	4a1f      	ldr	r2, [pc, #124]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f5c:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001f60:	4413      	add	r3, r2
 8001f62:	4a1d      	ldr	r2, [pc, #116]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f64:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8001f68:	4413      	add	r3, r2
 8001f6a:	4a1b      	ldr	r2, [pc, #108]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f6c:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8001f70:	4413      	add	r3, r2
 8001f72:	4a19      	ldr	r2, [pc, #100]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f74:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8001f78:	4413      	add	r3, r2
 8001f7a:	4a17      	ldr	r2, [pc, #92]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f7c:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8001f80:	4413      	add	r3, r2
 8001f82:	4a15      	ldr	r2, [pc, #84]	; (8001fd8 <checkCourseOut+0xb4>)
 8001f84:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8001f88:	4413      	add	r3, r2
 8001f8a:	4a14      	ldr	r2, [pc, #80]	; (8001fdc <checkCourseOut+0xb8>)
 8001f8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001f90:	1052      	asrs	r2, r2, #1
 8001f92:	17db      	asrs	r3, r3, #31
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	80fb      	strh	r3, [r7, #6]
	if(all_sensor > 900){
 8001f98:	88fb      	ldrh	r3, [r7, #6]
 8001f9a:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8001f9e:	d906      	bls.n	8001fae <checkCourseOut+0x8a>
		dark_cnt++;
 8001fa0:	4b0f      	ldr	r3, [pc, #60]	; (8001fe0 <checkCourseOut+0xbc>)
 8001fa2:	881b      	ldrh	r3, [r3, #0]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	4b0d      	ldr	r3, [pc, #52]	; (8001fe0 <checkCourseOut+0xbc>)
 8001faa:	801a      	strh	r2, [r3, #0]
 8001fac:	e002      	b.n	8001fb4 <checkCourseOut+0x90>
	}
	else dark_cnt = 0;
 8001fae:	4b0c      	ldr	r3, [pc, #48]	; (8001fe0 <checkCourseOut+0xbc>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	801a      	strh	r2, [r3, #0]

	if(dark_cnt >= SENSOR_ALL_DARK) dark_flag = true;
 8001fb4:	4b0a      	ldr	r3, [pc, #40]	; (8001fe0 <checkCourseOut+0xbc>)
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	2b13      	cmp	r3, #19
 8001fba:	d903      	bls.n	8001fc4 <checkCourseOut+0xa0>
 8001fbc:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <checkCourseOut+0xc0>)
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	701a      	strb	r2, [r3, #0]
	else dark_flag = false;

}
 8001fc2:	e002      	b.n	8001fca <checkCourseOut+0xa6>
	else dark_flag = false;
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <checkCourseOut+0xc0>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	701a      	strb	r2, [r3, #0]
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	2001df98 	.word	0x2001df98
 8001fdc:	2aaaaaab 	.word	0x2aaaaaab
 8001fe0:	20000288 	.word	0x20000288
 8001fe4:	2000027c 	.word	0x2000027c

08001fe8 <getCouseOutFlag>:
	motor_l_Deb = mon_deb_l;
	motor_r_Deb = mon_deb_r;
}

bool getCouseOutFlag()
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
	return dark_flag;
 8001fec:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <getCouseOutFlag+0x14>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	2000027c 	.word	0x2000027c

08002000 <initADC>:
static int16_t side_sensorL_buffer[10];

static uint8_t L_index = 1;

void initADC()
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) side_adc_value, SIDE_LINESENSOR_ADC_NUM);
 8002004:	2202      	movs	r2, #2
 8002006:	4905      	ldr	r1, [pc, #20]	; (800201c <initADC+0x1c>)
 8002008:	4805      	ldr	r0, [pc, #20]	; (8002020 <initADC+0x20>)
 800200a:	f004 f9d5 	bl	80063b8 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc_value, LINESENSOR_ADC_NUM);
 800200e:	220c      	movs	r2, #12
 8002010:	4904      	ldr	r1, [pc, #16]	; (8002024 <initADC+0x24>)
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <initADC+0x28>)
 8002014:	f004 f9d0 	bl	80063b8 <HAL_ADC_Start_DMA>
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	200002a4 	.word	0x200002a4
 8002020:	2001e0d0 	.word	0x2001e0d0
 8002024:	2000028c 	.word	0x2000028c
 8002028:	2001e080 	.word	0x2001e080

0800202c <storeAnalogSensorBuffer>:

void storeAnalogSensorBuffer(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
	sensor11_buffer[index] = adc_value[11];

	side_sensorR_buffer[index] = side_adc_value[1];
	side_sensorL_buffer[index] = side_adc_value[0];*/

	sensor1_buffer[L_index] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 8002030:	4bc9      	ldr	r3, [pc, #804]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 8002032:	885b      	ldrh	r3, [r3, #2]
 8002034:	ee07 3a90 	vmov	s15, r3
 8002038:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800203c:	4bc7      	ldr	r3, [pc, #796]	; (800235c <storeAnalogSensorBuffer+0x330>)
 800203e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002042:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002046:	4bc6      	ldr	r3, [pc, #792]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 8002048:	ed93 7a01 	vldr	s14, [r3, #4]
 800204c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002050:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8002364 <storeAnalogSensorBuffer+0x338>
 8002054:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002058:	4bc3      	ldr	r3, [pc, #780]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	461a      	mov	r2, r3
 800205e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002062:	ee17 3a90 	vmov	r3, s15
 8002066:	b219      	sxth	r1, r3
 8002068:	4bc0      	ldr	r3, [pc, #768]	; (800236c <storeAnalogSensorBuffer+0x340>)
 800206a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor0_buffer[L_index] = ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 800206e:	4bba      	ldr	r3, [pc, #744]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 8002070:	881b      	ldrh	r3, [r3, #0]
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800207a:	4bb8      	ldr	r3, [pc, #736]	; (800235c <storeAnalogSensorBuffer+0x330>)
 800207c:	edd3 7a00 	vldr	s15, [r3]
 8002080:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002084:	4bb6      	ldr	r3, [pc, #728]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 8002086:	ed93 7a00 	vldr	s14, [r3]
 800208a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800208e:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8002364 <storeAnalogSensorBuffer+0x338>
 8002092:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002096:	4bb4      	ldr	r3, [pc, #720]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	461a      	mov	r2, r3
 800209c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020a0:	ee17 3a90 	vmov	r3, s15
 80020a4:	b219      	sxth	r1, r3
 80020a6:	4bb2      	ldr	r3, [pc, #712]	; (8002370 <storeAnalogSensorBuffer+0x344>)
 80020a8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor2_buffer[L_index] = ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 80020ac:	4baa      	ldr	r3, [pc, #680]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 80020ae:	889b      	ldrh	r3, [r3, #4]
 80020b0:	ee07 3a90 	vmov	s15, r3
 80020b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020b8:	4ba8      	ldr	r3, [pc, #672]	; (800235c <storeAnalogSensorBuffer+0x330>)
 80020ba:	edd3 7a02 	vldr	s15, [r3, #8]
 80020be:	ee77 6a67 	vsub.f32	s13, s14, s15
 80020c2:	4ba7      	ldr	r3, [pc, #668]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 80020c4:	ed93 7a02 	vldr	s14, [r3, #8]
 80020c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020cc:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002364 <storeAnalogSensorBuffer+0x338>
 80020d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020d4:	4ba4      	ldr	r3, [pc, #656]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	461a      	mov	r2, r3
 80020da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020de:	ee17 3a90 	vmov	r3, s15
 80020e2:	b219      	sxth	r1, r3
 80020e4:	4ba3      	ldr	r3, [pc, #652]	; (8002374 <storeAnalogSensorBuffer+0x348>)
 80020e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor3_buffer[L_index] = ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 80020ea:	4b9b      	ldr	r3, [pc, #620]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 80020ec:	88db      	ldrh	r3, [r3, #6]
 80020ee:	ee07 3a90 	vmov	s15, r3
 80020f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020f6:	4b99      	ldr	r3, [pc, #612]	; (800235c <storeAnalogSensorBuffer+0x330>)
 80020f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80020fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002100:	4b97      	ldr	r3, [pc, #604]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 8002102:	ed93 7a03 	vldr	s14, [r3, #12]
 8002106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800210a:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8002364 <storeAnalogSensorBuffer+0x338>
 800210e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002112:	4b95      	ldr	r3, [pc, #596]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800211c:	ee17 3a90 	vmov	r3, s15
 8002120:	b219      	sxth	r1, r3
 8002122:	4b95      	ldr	r3, [pc, #596]	; (8002378 <storeAnalogSensorBuffer+0x34c>)
 8002124:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor4_buffer[L_index] = ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 8002128:	4b8b      	ldr	r3, [pc, #556]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 800212a:	891b      	ldrh	r3, [r3, #8]
 800212c:	ee07 3a90 	vmov	s15, r3
 8002130:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002134:	4b89      	ldr	r3, [pc, #548]	; (800235c <storeAnalogSensorBuffer+0x330>)
 8002136:	edd3 7a04 	vldr	s15, [r3, #16]
 800213a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800213e:	4b88      	ldr	r3, [pc, #544]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 8002140:	ed93 7a04 	vldr	s14, [r3, #16]
 8002144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002148:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8002364 <storeAnalogSensorBuffer+0x338>
 800214c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002150:	4b85      	ldr	r3, [pc, #532]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	461a      	mov	r2, r3
 8002156:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800215a:	ee17 3a90 	vmov	r3, s15
 800215e:	b219      	sxth	r1, r3
 8002160:	4b86      	ldr	r3, [pc, #536]	; (800237c <storeAnalogSensorBuffer+0x350>)
 8002162:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor5_buffer[L_index] = ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 8002166:	4b7c      	ldr	r3, [pc, #496]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 8002168:	895b      	ldrh	r3, [r3, #10]
 800216a:	ee07 3a90 	vmov	s15, r3
 800216e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002172:	4b7a      	ldr	r3, [pc, #488]	; (800235c <storeAnalogSensorBuffer+0x330>)
 8002174:	edd3 7a05 	vldr	s15, [r3, #20]
 8002178:	ee77 6a67 	vsub.f32	s13, s14, s15
 800217c:	4b78      	ldr	r3, [pc, #480]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 800217e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002182:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002186:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002364 <storeAnalogSensorBuffer+0x338>
 800218a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800218e:	4b76      	ldr	r3, [pc, #472]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002198:	ee17 3a90 	vmov	r3, s15
 800219c:	b219      	sxth	r1, r3
 800219e:	4b78      	ldr	r3, [pc, #480]	; (8002380 <storeAnalogSensorBuffer+0x354>)
 80021a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor6_buffer[L_index] = ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 80021a4:	4b6c      	ldr	r3, [pc, #432]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 80021a6:	899b      	ldrh	r3, [r3, #12]
 80021a8:	ee07 3a90 	vmov	s15, r3
 80021ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021b0:	4b6a      	ldr	r3, [pc, #424]	; (800235c <storeAnalogSensorBuffer+0x330>)
 80021b2:	edd3 7a06 	vldr	s15, [r3, #24]
 80021b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80021ba:	4b69      	ldr	r3, [pc, #420]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 80021bc:	ed93 7a06 	vldr	s14, [r3, #24]
 80021c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021c4:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002364 <storeAnalogSensorBuffer+0x338>
 80021c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021cc:	4b66      	ldr	r3, [pc, #408]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	461a      	mov	r2, r3
 80021d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021d6:	ee17 3a90 	vmov	r3, s15
 80021da:	b219      	sxth	r1, r3
 80021dc:	4b69      	ldr	r3, [pc, #420]	; (8002384 <storeAnalogSensorBuffer+0x358>)
 80021de:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor7_buffer[L_index] = ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 80021e2:	4b5d      	ldr	r3, [pc, #372]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 80021e4:	89db      	ldrh	r3, [r3, #14]
 80021e6:	ee07 3a90 	vmov	s15, r3
 80021ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021ee:	4b5b      	ldr	r3, [pc, #364]	; (800235c <storeAnalogSensorBuffer+0x330>)
 80021f0:	edd3 7a07 	vldr	s15, [r3, #28]
 80021f4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80021f8:	4b59      	ldr	r3, [pc, #356]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 80021fa:	ed93 7a07 	vldr	s14, [r3, #28]
 80021fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002202:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002364 <storeAnalogSensorBuffer+0x338>
 8002206:	ee67 7a87 	vmul.f32	s15, s15, s14
 800220a:	4b57      	ldr	r3, [pc, #348]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002214:	ee17 3a90 	vmov	r3, s15
 8002218:	b219      	sxth	r1, r3
 800221a:	4b5b      	ldr	r3, [pc, #364]	; (8002388 <storeAnalogSensorBuffer+0x35c>)
 800221c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor8_buffer[L_index] = ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 8002220:	4b4d      	ldr	r3, [pc, #308]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 8002222:	8a1b      	ldrh	r3, [r3, #16]
 8002224:	ee07 3a90 	vmov	s15, r3
 8002228:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800222c:	4b4b      	ldr	r3, [pc, #300]	; (800235c <storeAnalogSensorBuffer+0x330>)
 800222e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002232:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002236:	4b4a      	ldr	r3, [pc, #296]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 8002238:	ed93 7a08 	vldr	s14, [r3, #32]
 800223c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002240:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002364 <storeAnalogSensorBuffer+0x338>
 8002244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002248:	4b47      	ldr	r3, [pc, #284]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002252:	ee17 3a90 	vmov	r3, s15
 8002256:	b219      	sxth	r1, r3
 8002258:	4b4c      	ldr	r3, [pc, #304]	; (800238c <storeAnalogSensorBuffer+0x360>)
 800225a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor9_buffer[L_index] = ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 800225e:	4b3e      	ldr	r3, [pc, #248]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 8002260:	8a5b      	ldrh	r3, [r3, #18]
 8002262:	ee07 3a90 	vmov	s15, r3
 8002266:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800226a:	4b3c      	ldr	r3, [pc, #240]	; (800235c <storeAnalogSensorBuffer+0x330>)
 800226c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002270:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002274:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 8002276:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800227a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800227e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002364 <storeAnalogSensorBuffer+0x338>
 8002282:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002286:	4b38      	ldr	r3, [pc, #224]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002290:	ee17 3a90 	vmov	r3, s15
 8002294:	b219      	sxth	r1, r3
 8002296:	4b3e      	ldr	r3, [pc, #248]	; (8002390 <storeAnalogSensorBuffer+0x364>)
 8002298:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor10_buffer[L_index] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 800229c:	4b2e      	ldr	r3, [pc, #184]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 800229e:	8a9b      	ldrh	r3, [r3, #20]
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a8:	4b2c      	ldr	r3, [pc, #176]	; (800235c <storeAnalogSensorBuffer+0x330>)
 80022aa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80022ae:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022b2:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 80022b4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80022b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022bc:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002364 <storeAnalogSensorBuffer+0x338>
 80022c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022c4:	4b28      	ldr	r3, [pc, #160]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	461a      	mov	r2, r3
 80022ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022ce:	ee17 3a90 	vmov	r3, s15
 80022d2:	b219      	sxth	r1, r3
 80022d4:	4b2f      	ldr	r3, [pc, #188]	; (8002394 <storeAnalogSensorBuffer+0x368>)
 80022d6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor11_buffer[L_index] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 80022da:	4b1f      	ldr	r3, [pc, #124]	; (8002358 <storeAnalogSensorBuffer+0x32c>)
 80022dc:	8adb      	ldrh	r3, [r3, #22]
 80022de:	ee07 3a90 	vmov	s15, r3
 80022e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022e6:	4b1d      	ldr	r3, [pc, #116]	; (800235c <storeAnalogSensorBuffer+0x330>)
 80022e8:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80022ec:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022f0:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <storeAnalogSensorBuffer+0x334>)
 80022f2:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80022f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022fa:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002364 <storeAnalogSensorBuffer+0x338>
 80022fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002302:	4b19      	ldr	r3, [pc, #100]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	461a      	mov	r2, r3
 8002308:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800230c:	ee17 3a90 	vmov	r3, s15
 8002310:	b219      	sxth	r1, r3
 8002312:	4b21      	ldr	r3, [pc, #132]	; (8002398 <storeAnalogSensorBuffer+0x36c>)
 8002314:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
//	sensor[10] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
//	sensor[11] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;



	side_sensorR_buffer[L_index] = ((side_adc_value[1] - side_offset_values[1]) / side_sensor_coefficient[1]) * 1000;
 8002318:	4b20      	ldr	r3, [pc, #128]	; (800239c <storeAnalogSensorBuffer+0x370>)
 800231a:	885b      	ldrh	r3, [r3, #2]
 800231c:	ee07 3a90 	vmov	s15, r3
 8002320:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002324:	4b1e      	ldr	r3, [pc, #120]	; (80023a0 <storeAnalogSensorBuffer+0x374>)
 8002326:	edd3 7a01 	vldr	s15, [r3, #4]
 800232a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800232e:	4b1d      	ldr	r3, [pc, #116]	; (80023a4 <storeAnalogSensorBuffer+0x378>)
 8002330:	ed93 7a01 	vldr	s14, [r3, #4]
 8002334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002338:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002364 <storeAnalogSensorBuffer+0x338>
 800233c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002340:	4b09      	ldr	r3, [pc, #36]	; (8002368 <storeAnalogSensorBuffer+0x33c>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800234a:	ee17 3a90 	vmov	r3, s15
 800234e:	b219      	sxth	r1, r3
 8002350:	4b15      	ldr	r3, [pc, #84]	; (80023a8 <storeAnalogSensorBuffer+0x37c>)
 8002352:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002356:	e029      	b.n	80023ac <storeAnalogSensorBuffer+0x380>
 8002358:	2000028c 	.word	0x2000028c
 800235c:	2001df58 	.word	0x2001df58
 8002360:	2001dfbc 	.word	0x2001dfbc
 8002364:	447a0000 	.word	0x447a0000
 8002368:	20000030 	.word	0x20000030
 800236c:	200002bc 	.word	0x200002bc
 8002370:	200002a8 	.word	0x200002a8
 8002374:	200002d0 	.word	0x200002d0
 8002378:	200002e4 	.word	0x200002e4
 800237c:	200002f8 	.word	0x200002f8
 8002380:	2000030c 	.word	0x2000030c
 8002384:	20000320 	.word	0x20000320
 8002388:	20000334 	.word	0x20000334
 800238c:	20000348 	.word	0x20000348
 8002390:	2000035c 	.word	0x2000035c
 8002394:	20000370 	.word	0x20000370
 8002398:	20000384 	.word	0x20000384
 800239c:	200002a4 	.word	0x200002a4
 80023a0:	2001df50 	.word	0x2001df50
 80023a4:	2001df90 	.word	0x2001df90
 80023a8:	20000398 	.word	0x20000398
	side_sensorL_buffer[L_index] = ((side_adc_value[0] - side_offset_values[0]) / side_sensor_coefficient[0]) * 1000;
 80023ac:	4b14      	ldr	r3, [pc, #80]	; (8002400 <storeAnalogSensorBuffer+0x3d4>)
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	ee07 3a90 	vmov	s15, r3
 80023b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023b8:	4b12      	ldr	r3, [pc, #72]	; (8002404 <storeAnalogSensorBuffer+0x3d8>)
 80023ba:	edd3 7a00 	vldr	s15, [r3]
 80023be:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023c2:	4b11      	ldr	r3, [pc, #68]	; (8002408 <storeAnalogSensorBuffer+0x3dc>)
 80023c4:	ed93 7a00 	vldr	s14, [r3]
 80023c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023cc:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800240c <storeAnalogSensorBuffer+0x3e0>
 80023d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d4:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <storeAnalogSensorBuffer+0x3e4>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	461a      	mov	r2, r3
 80023da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023de:	ee17 3a90 	vmov	r3, s15
 80023e2:	b219      	sxth	r1, r3
 80023e4:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <storeAnalogSensorBuffer+0x3e8>)
 80023e6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	L_index++;
 80023ea:	4b09      	ldr	r3, [pc, #36]	; (8002410 <storeAnalogSensorBuffer+0x3e4>)
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	3301      	adds	r3, #1
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	4b07      	ldr	r3, [pc, #28]	; (8002410 <storeAnalogSensorBuffer+0x3e4>)
 80023f4:	701a      	strb	r2, [r3, #0]
}
 80023f6:	bf00      	nop
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr
 8002400:	200002a4 	.word	0x200002a4
 8002404:	2001df50 	.word	0x2001df50
 8002408:	2001df90 	.word	0x2001df90
 800240c:	447a0000 	.word	0x447a0000
 8002410:	20000030 	.word	0x20000030
 8002414:	200003ac 	.word	0x200003ac

08002418 <updateAnalogSensor>:

void updateAnalogSensor(void) {
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
	sensor[8] = ( sensor8_buffer[0] + sensor8_buffer[1] + sensor8_buffer[2] + sensor8_buffer[3] + sensor8_buffer[4] + sensor8_buffer[5] + sensor8_buffer[6] + sensor8_buffer[7] + sensor8_buffer[8] + sensor8_buffer[9] ) / index;
	sensor[9] = ( sensor9_buffer[0] + sensor9_buffer[1] + sensor9_buffer[2] + sensor9_buffer[3] + sensor9_buffer[4] + sensor9_buffer[5] + sensor9_buffer[6] + sensor9_buffer[7] + sensor9_buffer[8] + sensor9_buffer[9] ) / index;
	sensor[10] = ( sensor10_buffer[0] + sensor10_buffer[1] + sensor10_buffer[2] + sensor10_buffer[3] + sensor10_buffer[4] + sensor10_buffer[5] + sensor10_buffer[6] + sensor10_buffer[7] + sensor10_buffer[8] + sensor10_buffer[9] ) / index;
	sensor[11] = ( sensor11_buffer[0] + sensor11_buffer[1] + sensor11_buffer[2] + sensor11_buffer[3] + sensor11_buffer[4] + sensor11_buffer[5] + sensor11_buffer[6] + sensor11_buffer[7] + sensor11_buffer[8] + sensor11_buffer[9] ) / index;
*/
	sensor[0] =  ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 800241e:	4bc9      	ldr	r3, [pc, #804]	; (8002744 <updateAnalogSensor+0x32c>)
 8002420:	881b      	ldrh	r3, [r3, #0]
 8002422:	ee07 3a90 	vmov	s15, r3
 8002426:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800242a:	4bc7      	ldr	r3, [pc, #796]	; (8002748 <updateAnalogSensor+0x330>)
 800242c:	edd3 7a00 	vldr	s15, [r3]
 8002430:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002434:	4bc5      	ldr	r3, [pc, #788]	; (800274c <updateAnalogSensor+0x334>)
 8002436:	ed93 7a00 	vldr	s14, [r3]
 800243a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800243e:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8002750 <updateAnalogSensor+0x338>
 8002442:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002446:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800244a:	ee17 3a90 	vmov	r3, s15
 800244e:	b21a      	sxth	r2, r3
 8002450:	4bc0      	ldr	r3, [pc, #768]	; (8002754 <updateAnalogSensor+0x33c>)
 8002452:	801a      	strh	r2, [r3, #0]
	sensor[1] =  ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 8002454:	4bbb      	ldr	r3, [pc, #748]	; (8002744 <updateAnalogSensor+0x32c>)
 8002456:	885b      	ldrh	r3, [r3, #2]
 8002458:	ee07 3a90 	vmov	s15, r3
 800245c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002460:	4bb9      	ldr	r3, [pc, #740]	; (8002748 <updateAnalogSensor+0x330>)
 8002462:	edd3 7a01 	vldr	s15, [r3, #4]
 8002466:	ee77 6a67 	vsub.f32	s13, s14, s15
 800246a:	4bb8      	ldr	r3, [pc, #736]	; (800274c <updateAnalogSensor+0x334>)
 800246c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002470:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002474:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 8002750 <updateAnalogSensor+0x338>
 8002478:	ee67 7a87 	vmul.f32	s15, s15, s14
 800247c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002480:	ee17 3a90 	vmov	r3, s15
 8002484:	b21a      	sxth	r2, r3
 8002486:	4bb3      	ldr	r3, [pc, #716]	; (8002754 <updateAnalogSensor+0x33c>)
 8002488:	805a      	strh	r2, [r3, #2]
	sensor[2] =  ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 800248a:	4bae      	ldr	r3, [pc, #696]	; (8002744 <updateAnalogSensor+0x32c>)
 800248c:	889b      	ldrh	r3, [r3, #4]
 800248e:	ee07 3a90 	vmov	s15, r3
 8002492:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002496:	4bac      	ldr	r3, [pc, #688]	; (8002748 <updateAnalogSensor+0x330>)
 8002498:	edd3 7a02 	vldr	s15, [r3, #8]
 800249c:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024a0:	4baa      	ldr	r3, [pc, #680]	; (800274c <updateAnalogSensor+0x334>)
 80024a2:	ed93 7a02 	vldr	s14, [r3, #8]
 80024a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024aa:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002750 <updateAnalogSensor+0x338>
 80024ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024b6:	ee17 3a90 	vmov	r3, s15
 80024ba:	b21a      	sxth	r2, r3
 80024bc:	4ba5      	ldr	r3, [pc, #660]	; (8002754 <updateAnalogSensor+0x33c>)
 80024be:	809a      	strh	r2, [r3, #4]
	sensor[3] =  ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 80024c0:	4ba0      	ldr	r3, [pc, #640]	; (8002744 <updateAnalogSensor+0x32c>)
 80024c2:	88db      	ldrh	r3, [r3, #6]
 80024c4:	ee07 3a90 	vmov	s15, r3
 80024c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024cc:	4b9e      	ldr	r3, [pc, #632]	; (8002748 <updateAnalogSensor+0x330>)
 80024ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80024d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024d6:	4b9d      	ldr	r3, [pc, #628]	; (800274c <updateAnalogSensor+0x334>)
 80024d8:	ed93 7a03 	vldr	s14, [r3, #12]
 80024dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024e0:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002750 <updateAnalogSensor+0x338>
 80024e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ec:	ee17 3a90 	vmov	r3, s15
 80024f0:	b21a      	sxth	r2, r3
 80024f2:	4b98      	ldr	r3, [pc, #608]	; (8002754 <updateAnalogSensor+0x33c>)
 80024f4:	80da      	strh	r2, [r3, #6]
	sensor[4] =  ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 80024f6:	4b93      	ldr	r3, [pc, #588]	; (8002744 <updateAnalogSensor+0x32c>)
 80024f8:	891b      	ldrh	r3, [r3, #8]
 80024fa:	ee07 3a90 	vmov	s15, r3
 80024fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002502:	4b91      	ldr	r3, [pc, #580]	; (8002748 <updateAnalogSensor+0x330>)
 8002504:	edd3 7a04 	vldr	s15, [r3, #16]
 8002508:	ee77 6a67 	vsub.f32	s13, s14, s15
 800250c:	4b8f      	ldr	r3, [pc, #572]	; (800274c <updateAnalogSensor+0x334>)
 800250e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002512:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002516:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8002750 <updateAnalogSensor+0x338>
 800251a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800251e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002522:	ee17 3a90 	vmov	r3, s15
 8002526:	b21a      	sxth	r2, r3
 8002528:	4b8a      	ldr	r3, [pc, #552]	; (8002754 <updateAnalogSensor+0x33c>)
 800252a:	811a      	strh	r2, [r3, #8]
	sensor[5] =  ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 800252c:	4b85      	ldr	r3, [pc, #532]	; (8002744 <updateAnalogSensor+0x32c>)
 800252e:	895b      	ldrh	r3, [r3, #10]
 8002530:	ee07 3a90 	vmov	s15, r3
 8002534:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002538:	4b83      	ldr	r3, [pc, #524]	; (8002748 <updateAnalogSensor+0x330>)
 800253a:	edd3 7a05 	vldr	s15, [r3, #20]
 800253e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002542:	4b82      	ldr	r3, [pc, #520]	; (800274c <updateAnalogSensor+0x334>)
 8002544:	ed93 7a05 	vldr	s14, [r3, #20]
 8002548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800254c:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8002750 <updateAnalogSensor+0x338>
 8002550:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002554:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002558:	ee17 3a90 	vmov	r3, s15
 800255c:	b21a      	sxth	r2, r3
 800255e:	4b7d      	ldr	r3, [pc, #500]	; (8002754 <updateAnalogSensor+0x33c>)
 8002560:	815a      	strh	r2, [r3, #10]
	sensor[6] =  ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 8002562:	4b78      	ldr	r3, [pc, #480]	; (8002744 <updateAnalogSensor+0x32c>)
 8002564:	899b      	ldrh	r3, [r3, #12]
 8002566:	ee07 3a90 	vmov	s15, r3
 800256a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800256e:	4b76      	ldr	r3, [pc, #472]	; (8002748 <updateAnalogSensor+0x330>)
 8002570:	edd3 7a06 	vldr	s15, [r3, #24]
 8002574:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002578:	4b74      	ldr	r3, [pc, #464]	; (800274c <updateAnalogSensor+0x334>)
 800257a:	ed93 7a06 	vldr	s14, [r3, #24]
 800257e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002582:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002750 <updateAnalogSensor+0x338>
 8002586:	ee67 7a87 	vmul.f32	s15, s15, s14
 800258a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800258e:	ee17 3a90 	vmov	r3, s15
 8002592:	b21a      	sxth	r2, r3
 8002594:	4b6f      	ldr	r3, [pc, #444]	; (8002754 <updateAnalogSensor+0x33c>)
 8002596:	819a      	strh	r2, [r3, #12]
	sensor[7] =  ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 8002598:	4b6a      	ldr	r3, [pc, #424]	; (8002744 <updateAnalogSensor+0x32c>)
 800259a:	89db      	ldrh	r3, [r3, #14]
 800259c:	ee07 3a90 	vmov	s15, r3
 80025a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025a4:	4b68      	ldr	r3, [pc, #416]	; (8002748 <updateAnalogSensor+0x330>)
 80025a6:	edd3 7a07 	vldr	s15, [r3, #28]
 80025aa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80025ae:	4b67      	ldr	r3, [pc, #412]	; (800274c <updateAnalogSensor+0x334>)
 80025b0:	ed93 7a07 	vldr	s14, [r3, #28]
 80025b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025b8:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8002750 <updateAnalogSensor+0x338>
 80025bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025c4:	ee17 3a90 	vmov	r3, s15
 80025c8:	b21a      	sxth	r2, r3
 80025ca:	4b62      	ldr	r3, [pc, #392]	; (8002754 <updateAnalogSensor+0x33c>)
 80025cc:	81da      	strh	r2, [r3, #14]
	sensor[8] =  ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 80025ce:	4b5d      	ldr	r3, [pc, #372]	; (8002744 <updateAnalogSensor+0x32c>)
 80025d0:	8a1b      	ldrh	r3, [r3, #16]
 80025d2:	ee07 3a90 	vmov	s15, r3
 80025d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025da:	4b5b      	ldr	r3, [pc, #364]	; (8002748 <updateAnalogSensor+0x330>)
 80025dc:	edd3 7a08 	vldr	s15, [r3, #32]
 80025e0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80025e4:	4b59      	ldr	r3, [pc, #356]	; (800274c <updateAnalogSensor+0x334>)
 80025e6:	ed93 7a08 	vldr	s14, [r3, #32]
 80025ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025ee:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002750 <updateAnalogSensor+0x338>
 80025f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025fa:	ee17 3a90 	vmov	r3, s15
 80025fe:	b21a      	sxth	r2, r3
 8002600:	4b54      	ldr	r3, [pc, #336]	; (8002754 <updateAnalogSensor+0x33c>)
 8002602:	821a      	strh	r2, [r3, #16]
	sensor[9] =  ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 8002604:	4b4f      	ldr	r3, [pc, #316]	; (8002744 <updateAnalogSensor+0x32c>)
 8002606:	8a5b      	ldrh	r3, [r3, #18]
 8002608:	ee07 3a90 	vmov	s15, r3
 800260c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002610:	4b4d      	ldr	r3, [pc, #308]	; (8002748 <updateAnalogSensor+0x330>)
 8002612:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002616:	ee77 6a67 	vsub.f32	s13, s14, s15
 800261a:	4b4c      	ldr	r3, [pc, #304]	; (800274c <updateAnalogSensor+0x334>)
 800261c:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002624:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002750 <updateAnalogSensor+0x338>
 8002628:	ee67 7a87 	vmul.f32	s15, s15, s14
 800262c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002630:	ee17 3a90 	vmov	r3, s15
 8002634:	b21a      	sxth	r2, r3
 8002636:	4b47      	ldr	r3, [pc, #284]	; (8002754 <updateAnalogSensor+0x33c>)
 8002638:	825a      	strh	r2, [r3, #18]
	sensor[10] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 800263a:	4b42      	ldr	r3, [pc, #264]	; (8002744 <updateAnalogSensor+0x32c>)
 800263c:	8a9b      	ldrh	r3, [r3, #20]
 800263e:	ee07 3a90 	vmov	s15, r3
 8002642:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002646:	4b40      	ldr	r3, [pc, #256]	; (8002748 <updateAnalogSensor+0x330>)
 8002648:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800264c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002650:	4b3e      	ldr	r3, [pc, #248]	; (800274c <updateAnalogSensor+0x334>)
 8002652:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002656:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800265a:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002750 <updateAnalogSensor+0x338>
 800265e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002662:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002666:	ee17 3a90 	vmov	r3, s15
 800266a:	b21a      	sxth	r2, r3
 800266c:	4b39      	ldr	r3, [pc, #228]	; (8002754 <updateAnalogSensor+0x33c>)
 800266e:	829a      	strh	r2, [r3, #20]
	sensor[11] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 8002670:	4b34      	ldr	r3, [pc, #208]	; (8002744 <updateAnalogSensor+0x32c>)
 8002672:	8adb      	ldrh	r3, [r3, #22]
 8002674:	ee07 3a90 	vmov	s15, r3
 8002678:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800267c:	4b32      	ldr	r3, [pc, #200]	; (8002748 <updateAnalogSensor+0x330>)
 800267e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002682:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002686:	4b31      	ldr	r3, [pc, #196]	; (800274c <updateAnalogSensor+0x334>)
 8002688:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800268c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002690:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002750 <updateAnalogSensor+0x338>
 8002694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002698:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800269c:	ee17 3a90 	vmov	r3, s15
 80026a0:	b21a      	sxth	r2, r3
 80026a2:	4b2c      	ldr	r3, [pc, #176]	; (8002754 <updateAnalogSensor+0x33c>)
 80026a4:	82da      	strh	r2, [r3, #22]

	side_sensorR = ( side_sensorR_buffer[0] + side_sensorR_buffer[1] + side_sensorR_buffer[2] + side_sensorR_buffer[3] + side_sensorR_buffer[4] + side_sensorR_buffer[5] + side_sensorR_buffer[6] + side_sensorR_buffer[7] + side_sensorR_buffer[8] + side_sensorR_buffer[9] ) / 10;
 80026a6:	4b2c      	ldr	r3, [pc, #176]	; (8002758 <updateAnalogSensor+0x340>)
 80026a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026ac:	461a      	mov	r2, r3
 80026ae:	4b2a      	ldr	r3, [pc, #168]	; (8002758 <updateAnalogSensor+0x340>)
 80026b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80026b4:	4413      	add	r3, r2
 80026b6:	4a28      	ldr	r2, [pc, #160]	; (8002758 <updateAnalogSensor+0x340>)
 80026b8:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	4a26      	ldr	r2, [pc, #152]	; (8002758 <updateAnalogSensor+0x340>)
 80026c0:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80026c4:	4413      	add	r3, r2
 80026c6:	4a24      	ldr	r2, [pc, #144]	; (8002758 <updateAnalogSensor+0x340>)
 80026c8:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80026cc:	4413      	add	r3, r2
 80026ce:	4a22      	ldr	r2, [pc, #136]	; (8002758 <updateAnalogSensor+0x340>)
 80026d0:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80026d4:	4413      	add	r3, r2
 80026d6:	4a20      	ldr	r2, [pc, #128]	; (8002758 <updateAnalogSensor+0x340>)
 80026d8:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80026dc:	4413      	add	r3, r2
 80026de:	4a1e      	ldr	r2, [pc, #120]	; (8002758 <updateAnalogSensor+0x340>)
 80026e0:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 80026e4:	4413      	add	r3, r2
 80026e6:	4a1c      	ldr	r2, [pc, #112]	; (8002758 <updateAnalogSensor+0x340>)
 80026e8:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80026ec:	4413      	add	r3, r2
 80026ee:	4a1a      	ldr	r2, [pc, #104]	; (8002758 <updateAnalogSensor+0x340>)
 80026f0:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80026f4:	4413      	add	r3, r2
 80026f6:	4a19      	ldr	r2, [pc, #100]	; (800275c <updateAnalogSensor+0x344>)
 80026f8:	fb82 1203 	smull	r1, r2, r2, r3
 80026fc:	1092      	asrs	r2, r2, #2
 80026fe:	17db      	asrs	r3, r3, #31
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	b21a      	sxth	r2, r3
 8002704:	4b16      	ldr	r3, [pc, #88]	; (8002760 <updateAnalogSensor+0x348>)
 8002706:	801a      	strh	r2, [r3, #0]
	side_sensorL = ( side_sensorL_buffer[0] + side_sensorL_buffer[1] + side_sensorL_buffer[2] + side_sensorL_buffer[3] + side_sensorL_buffer[4] + side_sensorL_buffer[5] + side_sensorL_buffer[6] + side_sensorL_buffer[7] + side_sensorL_buffer[8] + side_sensorL_buffer[9] ) / 10;
 8002708:	4b16      	ldr	r3, [pc, #88]	; (8002764 <updateAnalogSensor+0x34c>)
 800270a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800270e:	461a      	mov	r2, r3
 8002710:	4b14      	ldr	r3, [pc, #80]	; (8002764 <updateAnalogSensor+0x34c>)
 8002712:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002716:	4413      	add	r3, r2
 8002718:	4a12      	ldr	r2, [pc, #72]	; (8002764 <updateAnalogSensor+0x34c>)
 800271a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800271e:	4413      	add	r3, r2
 8002720:	4a10      	ldr	r2, [pc, #64]	; (8002764 <updateAnalogSensor+0x34c>)
 8002722:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002726:	4413      	add	r3, r2
 8002728:	4a0e      	ldr	r2, [pc, #56]	; (8002764 <updateAnalogSensor+0x34c>)
 800272a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800272e:	4413      	add	r3, r2
 8002730:	4a0c      	ldr	r2, [pc, #48]	; (8002764 <updateAnalogSensor+0x34c>)
 8002732:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8002736:	4413      	add	r3, r2
 8002738:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <updateAnalogSensor+0x34c>)
 800273a:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800273e:	4413      	add	r3, r2
 8002740:	e012      	b.n	8002768 <updateAnalogSensor+0x350>
 8002742:	bf00      	nop
 8002744:	2000028c 	.word	0x2000028c
 8002748:	2001df58 	.word	0x2001df58
 800274c:	2001dfbc 	.word	0x2001dfbc
 8002750:	447a0000 	.word	0x447a0000
 8002754:	2001df98 	.word	0x2001df98
 8002758:	20000398 	.word	0x20000398
 800275c:	66666667 	.word	0x66666667
 8002760:	2001df3c 	.word	0x2001df3c
 8002764:	200003ac 	.word	0x200003ac
 8002768:	4a1f      	ldr	r2, [pc, #124]	; (80027e8 <updateAnalogSensor+0x3d0>)
 800276a:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 800276e:	4413      	add	r3, r2
 8002770:	4a1d      	ldr	r2, [pc, #116]	; (80027e8 <updateAnalogSensor+0x3d0>)
 8002772:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002776:	4413      	add	r3, r2
 8002778:	4a1b      	ldr	r2, [pc, #108]	; (80027e8 <updateAnalogSensor+0x3d0>)
 800277a:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800277e:	4413      	add	r3, r2
 8002780:	4a1a      	ldr	r2, [pc, #104]	; (80027ec <updateAnalogSensor+0x3d4>)
 8002782:	fb82 1203 	smull	r1, r2, r2, r3
 8002786:	1092      	asrs	r2, r2, #2
 8002788:	17db      	asrs	r3, r3, #31
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	b21a      	sxth	r2, r3
 800278e:	4b18      	ldr	r3, [pc, #96]	; (80027f0 <updateAnalogSensor+0x3d8>)
 8002790:	801a      	strh	r2, [r3, #0]
	for(int j=0; j<=11; j++){
 8002792:	2300      	movs	r3, #0
 8002794:	607b      	str	r3, [r7, #4]
 8002796:	e01a      	b.n	80027ce <updateAnalogSensor+0x3b6>
		if(sensor[j] >= 1000) sensor[j] = 1000;
 8002798:	4a16      	ldr	r2, [pc, #88]	; (80027f4 <updateAnalogSensor+0x3dc>)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80027a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027a4:	db05      	blt.n	80027b2 <updateAnalogSensor+0x39a>
 80027a6:	4a13      	ldr	r2, [pc, #76]	; (80027f4 <updateAnalogSensor+0x3dc>)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80027ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(sensor[j] <= 0) sensor[j] = 0;
 80027b2:	4a10      	ldr	r2, [pc, #64]	; (80027f4 <updateAnalogSensor+0x3dc>)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	dc04      	bgt.n	80027c8 <updateAnalogSensor+0x3b0>
 80027be:	4a0d      	ldr	r2, [pc, #52]	; (80027f4 <updateAnalogSensor+0x3dc>)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2100      	movs	r1, #0
 80027c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int j=0; j<=11; j++){
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3301      	adds	r3, #1
 80027cc:	607b      	str	r3, [r7, #4]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b0b      	cmp	r3, #11
 80027d2:	dde1      	ble.n	8002798 <updateAnalogSensor+0x380>
	}
    L_index = 0;
 80027d4:	4b08      	ldr	r3, [pc, #32]	; (80027f8 <updateAnalogSensor+0x3e0>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]

}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	200003ac 	.word	0x200003ac
 80027ec:	66666667 	.word	0x66666667
 80027f0:	2001dfb4 	.word	0x2001dfb4
 80027f4:	2001df98 	.word	0x2001df98
 80027f8:	20000030 	.word	0x20000030

080027fc <sensorCalibration>:

void sensorCalibration()
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b0a0      	sub	sp, #128	; 0x80
 8002800:	af00      	add	r7, sp, #0
	float max_values_buffer[LINESENSOR_ADC_NUM]={0};
 8002802:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002806:	2230      	movs	r2, #48	; 0x30
 8002808:	2100      	movs	r1, #0
 800280a:	4618      	mov	r0, r3
 800280c:	f008 f833 	bl	800a876 <memset>
	float min_values_buffer[LINESENSOR_ADC_NUM]={1000};
 8002810:	f107 0310 	add.w	r3, r7, #16
 8002814:	2230      	movs	r2, #48	; 0x30
 8002816:	2100      	movs	r1, #0
 8002818:	4618      	mov	r0, r3
 800281a:	f008 f82c 	bl	800a876 <memset>
 800281e:	4bd8      	ldr	r3, [pc, #864]	; (8002b80 <sensorCalibration+0x384>)
 8002820:	613b      	str	r3, [r7, #16]
	float side_max_values_buffer[SIDE_LINESENSOR_ADC_NUM];
    float side_min_values_buffer[SIDE_LINESENSOR_ADC_NUM];

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002822:	2300      	movs	r3, #0
 8002824:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002828:	e026      	b.n	8002878 <sensorCalibration+0x7c>
		max_values[i] = 00;
 800282a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800282e:	4ad5      	ldr	r2, [pc, #852]	; (8002b84 <sensorCalibration+0x388>)
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	f04f 0200 	mov.w	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
		min_values[i] = 1500;
 800283a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800283e:	4ad2      	ldr	r2, [pc, #840]	; (8002b88 <sensorCalibration+0x38c>)
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	4ad1      	ldr	r2, [pc, #836]	; (8002b8c <sensorCalibration+0x390>)
 8002846:	601a      	str	r2, [r3, #0]
		max_values_buffer[i] = 0;
 8002848:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002852:	4413      	add	r3, r2
 8002854:	3b40      	subs	r3, #64	; 0x40
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
		min_values_buffer[i] = 1500;
 800285c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002866:	4413      	add	r3, r2
 8002868:	3b70      	subs	r3, #112	; 0x70
 800286a:	4ac8      	ldr	r2, [pc, #800]	; (8002b8c <sensorCalibration+0x390>)
 800286c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 800286e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002872:	3301      	adds	r3, #1
 8002874:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002878:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800287c:	2b0b      	cmp	r3, #11
 800287e:	d9d4      	bls.n	800282a <sensorCalibration+0x2e>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002880:	2300      	movs	r3, #0
 8002882:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002886:	e013      	b.n	80028b0 <sensorCalibration+0xb4>
		side_max_values[i] = 00;
 8002888:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800288c:	4ac0      	ldr	r2, [pc, #768]	; (8002b90 <sensorCalibration+0x394>)
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	4413      	add	r3, r2
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
		side_min_values[i] = 1500;
 8002898:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 800289c:	4abd      	ldr	r2, [pc, #756]	; (8002b94 <sensorCalibration+0x398>)
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	4aba      	ldr	r2, [pc, #744]	; (8002b8c <sensorCalibration+0x390>)
 80028a4:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 80028a6:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028aa:	3301      	adds	r3, #1
 80028ac:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 80028b0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d9e7      	bls.n	8002888 <sensorCalibration+0x8c>
	}

	while(getSwitchStatus('L') == 1){                       //sw3
 80028b8:	e0f5      	b.n	8002aa6 <sensorCalibration+0x2aa>

		setLED2('X');
 80028ba:	2058      	movs	r0, #88	; 0x58
 80028bc:	f7ff f862 	bl	8001984 <setLED2>

		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 80028c0:	2300      	movs	r3, #0
 80028c2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80028c6:	e06e      	b.n	80029a6 <sensorCalibration+0x1aa>

			max_values_buffer[i] = adc_value[i];
 80028c8:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80028cc:	4ab2      	ldr	r2, [pc, #712]	; (8002b98 <sensorCalibration+0x39c>)
 80028ce:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80028d2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80028d6:	ee07 2a90 	vmov	s15, r2
 80028da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80028e4:	4413      	add	r3, r2
 80028e6:	3b40      	subs	r3, #64	; 0x40
 80028e8:	edc3 7a00 	vstr	s15, [r3]
			min_values_buffer[i] = adc_value[i];
 80028ec:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80028f0:	4aa9      	ldr	r2, [pc, #676]	; (8002b98 <sensorCalibration+0x39c>)
 80028f2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80028f6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80028fa:	ee07 2a90 	vmov	s15, r2
 80028fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002908:	4413      	add	r3, r2
 800290a:	3b70      	subs	r3, #112	; 0x70
 800290c:	edc3 7a00 	vstr	s15, [r3]

			if(max_values_buffer[i] > max_values[i]){
 8002910:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	f107 0280 	add.w	r2, r7, #128	; 0x80
 800291a:	4413      	add	r3, r2
 800291c:	3b40      	subs	r3, #64	; 0x40
 800291e:	ed93 7a00 	vldr	s14, [r3]
 8002922:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002926:	4a97      	ldr	r2, [pc, #604]	; (8002b84 <sensorCalibration+0x388>)
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4413      	add	r3, r2
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002938:	dd0d      	ble.n	8002956 <sensorCalibration+0x15a>
				max_values[i] = max_values_buffer[i];
 800293a:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800293e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002942:	0092      	lsls	r2, r2, #2
 8002944:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002948:	440a      	add	r2, r1
 800294a:	3a40      	subs	r2, #64	; 0x40
 800294c:	6812      	ldr	r2, [r2, #0]
 800294e:	498d      	ldr	r1, [pc, #564]	; (8002b84 <sensorCalibration+0x388>)
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	440b      	add	r3, r1
 8002954:	601a      	str	r2, [r3, #0]
			}
			if((min_values_buffer[i] < min_values[i]) ){
 8002956:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002960:	4413      	add	r3, r2
 8002962:	3b70      	subs	r3, #112	; 0x70
 8002964:	ed93 7a00 	vldr	s14, [r3]
 8002968:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800296c:	4a86      	ldr	r2, [pc, #536]	; (8002b88 <sensorCalibration+0x38c>)
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	4413      	add	r3, r2
 8002972:	edd3 7a00 	vldr	s15, [r3]
 8002976:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800297a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800297e:	d50d      	bpl.n	800299c <sensorCalibration+0x1a0>
				min_values[i] = min_values_buffer[i];
 8002980:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002984:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002988:	0092      	lsls	r2, r2, #2
 800298a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 800298e:	440a      	add	r2, r1
 8002990:	3a70      	subs	r2, #112	; 0x70
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	497c      	ldr	r1, [pc, #496]	; (8002b88 <sensorCalibration+0x38c>)
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	440b      	add	r3, r1
 800299a:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 800299c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80029a0:	3301      	adds	r3, #1
 80029a2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 80029a6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80029aa:	2b0b      	cmp	r3, #11
 80029ac:	d98c      	bls.n	80028c8 <sensorCalibration+0xcc>
			}
		}

		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 80029ae:	2300      	movs	r3, #0
 80029b0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 80029b4:	e073      	b.n	8002a9e <sensorCalibration+0x2a2>
			side_max_values_buffer[i] = side_adc_value[i];
 80029b6:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029ba:	4a78      	ldr	r2, [pc, #480]	; (8002b9c <sensorCalibration+0x3a0>)
 80029bc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80029c0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029c4:	ee07 2a90 	vmov	s15, r2
 80029c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80029d2:	4413      	add	r3, r2
 80029d4:	3b78      	subs	r3, #120	; 0x78
 80029d6:	edc3 7a00 	vstr	s15, [r3]
			side_min_values_buffer[i] = side_adc_value[i];
 80029da:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029de:	4a6f      	ldr	r2, [pc, #444]	; (8002b9c <sensorCalibration+0x3a0>)
 80029e0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80029e4:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80029e8:	ee07 2a90 	vmov	s15, r2
 80029ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80029f6:	4413      	add	r3, r2
 80029f8:	3b80      	subs	r3, #128	; 0x80
 80029fa:	edc3 7a00 	vstr	s15, [r3]

			if(side_max_values_buffer[i] > side_max_values[i]){
 80029fe:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a08:	4413      	add	r3, r2
 8002a0a:	3b78      	subs	r3, #120	; 0x78
 8002a0c:	ed93 7a00 	vldr	s14, [r3]
 8002a10:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a14:	4a5e      	ldr	r2, [pc, #376]	; (8002b90 <sensorCalibration+0x394>)
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4413      	add	r3, r2
 8002a1a:	edd3 7a00 	vldr	s15, [r3]
 8002a1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a26:	dd10      	ble.n	8002a4a <sensorCalibration+0x24e>
				side_max_values[i] = side_adc_value[i];
 8002a28:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a2c:	4a5b      	ldr	r2, [pc, #364]	; (8002b9c <sensorCalibration+0x3a0>)
 8002a2e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a32:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a36:	ee07 2a90 	vmov	s15, r2
 8002a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a3e:	4a54      	ldr	r2, [pc, #336]	; (8002b90 <sensorCalibration+0x394>)
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	4413      	add	r3, r2
 8002a44:	edc3 7a00 	vstr	s15, [r3]
 8002a48:	e024      	b.n	8002a94 <sensorCalibration+0x298>
			}
			else if(side_min_values_buffer[i] < side_min_values[i]){
 8002a4a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a54:	4413      	add	r3, r2
 8002a56:	3b80      	subs	r3, #128	; 0x80
 8002a58:	ed93 7a00 	vldr	s14, [r3]
 8002a5c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a60:	4a4c      	ldr	r2, [pc, #304]	; (8002b94 <sensorCalibration+0x398>)
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4413      	add	r3, r2
 8002a66:	edd3 7a00 	vldr	s15, [r3]
 8002a6a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a72:	d50f      	bpl.n	8002a94 <sensorCalibration+0x298>
				side_min_values[i] = side_adc_value[i];
 8002a74:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a78:	4a48      	ldr	r2, [pc, #288]	; (8002b9c <sensorCalibration+0x3a0>)
 8002a7a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a7e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a82:	ee07 2a90 	vmov	s15, r2
 8002a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a8a:	4a42      	ldr	r2, [pc, #264]	; (8002b94 <sensorCalibration+0x398>)
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4413      	add	r3, r2
 8002a90:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002a94:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002a9e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d987      	bls.n	80029b6 <sensorCalibration+0x1ba>
	while(getSwitchStatus('L') == 1){                       //sw3
 8002aa6:	204c      	movs	r0, #76	; 0x4c
 8002aa8:	f003 faa0 	bl	8005fec <getSwitchStatus>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	f43f af03 	beq.w	80028ba <sensorCalibration+0xbe>
			}
		}
	}

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002aba:	e01b      	b.n	8002af4 <sensorCalibration+0x2f8>
		sensor_coefficient[i] = max_values[i] - min_values[i];
 8002abc:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002ac0:	4a30      	ldr	r2, [pc, #192]	; (8002b84 <sensorCalibration+0x388>)
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	4413      	add	r3, r2
 8002ac6:	ed93 7a00 	vldr	s14, [r3]
 8002aca:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002ace:	4a2e      	ldr	r2, [pc, #184]	; (8002b88 <sensorCalibration+0x38c>)
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	edd3 7a00 	vldr	s15, [r3]
 8002ad8:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ae0:	4a2f      	ldr	r2, [pc, #188]	; (8002ba0 <sensorCalibration+0x3a4>)
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002aea:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002aee:	3301      	adds	r3, #1
 8002af0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002af4:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002af8:	2b0b      	cmp	r3, #11
 8002afa:	d9df      	bls.n	8002abc <sensorCalibration+0x2c0>
	}
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002afc:	2300      	movs	r3, #0
 8002afe:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002b02:	e010      	b.n	8002b26 <sensorCalibration+0x32a>
		offset_values[i] = min_values[i];
 8002b04:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8002b08:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002b0c:	491e      	ldr	r1, [pc, #120]	; (8002b88 <sensorCalibration+0x38c>)
 8002b0e:	0092      	lsls	r2, r2, #2
 8002b10:	440a      	add	r2, r1
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	4923      	ldr	r1, [pc, #140]	; (8002ba4 <sensorCalibration+0x3a8>)
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	440b      	add	r3, r1
 8002b1a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002b1c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002b20:	3301      	adds	r3, #1
 8002b22:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002b26:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002b2a:	2b0b      	cmp	r3, #11
 8002b2c:	d9ea      	bls.n	8002b04 <sensorCalibration+0x308>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002b34:	e01b      	b.n	8002b6e <sensorCalibration+0x372>
		side_sensor_coefficient[i] = side_max_values[i] - side_min_values[i];
 8002b36:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002b3a:	4a15      	ldr	r2, [pc, #84]	; (8002b90 <sensorCalibration+0x394>)
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	4413      	add	r3, r2
 8002b40:	ed93 7a00 	vldr	s14, [r3]
 8002b44:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002b48:	4a12      	ldr	r2, [pc, #72]	; (8002b94 <sensorCalibration+0x398>)
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002b56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b5a:	4a13      	ldr	r2, [pc, #76]	; (8002ba8 <sensorCalibration+0x3ac>)
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002b64:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002b68:	3301      	adds	r3, #1
 8002b6a:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002b6e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d9df      	bls.n	8002b36 <sensorCalibration+0x33a>
	}
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002b7c:	e027      	b.n	8002bce <sensorCalibration+0x3d2>
 8002b7e:	bf00      	nop
 8002b80:	447a0000 	.word	0x447a0000
 8002b84:	2001e118 	.word	0x2001e118
 8002b88:	20000000 	.word	0x20000000
 8002b8c:	44bb8000 	.word	0x44bb8000
 8002b90:	2001e0c8 	.word	0x2001e0c8
 8002b94:	2001e148 	.word	0x2001e148
 8002b98:	2000028c 	.word	0x2000028c
 8002b9c:	200002a4 	.word	0x200002a4
 8002ba0:	2001dfbc 	.word	0x2001dfbc
 8002ba4:	2001df58 	.word	0x2001df58
 8002ba8:	2001df90 	.word	0x2001df90
		side_offset_values[i] = side_min_values[i];
 8002bac:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 8002bb0:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002bb4:	490a      	ldr	r1, [pc, #40]	; (8002be0 <sensorCalibration+0x3e4>)
 8002bb6:	0092      	lsls	r2, r2, #2
 8002bb8:	440a      	add	r2, r1
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	4909      	ldr	r1, [pc, #36]	; (8002be4 <sensorCalibration+0x3e8>)
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	440b      	add	r3, r1
 8002bc2:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002bc4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002bc8:	3301      	adds	r3, #1
 8002bca:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002bce:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d9ea      	bls.n	8002bac <sensorCalibration+0x3b0>
	}
}
 8002bd6:	bf00      	nop
 8002bd8:	3780      	adds	r7, #128	; 0x80
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	2001e148 	.word	0x2001e148
 8002be4:	2001df50 	.word	0x2001df50

08002be8 <initLog>:
static float log_debug[12000];
static float log_distance[6000];
static float log_theta[6000];
static uint16_t log_distance_cnt, log_theta_cnt, log_cross_cnt, log_side_cnt, log_debug_cnt;

void initLog(){
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
	writeAdd_1 = start_adress_sector7;
 8002bec:	4b16      	ldr	r3, [pc, #88]	; (8002c48 <initLog+0x60>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a16      	ldr	r2, [pc, #88]	; (8002c4c <initLog+0x64>)
 8002bf2:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002bf4:	4b16      	ldr	r3, [pc, #88]	; (8002c50 <initLog+0x68>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a16      	ldr	r2, [pc, #88]	; (8002c54 <initLog+0x6c>)
 8002bfa:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002bfc:	4b16      	ldr	r3, [pc, #88]	; (8002c58 <initLog+0x70>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a16      	ldr	r2, [pc, #88]	; (8002c5c <initLog+0x74>)
 8002c02:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002c04:	4b16      	ldr	r3, [pc, #88]	; (8002c60 <initLog+0x78>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a16      	ldr	r2, [pc, #88]	; (8002c64 <initLog+0x7c>)
 8002c0a:	6013      	str	r3, [r2, #0]
	writeAdd_5 = start_adress_sector11;
 8002c0c:	4b16      	ldr	r3, [pc, #88]	; (8002c68 <initLog+0x80>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a16      	ldr	r2, [pc, #88]	; (8002c6c <initLog+0x84>)
 8002c12:	6013      	str	r3, [r2, #0]
	readAdd_1 = start_adress_sector7;
 8002c14:	4b0c      	ldr	r3, [pc, #48]	; (8002c48 <initLog+0x60>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a15      	ldr	r2, [pc, #84]	; (8002c70 <initLog+0x88>)
 8002c1a:	6013      	str	r3, [r2, #0]
	readAdd_2 = start_adress_sector8;
 8002c1c:	4b0c      	ldr	r3, [pc, #48]	; (8002c50 <initLog+0x68>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a14      	ldr	r2, [pc, #80]	; (8002c74 <initLog+0x8c>)
 8002c22:	6013      	str	r3, [r2, #0]
	readAdd_3 = start_adress_sector9;
 8002c24:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <initLog+0x70>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a13      	ldr	r2, [pc, #76]	; (8002c78 <initLog+0x90>)
 8002c2a:	6013      	str	r3, [r2, #0]
	readAdd_4 = start_adress_sector10;
 8002c2c:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <initLog+0x78>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a12      	ldr	r2, [pc, #72]	; (8002c7c <initLog+0x94>)
 8002c32:	6013      	str	r3, [r2, #0]
	readAdd_5 = start_adress_sector11;
 8002c34:	4b0c      	ldr	r3, [pc, #48]	; (8002c68 <initLog+0x80>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a11      	ldr	r2, [pc, #68]	; (8002c80 <initLog+0x98>)
 8002c3a:	6013      	str	r3, [r2, #0]
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	0800ed78 	.word	0x0800ed78
 8002c4c:	2001df38 	.word	0x2001df38
 8002c50:	0800ed7c 	.word	0x0800ed7c
 8002c54:	2001df8c 	.word	0x2001df8c
 8002c58:	0800ed80 	.word	0x0800ed80
 8002c5c:	2001df48 	.word	0x2001df48
 8002c60:	0800ed84 	.word	0x0800ed84
 8002c64:	2001df34 	.word	0x2001df34
 8002c68:	0800ed88 	.word	0x0800ed88
 8002c6c:	2001df44 	.word	0x2001df44
 8002c70:	2001df40 	.word	0x2001df40
 8002c74:	2001df4c 	.word	0x2001df4c
 8002c78:	2001dfb8 	.word	0x2001dfb8
 8002c7c:	2001dfb0 	.word	0x2001dfb0
 8002c80:	2001df88 	.word	0x2001df88

08002c84 <saveDistance>:

void saveDistance(float distance){
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_1, distance);
 8002c8e:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <saveDistance+0x2c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	ed97 0a01 	vldr	s0, [r7, #4]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe fc68 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_1 += 0x04;
 8002c9c:	4b04      	ldr	r3, [pc, #16]	; (8002cb0 <saveDistance+0x2c>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	4a03      	ldr	r2, [pc, #12]	; (8002cb0 <saveDistance+0x2c>)
 8002ca4:	6013      	str	r3, [r2, #0]
}
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	2001df38 	.word	0x2001df38

08002cb4 <saveTheta>:

void saveTheta(float theta){
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_2, theta);
 8002cbe:	4b08      	ldr	r3, [pc, #32]	; (8002ce0 <saveTheta+0x2c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	ed97 0a01 	vldr	s0, [r7, #4]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f7fe fc50 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_2 += 0x04;
 8002ccc:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <saveTheta+0x2c>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	3304      	adds	r3, #4
 8002cd2:	4a03      	ldr	r2, [pc, #12]	; (8002ce0 <saveTheta+0x2c>)
 8002cd4:	6013      	str	r3, [r2, #0]
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	2001df8c 	.word	0x2001df8c

08002ce4 <saveCross>:

void saveCross(float cross){
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_3, cross);
 8002cee:	4b08      	ldr	r3, [pc, #32]	; (8002d10 <saveCross+0x2c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	ed97 0a01 	vldr	s0, [r7, #4]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fe fc38 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_3 += 0x04;
 8002cfc:	4b04      	ldr	r3, [pc, #16]	; (8002d10 <saveCross+0x2c>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	3304      	adds	r3, #4
 8002d02:	4a03      	ldr	r2, [pc, #12]	; (8002d10 <saveCross+0x2c>)
 8002d04:	6013      	str	r3, [r2, #0]
}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	2001df48 	.word	0x2001df48

08002d14 <saveSide>:

void saveSide(float side){
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_4, side);
 8002d1e:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <saveSide+0x2c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fe fc20 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_4 += 0x04;
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <saveSide+0x2c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	3304      	adds	r3, #4
 8002d32:	4a03      	ldr	r2, [pc, #12]	; (8002d40 <saveSide+0x2c>)
 8002d34:	6013      	str	r3, [r2, #0]
}
 8002d36:	bf00      	nop
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	2001df34 	.word	0x2001df34

08002d44 <saveDebug>:

void saveDebug(float value){
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_5, value);
 8002d4e:	4b08      	ldr	r3, [pc, #32]	; (8002d70 <saveDebug+0x2c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	ed97 0a01 	vldr	s0, [r7, #4]
 8002d56:	4618      	mov	r0, r3
 8002d58:	f7fe fc08 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_5+= 0x04;
 8002d5c:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <saveDebug+0x2c>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	3304      	adds	r3, #4
 8002d62:	4a03      	ldr	r2, [pc, #12]	; (8002d70 <saveDebug+0x2c>)
 8002d64:	6013      	str	r3, [r2, #0]
}
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	2001df44 	.word	0x2001df44

08002d74 <ereaseLog>:


void ereaseLog(){
 8002d74:	b580      	push	{r7, lr}
 8002d76:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_7);
 8002d78:	2007      	movs	r0, #7
 8002d7a:	f7fe fbd7 	bl	800152c <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_8);
 8002d7e:	2008      	movs	r0, #8
 8002d80:	f7fe fbd4 	bl	800152c <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_9);
 8002d84:	2009      	movs	r0, #9
 8002d86:	f7fe fbd1 	bl	800152c <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_10);
 8002d8a:	200a      	movs	r0, #10
 8002d8c:	f7fe fbce 	bl	800152c <FLASH_EreaseSector>
	//FLASH_Erease11();
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8002d90:	200b      	movs	r0, #11
 8002d92:	f7fe fbcb 	bl	800152c <FLASH_EreaseSector>

	writeAdd_1 = start_adress_sector7;
 8002d96:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <ereaseLog+0x50>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a0b      	ldr	r2, [pc, #44]	; (8002dc8 <ereaseLog+0x54>)
 8002d9c:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002d9e:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <ereaseLog+0x58>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a0b      	ldr	r2, [pc, #44]	; (8002dd0 <ereaseLog+0x5c>)
 8002da4:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <ereaseLog+0x60>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a0b      	ldr	r2, [pc, #44]	; (8002dd8 <ereaseLog+0x64>)
 8002dac:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002dae:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <ereaseLog+0x68>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <ereaseLog+0x6c>)
 8002db4:	6013      	str	r3, [r2, #0]
	writeAdd_5= start_adress_sector11;
 8002db6:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <ereaseLog+0x70>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a0b      	ldr	r2, [pc, #44]	; (8002de8 <ereaseLog+0x74>)
 8002dbc:	6013      	str	r3, [r2, #0]
}
 8002dbe:	bf00      	nop
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	0800ed78 	.word	0x0800ed78
 8002dc8:	2001df38 	.word	0x2001df38
 8002dcc:	0800ed7c 	.word	0x0800ed7c
 8002dd0:	2001df8c 	.word	0x2001df8c
 8002dd4:	0800ed80 	.word	0x0800ed80
 8002dd8:	2001df48 	.word	0x2001df48
 8002ddc:	0800ed84 	.word	0x0800ed84
 8002de0:	2001df34 	.word	0x2001df34
 8002de4:	0800ed88 	.word	0x0800ed88
 8002de8:	2001df44 	.word	0x2001df44

08002dec <ereaseDebugLog>:

void ereaseDebugLog(){
 8002dec:	b580      	push	{r7, lr}
 8002dee:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8002df0:	200b      	movs	r0, #11
 8002df2:	f7fe fb9b 	bl	800152c <FLASH_EreaseSector>

	writeAdd_5= start_adress_sector11;
 8002df6:	4b03      	ldr	r3, [pc, #12]	; (8002e04 <ereaseDebugLog+0x18>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a03      	ldr	r2, [pc, #12]	; (8002e08 <ereaseDebugLog+0x1c>)
 8002dfc:	6013      	str	r3, [r2, #0]
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	0800ed88 	.word	0x0800ed88
 8002e08:	2001df44 	.word	0x2001df44

08002e0c <getDistanceLogSize>:

uint16_t getDistanceLogSize(){
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
	return log_distance_cnt;
 8002e10:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <getDistanceLogSize+0x14>)
 8002e12:	881b      	ldrh	r3, [r3, #0]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	20018100 	.word	0x20018100

08002e24 <getCrossLogSize>:

uint16_t getCrossLogSize(){
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
	return log_cross_cnt;
 8002e28:	4b03      	ldr	r3, [pc, #12]	; (8002e38 <getCrossLogSize+0x14>)
 8002e2a:	881b      	ldrh	r3, [r3, #0]
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	20018104 	.word	0x20018104

08002e3c <getSideLogSize>:

uint16_t getSideLogSize(){
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
	return log_side_cnt;
 8002e40:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <getSideLogSize+0x14>)
 8002e42:	881b      	ldrh	r3, [r3, #0]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	20018106 	.word	0x20018106

08002e54 <getDebugLogSize>:

uint16_t getDebugLogSize(){
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
	return log_debug_cnt;
 8002e58:	4b03      	ldr	r3, [pc, #12]	; (8002e68 <getDebugLogSize+0x14>)
 8002e5a:	881b      	ldrh	r3, [r3, #0]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr
 8002e66:	bf00      	nop
 8002e68:	20018108 	.word	0x20018108

08002e6c <loadDistance>:


void loadDistance(){
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8002e72:	2300      	movs	r3, #0
 8002e74:	80fb      	strh	r3, [r7, #6]
	readAdd_1 = start_adress_sector7;
 8002e76:	4b18      	ldr	r3, [pc, #96]	; (8002ed8 <loadDistance+0x6c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a18      	ldr	r2, [pc, #96]	; (8002edc <loadDistance+0x70>)
 8002e7c:	6013      	str	r3, [r2, #0]
	log_distance_cnt = 0;
 8002e7e:	4b18      	ldr	r3, [pc, #96]	; (8002ee0 <loadDistance+0x74>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	801a      	strh	r2, [r3, #0]

	while(1){
		log_distance[i] = *(float*)readAdd_1;
 8002e84:	4b15      	ldr	r3, [pc, #84]	; (8002edc <loadDistance+0x70>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	461a      	mov	r2, r3
 8002e8a:	88fb      	ldrh	r3, [r7, #6]
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	4915      	ldr	r1, [pc, #84]	; (8002ee4 <loadDistance+0x78>)
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	440b      	add	r3, r1
 8002e94:	601a      	str	r2, [r3, #0]
		if(isnan(log_distance[i]) != 0){
 8002e96:	88fb      	ldrh	r3, [r7, #6]
 8002e98:	4a12      	ldr	r2, [pc, #72]	; (8002ee4 <loadDistance+0x78>)
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	edd3 7a00 	vldr	s15, [r3]
 8002ea2:	eef4 7a67 	vcmp.f32	s15, s15
 8002ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eaa:	d60e      	bvs.n	8002eca <loadDistance+0x5e>
			break;
		}
		else{
			log_distance_cnt++;
 8002eac:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <loadDistance+0x74>)
 8002eae:	881b      	ldrh	r3, [r3, #0]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <loadDistance+0x74>)
 8002eb6:	801a      	strh	r2, [r3, #0]
		}
		readAdd_1 += 0x04;
 8002eb8:	4b08      	ldr	r3, [pc, #32]	; (8002edc <loadDistance+0x70>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	3304      	adds	r3, #4
 8002ebe:	4a07      	ldr	r2, [pc, #28]	; (8002edc <loadDistance+0x70>)
 8002ec0:	6013      	str	r3, [r2, #0]
		i++;
 8002ec2:	88fb      	ldrh	r3, [r7, #6]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	80fb      	strh	r3, [r7, #6]
		log_distance[i] = *(float*)readAdd_1;
 8002ec8:	e7dc      	b.n	8002e84 <loadDistance+0x18>
			break;
 8002eca:	bf00      	nop
	}
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr
 8002ed8:	0800ed78 	.word	0x0800ed78
 8002edc:	2001df40 	.word	0x2001df40
 8002ee0:	20018100 	.word	0x20018100
 8002ee4:	2000c580 	.word	0x2000c580

08002ee8 <loadTheta>:

void loadTheta(){
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	80fb      	strh	r3, [r7, #6]
	readAdd_2 = start_adress_sector8;
 8002ef2:	4b18      	ldr	r3, [pc, #96]	; (8002f54 <loadTheta+0x6c>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a18      	ldr	r2, [pc, #96]	; (8002f58 <loadTheta+0x70>)
 8002ef8:	6013      	str	r3, [r2, #0]
	log_theta_cnt = 0;
 8002efa:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <loadTheta+0x74>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	801a      	strh	r2, [r3, #0]

	while(1){
		log_theta[i] = *(float*)readAdd_2;
 8002f00:	4b15      	ldr	r3, [pc, #84]	; (8002f58 <loadTheta+0x70>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	461a      	mov	r2, r3
 8002f06:	88fb      	ldrh	r3, [r7, #6]
 8002f08:	6812      	ldr	r2, [r2, #0]
 8002f0a:	4915      	ldr	r1, [pc, #84]	; (8002f60 <loadTheta+0x78>)
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	440b      	add	r3, r1
 8002f10:	601a      	str	r2, [r3, #0]
		if(isnan(log_theta[i]) != 0){
 8002f12:	88fb      	ldrh	r3, [r7, #6]
 8002f14:	4a12      	ldr	r2, [pc, #72]	; (8002f60 <loadTheta+0x78>)
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	4413      	add	r3, r2
 8002f1a:	edd3 7a00 	vldr	s15, [r3]
 8002f1e:	eef4 7a67 	vcmp.f32	s15, s15
 8002f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f26:	d60e      	bvs.n	8002f46 <loadTheta+0x5e>
			break;
		}
		else{
			log_theta_cnt++;
 8002f28:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <loadTheta+0x74>)
 8002f2a:	881b      	ldrh	r3, [r3, #0]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	b29a      	uxth	r2, r3
 8002f30:	4b0a      	ldr	r3, [pc, #40]	; (8002f5c <loadTheta+0x74>)
 8002f32:	801a      	strh	r2, [r3, #0]
		}
		readAdd_2 += 0x04;
 8002f34:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <loadTheta+0x70>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	3304      	adds	r3, #4
 8002f3a:	4a07      	ldr	r2, [pc, #28]	; (8002f58 <loadTheta+0x70>)
 8002f3c:	6013      	str	r3, [r2, #0]
		i++;
 8002f3e:	88fb      	ldrh	r3, [r7, #6]
 8002f40:	3301      	adds	r3, #1
 8002f42:	80fb      	strh	r3, [r7, #6]
		log_theta[i] = *(float*)readAdd_2;
 8002f44:	e7dc      	b.n	8002f00 <loadTheta+0x18>
			break;
 8002f46:	bf00      	nop
	}
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	0800ed7c 	.word	0x0800ed7c
 8002f58:	2001df4c 	.word	0x2001df4c
 8002f5c:	20018102 	.word	0x20018102
 8002f60:	20012340 	.word	0x20012340

08002f64 <loadCross>:

void loadCross(){
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	80fb      	strh	r3, [r7, #6]
	readAdd_3 = start_adress_sector9;
 8002f6e:	4b18      	ldr	r3, [pc, #96]	; (8002fd0 <loadCross+0x6c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a18      	ldr	r2, [pc, #96]	; (8002fd4 <loadCross+0x70>)
 8002f74:	6013      	str	r3, [r2, #0]
	log_cross_cnt = 0;
 8002f76:	4b18      	ldr	r3, [pc, #96]	; (8002fd8 <loadCross+0x74>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	801a      	strh	r2, [r3, #0]

	while(1){
		log_cross[i] = *(float*)readAdd_3;
 8002f7c:	4b15      	ldr	r3, [pc, #84]	; (8002fd4 <loadCross+0x70>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	461a      	mov	r2, r3
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	6812      	ldr	r2, [r2, #0]
 8002f86:	4915      	ldr	r1, [pc, #84]	; (8002fdc <loadCross+0x78>)
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	440b      	add	r3, r1
 8002f8c:	601a      	str	r2, [r3, #0]
		if(isnan(log_cross[i]) != 0){
 8002f8e:	88fb      	ldrh	r3, [r7, #6]
 8002f90:	4a12      	ldr	r2, [pc, #72]	; (8002fdc <loadCross+0x78>)
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	edd3 7a00 	vldr	s15, [r3]
 8002f9a:	eef4 7a67 	vcmp.f32	s15, s15
 8002f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fa2:	d60e      	bvs.n	8002fc2 <loadCross+0x5e>
			break;
		}
		else{
			log_cross_cnt++;
 8002fa4:	4b0c      	ldr	r3, [pc, #48]	; (8002fd8 <loadCross+0x74>)
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	4b0a      	ldr	r3, [pc, #40]	; (8002fd8 <loadCross+0x74>)
 8002fae:	801a      	strh	r2, [r3, #0]
		}
		readAdd_3 += 0x04;
 8002fb0:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <loadCross+0x70>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	3304      	adds	r3, #4
 8002fb6:	4a07      	ldr	r2, [pc, #28]	; (8002fd4 <loadCross+0x70>)
 8002fb8:	6013      	str	r3, [r2, #0]
		i++;
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	80fb      	strh	r3, [r7, #6]
		log_cross[i] = *(float*)readAdd_3;
 8002fc0:	e7dc      	b.n	8002f7c <loadCross+0x18>
			break;
 8002fc2:	bf00      	nop
	}
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	0800ed80 	.word	0x0800ed80
 8002fd4:	2001dfb8 	.word	0x2001dfb8
 8002fd8:	20018104 	.word	0x20018104
 8002fdc:	200003c0 	.word	0x200003c0

08002fe0 <loadSide>:

void loadSide(){
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	80fb      	strh	r3, [r7, #6]
	readAdd_4 = start_adress_sector10;
 8002fea:	4b18      	ldr	r3, [pc, #96]	; (800304c <loadSide+0x6c>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a18      	ldr	r2, [pc, #96]	; (8003050 <loadSide+0x70>)
 8002ff0:	6013      	str	r3, [r2, #0]
	log_side_cnt = 0;
 8002ff2:	4b18      	ldr	r3, [pc, #96]	; (8003054 <loadSide+0x74>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	801a      	strh	r2, [r3, #0]

	while(1){
		log_side[i] = *(float*)readAdd_4;
 8002ff8:	4b15      	ldr	r3, [pc, #84]	; (8003050 <loadSide+0x70>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	461a      	mov	r2, r3
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	4915      	ldr	r1, [pc, #84]	; (8003058 <loadSide+0x78>)
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	601a      	str	r2, [r3, #0]
		if(isnan(log_side[i]) != 0){
 800300a:	88fb      	ldrh	r3, [r7, #6]
 800300c:	4a12      	ldr	r2, [pc, #72]	; (8003058 <loadSide+0x78>)
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	edd3 7a00 	vldr	s15, [r3]
 8003016:	eef4 7a67 	vcmp.f32	s15, s15
 800301a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800301e:	d60e      	bvs.n	800303e <loadSide+0x5e>
			break;
		}
		else{
			log_side_cnt++;
 8003020:	4b0c      	ldr	r3, [pc, #48]	; (8003054 <loadSide+0x74>)
 8003022:	881b      	ldrh	r3, [r3, #0]
 8003024:	3301      	adds	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	4b0a      	ldr	r3, [pc, #40]	; (8003054 <loadSide+0x74>)
 800302a:	801a      	strh	r2, [r3, #0]
		}
		readAdd_4 += 0x04;
 800302c:	4b08      	ldr	r3, [pc, #32]	; (8003050 <loadSide+0x70>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	3304      	adds	r3, #4
 8003032:	4a07      	ldr	r2, [pc, #28]	; (8003050 <loadSide+0x70>)
 8003034:	6013      	str	r3, [r2, #0]
		i++;
 8003036:	88fb      	ldrh	r3, [r7, #6]
 8003038:	3301      	adds	r3, #1
 800303a:	80fb      	strh	r3, [r7, #6]
		log_side[i] = *(float*)readAdd_4;
 800303c:	e7dc      	b.n	8002ff8 <loadSide+0x18>
			break;
 800303e:	bf00      	nop
	}
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	0800ed84 	.word	0x0800ed84
 8003050:	2001dfb0 	.word	0x2001dfb0
 8003054:	20018106 	.word	0x20018106
 8003058:	200006e0 	.word	0x200006e0

0800305c <loadDebug>:

void loadDebug(){
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003062:	2300      	movs	r3, #0
 8003064:	80fb      	strh	r3, [r7, #6]
	readAdd_5= start_adress_sector11;
 8003066:	4b18      	ldr	r3, [pc, #96]	; (80030c8 <loadDebug+0x6c>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a18      	ldr	r2, [pc, #96]	; (80030cc <loadDebug+0x70>)
 800306c:	6013      	str	r3, [r2, #0]
	log_debug_cnt = 0;
 800306e:	4b18      	ldr	r3, [pc, #96]	; (80030d0 <loadDebug+0x74>)
 8003070:	2200      	movs	r2, #0
 8003072:	801a      	strh	r2, [r3, #0]

	while(1){
		log_debug[i] = *(float*)readAdd_5;
 8003074:	4b15      	ldr	r3, [pc, #84]	; (80030cc <loadDebug+0x70>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	461a      	mov	r2, r3
 800307a:	88fb      	ldrh	r3, [r7, #6]
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	4915      	ldr	r1, [pc, #84]	; (80030d4 <loadDebug+0x78>)
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	601a      	str	r2, [r3, #0]
		if(isnan(log_debug[i]) != 0){
 8003086:	88fb      	ldrh	r3, [r7, #6]
 8003088:	4a12      	ldr	r2, [pc, #72]	; (80030d4 <loadDebug+0x78>)
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	4413      	add	r3, r2
 800308e:	edd3 7a00 	vldr	s15, [r3]
 8003092:	eef4 7a67 	vcmp.f32	s15, s15
 8003096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800309a:	d60e      	bvs.n	80030ba <loadDebug+0x5e>
			break;
		}
		else{
			log_debug_cnt++;
 800309c:	4b0c      	ldr	r3, [pc, #48]	; (80030d0 <loadDebug+0x74>)
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	3301      	adds	r3, #1
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	4b0a      	ldr	r3, [pc, #40]	; (80030d0 <loadDebug+0x74>)
 80030a6:	801a      	strh	r2, [r3, #0]
		}
		readAdd_5 += 0x04;
 80030a8:	4b08      	ldr	r3, [pc, #32]	; (80030cc <loadDebug+0x70>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	3304      	adds	r3, #4
 80030ae:	4a07      	ldr	r2, [pc, #28]	; (80030cc <loadDebug+0x70>)
 80030b0:	6013      	str	r3, [r2, #0]
		i++;
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	3301      	adds	r3, #1
 80030b6:	80fb      	strh	r3, [r7, #6]
		log_debug[i] = *(float*)readAdd_5;
 80030b8:	e7dc      	b.n	8003074 <loadDebug+0x18>
			break;
 80030ba:	bf00      	nop
	}
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	0800ed88 	.word	0x0800ed88
 80030cc:	2001df88 	.word	0x2001df88
 80030d0:	20018108 	.word	0x20018108
 80030d4:	20000a00 	.word	0x20000a00

080030d8 <getDistanceArrayPointer>:


const float *getDistanceArrayPointer(){
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
	return log_distance;
 80030dc:	4b02      	ldr	r3, [pc, #8]	; (80030e8 <getDistanceArrayPointer+0x10>)
}
 80030de:	4618      	mov	r0, r3
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	2000c580 	.word	0x2000c580

080030ec <getThetaArrayPointer>:

const float *getThetaArrayPointer(){
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
	return log_theta;
 80030f0:	4b02      	ldr	r3, [pc, #8]	; (80030fc <getThetaArrayPointer+0x10>)
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	20012340 	.word	0x20012340

08003100 <getDistanceLog>:

const float *getSideArrayPointer(){
	return log_side;
}

float getDistanceLog(uint16_t idx){
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	80fb      	strh	r3, [r7, #6]
	return log_distance[idx];
 800310a:	88fb      	ldrh	r3, [r7, #6]
 800310c:	4a06      	ldr	r2, [pc, #24]	; (8003128 <getDistanceLog+0x28>)
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	4413      	add	r3, r2
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	ee07 3a90 	vmov	s15, r3
}
 8003118:	eeb0 0a67 	vmov.f32	s0, s15
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	2000c580 	.word	0x2000c580

0800312c <getThetaLog>:

float getThetaLog(uint16_t idx){
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	80fb      	strh	r3, [r7, #6]
	return log_theta[idx];
 8003136:	88fb      	ldrh	r3, [r7, #6]
 8003138:	4a06      	ldr	r2, [pc, #24]	; (8003154 <getThetaLog+0x28>)
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	ee07 3a90 	vmov	s15, r3
}
 8003144:	eeb0 0a67 	vmov.f32	s0, s15
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr
 8003152:	bf00      	nop
 8003154:	20012340 	.word	0x20012340

08003158 <getCrossLog>:

float getCrossLog(uint16_t idx){
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4603      	mov	r3, r0
 8003160:	80fb      	strh	r3, [r7, #6]
	return log_cross[idx];
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	4a06      	ldr	r2, [pc, #24]	; (8003180 <getCrossLog+0x28>)
 8003166:	009b      	lsls	r3, r3, #2
 8003168:	4413      	add	r3, r2
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	ee07 3a90 	vmov	s15, r3
}
 8003170:	eeb0 0a67 	vmov.f32	s0, s15
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	200003c0 	.word	0x200003c0

08003184 <getSideLog>:

float getSideLog(uint16_t idx){
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	80fb      	strh	r3, [r7, #6]
	return log_side[idx];
 800318e:	88fb      	ldrh	r3, [r7, #6]
 8003190:	4a06      	ldr	r2, [pc, #24]	; (80031ac <getSideLog+0x28>)
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	ee07 3a90 	vmov	s15, r3
}
 800319c:	eeb0 0a67 	vmov.f32	s0, s15
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	200006e0 	.word	0x200006e0

080031b0 <getDebugLog>:

float getDebugLog(uint16_t idx){
 80031b0:	b480      	push	{r7}
 80031b2:	b083      	sub	sp, #12
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	4603      	mov	r3, r0
 80031b8:	80fb      	strh	r3, [r7, #6]
	return log_debug[idx];
 80031ba:	88fb      	ldrh	r3, [r7, #6]
 80031bc:	4a06      	ldr	r2, [pc, #24]	; (80031d8 <getDebugLog+0x28>)
 80031be:	009b      	lsls	r3, r3, #2
 80031c0:	4413      	add	r3, r2
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	ee07 3a90 	vmov	s15, r3
}
 80031c8:	eeb0 0a67 	vmov.f32	s0, s15
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	20000a00 	.word	0x20000a00

080031dc <read_byte>:
#include "mpu6500.h"

volatile int16_t xa, ya, za;
volatile int16_t xg, yg, zg;

uint8_t read_byte( uint8_t reg ) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	4603      	mov	r3, r0
 80031e4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

		ret = reg | 0x80;
 80031e6:	79fb      	ldrb	r3, [r7, #7]
 80031e8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	73fb      	strb	r3, [r7, #15]
		CS_RESET;
 80031f0:	2200      	movs	r2, #0
 80031f2:	2104      	movs	r1, #4
 80031f4:	480d      	ldr	r0, [pc, #52]	; (800322c <read_byte+0x50>)
 80031f6:	f004 fcab 	bl	8007b50 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 80031fa:	f107 010f 	add.w	r1, r7, #15
 80031fe:	2364      	movs	r3, #100	; 0x64
 8003200:	2201      	movs	r2, #1
 8003202:	480b      	ldr	r0, [pc, #44]	; (8003230 <read_byte+0x54>)
 8003204:	f005 fa96 	bl	8008734 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3, &val, 1, 100);
 8003208:	f107 010e 	add.w	r1, r7, #14
 800320c:	2364      	movs	r3, #100	; 0x64
 800320e:	2201      	movs	r2, #1
 8003210:	4807      	ldr	r0, [pc, #28]	; (8003230 <read_byte+0x54>)
 8003212:	f005 fbc3 	bl	800899c <HAL_SPI_Receive>
		CS_SET;
 8003216:	2201      	movs	r2, #1
 8003218:	2104      	movs	r1, #4
 800321a:	4804      	ldr	r0, [pc, #16]	; (800322c <read_byte+0x50>)
 800321c:	f004 fc98 	bl	8007b50 <HAL_GPIO_WritePin>

	return val;
 8003220:	7bbb      	ldrb	r3, [r7, #14]
}
 8003222:	4618      	mov	r0, r3
 8003224:	3710      	adds	r7, #16
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	40020c00 	.word	0x40020c00
 8003230:	2001e210 	.word	0x2001e210

08003234 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	460a      	mov	r2, r1
 800323e:	71fb      	strb	r3, [r7, #7]
 8003240:	4613      	mov	r3, r2
 8003242:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8003244:	79fb      	ldrb	r3, [r7, #7]
 8003246:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800324a:	b2db      	uxtb	r3, r3
 800324c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800324e:	2200      	movs	r2, #0
 8003250:	2104      	movs	r1, #4
 8003252:	480c      	ldr	r0, [pc, #48]	; (8003284 <write_byte+0x50>)
 8003254:	f004 fc7c 	bl	8007b50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 8003258:	f107 010f 	add.w	r1, r7, #15
 800325c:	2364      	movs	r3, #100	; 0x64
 800325e:	2201      	movs	r2, #1
 8003260:	4809      	ldr	r0, [pc, #36]	; (8003288 <write_byte+0x54>)
 8003262:	f005 fa67 	bl	8008734 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &val, 1, 100);
 8003266:	1db9      	adds	r1, r7, #6
 8003268:	2364      	movs	r3, #100	; 0x64
 800326a:	2201      	movs	r2, #1
 800326c:	4806      	ldr	r0, [pc, #24]	; (8003288 <write_byte+0x54>)
 800326e:	f005 fb95 	bl	800899c <HAL_SPI_Receive>
	CS_SET;
 8003272:	2201      	movs	r2, #1
 8003274:	2104      	movs	r1, #4
 8003276:	4803      	ldr	r0, [pc, #12]	; (8003284 <write_byte+0x50>)
 8003278:	f004 fc6a 	bl	8007b50 <HAL_GPIO_WritePin>
}
 800327c:	bf00      	nop
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	40020c00 	.word	0x40020c00
 8003288:	2001e210 	.word	0x2001e210

0800328c <IMU_init>:

uint8_t IMU_init() {
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
	uint8_t who_am_i, ret;
	ret = 0;
 8003292:	2300      	movs	r3, #0
 8003294:	71fb      	strb	r3, [r7, #7]

	who_am_i = read_byte( 0x75 );
 8003296:	2075      	movs	r0, #117	; 0x75
 8003298:	f7ff ffa0 	bl	80031dc <read_byte>
 800329c:	4603      	mov	r3, r0
 800329e:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0x70 ) {
 80032a0:	79bb      	ldrb	r3, [r7, #6]
 80032a2:	2b70      	cmp	r3, #112	; 0x70
 80032a4:	d110      	bne.n	80032c8 <IMU_init+0x3c>
		ret = 1;
 80032a6:	2301      	movs	r3, #1
 80032a8:	71fb      	strb	r3, [r7, #7]
		write_byte(0x6B, 0x00);	//sleep mode
 80032aa:	2100      	movs	r1, #0
 80032ac:	206b      	movs	r0, #107	; 0x6b
 80032ae:	f7ff ffc1 	bl	8003234 <write_byte>
		HAL_Delay(100);
 80032b2:	2064      	movs	r0, #100	; 0x64
 80032b4:	f003 f81a 	bl	80062ec <HAL_Delay>
		write_byte(0x1A, 0x00);
 80032b8:	2100      	movs	r1, #0
 80032ba:	201a      	movs	r0, #26
 80032bc:	f7ff ffba 	bl	8003234 <write_byte>
		write_byte(0x1B, 0x18);
 80032c0:	2118      	movs	r1, #24
 80032c2:	201b      	movs	r0, #27
 80032c4:	f7ff ffb6 	bl	8003234 <write_byte>
	}
	return ret;
 80032c8:	79fb      	ldrb	r3, [r7, #7]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <read_gyro_data>:

void read_gyro_data() {
 80032d4:	b598      	push	{r3, r4, r7, lr}
 80032d6:	af00      	add	r7, sp, #0
	//xg = ((int16_t)read_byte(0x43) << 8) | ((int16_t)read_byte(0x44));
	//yg = ((int16_t)read_byte(0x45) << 8) | ((int16_t)read_byte(0x46));
	zg = ((int16_t)read_byte(0x47) << 8) | ((int16_t)read_byte(0x48));
 80032d8:	2047      	movs	r0, #71	; 0x47
 80032da:	f7ff ff7f 	bl	80031dc <read_byte>
 80032de:	4603      	mov	r3, r0
 80032e0:	021b      	lsls	r3, r3, #8
 80032e2:	b21c      	sxth	r4, r3
 80032e4:	2048      	movs	r0, #72	; 0x48
 80032e6:	f7ff ff79 	bl	80031dc <read_byte>
 80032ea:	4603      	mov	r3, r0
 80032ec:	b21b      	sxth	r3, r3
 80032ee:	4323      	orrs	r3, r4
 80032f0:	b21a      	sxth	r2, r3
 80032f2:	4b02      	ldr	r3, [pc, #8]	; (80032fc <read_gyro_data+0x28>)
 80032f4:	801a      	strh	r2, [r3, #0]
}
 80032f6:	bf00      	nop
 80032f8:	bd98      	pop	{r3, r4, r7, pc}
 80032fa:	bf00      	nop
 80032fc:	2001e150 	.word	0x2001e150

08003300 <calculateVelocityControlFlip>:
float mon_p,mon_i,mon_d = 0;

float mon_current_velocity, mon_diff;

void calculateVelocityControlFlip(void)
{
 8003300:	b5b0      	push	{r4, r5, r7, lr}
 8003302:	b088      	sub	sp, #32
 8003304:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 1550, ki = 20000, kd = 0.0;
 8003306:	4b3a      	ldr	r3, [pc, #232]	; (80033f0 <calculateVelocityControlFlip+0xf0>)
 8003308:	61fb      	str	r3, [r7, #28]
 800330a:	4b3a      	ldr	r3, [pc, #232]	; (80033f4 <calculateVelocityControlFlip+0xf4>)
 800330c:	61bb      	str	r3, [r7, #24]
 800330e:	f04f 0300 	mov.w	r3, #0
 8003312:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 8003314:	f04f 0300 	mov.w	r3, #0
 8003318:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_velocity = getCurrentVelocity();
 800331a:	f000 f8cd 	bl	80034b8 <getCurrentVelocity>
 800331e:	ed87 0a03 	vstr	s0, [r7, #12]

	if(velocity_control_enable_flag == 1){
 8003322:	4b35      	ldr	r3, [pc, #212]	; (80033f8 <calculateVelocityControlFlip+0xf8>)
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d159      	bne.n	80033de <calculateVelocityControlFlip+0xde>
		if(i_clear_flag == 1){
 800332a:	4b34      	ldr	r3, [pc, #208]	; (80033fc <calculateVelocityControlFlip+0xfc>)
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d106      	bne.n	8003340 <calculateVelocityControlFlip+0x40>
			i = 0;
 8003332:	4b33      	ldr	r3, [pc, #204]	; (8003400 <calculateVelocityControlFlip+0x100>)
 8003334:	f04f 0200 	mov.w	r2, #0
 8003338:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 800333a:	4b30      	ldr	r3, [pc, #192]	; (80033fc <calculateVelocityControlFlip+0xfc>)
 800333c:	2200      	movs	r2, #0
 800333e:	701a      	strb	r2, [r3, #0]
		}

		diff = setvariablespeed() - current_velocity;
 8003340:	f000 f886 	bl	8003450 <setvariablespeed>
 8003344:	eeb0 7a40 	vmov.f32	s14, s0
 8003348:	edd7 7a03 	vldr	s15, [r7, #12]
 800334c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003350:	edc7 7a04 	vstr	s15, [r7, #16]
		//mon_diff = diff;
		p = kp * diff; //P
 8003354:	ed97 7a07 	vldr	s14, [r7, #28]
 8003358:	edd7 7a04 	vldr	s15, [r7, #16]
 800335c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003360:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I
 8003364:	4b26      	ldr	r3, [pc, #152]	; (8003400 <calculateVelocityControlFlip+0x100>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7fd f8ed 	bl	8000548 <__aeabi_f2d>
 800336e:	4604      	mov	r4, r0
 8003370:	460d      	mov	r5, r1
 8003372:	ed97 7a06 	vldr	s14, [r7, #24]
 8003376:	edd7 7a04 	vldr	s15, [r7, #16]
 800337a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337e:	ee17 0a90 	vmov	r0, s15
 8003382:	f7fd f8e1 	bl	8000548 <__aeabi_f2d>
 8003386:	a318      	add	r3, pc, #96	; (adr r3, 80033e8 <calculateVelocityControlFlip+0xe8>)
 8003388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800338c:	f7fd f934 	bl	80005f8 <__aeabi_dmul>
 8003390:	4602      	mov	r2, r0
 8003392:	460b      	mov	r3, r1
 8003394:	4620      	mov	r0, r4
 8003396:	4629      	mov	r1, r5
 8003398:	f7fc ff78 	bl	800028c <__adddf3>
 800339c:	4603      	mov	r3, r0
 800339e:	460c      	mov	r4, r1
 80033a0:	4618      	mov	r0, r3
 80033a2:	4621      	mov	r1, r4
 80033a4:	f7fd fc20 	bl	8000be8 <__aeabi_d2f>
 80033a8:	4602      	mov	r2, r0
 80033aa:	4b15      	ldr	r3, [pc, #84]	; (8003400 <calculateVelocityControlFlip+0x100>)
 80033ac:	601a      	str	r2, [r3, #0]
		//d = kd * (diff - pre_diff) / DELTA_T; //D

		mon_p = p;
 80033ae:	4a15      	ldr	r2, [pc, #84]	; (8003404 <calculateVelocityControlFlip+0x104>)
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	6013      	str	r3, [r2, #0]
		mon_i = i;
 80033b4:	4b12      	ldr	r3, [pc, #72]	; (8003400 <calculateVelocityControlFlip+0x100>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a13      	ldr	r2, [pc, #76]	; (8003408 <calculateVelocityControlFlip+0x108>)
 80033ba:	6013      	str	r3, [r2, #0]
		//mon_d = d;

		//if(i >= 1000) i = 1000;
		//if(i <= -1000) i = -1000;

		velocity_control_term = p + i + d;
 80033bc:	4b10      	ldr	r3, [pc, #64]	; (8003400 <calculateVelocityControlFlip+0x100>)
 80033be:	ed93 7a00 	vldr	s14, [r3]
 80033c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80033c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80033ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80033ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d2:	4b0e      	ldr	r3, [pc, #56]	; (800340c <calculateVelocityControlFlip+0x10c>)
 80033d4:	edc3 7a00 	vstr	s15, [r3]

		//setMotor(velocity_control_term, velocity_control_term);

		pre_diff = diff;
 80033d8:	4a0d      	ldr	r2, [pc, #52]	; (8003410 <calculateVelocityControlFlip+0x110>)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	6013      	str	r3, [r2, #0]

	}

}
 80033de:	bf00      	nop
 80033e0:	3720      	adds	r7, #32
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bdb0      	pop	{r4, r5, r7, pc}
 80033e6:	bf00      	nop
 80033e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80033ec:	3f50624d 	.word	0x3f50624d
 80033f0:	44c1c000 	.word	0x44c1c000
 80033f4:	469c4000 	.word	0x469c4000
 80033f8:	2001810a 	.word	0x2001810a
 80033fc:	2001810b 	.word	0x2001810b
 8003400:	20018118 	.word	0x20018118
 8003404:	2001e168 	.word	0x2001e168
 8003408:	2001e160 	.word	0x2001e160
 800340c:	2001810c 	.word	0x2001810c
 8003410:	2001811c 	.word	0x2001811c

08003414 <getVelocityControlTerm>:

float getVelocityControlTerm(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
	return velocity_control_term;
 8003418:	4b04      	ldr	r3, [pc, #16]	; (800342c <getVelocityControlTerm+0x18>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	ee07 3a90 	vmov	s15, r3
}
 8003420:	eeb0 0a67 	vmov.f32	s0, s15
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	2001810c 	.word	0x2001810c

08003430 <setTargetVelocity>:

void setTargetVelocity(float velocity)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	ed87 0a01 	vstr	s0, [r7, #4]
	target_velocity = velocity;
 800343a:	4a04      	ldr	r2, [pc, #16]	; (800344c <setTargetVelocity+0x1c>)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6013      	str	r3, [r2, #0]
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	20018110 	.word	0x20018110

08003450 <setvariablespeed>:

float setvariablespeed(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
	if(getspeedcount() >= target_velocity){
 8003454:	f7fd fff4 	bl	8001440 <getspeedcount>
 8003458:	eeb0 7a40 	vmov.f32	s14, s0
 800345c:	4b13      	ldr	r3, [pc, #76]	; (80034ac <setvariablespeed+0x5c>)
 800345e:	edd3 7a00 	vldr	s15, [r3]
 8003462:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800346a:	db04      	blt.n	8003476 <setvariablespeed+0x26>
		variable_speed = target_velocity;
 800346c:	4b0f      	ldr	r3, [pc, #60]	; (80034ac <setvariablespeed+0x5c>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a0f      	ldr	r2, [pc, #60]	; (80034b0 <setvariablespeed+0x60>)
 8003472:	6013      	str	r3, [r2, #0]
 8003474:	e012      	b.n	800349c <setvariablespeed+0x4c>
	}
	else if(getspeedcount() < target_velocity){
 8003476:	f7fd ffe3 	bl	8001440 <getspeedcount>
 800347a:	eeb0 7a40 	vmov.f32	s14, s0
 800347e:	4b0b      	ldr	r3, [pc, #44]	; (80034ac <setvariablespeed+0x5c>)
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800348c:	d506      	bpl.n	800349c <setvariablespeed+0x4c>
		variable_speed = getspeedcount();
 800348e:	f7fd ffd7 	bl	8001440 <getspeedcount>
 8003492:	eef0 7a40 	vmov.f32	s15, s0
 8003496:	4b06      	ldr	r3, [pc, #24]	; (80034b0 <setvariablespeed+0x60>)
 8003498:	edc3 7a00 	vstr	s15, [r3]
	}

	return variable_speed;
 800349c:	4b04      	ldr	r3, [pc, #16]	; (80034b0 <setvariablespeed+0x60>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	ee07 3a90 	vmov	s15, r3
}
 80034a4:	eeb0 0a67 	vmov.f32	s0, s15
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20018110 	.word	0x20018110
 80034b0:	20018114 	.word	0x20018114
 80034b4:	00000000 	.word	0x00000000

080034b8 <getCurrentVelocity>:

float getCurrentVelocity(void)
{
 80034b8:	b590      	push	{r4, r7, lr}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
	int16_t enc_l = 0, enc_r = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	80fb      	strh	r3, [r7, #6]
 80034c2:	2300      	movs	r3, #0
 80034c4:	80bb      	strh	r3, [r7, #4]
	getEncoderCnt(&enc_l, &enc_r);
 80034c6:	1d3a      	adds	r2, r7, #4
 80034c8:	1dbb      	adds	r3, r7, #6
 80034ca:	4611      	mov	r1, r2
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fd fef3 	bl	80012b8 <getEncoderCnt>
	float enc_cnt = (enc_l + enc_r) / 2;
 80034d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80034d6:	461a      	mov	r2, r3
 80034d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80034dc:	4413      	add	r3, r2
 80034de:	0fda      	lsrs	r2, r3, #31
 80034e0:	4413      	add	r3, r2
 80034e2:	105b      	asrs	r3, r3, #1
 80034e4:	ee07 3a90 	vmov	s15, r3
 80034e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034ec:	edc7 7a03 	vstr	s15, [r7, #12]

	float current_velocity = VELOCITY_PER_CNT * enc_cnt;
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f7fd f829 	bl	8000548 <__aeabi_f2d>
 80034f6:	a30d      	add	r3, pc, #52	; (adr r3, 800352c <getCurrentVelocity+0x74>)
 80034f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fc:	f7fd f87c 	bl	80005f8 <__aeabi_dmul>
 8003500:	4603      	mov	r3, r0
 8003502:	460c      	mov	r4, r1
 8003504:	4618      	mov	r0, r3
 8003506:	4621      	mov	r1, r4
 8003508:	f7fd fb6e 	bl	8000be8 <__aeabi_d2f>
 800350c:	4603      	mov	r3, r0
 800350e:	60bb      	str	r3, [r7, #8]
	mon_current_velocity = current_velocity;
 8003510:	4a05      	ldr	r2, [pc, #20]	; (8003528 <getCurrentVelocity+0x70>)
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	6013      	str	r3, [r2, #0]

	return current_velocity;
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	ee07 3a90 	vmov	s15, r3
}
 800351c:	eeb0 0a67 	vmov.f32	s0, s15
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	bd90      	pop	{r4, r7, pc}
 8003526:	bf00      	nop
 8003528:	2001e15c 	.word	0x2001e15c
 800352c:	31e7b585 	.word	0x31e7b585
 8003530:	3f8e28c7 	.word	0x3f8e28c7

08003534 <getTargetVelocity>:

float getTargetVelocity()
{
 8003534:	b480      	push	{r7}
 8003536:	af00      	add	r7, sp, #0
	return target_velocity;
 8003538:	4b04      	ldr	r3, [pc, #16]	; (800354c <getTargetVelocity+0x18>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	ee07 3a90 	vmov	s15, r3
}
 8003540:	eeb0 0a67 	vmov.f32	s0, s15
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr
 800354c:	20018110 	.word	0x20018110

08003550 <startVelocityControl>:

void startVelocityControl(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 1;
 8003554:	4b05      	ldr	r3, [pc, #20]	; (800356c <startVelocityControl+0x1c>)
 8003556:	2201      	movs	r2, #1
 8003558:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 800355a:	4b05      	ldr	r3, [pc, #20]	; (8003570 <startVelocityControl+0x20>)
 800355c:	2201      	movs	r2, #1
 800355e:	701a      	strb	r2, [r3, #0]
}
 8003560:	bf00      	nop
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	2001810a 	.word	0x2001810a
 8003570:	2001810b 	.word	0x2001810b

08003574 <stopVelocityControl>:

void stopVelocityControl(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 0;
 8003578:	4b03      	ldr	r3, [pc, #12]	; (8003588 <stopVelocityControl+0x14>)
 800357a:	2200      	movs	r2, #0
 800357c:	701a      	strb	r2, [r3, #0]
}
 800357e:	bf00      	nop
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr
 8003588:	2001810a 	.word	0x2001810a

0800358c <setClearFlagOfVelocityControlI>:

void setClearFlagOfVelocityControlI(void)
{
 800358c:	b480      	push	{r7}
 800358e:	af00      	add	r7, sp, #0
	i_clear_flag = 1;
 8003590:	4b03      	ldr	r3, [pc, #12]	; (80035a0 <setClearFlagOfVelocityControlI+0x14>)
 8003592:	2201      	movs	r2, #1
 8003594:	701a      	strb	r2, [r3, #0]
}
 8003596:	bf00      	nop
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	2001810b 	.word	0x2001810b

080035a4 <__io_putchar>:
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/

PUTCHAR_PROTOTYPE{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 80035ac:	1d39      	adds	r1, r7, #4
 80035ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80035b2:	2201      	movs	r2, #1
 80035b4:	4803      	ldr	r0, [pc, #12]	; (80035c4 <__io_putchar+0x20>)
 80035b6:	f006 fcca 	bl	8009f4e <HAL_UART_Transmit>
	return ch;
 80035ba:	687b      	ldr	r3, [r7, #4]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3708      	adds	r7, #8
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	2001e268 	.word	0x2001e268

080035c8 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
   if(htim->Instance == TIM6){//1ms
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a1a      	ldr	r2, [pc, #104]	; (8003640 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d121      	bne.n	800361e <HAL_TIM_PeriodElapsedCallback+0x56>
      timer++;
 80035da:	4b1a      	ldr	r3, [pc, #104]	; (8003644 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	3301      	adds	r3, #1
 80035e0:	4a18      	ldr	r2, [pc, #96]	; (8003644 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80035e2:	6013      	str	r3, [r2, #0]
      timer2++;
 80035e4:	4b18      	ldr	r3, [pc, #96]	; (8003648 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	3301      	adds	r3, #1
 80035ea:	4a17      	ldr	r2, [pc, #92]	; (8003648 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80035ec:	6013      	str	r3, [r2, #0]

      updateEncoderCnt();
 80035ee:	f7fd fd97 	bl	8001120 <updateEncoderCnt>
      updateIMUValue();
 80035f2:	f7fd fff5 	bl	80015e0 <updateIMUValue>
      updateAnalogSensor();
 80035f6:	f7fe ff0f 	bl	8002418 <updateAnalogSensor>

      calculateLineFollowingTermFlip();
 80035fa:	f7fe fb0d 	bl	8001c18 <calculateLineFollowingTermFlip>
      calculateVelocityControlFlip();
 80035fe:	f7ff fe7f 	bl	8003300 <calculateVelocityControlFlip>
      calculateAngleControlFlip();
 8003602:	f7fd fcc1 	bl	8000f88 <calculateAngleControlFlip>
      lineTraceFlip();
 8003606:	f7fe fbb5 	bl	8001d74 <lineTraceFlip>
      runningFlip();
 800360a:	f001 faef 	bl	8004bec <runningFlip>
      motorCtrlFlip();
 800360e:	f001 f813 	bl	8004638 <motorCtrlFlip>
      suctionmotorCtrlFlip();
 8003612:	f001 f875 	bl	8004700 <suctionmotorCtrlFlip>
      updateSideSensorStatus();
 8003616:	f001 f8e1 	bl	80047dc <updateSideSensorStatus>

      checkCourseOut();
 800361a:	f7fe fc83 	bl	8001f24 <checkCourseOut>

      //resetEncoderCnt();
   }

   if(htim->Instance == TIM7){//0.1ms
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a0a      	ldr	r2, [pc, #40]	; (800364c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d106      	bne.n	8003636 <HAL_TIM_PeriodElapsedCallback+0x6e>
	   timer1++;
 8003628:	4b09      	ldr	r3, [pc, #36]	; (8003650 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	3301      	adds	r3, #1
 800362e:	4a08      	ldr	r2, [pc, #32]	; (8003650 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003630:	6013      	str	r3, [r2, #0]

	   storeAnalogSensorBuffer();
 8003632:	f7fe fcfb 	bl	800202c <storeAnalogSensorBuffer>

   }
}
 8003636:	bf00      	nop
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40001000 	.word	0x40001000
 8003644:	2001e16c 	.word	0x2001e16c
 8003648:	2001e1b4 	.word	0x2001e1b4
 800364c:	40001400 	.word	0x40001400
 8003650:	2001e38c 	.word	0x2001e38c

08003654 <init>:

void init(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
	  initADC();
 8003658:	f7fe fcd2 	bl	8002000 <initADC>
	  initEncoder();
 800365c:	f7fd fd42 	bl	80010e4 <initEncoder>
	  initLog();
 8003660:	f7ff fac2 	bl	8002be8 <initLog>
	  initGyro();
 8003664:	f7fd ffac 	bl	80015c0 <initGyro>

	  HAL_TIM_Base_Start_IT(&htim6);
 8003668:	4809      	ldr	r0, [pc, #36]	; (8003690 <init+0x3c>)
 800366a:	f005 fd7e 	bl	800916a <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim7);
 800366e:	4809      	ldr	r0, [pc, #36]	; (8003694 <init+0x40>)
 8003670:	f005 fd7b 	bl	800916a <HAL_TIM_Base_Start_IT>

	  initMotor();
 8003674:	f000 ffc8 	bl	8004608 <initMotor>

	  setLED('R');
 8003678:	2052      	movs	r0, #82	; 0x52
 800367a:	f7fe f8b5 	bl	80017e8 <setLED>

	  sensorCalibration();
 800367e:	f7ff f8bd 	bl	80027fc <sensorCalibration>

	  HAL_Delay(1000);
 8003682:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003686:	f002 fe31 	bl	80062ec <HAL_Delay>

}
 800368a:	bf00      	nop
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	2001e308 	.word	0x2001e308
 8003694:	2001e3f0 	.word	0x2001e3f0

08003698 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800369a:	b087      	sub	sp, #28
 800369c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800369e:	f002 fdb3 	bl	8006208 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80036a2:	f000 fa5f 	bl	8003b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80036a6:	f000 feed 	bl	8004484 <MX_GPIO_Init>
  MX_DMA_Init();
 80036aa:	f000 fec3 	bl	8004434 <MX_DMA_Init>
  MX_TIM1_Init();
 80036ae:	f000 fc73 	bl	8003f98 <MX_TIM1_Init>
  MX_TIM3_Init();
 80036b2:	f000 fcf3 	bl	800409c <MX_TIM3_Init>
  MX_TIM4_Init();
 80036b6:	f000 fd45 	bl	8004144 <MX_TIM4_Init>
  MX_TIM8_Init();
 80036ba:	f000 fe01 	bl	80042c0 <MX_TIM8_Init>
  MX_ADC1_Init();
 80036be:	f000 fabb 	bl	8003c38 <MX_ADC1_Init>
  MX_I2C1_Init();
 80036c2:	f000 fc05 	bl	8003ed0 <MX_I2C1_Init>
  MX_SPI3_Init();
 80036c6:	f000 fc31 	bl	8003f2c <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80036ca:	f000 fe89 	bl	80043e0 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80036ce:	f000 fd8d 	bl	80041ec <MX_TIM6_Init>
  MX_TIM7_Init();
 80036d2:	f000 fdc1 	bl	8004258 <MX_TIM7_Init>
  MX_ADC2_Init();
 80036d6:	f000 fb0f 	bl	8003cf8 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 80036da:	f7ff ffbb 	bl	8003654 <init>

  bool running_flag = false;
 80036de:	2300      	movs	r3, #0
 80036e0:	73fb      	strb	r3, [r7, #15]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3
 80036e2:	204c      	movs	r0, #76	; 0x4c
 80036e4:	f002 fc82 	bl	8005fec <getSwitchStatus>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d109      	bne.n	8003702 <main+0x6a>
 80036ee:	4bb5      	ldr	r3, [pc, #724]	; (80039c4 <main+0x32c>)
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d105      	bne.n	8003702 <main+0x6a>
		  timer = 0;
 80036f6:	4bb4      	ldr	r3, [pc, #720]	; (80039c8 <main+0x330>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]
		  sw = 1;
 80036fc:	4bb1      	ldr	r3, [pc, #708]	; (80039c4 <main+0x32c>)
 80036fe:	2201      	movs	r2, #1
 8003700:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 1 && timer > 20 && sw == 1){
 8003702:	204c      	movs	r0, #76	; 0x4c
 8003704:	f002 fc72 	bl	8005fec <getSwitchStatus>
 8003708:	4603      	mov	r3, r0
 800370a:	2b01      	cmp	r3, #1
 800370c:	d10a      	bne.n	8003724 <main+0x8c>
 800370e:	4bae      	ldr	r3, [pc, #696]	; (80039c8 <main+0x330>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b14      	cmp	r3, #20
 8003714:	d906      	bls.n	8003724 <main+0x8c>
 8003716:	4bab      	ldr	r3, [pc, #684]	; (80039c4 <main+0x32c>)
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	2b01      	cmp	r3, #1
 800371c:	d102      	bne.n	8003724 <main+0x8c>
		  sw = 2;
 800371e:	4ba9      	ldr	r3, [pc, #676]	; (80039c4 <main+0x32c>)
 8003720:	2202      	movs	r2, #2
 8003722:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw == 1){
 8003724:	4ba8      	ldr	r3, [pc, #672]	; (80039c8 <main+0x330>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b28      	cmp	r3, #40	; 0x28
 800372a:	d906      	bls.n	800373a <main+0xa2>
 800372c:	4ba5      	ldr	r3, [pc, #660]	; (80039c4 <main+0x32c>)
 800372e:	881b      	ldrh	r3, [r3, #0]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d102      	bne.n	800373a <main+0xa2>
		  sw = 0;
 8003734:	4ba3      	ldr	r3, [pc, #652]	; (80039c4 <main+0x32c>)
 8003736:	2200      	movs	r2, #0
 8003738:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 0 && sw == 2){
 800373a:	204c      	movs	r0, #76	; 0x4c
 800373c:	f002 fc56 	bl	8005fec <getSwitchStatus>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10c      	bne.n	8003760 <main+0xc8>
 8003746:	4b9f      	ldr	r3, [pc, #636]	; (80039c4 <main+0x32c>)
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	2b02      	cmp	r3, #2
 800374c:	d108      	bne.n	8003760 <main+0xc8>
		  //mode_selector++;
		  soiya++;
 800374e:	4b9f      	ldr	r3, [pc, #636]	; (80039cc <main+0x334>)
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	3301      	adds	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	4b9d      	ldr	r3, [pc, #628]	; (80039cc <main+0x334>)
 8003758:	801a      	strh	r2, [r3, #0]
		  sw = 0;
 800375a:	4b9a      	ldr	r3, [pc, #616]	; (80039c4 <main+0x32c>)
 800375c:	2200      	movs	r2, #0
 800375e:	801a      	strh	r2, [r3, #0]
	  }

	  if(getSwitchStatus('R') == 1 && sw2 == 0){     //D4         sw2
 8003760:	2052      	movs	r0, #82	; 0x52
 8003762:	f002 fc43 	bl	8005fec <getSwitchStatus>
 8003766:	4603      	mov	r3, r0
 8003768:	2b01      	cmp	r3, #1
 800376a:	d109      	bne.n	8003780 <main+0xe8>
 800376c:	4b98      	ldr	r3, [pc, #608]	; (80039d0 <main+0x338>)
 800376e:	881b      	ldrh	r3, [r3, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d105      	bne.n	8003780 <main+0xe8>
	  	  timer = 0;
 8003774:	4b94      	ldr	r3, [pc, #592]	; (80039c8 <main+0x330>)
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
	  	  sw2 = 1;
 800377a:	4b95      	ldr	r3, [pc, #596]	; (80039d0 <main+0x338>)
 800377c:	2201      	movs	r2, #1
 800377e:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 1 && timer > 20 && sw2 == 1){
 8003780:	2052      	movs	r0, #82	; 0x52
 8003782:	f002 fc33 	bl	8005fec <getSwitchStatus>
 8003786:	4603      	mov	r3, r0
 8003788:	2b01      	cmp	r3, #1
 800378a:	d10a      	bne.n	80037a2 <main+0x10a>
 800378c:	4b8e      	ldr	r3, [pc, #568]	; (80039c8 <main+0x330>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2b14      	cmp	r3, #20
 8003792:	d906      	bls.n	80037a2 <main+0x10a>
 8003794:	4b8e      	ldr	r3, [pc, #568]	; (80039d0 <main+0x338>)
 8003796:	881b      	ldrh	r3, [r3, #0]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d102      	bne.n	80037a2 <main+0x10a>
	  	  sw2 = 2;
 800379c:	4b8c      	ldr	r3, [pc, #560]	; (80039d0 <main+0x338>)
 800379e:	2202      	movs	r2, #2
 80037a0:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw2 == 1){
 80037a2:	4b89      	ldr	r3, [pc, #548]	; (80039c8 <main+0x330>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2b28      	cmp	r3, #40	; 0x28
 80037a8:	d906      	bls.n	80037b8 <main+0x120>
 80037aa:	4b89      	ldr	r3, [pc, #548]	; (80039d0 <main+0x338>)
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d102      	bne.n	80037b8 <main+0x120>
	  	  sw2 = 0;
 80037b2:	4b87      	ldr	r3, [pc, #540]	; (80039d0 <main+0x338>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 0 && sw2 == 2){
 80037b8:	2052      	movs	r0, #82	; 0x52
 80037ba:	f002 fc17 	bl	8005fec <getSwitchStatus>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d10c      	bne.n	80037de <main+0x146>
 80037c4:	4b82      	ldr	r3, [pc, #520]	; (80039d0 <main+0x338>)
 80037c6:	881b      	ldrh	r3, [r3, #0]
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d108      	bne.n	80037de <main+0x146>
	  	  cnt++;
 80037cc:	4b81      	ldr	r3, [pc, #516]	; (80039d4 <main+0x33c>)
 80037ce:	881b      	ldrh	r3, [r3, #0]
 80037d0:	3301      	adds	r3, #1
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	4b7f      	ldr	r3, [pc, #508]	; (80039d4 <main+0x33c>)
 80037d6:	801a      	strh	r2, [r3, #0]
	  	  sw2 = 0;
 80037d8:	4b7d      	ldr	r3, [pc, #500]	; (80039d0 <main+0x338>)
 80037da:	2200      	movs	r2, #0
 80037dc:	801a      	strh	r2, [r3, #0]
	  }

	  if(cnt >= 2){
 80037de:	4b7d      	ldr	r3, [pc, #500]	; (80039d4 <main+0x33c>)
 80037e0:	881b      	ldrh	r3, [r3, #0]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d902      	bls.n	80037ec <main+0x154>
		  cnt = 0;
 80037e6:	4b7b      	ldr	r3, [pc, #492]	; (80039d4 <main+0x33c>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	801a      	strh	r2, [r3, #0]
	  }


	  if(cnt >= 1){
 80037ec:	4b79      	ldr	r3, [pc, #484]	; (80039d4 <main+0x33c>)
 80037ee:	881b      	ldrh	r3, [r3, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00b      	beq.n	800380c <main+0x174>
		  HAL_Delay(1000);
 80037f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80037f8:	f002 fd78 	bl	80062ec <HAL_Delay>
		  running_flag = true;
 80037fc:	2301      	movs	r3, #1
 80037fe:	73fb      	strb	r3, [r7, #15]
		  timer2 = 0;
 8003800:	4b75      	ldr	r3, [pc, #468]	; (80039d8 <main+0x340>)
 8003802:	2200      	movs	r2, #0
 8003804:	601a      	str	r2, [r3, #0]
		  cnt = 0;
 8003806:	4b73      	ldr	r3, [pc, #460]	; (80039d4 <main+0x33c>)
 8003808:	2200      	movs	r2, #0
 800380a:	801a      	strh	r2, [r3, #0]
		  running();
		  //setMotor(500, 500);
		  //while(1);
	  }*/

	  if(running_flag == false){
 800380c:	7bfb      	ldrb	r3, [r7, #15]
 800380e:	f083 0301 	eor.w	r3, r3, #1
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <main+0x188>
		  stopLineTrace();
 8003818:	f7fe fb72 	bl	8001f00 <stopLineTrace>
		  stopVelocityControl();
 800381c:	f7ff feaa 	bl	8003574 <stopVelocityControl>
	  }

	  if(getgoalStatus() == true){  //goal??
 8003820:	f001 ffba 	bl	8005798 <getgoalStatus>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d007      	beq.n	800383a <main+0x1a2>
		  running_flag = false;
 800382a:	2300      	movs	r3, #0
 800382c:	73fb      	strb	r3, [r7, #15]
		  cnt = 0;
 800382e:	4b69      	ldr	r3, [pc, #420]	; (80039d4 <main+0x33c>)
 8003830:	2200      	movs	r2, #0
 8003832:	801a      	strh	r2, [r3, #0]
		  setsuctionMotor(0);
 8003834:	2000      	movs	r0, #0
 8003836:	f000 ffb3 	bl	80047a0 <setsuctionMotor>
	  /*if(isTargetDistance(10) == true){
		  cnt2++;
		  clearDistance10mm();
	  }*/

	  if(soiya >= 6){
 800383a:	4b64      	ldr	r3, [pc, #400]	; (80039cc <main+0x334>)
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	2b05      	cmp	r3, #5
 8003840:	d902      	bls.n	8003848 <main+0x1b0>
		  soiya = 0;
 8003842:	4b62      	ldr	r3, [pc, #392]	; (80039cc <main+0x334>)
 8003844:	2200      	movs	r2, #0
 8003846:	801a      	strh	r2, [r3, #0]
	  }

	  switch(soiya){
 8003848:	4b60      	ldr	r3, [pc, #384]	; (80039cc <main+0x334>)
 800384a:	881b      	ldrh	r3, [r3, #0]
 800384c:	2b05      	cmp	r3, #5
 800384e:	f200 816e 	bhi.w	8003b2e <main+0x496>
 8003852:	a201      	add	r2, pc, #4	; (adr r2, 8003858 <main+0x1c0>)
 8003854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003858:	08003871 	.word	0x08003871
 800385c:	0800389b 	.word	0x0800389b
 8003860:	080038cf 	.word	0x080038cf
 8003864:	08003905 	.word	0x08003905
 8003868:	08003943 	.word	0x08003943
 800386c:	08003991 	.word	0x08003991

			  case 0:
				  setLED('W');
 8003870:	2057      	movs	r0, #87	; 0x57
 8003872:	f7fd ffb9 	bl	80017e8 <setLED>
				  setLED2('R');
 8003876:	2052      	movs	r0, #82	; 0x52
 8003878:	f7fe f884 	bl	8001984 <setLED2>
				  printf("0\r\n");
 800387c:	4857      	ldr	r0, [pc, #348]	; (80039dc <main+0x344>)
 800387e:	f007 feb5 	bl	800b5ec <puts>

				  if(running_flag == true){
 8003882:	7bfb      	ldrb	r3, [r7, #15]
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 8154 	beq.w	8003b32 <main+0x49a>
					  setLED('G');
 800388a:	2047      	movs	r0, #71	; 0x47
 800388c:	f7fd ffac 	bl	80017e8 <setLED>

				  		  //setTargetVelocity(0.6);
				  		  //startVelocityControl();
					      //startAngleControl();

				  		  setsuctionMotor(400);
 8003890:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003894:	f000 ff84 	bl	80047a0 <setsuctionMotor>
				  		  //running();
				  		  //setMotor(500, 500);
				  		  //while(1);
				  }

				  break;
 8003898:	e14b      	b.n	8003b32 <main+0x49a>

			  case 1:
				  setLED('G');
 800389a:	2047      	movs	r0, #71	; 0x47
 800389c:	f7fd ffa4 	bl	80017e8 <setLED>
				  setLED2('G');
 80038a0:	2047      	movs	r0, #71	; 0x47
 80038a2:	f7fe f86f 	bl	8001984 <setLED2>

				  if(running_flag == true){
 80038a6:	7bfb      	ldrb	r3, [r7, #15]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	f000 8144 	beq.w	8003b36 <main+0x49e>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 80038ae:	f7fd fdfb 	bl	80014a8 <clearspeedcount>

						  setTargetVelocity(0.0);
 80038b2:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 80039e0 <main+0x348>
 80038b6:	f7ff fdbb 	bl	8003430 <setTargetVelocity>
						  //startVelocityControl();

						  setsuctionMotor(0);
 80038ba:	2000      	movs	r0, #0
 80038bc:	f000 ff70 	bl	80047a0 <setsuctionMotor>

						  HAL_Delay(1000);
 80038c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80038c4:	f002 fd12 	bl	80062ec <HAL_Delay>

						  running();
 80038c8:	f001 f898 	bl	80049fc <running>
						  //running();
						  //setMotor(500, 500);
						  //while(1);
				  }

				  break;
 80038cc:	e133      	b.n	8003b36 <main+0x49e>

			  case 2:
				  setLED('B');
 80038ce:	2042      	movs	r0, #66	; 0x42
 80038d0:	f7fd ff8a 	bl	80017e8 <setLED>
				  setLED2('B');
 80038d4:	2042      	movs	r0, #66	; 0x42
 80038d6:	f7fe f855 	bl	8001984 <setLED2>

				  if(running_flag == true){
 80038da:	7bfb      	ldrb	r3, [r7, #15]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f000 812c 	beq.w	8003b3a <main+0x4a2>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 80038e2:	f7fd fde1 	bl	80014a8 <clearspeedcount>

						  setTargetVelocity(1.5);
 80038e6:	eeb7 0a08 	vmov.f32	s0, #120	; 0x3fc00000  1.5
 80038ea:	f7ff fda1 	bl	8003430 <setTargetVelocity>
						  //startVelocityControl();

						  setsuctionMotor(300);
 80038ee:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80038f2:	f000 ff55 	bl	80047a0 <setsuctionMotor>
						  HAL_Delay(1000);
 80038f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80038fa:	f002 fcf7 	bl	80062ec <HAL_Delay>

						  running();
 80038fe:	f001 f87d 	bl	80049fc <running>
						  //setMotor(500, 500);
						  //while(1);
				  }

				  break;
 8003902:	e11a      	b.n	8003b3a <main+0x4a2>

			  case 3:
				  setLED('Y');
 8003904:	2059      	movs	r0, #89	; 0x59
 8003906:	f7fd ff6f 	bl	80017e8 <setLED>
				  //setLED2('Y');

				  if(running_flag == true){
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 8116 	beq.w	8003b3e <main+0x4a6>
						  //startLineTrace();

					      clearspeedcount();
 8003912:	f7fd fdc9 	bl	80014a8 <clearspeedcount>

					      IMU_average();
 8003916:	f7fd ff15 	bl	8001744 <IMU_average>

					      setRunMode(1);
 800391a:	2001      	movs	r0, #1
 800391c:	f000 ff88 	bl	8004830 <setRunMode>

					      setVelocityRange(1.6, 1.6);
 8003920:	eddf 0a30 	vldr	s1, [pc, #192]	; 80039e4 <main+0x34c>
 8003924:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 80039e4 <main+0x34c>
 8003928:	f001 ff42 	bl	80057b0 <setVelocityRange>

						  //setTargetVelocity(1.6);
						  //startVelocityControl();

						  setsuctionMotor(350);
 800392c:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8003930:	f000 ff36 	bl	80047a0 <setsuctionMotor>

						  HAL_Delay(1000);
 8003934:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003938:	f002 fcd8 	bl	80062ec <HAL_Delay>

						  running();
 800393c:	f001 f85e 	bl	80049fc <running>
						  //setMotor(500, 500);
						  //while(1);
				  }

				  break;
 8003940:	e0fd      	b.n	8003b3e <main+0x4a6>

			  case 4:
				  setLED('C');
 8003942:	2043      	movs	r0, #67	; 0x43
 8003944:	f7fd ff50 	bl	80017e8 <setLED>

				  if(running_flag == true){
 8003948:	7bfb      	ldrb	r3, [r7, #15]
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 80f9 	beq.w	8003b42 <main+0x4aa>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 8003950:	f7fd fdaa 	bl	80014a8 <clearspeedcount>

					      setRunMode(2);
 8003954:	2002      	movs	r0, #2
 8003956:	f000 ff6b 	bl	8004830 <setRunMode>

					      setVelocityRange(1.8, 6.5);
 800395a:	eef1 0a0a 	vmov.f32	s1, #26	; 0x40d00000  6.5
 800395e:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80039e8 <main+0x350>
 8003962:	f001 ff25 	bl	80057b0 <setVelocityRange>
					      setAccDec(8, 4);
 8003966:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 800396a:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 800396e:	f001 ff37 	bl	80057e0 <setAccDec>
					      setStraightRadius(1000); //Do Not Change
 8003972:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80039ec <main+0x354>
 8003976:	f001 ff4b 	bl	8005810 <setStraightRadius>

						  setsuctionMotor(350);
 800397a:	f44f 70af 	mov.w	r0, #350	; 0x15e
 800397e:	f000 ff0f 	bl	80047a0 <setsuctionMotor>

						  HAL_Delay(1000);
 8003982:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003986:	f002 fcb1 	bl	80062ec <HAL_Delay>

						  running();
 800398a:	f001 f837 	bl	80049fc <running>
						  //setMotor(500, 500);
						  //while(1);
				  }

				  break;
 800398e:	e0d8      	b.n	8003b42 <main+0x4aa>

			  case 5:
				  setLED2('A');
 8003990:	2041      	movs	r0, #65	; 0x41
 8003992:	f7fd fff7 	bl	8001984 <setLED2>
				  printf("6\r\n");
 8003996:	4816      	ldr	r0, [pc, #88]	; (80039f0 <main+0x358>)
 8003998:	f007 fe28 	bl	800b5ec <puts>

				  if(running_flag == true){
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 80d1 	beq.w	8003b46 <main+0x4ae>
					  loadDistance();
 80039a4:	f7ff fa62 	bl	8002e6c <loadDistance>
					  loadTheta();
 80039a8:	f7ff fa9e 	bl	8002ee8 <loadTheta>
					  loadCross();
 80039ac:	f7ff fada 	bl	8002f64 <loadCross>
					  loadSide();
 80039b0:	f7ff fb16 	bl	8002fe0 <loadSide>
					  loadDebug();
 80039b4:	f7ff fb52 	bl	800305c <loadDebug>

					  printf("Distance, Theta\r\n");
 80039b8:	480e      	ldr	r0, [pc, #56]	; (80039f4 <main+0x35c>)
 80039ba:	f007 fe17 	bl	800b5ec <puts>
					  for(uint16_t i = 0; i < getDistanceLogSize(); i++){
 80039be:	2300      	movs	r3, #0
 80039c0:	81bb      	strh	r3, [r7, #12]
 80039c2:	e039      	b.n	8003a38 <main+0x3a0>
 80039c4:	2001e388 	.word	0x2001e388
 80039c8:	2001e16c 	.word	0x2001e16c
 80039cc:	20018122 	.word	0x20018122
 80039d0:	20018120 	.word	0x20018120
 80039d4:	2001e20c 	.word	0x2001e20c
 80039d8:	2001e1b4 	.word	0x2001e1b4
 80039dc:	0800ed08 	.word	0x0800ed08
 80039e0:	00000000 	.word	0x00000000
 80039e4:	3fcccccd 	.word	0x3fcccccd
 80039e8:	3fe66666 	.word	0x3fe66666
 80039ec:	447a0000 	.word	0x447a0000
 80039f0:	0800ed0c 	.word	0x0800ed0c
 80039f4:	0800ed10 	.word	0x0800ed10
						 printf("%f, %f\r\n", getDistanceLog(i), getThetaLog(i));
 80039f8:	89bb      	ldrh	r3, [r7, #12]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff fb80 	bl	8003100 <getDistanceLog>
 8003a00:	ee10 3a10 	vmov	r3, s0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fc fd9f 	bl	8000548 <__aeabi_f2d>
 8003a0a:	4605      	mov	r5, r0
 8003a0c:	460e      	mov	r6, r1
 8003a0e:	89bb      	ldrh	r3, [r7, #12]
 8003a10:	4618      	mov	r0, r3
 8003a12:	f7ff fb8b 	bl	800312c <getThetaLog>
 8003a16:	ee10 3a10 	vmov	r3, s0
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fc fd94 	bl	8000548 <__aeabi_f2d>
 8003a20:	4603      	mov	r3, r0
 8003a22:	460c      	mov	r4, r1
 8003a24:	e9cd 3400 	strd	r3, r4, [sp]
 8003a28:	462a      	mov	r2, r5
 8003a2a:	4633      	mov	r3, r6
 8003a2c:	4847      	ldr	r0, [pc, #284]	; (8003b4c <main+0x4b4>)
 8003a2e:	f007 fd69 	bl	800b504 <iprintf>
					  for(uint16_t i = 0; i < getDistanceLogSize(); i++){
 8003a32:	89bb      	ldrh	r3, [r7, #12]
 8003a34:	3301      	adds	r3, #1
 8003a36:	81bb      	strh	r3, [r7, #12]
 8003a38:	f7ff f9e8 	bl	8002e0c <getDistanceLogSize>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	461a      	mov	r2, r3
 8003a40:	89bb      	ldrh	r3, [r7, #12]
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d3d8      	bcc.n	80039f8 <main+0x360>
					  }

					  printf("Cross\r\n");
 8003a46:	4842      	ldr	r0, [pc, #264]	; (8003b50 <main+0x4b8>)
 8003a48:	f007 fdd0 	bl	800b5ec <puts>
					  for(uint16_t i = 0; i < getCrossLogSize(); i++){
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	817b      	strh	r3, [r7, #10]
 8003a50:	e012      	b.n	8003a78 <main+0x3e0>
						 printf("%f\r\n", getCrossLog(i));
 8003a52:	897b      	ldrh	r3, [r7, #10]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7ff fb7f 	bl	8003158 <getCrossLog>
 8003a5a:	ee10 3a10 	vmov	r3, s0
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fc fd72 	bl	8000548 <__aeabi_f2d>
 8003a64:	4603      	mov	r3, r0
 8003a66:	460c      	mov	r4, r1
 8003a68:	461a      	mov	r2, r3
 8003a6a:	4623      	mov	r3, r4
 8003a6c:	4839      	ldr	r0, [pc, #228]	; (8003b54 <main+0x4bc>)
 8003a6e:	f007 fd49 	bl	800b504 <iprintf>
					  for(uint16_t i = 0; i < getCrossLogSize(); i++){
 8003a72:	897b      	ldrh	r3, [r7, #10]
 8003a74:	3301      	adds	r3, #1
 8003a76:	817b      	strh	r3, [r7, #10]
 8003a78:	f7ff f9d4 	bl	8002e24 <getCrossLogSize>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	461a      	mov	r2, r3
 8003a80:	897b      	ldrh	r3, [r7, #10]
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d3e5      	bcc.n	8003a52 <main+0x3ba>
					  }

					  printf("Side\r\n");
 8003a86:	4834      	ldr	r0, [pc, #208]	; (8003b58 <main+0x4c0>)
 8003a88:	f007 fdb0 	bl	800b5ec <puts>
					  for(uint16_t i = 0; i < getSideLogSize(); i++){
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	813b      	strh	r3, [r7, #8]
 8003a90:	e012      	b.n	8003ab8 <main+0x420>
						 printf("%f\r\n", getSideLog(i));
 8003a92:	893b      	ldrh	r3, [r7, #8]
 8003a94:	4618      	mov	r0, r3
 8003a96:	f7ff fb75 	bl	8003184 <getSideLog>
 8003a9a:	ee10 3a10 	vmov	r3, s0
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fc fd52 	bl	8000548 <__aeabi_f2d>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	460c      	mov	r4, r1
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	4623      	mov	r3, r4
 8003aac:	4829      	ldr	r0, [pc, #164]	; (8003b54 <main+0x4bc>)
 8003aae:	f007 fd29 	bl	800b504 <iprintf>
					  for(uint16_t i = 0; i < getSideLogSize(); i++){
 8003ab2:	893b      	ldrh	r3, [r7, #8]
 8003ab4:	3301      	adds	r3, #1
 8003ab6:	813b      	strh	r3, [r7, #8]
 8003ab8:	f7ff f9c0 	bl	8002e3c <getSideLogSize>
 8003abc:	4603      	mov	r3, r0
 8003abe:	461a      	mov	r2, r3
 8003ac0:	893b      	ldrh	r3, [r7, #8]
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d3e5      	bcc.n	8003a92 <main+0x3fa>
					  }

					  printf("TargetVelocity, CurrentVelocity\r\n");
 8003ac6:	4825      	ldr	r0, [pc, #148]	; (8003b5c <main+0x4c4>)
 8003ac8:	f007 fd90 	bl	800b5ec <puts>
					  uint16_t size = getDebugLogSize();
 8003acc:	f7ff f9c2 	bl	8002e54 <getDebugLogSize>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	80bb      	strh	r3, [r7, #4]
					  for(uint16_t i = 0; i < size; i = i+2){
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	80fb      	strh	r3, [r7, #6]
 8003ad8:	e021      	b.n	8003b1e <main+0x486>
						 printf("%f, %f\r\n", getDebugLog(i), getDebugLog(i + 1));
 8003ada:	88fb      	ldrh	r3, [r7, #6]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7ff fb67 	bl	80031b0 <getDebugLog>
 8003ae2:	ee10 3a10 	vmov	r3, s0
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fc fd2e 	bl	8000548 <__aeabi_f2d>
 8003aec:	4605      	mov	r5, r0
 8003aee:	460e      	mov	r6, r1
 8003af0:	88fb      	ldrh	r3, [r7, #6]
 8003af2:	3301      	adds	r3, #1
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7ff fb5a 	bl	80031b0 <getDebugLog>
 8003afc:	ee10 3a10 	vmov	r3, s0
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7fc fd21 	bl	8000548 <__aeabi_f2d>
 8003b06:	4603      	mov	r3, r0
 8003b08:	460c      	mov	r4, r1
 8003b0a:	e9cd 3400 	strd	r3, r4, [sp]
 8003b0e:	462a      	mov	r2, r5
 8003b10:	4633      	mov	r3, r6
 8003b12:	480e      	ldr	r0, [pc, #56]	; (8003b4c <main+0x4b4>)
 8003b14:	f007 fcf6 	bl	800b504 <iprintf>
					  for(uint16_t i = 0; i < size; i = i+2){
 8003b18:	88fb      	ldrh	r3, [r7, #6]
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	80fb      	strh	r3, [r7, #6]
 8003b1e:	88fa      	ldrh	r2, [r7, #6]
 8003b20:	88bb      	ldrh	r3, [r7, #4]
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d3d9      	bcc.n	8003ada <main+0x442>
					  }

					  printf("9999, 9999\r\n");
 8003b26:	480e      	ldr	r0, [pc, #56]	; (8003b60 <main+0x4c8>)
 8003b28:	f007 fd60 	bl	800b5ec <puts>
				  }

				  break;
 8003b2c:	e00b      	b.n	8003b46 <main+0x4ae>

			  default:
				  break;
 8003b2e:	bf00      	nop
 8003b30:	e5d7      	b.n	80036e2 <main+0x4a>
				  break;
 8003b32:	bf00      	nop
 8003b34:	e5d5      	b.n	80036e2 <main+0x4a>
				  break;
 8003b36:	bf00      	nop
 8003b38:	e5d3      	b.n	80036e2 <main+0x4a>
				  break;
 8003b3a:	bf00      	nop
 8003b3c:	e5d1      	b.n	80036e2 <main+0x4a>
				  break;
 8003b3e:	bf00      	nop
 8003b40:	e5cf      	b.n	80036e2 <main+0x4a>
				  break;
 8003b42:	bf00      	nop
 8003b44:	e5cd      	b.n	80036e2 <main+0x4a>
				  break;
 8003b46:	bf00      	nop
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3
 8003b48:	e5cb      	b.n	80036e2 <main+0x4a>
 8003b4a:	bf00      	nop
 8003b4c:	0800ed24 	.word	0x0800ed24
 8003b50:	0800ed30 	.word	0x0800ed30
 8003b54:	0800ed38 	.word	0x0800ed38
 8003b58:	0800ed40 	.word	0x0800ed40
 8003b5c:	0800ed48 	.word	0x0800ed48
 8003b60:	0800ed6c 	.word	0x0800ed6c

08003b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b094      	sub	sp, #80	; 0x50
 8003b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b6a:	f107 0320 	add.w	r3, r7, #32
 8003b6e:	2230      	movs	r2, #48	; 0x30
 8003b70:	2100      	movs	r1, #0
 8003b72:	4618      	mov	r0, r3
 8003b74:	f006 fe7f 	bl	800a876 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b78:	f107 030c 	add.w	r3, r7, #12
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	605a      	str	r2, [r3, #4]
 8003b82:	609a      	str	r2, [r3, #8]
 8003b84:	60da      	str	r2, [r3, #12]
 8003b86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60bb      	str	r3, [r7, #8]
 8003b8c:	4b28      	ldr	r3, [pc, #160]	; (8003c30 <SystemClock_Config+0xcc>)
 8003b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b90:	4a27      	ldr	r2, [pc, #156]	; (8003c30 <SystemClock_Config+0xcc>)
 8003b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b96:	6413      	str	r3, [r2, #64]	; 0x40
 8003b98:	4b25      	ldr	r3, [pc, #148]	; (8003c30 <SystemClock_Config+0xcc>)
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba0:	60bb      	str	r3, [r7, #8]
 8003ba2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	607b      	str	r3, [r7, #4]
 8003ba8:	4b22      	ldr	r3, [pc, #136]	; (8003c34 <SystemClock_Config+0xd0>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a21      	ldr	r2, [pc, #132]	; (8003c34 <SystemClock_Config+0xd0>)
 8003bae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bb2:	6013      	str	r3, [r2, #0]
 8003bb4:	4b1f      	ldr	r3, [pc, #124]	; (8003c34 <SystemClock_Config+0xd0>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003bc0:	2302      	movs	r3, #2
 8003bc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003bc8:	2310      	movs	r3, #16
 8003bca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bcc:	2302      	movs	r3, #2
 8003bce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003bd4:	2308      	movs	r3, #8
 8003bd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003bd8:	23a8      	movs	r3, #168	; 0xa8
 8003bda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003be0:	2304      	movs	r3, #4
 8003be2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003be4:	f107 0320 	add.w	r3, r7, #32
 8003be8:	4618      	mov	r0, r3
 8003bea:	f004 f903 	bl	8007df4 <HAL_RCC_OscConfig>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d001      	beq.n	8003bf8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003bf4:	f000 fd04 	bl	8004600 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003bf8:	230f      	movs	r3, #15
 8003bfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c00:	2300      	movs	r3, #0
 8003c02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003c04:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003c08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003c0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c0e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003c10:	f107 030c 	add.w	r3, r7, #12
 8003c14:	2105      	movs	r1, #5
 8003c16:	4618      	mov	r0, r3
 8003c18:	f004 fb5c 	bl	80082d4 <HAL_RCC_ClockConfig>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003c22:	f000 fced 	bl	8004600 <Error_Handler>
  }
}
 8003c26:	bf00      	nop
 8003c28:	3750      	adds	r7, #80	; 0x50
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40023800 	.word	0x40023800
 8003c34:	40007000 	.word	0x40007000

08003c38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003c3e:	463b      	mov	r3, r7
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]
 8003c44:	605a      	str	r2, [r3, #4]
 8003c46:	609a      	str	r2, [r3, #8]
 8003c48:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003c4a:	4b28      	ldr	r3, [pc, #160]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c4c:	4a28      	ldr	r2, [pc, #160]	; (8003cf0 <MX_ADC1_Init+0xb8>)
 8003c4e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003c50:	4b26      	ldr	r3, [pc, #152]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c52:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003c56:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003c58:	4b24      	ldr	r3, [pc, #144]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003c5e:	4b23      	ldr	r3, [pc, #140]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c60:	2201      	movs	r2, #1
 8003c62:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003c64:	4b21      	ldr	r3, [pc, #132]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c6a:	4b20      	ldr	r3, [pc, #128]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003c72:	4b1e      	ldr	r3, [pc, #120]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c78:	4b1c      	ldr	r3, [pc, #112]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c7a:	4a1e      	ldr	r2, [pc, #120]	; (8003cf4 <MX_ADC1_Init+0xbc>)
 8003c7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c7e:	4b1b      	ldr	r3, [pc, #108]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003c84:	4b19      	ldr	r3, [pc, #100]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c86:	2202      	movs	r2, #2
 8003c88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003c8a:	4b18      	ldr	r3, [pc, #96]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003c92:	4b16      	ldr	r3, [pc, #88]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c94:	2201      	movs	r2, #1
 8003c96:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c98:	4814      	ldr	r0, [pc, #80]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003c9a:	f002 fb49 	bl	8006330 <HAL_ADC_Init>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003ca4:	f000 fcac 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8003ca8:	230c      	movs	r3, #12
 8003caa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003cac:	2301      	movs	r3, #1
 8003cae:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003cb0:	2307      	movs	r3, #7
 8003cb2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cb4:	463b      	mov	r3, r7
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	480c      	ldr	r0, [pc, #48]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003cba:	f002 fc8d 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003cc4:	f000 fc9c 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8003cc8:	230d      	movs	r3, #13
 8003cca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003ccc:	2302      	movs	r3, #2
 8003cce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003cd0:	463b      	mov	r3, r7
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	4805      	ldr	r0, [pc, #20]	; (8003cec <MX_ADC1_Init+0xb4>)
 8003cd6:	f002 fc7f 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003ce0:	f000 fc8e 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003ce4:	bf00      	nop
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	2001e0d0 	.word	0x2001e0d0
 8003cf0:	40012000 	.word	0x40012000
 8003cf4:	0f000001 	.word	0x0f000001

08003cf8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003cfe:	463b      	mov	r3, r7
 8003d00:	2200      	movs	r2, #0
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	605a      	str	r2, [r3, #4]
 8003d06:	609a      	str	r2, [r3, #8]
 8003d08:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8003d0a:	4b6e      	ldr	r3, [pc, #440]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d0c:	4a6e      	ldr	r2, [pc, #440]	; (8003ec8 <MX_ADC2_Init+0x1d0>)
 8003d0e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003d10:	4b6c      	ldr	r3, [pc, #432]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d12:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003d16:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8003d18:	4b6a      	ldr	r3, [pc, #424]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8003d1e:	4b69      	ldr	r3, [pc, #420]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d20:	2201      	movs	r2, #1
 8003d22:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8003d24:	4b67      	ldr	r3, [pc, #412]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d26:	2201      	movs	r2, #1
 8003d28:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003d2a:	4b66      	ldr	r3, [pc, #408]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003d32:	4b64      	ldr	r3, [pc, #400]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d38:	4b62      	ldr	r3, [pc, #392]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d3a:	4a64      	ldr	r2, [pc, #400]	; (8003ecc <MX_ADC2_Init+0x1d4>)
 8003d3c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d3e:	4b61      	ldr	r3, [pc, #388]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d40:	2200      	movs	r2, #0
 8003d42:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 12;
 8003d44:	4b5f      	ldr	r3, [pc, #380]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d46:	220c      	movs	r2, #12
 8003d48:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003d4a:	4b5e      	ldr	r3, [pc, #376]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d52:	4b5c      	ldr	r3, [pc, #368]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d54:	2201      	movs	r2, #1
 8003d56:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003d58:	485a      	ldr	r0, [pc, #360]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d5a:	f002 fae9 	bl	8006330 <HAL_ADC_Init>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d001      	beq.n	8003d68 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8003d64:	f000 fc4c 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8003d70:	2307      	movs	r3, #7
 8003d72:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003d74:	463b      	mov	r3, r7
 8003d76:	4619      	mov	r1, r3
 8003d78:	4852      	ldr	r0, [pc, #328]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d7a:	f002 fc2d 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d001      	beq.n	8003d88 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8003d84:	f000 fc3c 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003d90:	463b      	mov	r3, r7
 8003d92:	4619      	mov	r1, r3
 8003d94:	484b      	ldr	r0, [pc, #300]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003d96:	f002 fc1f 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d001      	beq.n	8003da4 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8003da0:	f000 fc2e 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8003da4:	2302      	movs	r3, #2
 8003da6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8003da8:	2303      	movs	r3, #3
 8003daa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003dac:	463b      	mov	r3, r7
 8003dae:	4619      	mov	r1, r3
 8003db0:	4844      	ldr	r0, [pc, #272]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003db2:	f002 fc11 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8003dbc:	f000 fc20 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003dc8:	463b      	mov	r3, r7
 8003dca:	4619      	mov	r1, r3
 8003dcc:	483d      	ldr	r0, [pc, #244]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003dce:	f002 fc03 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d001      	beq.n	8003ddc <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8003dd8:	f000 fc12 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8003ddc:	2304      	movs	r3, #4
 8003dde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8003de0:	2305      	movs	r3, #5
 8003de2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003de4:	463b      	mov	r3, r7
 8003de6:	4619      	mov	r1, r3
 8003de8:	4836      	ldr	r0, [pc, #216]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003dea:	f002 fbf5 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d001      	beq.n	8003df8 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8003df4:	f000 fc04 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8003df8:	2305      	movs	r3, #5
 8003dfa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8003dfc:	2306      	movs	r3, #6
 8003dfe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e00:	463b      	mov	r3, r7
 8003e02:	4619      	mov	r1, r3
 8003e04:	482f      	ldr	r0, [pc, #188]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003e06:	f002 fbe7 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8003e10:	f000 fbf6 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003e14:	2306      	movs	r3, #6
 8003e16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8003e18:	2307      	movs	r3, #7
 8003e1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e1c:	463b      	mov	r3, r7
 8003e1e:	4619      	mov	r1, r3
 8003e20:	4828      	ldr	r0, [pc, #160]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003e22:	f002 fbd9 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8003e2c:	f000 fbe8 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003e30:	2307      	movs	r3, #7
 8003e32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8003e34:	2308      	movs	r3, #8
 8003e36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e38:	463b      	mov	r3, r7
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	4821      	ldr	r0, [pc, #132]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003e3e:	f002 fbcb 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8003e48:	f000 fbda 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003e4c:	2308      	movs	r3, #8
 8003e4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8003e50:	2309      	movs	r3, #9
 8003e52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e54:	463b      	mov	r3, r7
 8003e56:	4619      	mov	r1, r3
 8003e58:	481a      	ldr	r0, [pc, #104]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003e5a:	f002 fbbd 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d001      	beq.n	8003e68 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8003e64:	f000 fbcc 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003e68:	2309      	movs	r3, #9
 8003e6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8003e6c:	230a      	movs	r3, #10
 8003e6e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e70:	463b      	mov	r3, r7
 8003e72:	4619      	mov	r1, r3
 8003e74:	4813      	ldr	r0, [pc, #76]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003e76:	f002 fbaf 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d001      	beq.n	8003e84 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8003e80:	f000 fbbe 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003e84:	230e      	movs	r3, #14
 8003e86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8003e88:	230b      	movs	r3, #11
 8003e8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003e8c:	463b      	mov	r3, r7
 8003e8e:	4619      	mov	r1, r3
 8003e90:	480c      	ldr	r0, [pc, #48]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003e92:	f002 fba1 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8003e9c:	f000 fbb0 	bl	8004600 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003ea0:	230f      	movs	r3, #15
 8003ea2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8003ea4:	230c      	movs	r3, #12
 8003ea6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003ea8:	463b      	mov	r3, r7
 8003eaa:	4619      	mov	r1, r3
 8003eac:	4805      	ldr	r0, [pc, #20]	; (8003ec4 <MX_ADC2_Init+0x1cc>)
 8003eae:	f002 fb93 	bl	80065d8 <HAL_ADC_ConfigChannel>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 8003eb8:	f000 fba2 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003ebc:	bf00      	nop
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	2001e080 	.word	0x2001e080
 8003ec8:	40012100 	.word	0x40012100
 8003ecc:	0f000001 	.word	0x0f000001

08003ed0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003ed4:	4b12      	ldr	r3, [pc, #72]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003ed6:	4a13      	ldr	r2, [pc, #76]	; (8003f24 <MX_I2C1_Init+0x54>)
 8003ed8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003eda:	4b11      	ldr	r3, [pc, #68]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003edc:	4a12      	ldr	r2, [pc, #72]	; (8003f28 <MX_I2C1_Init+0x58>)
 8003ede:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ee0:	4b0f      	ldr	r3, [pc, #60]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003ee6:	4b0e      	ldr	r3, [pc, #56]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003eec:	4b0c      	ldr	r3, [pc, #48]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003eee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ef2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ef4:	4b0a      	ldr	r3, [pc, #40]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003efa:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003efc:	2200      	movs	r2, #0
 8003efe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f00:	4b07      	ldr	r3, [pc, #28]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003f02:	2200      	movs	r2, #0
 8003f04:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f06:	4b06      	ldr	r3, [pc, #24]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003f08:	2200      	movs	r2, #0
 8003f0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f0c:	4804      	ldr	r0, [pc, #16]	; (8003f20 <MX_I2C1_Init+0x50>)
 8003f0e:	f003 fe39 	bl	8007b84 <HAL_I2C_Init>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003f18:	f000 fb72 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f1c:	bf00      	nop
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	2001e1b8 	.word	0x2001e1b8
 8003f24:	40005400 	.word	0x40005400
 8003f28:	000186a0 	.word	0x000186a0

08003f2c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003f30:	4b17      	ldr	r3, [pc, #92]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f32:	4a18      	ldr	r2, [pc, #96]	; (8003f94 <MX_SPI3_Init+0x68>)
 8003f34:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003f36:	4b16      	ldr	r3, [pc, #88]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003f3c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003f3e:	4b14      	ldr	r3, [pc, #80]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f44:	4b12      	ldr	r3, [pc, #72]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f46:	2200      	movs	r2, #0
 8003f48:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f4a:	4b11      	ldr	r3, [pc, #68]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f50:	4b0f      	ldr	r3, [pc, #60]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003f56:	4b0e      	ldr	r3, [pc, #56]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f5c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003f5e:	4b0c      	ldr	r3, [pc, #48]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f60:	2228      	movs	r2, #40	; 0x28
 8003f62:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f64:	4b0a      	ldr	r3, [pc, #40]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f6a:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f70:	4b07      	ldr	r3, [pc, #28]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003f76:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f78:	220a      	movs	r2, #10
 8003f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003f7c:	4804      	ldr	r0, [pc, #16]	; (8003f90 <MX_SPI3_Init+0x64>)
 8003f7e:	f004 fb75 	bl	800866c <HAL_SPI_Init>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003f88:	f000 fb3a 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003f8c:	bf00      	nop
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	2001e210 	.word	0x2001e210
 8003f94:	40003c00 	.word	0x40003c00

08003f98 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b092      	sub	sp, #72	; 0x48
 8003f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003fa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fac:	2200      	movs	r2, #0
 8003fae:	601a      	str	r2, [r3, #0]
 8003fb0:	605a      	str	r2, [r3, #4]
 8003fb2:	609a      	str	r2, [r3, #8]
 8003fb4:	60da      	str	r2, [r3, #12]
 8003fb6:	611a      	str	r2, [r3, #16]
 8003fb8:	615a      	str	r2, [r3, #20]
 8003fba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003fbc:	1d3b      	adds	r3, r7, #4
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f006 fc57 	bl	800a876 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003fc8:	4b32      	ldr	r3, [pc, #200]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003fca:	4a33      	ldr	r2, [pc, #204]	; (8004098 <MX_TIM1_Init+0x100>)
 8003fcc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003fce:	4b31      	ldr	r3, [pc, #196]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fd4:	4b2f      	ldr	r3, [pc, #188]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 839;
 8003fda:	4b2e      	ldr	r3, [pc, #184]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003fdc:	f240 3247 	movw	r2, #839	; 0x347
 8003fe0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003fe2:	4b2c      	ldr	r3, [pc, #176]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003fe8:	4b2a      	ldr	r3, [pc, #168]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fee:	4b29      	ldr	r3, [pc, #164]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003ff4:	4827      	ldr	r0, [pc, #156]	; (8004094 <MX_TIM1_Init+0xfc>)
 8003ff6:	f005 f8dc 	bl	80091b2 <HAL_TIM_PWM_Init>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8004000:	f000 fafe 	bl	8004600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004004:	2300      	movs	r3, #0
 8004006:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004008:	2300      	movs	r3, #0
 800400a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800400c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004010:	4619      	mov	r1, r3
 8004012:	4820      	ldr	r0, [pc, #128]	; (8004094 <MX_TIM1_Init+0xfc>)
 8004014:	f005 fe6c 	bl	8009cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800401e:	f000 faef 	bl	8004600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004022:	2360      	movs	r3, #96	; 0x60
 8004024:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004026:	2300      	movs	r3, #0
 8004028:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800402a:	2300      	movs	r3, #0
 800402c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800402e:	2300      	movs	r3, #0
 8004030:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004032:	2300      	movs	r3, #0
 8004034:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004036:	2300      	movs	r3, #0
 8004038:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800403a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800403e:	220c      	movs	r2, #12
 8004040:	4619      	mov	r1, r3
 8004042:	4814      	ldr	r0, [pc, #80]	; (8004094 <MX_TIM1_Init+0xfc>)
 8004044:	f005 faf0 	bl	8009628 <HAL_TIM_PWM_ConfigChannel>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 800404e:	f000 fad7 	bl	8004600 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004052:	2300      	movs	r3, #0
 8004054:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004056:	2300      	movs	r3, #0
 8004058:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800405e:	2300      	movs	r3, #0
 8004060:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004066:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800406a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800406c:	2300      	movs	r3, #0
 800406e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004070:	1d3b      	adds	r3, r7, #4
 8004072:	4619      	mov	r1, r3
 8004074:	4807      	ldr	r0, [pc, #28]	; (8004094 <MX_TIM1_Init+0xfc>)
 8004076:	f005 feb7 	bl	8009de8 <HAL_TIMEx_ConfigBreakDeadTime>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8004080:	f000 fabe 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004084:	4803      	ldr	r0, [pc, #12]	; (8004094 <MX_TIM1_Init+0xfc>)
 8004086:	f001 feb3 	bl	8005df0 <HAL_TIM_MspPostInit>

}
 800408a:	bf00      	nop
 800408c:	3748      	adds	r7, #72	; 0x48
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	2001e348 	.word	0x2001e348
 8004098:	40010000 	.word	0x40010000

0800409c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b08c      	sub	sp, #48	; 0x30
 80040a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80040a2:	f107 030c 	add.w	r3, r7, #12
 80040a6:	2224      	movs	r2, #36	; 0x24
 80040a8:	2100      	movs	r1, #0
 80040aa:	4618      	mov	r0, r3
 80040ac:	f006 fbe3 	bl	800a876 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040b0:	1d3b      	adds	r3, r7, #4
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80040b8:	4b20      	ldr	r3, [pc, #128]	; (800413c <MX_TIM3_Init+0xa0>)
 80040ba:	4a21      	ldr	r2, [pc, #132]	; (8004140 <MX_TIM3_Init+0xa4>)
 80040bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80040be:	4b1f      	ldr	r3, [pc, #124]	; (800413c <MX_TIM3_Init+0xa0>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040c4:	4b1d      	ldr	r3, [pc, #116]	; (800413c <MX_TIM3_Init+0xa0>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80040ca:	4b1c      	ldr	r3, [pc, #112]	; (800413c <MX_TIM3_Init+0xa0>)
 80040cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040d2:	4b1a      	ldr	r3, [pc, #104]	; (800413c <MX_TIM3_Init+0xa0>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040d8:	4b18      	ldr	r3, [pc, #96]	; (800413c <MX_TIM3_Init+0xa0>)
 80040da:	2200      	movs	r2, #0
 80040dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80040de:	2301      	movs	r3, #1
 80040e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80040e2:	2300      	movs	r3, #0
 80040e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80040e6:	2301      	movs	r3, #1
 80040e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80040ea:	2300      	movs	r3, #0
 80040ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80040ee:	2300      	movs	r3, #0
 80040f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80040f2:	2300      	movs	r3, #0
 80040f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80040f6:	2301      	movs	r3, #1
 80040f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80040fa:	2300      	movs	r3, #0
 80040fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80040fe:	2300      	movs	r3, #0
 8004100:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004102:	f107 030c 	add.w	r3, r7, #12
 8004106:	4619      	mov	r1, r3
 8004108:	480c      	ldr	r0, [pc, #48]	; (800413c <MX_TIM3_Init+0xa0>)
 800410a:	f005 f8bb 	bl	8009284 <HAL_TIM_Encoder_Init>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d001      	beq.n	8004118 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004114:	f000 fa74 	bl	8004600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004118:	2300      	movs	r3, #0
 800411a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800411c:	2300      	movs	r3, #0
 800411e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004120:	1d3b      	adds	r3, r7, #4
 8004122:	4619      	mov	r1, r3
 8004124:	4805      	ldr	r0, [pc, #20]	; (800413c <MX_TIM3_Init+0xa0>)
 8004126:	f005 fde3 	bl	8009cf0 <HAL_TIMEx_MasterConfigSynchronization>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d001      	beq.n	8004134 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8004130:	f000 fa66 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004134:	bf00      	nop
 8004136:	3730      	adds	r7, #48	; 0x30
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}
 800413c:	2001e02c 	.word	0x2001e02c
 8004140:	40000400 	.word	0x40000400

08004144 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b08c      	sub	sp, #48	; 0x30
 8004148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800414a:	f107 030c 	add.w	r3, r7, #12
 800414e:	2224      	movs	r2, #36	; 0x24
 8004150:	2100      	movs	r1, #0
 8004152:	4618      	mov	r0, r3
 8004154:	f006 fb8f 	bl	800a876 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004158:	1d3b      	adds	r3, r7, #4
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004160:	4b20      	ldr	r3, [pc, #128]	; (80041e4 <MX_TIM4_Init+0xa0>)
 8004162:	4a21      	ldr	r2, [pc, #132]	; (80041e8 <MX_TIM4_Init+0xa4>)
 8004164:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004166:	4b1f      	ldr	r3, [pc, #124]	; (80041e4 <MX_TIM4_Init+0xa0>)
 8004168:	2200      	movs	r2, #0
 800416a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800416c:	4b1d      	ldr	r3, [pc, #116]	; (80041e4 <MX_TIM4_Init+0xa0>)
 800416e:	2200      	movs	r2, #0
 8004170:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004172:	4b1c      	ldr	r3, [pc, #112]	; (80041e4 <MX_TIM4_Init+0xa0>)
 8004174:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004178:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800417a:	4b1a      	ldr	r3, [pc, #104]	; (80041e4 <MX_TIM4_Init+0xa0>)
 800417c:	2200      	movs	r2, #0
 800417e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004180:	4b18      	ldr	r3, [pc, #96]	; (80041e4 <MX_TIM4_Init+0xa0>)
 8004182:	2200      	movs	r2, #0
 8004184:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004186:	2301      	movs	r3, #1
 8004188:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800418a:	2300      	movs	r3, #0
 800418c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800418e:	2301      	movs	r3, #1
 8004190:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004192:	2300      	movs	r3, #0
 8004194:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800419a:	2300      	movs	r3, #0
 800419c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800419e:	2301      	movs	r3, #1
 80041a0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80041a2:	2300      	movs	r3, #0
 80041a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80041a6:	2300      	movs	r3, #0
 80041a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80041aa:	f107 030c 	add.w	r3, r7, #12
 80041ae:	4619      	mov	r1, r3
 80041b0:	480c      	ldr	r0, [pc, #48]	; (80041e4 <MX_TIM4_Init+0xa0>)
 80041b2:	f005 f867 	bl	8009284 <HAL_TIM_Encoder_Init>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80041bc:	f000 fa20 	bl	8004600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041c0:	2300      	movs	r3, #0
 80041c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041c4:	2300      	movs	r3, #0
 80041c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80041c8:	1d3b      	adds	r3, r7, #4
 80041ca:	4619      	mov	r1, r3
 80041cc:	4805      	ldr	r0, [pc, #20]	; (80041e4 <MX_TIM4_Init+0xa0>)
 80041ce:	f005 fd8f 	bl	8009cf0 <HAL_TIMEx_MasterConfigSynchronization>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80041d8:	f000 fa12 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80041dc:	bf00      	nop
 80041de:	3730      	adds	r7, #48	; 0x30
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	2001dfec 	.word	0x2001dfec
 80041e8:	40000800 	.word	0x40000800

080041ec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041f2:	463b      	mov	r3, r7
 80041f4:	2200      	movs	r2, #0
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80041fa:	4b15      	ldr	r3, [pc, #84]	; (8004250 <MX_TIM6_Init+0x64>)
 80041fc:	4a15      	ldr	r2, [pc, #84]	; (8004254 <MX_TIM6_Init+0x68>)
 80041fe:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8004200:	4b13      	ldr	r3, [pc, #76]	; (8004250 <MX_TIM6_Init+0x64>)
 8004202:	2253      	movs	r2, #83	; 0x53
 8004204:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004206:	4b12      	ldr	r3, [pc, #72]	; (8004250 <MX_TIM6_Init+0x64>)
 8004208:	2200      	movs	r2, #0
 800420a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 800420c:	4b10      	ldr	r3, [pc, #64]	; (8004250 <MX_TIM6_Init+0x64>)
 800420e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004212:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004214:	4b0e      	ldr	r3, [pc, #56]	; (8004250 <MX_TIM6_Init+0x64>)
 8004216:	2200      	movs	r2, #0
 8004218:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800421a:	480d      	ldr	r0, [pc, #52]	; (8004250 <MX_TIM6_Init+0x64>)
 800421c:	f004 ff7a 	bl	8009114 <HAL_TIM_Base_Init>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004226:	f000 f9eb 	bl	8004600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800422a:	2300      	movs	r3, #0
 800422c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800422e:	2300      	movs	r3, #0
 8004230:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004232:	463b      	mov	r3, r7
 8004234:	4619      	mov	r1, r3
 8004236:	4806      	ldr	r0, [pc, #24]	; (8004250 <MX_TIM6_Init+0x64>)
 8004238:	f005 fd5a 	bl	8009cf0 <HAL_TIMEx_MasterConfigSynchronization>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004242:	f000 f9dd 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004246:	bf00      	nop
 8004248:	3708      	adds	r7, #8
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	2001e308 	.word	0x2001e308
 8004254:	40001000 	.word	0x40001000

08004258 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800425e:	463b      	mov	r3, r7
 8004260:	2200      	movs	r2, #0
 8004262:	601a      	str	r2, [r3, #0]
 8004264:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004266:	4b14      	ldr	r3, [pc, #80]	; (80042b8 <MX_TIM7_Init+0x60>)
 8004268:	4a14      	ldr	r2, [pc, #80]	; (80042bc <MX_TIM7_Init+0x64>)
 800426a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 800426c:	4b12      	ldr	r3, [pc, #72]	; (80042b8 <MX_TIM7_Init+0x60>)
 800426e:	2253      	movs	r2, #83	; 0x53
 8004270:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004272:	4b11      	ldr	r3, [pc, #68]	; (80042b8 <MX_TIM7_Init+0x60>)
 8004274:	2200      	movs	r2, #0
 8004276:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 8004278:	4b0f      	ldr	r3, [pc, #60]	; (80042b8 <MX_TIM7_Init+0x60>)
 800427a:	2263      	movs	r2, #99	; 0x63
 800427c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800427e:	4b0e      	ldr	r3, [pc, #56]	; (80042b8 <MX_TIM7_Init+0x60>)
 8004280:	2200      	movs	r2, #0
 8004282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004284:	480c      	ldr	r0, [pc, #48]	; (80042b8 <MX_TIM7_Init+0x60>)
 8004286:	f004 ff45 	bl	8009114 <HAL_TIM_Base_Init>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8004290:	f000 f9b6 	bl	8004600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004294:	2300      	movs	r3, #0
 8004296:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004298:	2300      	movs	r3, #0
 800429a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800429c:	463b      	mov	r3, r7
 800429e:	4619      	mov	r1, r3
 80042a0:	4805      	ldr	r0, [pc, #20]	; (80042b8 <MX_TIM7_Init+0x60>)
 80042a2:	f005 fd25 	bl	8009cf0 <HAL_TIMEx_MasterConfigSynchronization>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d001      	beq.n	80042b0 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 80042ac:	f000 f9a8 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80042b0:	bf00      	nop
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	2001e3f0 	.word	0x2001e3f0
 80042bc:	40001400 	.word	0x40001400

080042c0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b092      	sub	sp, #72	; 0x48
 80042c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80042ca:	2200      	movs	r2, #0
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	605a      	str	r2, [r3, #4]
 80042da:	609a      	str	r2, [r3, #8]
 80042dc:	60da      	str	r2, [r3, #12]
 80042de:	611a      	str	r2, [r3, #16]
 80042e0:	615a      	str	r2, [r3, #20]
 80042e2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80042e4:	1d3b      	adds	r3, r7, #4
 80042e6:	2220      	movs	r2, #32
 80042e8:	2100      	movs	r1, #0
 80042ea:	4618      	mov	r0, r3
 80042ec:	f006 fac3 	bl	800a876 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80042f0:	4b39      	ldr	r3, [pc, #228]	; (80043d8 <MX_TIM8_Init+0x118>)
 80042f2:	4a3a      	ldr	r2, [pc, #232]	; (80043dc <MX_TIM8_Init+0x11c>)
 80042f4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 80042f6:	4b38      	ldr	r3, [pc, #224]	; (80043d8 <MX_TIM8_Init+0x118>)
 80042f8:	2203      	movs	r2, #3
 80042fa:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042fc:	4b36      	ldr	r3, [pc, #216]	; (80043d8 <MX_TIM8_Init+0x118>)
 80042fe:	2200      	movs	r2, #0
 8004300:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 8004302:	4b35      	ldr	r3, [pc, #212]	; (80043d8 <MX_TIM8_Init+0x118>)
 8004304:	f240 628f 	movw	r2, #1679	; 0x68f
 8004308:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800430a:	4b33      	ldr	r3, [pc, #204]	; (80043d8 <MX_TIM8_Init+0x118>)
 800430c:	2200      	movs	r2, #0
 800430e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004310:	4b31      	ldr	r3, [pc, #196]	; (80043d8 <MX_TIM8_Init+0x118>)
 8004312:	2200      	movs	r2, #0
 8004314:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004316:	4b30      	ldr	r3, [pc, #192]	; (80043d8 <MX_TIM8_Init+0x118>)
 8004318:	2200      	movs	r2, #0
 800431a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800431c:	482e      	ldr	r0, [pc, #184]	; (80043d8 <MX_TIM8_Init+0x118>)
 800431e:	f004 ff48 	bl	80091b2 <HAL_TIM_PWM_Init>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d001      	beq.n	800432c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8004328:	f000 f96a 	bl	8004600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800432c:	2300      	movs	r3, #0
 800432e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004330:	2300      	movs	r3, #0
 8004332:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004334:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004338:	4619      	mov	r1, r3
 800433a:	4827      	ldr	r0, [pc, #156]	; (80043d8 <MX_TIM8_Init+0x118>)
 800433c:	f005 fcd8 	bl	8009cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8004340:	4603      	mov	r3, r0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8004346:	f000 f95b 	bl	8004600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800434a:	2360      	movs	r3, #96	; 0x60
 800434c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800434e:	2300      	movs	r3, #0
 8004350:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004352:	2300      	movs	r3, #0
 8004354:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004356:	2300      	movs	r3, #0
 8004358:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800435a:	2300      	movs	r3, #0
 800435c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800435e:	2300      	movs	r3, #0
 8004360:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004362:	2300      	movs	r3, #0
 8004364:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004366:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800436a:	2200      	movs	r2, #0
 800436c:	4619      	mov	r1, r3
 800436e:	481a      	ldr	r0, [pc, #104]	; (80043d8 <MX_TIM8_Init+0x118>)
 8004370:	f005 f95a 	bl	8009628 <HAL_TIM_PWM_ConfigChannel>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 800437a:	f000 f941 	bl	8004600 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800437e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004382:	2208      	movs	r2, #8
 8004384:	4619      	mov	r1, r3
 8004386:	4814      	ldr	r0, [pc, #80]	; (80043d8 <MX_TIM8_Init+0x118>)
 8004388:	f005 f94e 	bl	8009628 <HAL_TIM_PWM_ConfigChannel>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8004392:	f000 f935 	bl	8004600 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004396:	2300      	movs	r3, #0
 8004398:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800439a:	2300      	movs	r3, #0
 800439c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800439e:	2300      	movs	r3, #0
 80043a0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80043a2:	2300      	movs	r3, #0
 80043a4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80043a6:	2300      	movs	r3, #0
 80043a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80043aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043ae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80043b0:	2300      	movs	r3, #0
 80043b2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80043b4:	1d3b      	adds	r3, r7, #4
 80043b6:	4619      	mov	r1, r3
 80043b8:	4807      	ldr	r0, [pc, #28]	; (80043d8 <MX_TIM8_Init+0x118>)
 80043ba:	f005 fd15 	bl	8009de8 <HAL_TIMEx_ConfigBreakDeadTime>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 80043c4:	f000 f91c 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80043c8:	4803      	ldr	r0, [pc, #12]	; (80043d8 <MX_TIM8_Init+0x118>)
 80043ca:	f001 fd11 	bl	8005df0 <HAL_TIM_MspPostInit>

}
 80043ce:	bf00      	nop
 80043d0:	3748      	adds	r7, #72	; 0x48
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	2001e170 	.word	0x2001e170
 80043dc:	40010400 	.word	0x40010400

080043e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80043e4:	4b11      	ldr	r3, [pc, #68]	; (800442c <MX_USART1_UART_Init+0x4c>)
 80043e6:	4a12      	ldr	r2, [pc, #72]	; (8004430 <MX_USART1_UART_Init+0x50>)
 80043e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80043ea:	4b10      	ldr	r3, [pc, #64]	; (800442c <MX_USART1_UART_Init+0x4c>)
 80043ec:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80043f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80043f2:	4b0e      	ldr	r3, [pc, #56]	; (800442c <MX_USART1_UART_Init+0x4c>)
 80043f4:	2200      	movs	r2, #0
 80043f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80043f8:	4b0c      	ldr	r3, [pc, #48]	; (800442c <MX_USART1_UART_Init+0x4c>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80043fe:	4b0b      	ldr	r3, [pc, #44]	; (800442c <MX_USART1_UART_Init+0x4c>)
 8004400:	2200      	movs	r2, #0
 8004402:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004404:	4b09      	ldr	r3, [pc, #36]	; (800442c <MX_USART1_UART_Init+0x4c>)
 8004406:	220c      	movs	r2, #12
 8004408:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800440a:	4b08      	ldr	r3, [pc, #32]	; (800442c <MX_USART1_UART_Init+0x4c>)
 800440c:	2200      	movs	r2, #0
 800440e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004410:	4b06      	ldr	r3, [pc, #24]	; (800442c <MX_USART1_UART_Init+0x4c>)
 8004412:	2200      	movs	r2, #0
 8004414:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004416:	4805      	ldr	r0, [pc, #20]	; (800442c <MX_USART1_UART_Init+0x4c>)
 8004418:	f005 fd4c 	bl	8009eb4 <HAL_UART_Init>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004422:	f000 f8ed 	bl	8004600 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004426:	bf00      	nop
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	2001e268 	.word	0x2001e268
 8004430:	40011000 	.word	0x40011000

08004434 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800443a:	2300      	movs	r3, #0
 800443c:	607b      	str	r3, [r7, #4]
 800443e:	4b10      	ldr	r3, [pc, #64]	; (8004480 <MX_DMA_Init+0x4c>)
 8004440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004442:	4a0f      	ldr	r2, [pc, #60]	; (8004480 <MX_DMA_Init+0x4c>)
 8004444:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004448:	6313      	str	r3, [r2, #48]	; 0x30
 800444a:	4b0d      	ldr	r3, [pc, #52]	; (8004480 <MX_DMA_Init+0x4c>)
 800444c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800444e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004452:	607b      	str	r3, [r7, #4]
 8004454:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004456:	2200      	movs	r2, #0
 8004458:	2100      	movs	r1, #0
 800445a:	2038      	movs	r0, #56	; 0x38
 800445c:	f002 fc37 	bl	8006cce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004460:	2038      	movs	r0, #56	; 0x38
 8004462:	f002 fc50 	bl	8006d06 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8004466:	2200      	movs	r2, #0
 8004468:	2100      	movs	r1, #0
 800446a:	203a      	movs	r0, #58	; 0x3a
 800446c:	f002 fc2f 	bl	8006cce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8004470:	203a      	movs	r0, #58	; 0x3a
 8004472:	f002 fc48 	bl	8006d06 <HAL_NVIC_EnableIRQ>

}
 8004476:	bf00      	nop
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	40023800 	.word	0x40023800

08004484 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b08a      	sub	sp, #40	; 0x28
 8004488:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800448a:	f107 0314 	add.w	r3, r7, #20
 800448e:	2200      	movs	r2, #0
 8004490:	601a      	str	r2, [r3, #0]
 8004492:	605a      	str	r2, [r3, #4]
 8004494:	609a      	str	r2, [r3, #8]
 8004496:	60da      	str	r2, [r3, #12]
 8004498:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800449a:	2300      	movs	r3, #0
 800449c:	613b      	str	r3, [r7, #16]
 800449e:	4b53      	ldr	r3, [pc, #332]	; (80045ec <MX_GPIO_Init+0x168>)
 80044a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a2:	4a52      	ldr	r2, [pc, #328]	; (80045ec <MX_GPIO_Init+0x168>)
 80044a4:	f043 0304 	orr.w	r3, r3, #4
 80044a8:	6313      	str	r3, [r2, #48]	; 0x30
 80044aa:	4b50      	ldr	r3, [pc, #320]	; (80045ec <MX_GPIO_Init+0x168>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	f003 0304 	and.w	r3, r3, #4
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80044b6:	2300      	movs	r3, #0
 80044b8:	60fb      	str	r3, [r7, #12]
 80044ba:	4b4c      	ldr	r3, [pc, #304]	; (80045ec <MX_GPIO_Init+0x168>)
 80044bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044be:	4a4b      	ldr	r2, [pc, #300]	; (80045ec <MX_GPIO_Init+0x168>)
 80044c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044c4:	6313      	str	r3, [r2, #48]	; 0x30
 80044c6:	4b49      	ldr	r3, [pc, #292]	; (80045ec <MX_GPIO_Init+0x168>)
 80044c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044d2:	2300      	movs	r3, #0
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	4b45      	ldr	r3, [pc, #276]	; (80045ec <MX_GPIO_Init+0x168>)
 80044d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044da:	4a44      	ldr	r2, [pc, #272]	; (80045ec <MX_GPIO_Init+0x168>)
 80044dc:	f043 0301 	orr.w	r3, r3, #1
 80044e0:	6313      	str	r3, [r2, #48]	; 0x30
 80044e2:	4b42      	ldr	r3, [pc, #264]	; (80045ec <MX_GPIO_Init+0x168>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	60bb      	str	r3, [r7, #8]
 80044ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ee:	2300      	movs	r3, #0
 80044f0:	607b      	str	r3, [r7, #4]
 80044f2:	4b3e      	ldr	r3, [pc, #248]	; (80045ec <MX_GPIO_Init+0x168>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f6:	4a3d      	ldr	r2, [pc, #244]	; (80045ec <MX_GPIO_Init+0x168>)
 80044f8:	f043 0302 	orr.w	r3, r3, #2
 80044fc:	6313      	str	r3, [r2, #48]	; 0x30
 80044fe:	4b3b      	ldr	r3, [pc, #236]	; (80045ec <MX_GPIO_Init+0x168>)
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	607b      	str	r3, [r7, #4]
 8004508:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800450a:	2300      	movs	r3, #0
 800450c:	603b      	str	r3, [r7, #0]
 800450e:	4b37      	ldr	r3, [pc, #220]	; (80045ec <MX_GPIO_Init+0x168>)
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	4a36      	ldr	r2, [pc, #216]	; (80045ec <MX_GPIO_Init+0x168>)
 8004514:	f043 0308 	orr.w	r3, r3, #8
 8004518:	6313      	str	r3, [r2, #48]	; 0x30
 800451a:	4b34      	ldr	r3, [pc, #208]	; (80045ec <MX_GPIO_Init+0x168>)
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451e:	f003 0308 	and.w	r3, r3, #8
 8004522:	603b      	str	r3, [r7, #0]
 8004524:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004526:	2200      	movs	r2, #0
 8004528:	f24e 2180 	movw	r1, #57984	; 0xe280
 800452c:	4830      	ldr	r0, [pc, #192]	; (80045f0 <MX_GPIO_Init+0x16c>)
 800452e:	f003 fb0f 	bl	8007b50 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004532:	2200      	movs	r2, #0
 8004534:	f44f 41f8 	mov.w	r1, #31744	; 0x7c00
 8004538:	482e      	ldr	r0, [pc, #184]	; (80045f4 <MX_GPIO_Init+0x170>)
 800453a:	f003 fb09 	bl	8007b50 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 800453e:	2200      	movs	r2, #0
 8004540:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004544:	482c      	ldr	r0, [pc, #176]	; (80045f8 <MX_GPIO_Init+0x174>)
 8004546:	f003 fb03 	bl	8007b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800454a:	2200      	movs	r2, #0
 800454c:	2104      	movs	r1, #4
 800454e:	482b      	ldr	r0, [pc, #172]	; (80045fc <MX_GPIO_Init+0x178>)
 8004550:	f003 fafe 	bl	8007b50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC7
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 8004554:	f24e 2380 	movw	r3, #57984	; 0xe280
 8004558:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800455a:	2301      	movs	r3, #1
 800455c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800455e:	2300      	movs	r3, #0
 8004560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004562:	2300      	movs	r3, #0
 8004564:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004566:	f107 0314 	add.w	r3, r7, #20
 800456a:	4619      	mov	r1, r3
 800456c:	4820      	ldr	r0, [pc, #128]	; (80045f0 <MX_GPIO_Init+0x16c>)
 800456e:	f003 f93d 	bl	80077ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8004572:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8004576:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004578:	2301      	movs	r3, #1
 800457a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457c:	2300      	movs	r3, #0
 800457e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004580:	2300      	movs	r3, #0
 8004582:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004584:	f107 0314 	add.w	r3, r7, #20
 8004588:	4619      	mov	r1, r3
 800458a:	481a      	ldr	r0, [pc, #104]	; (80045f4 <MX_GPIO_Init+0x170>)
 800458c:	f003 f92e 	bl	80077ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004590:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8004594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004596:	2300      	movs	r3, #0
 8004598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800459a:	2300      	movs	r3, #0
 800459c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800459e:	f107 0314 	add.w	r3, r7, #20
 80045a2:	4619      	mov	r1, r3
 80045a4:	4814      	ldr	r0, [pc, #80]	; (80045f8 <MX_GPIO_Init+0x174>)
 80045a6:	f003 f921 	bl	80077ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80045aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045b0:	2301      	movs	r3, #1
 80045b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b4:	2300      	movs	r3, #0
 80045b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b8:	2300      	movs	r3, #0
 80045ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045bc:	f107 0314 	add.w	r3, r7, #20
 80045c0:	4619      	mov	r1, r3
 80045c2:	480d      	ldr	r0, [pc, #52]	; (80045f8 <MX_GPIO_Init+0x174>)
 80045c4:	f003 f912 	bl	80077ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80045c8:	2304      	movs	r3, #4
 80045ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045cc:	2301      	movs	r3, #1
 80045ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d4:	2300      	movs	r3, #0
 80045d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045d8:	f107 0314 	add.w	r3, r7, #20
 80045dc:	4619      	mov	r1, r3
 80045de:	4807      	ldr	r0, [pc, #28]	; (80045fc <MX_GPIO_Init+0x178>)
 80045e0:	f003 f904 	bl	80077ec <HAL_GPIO_Init>

}
 80045e4:	bf00      	nop
 80045e6:	3728      	adds	r7, #40	; 0x28
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	40023800 	.word	0x40023800
 80045f0:	40020800 	.word	0x40020800
 80045f4:	40020400 	.word	0x40020400
 80045f8:	40020000 	.word	0x40020000
 80045fc:	40020c00 	.word	0x40020c00

08004600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004604:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004606:	e7fe      	b.n	8004606 <Error_Handler+0x6>

08004608 <initMotor>:
int16_t rotation_l = 0;
int16_t rotation_r = 0;
int16_t mon_rev_l, mon_rev_r;

void initMotor(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //PWM start
 800460c:	2100      	movs	r1, #0
 800460e:	4808      	ldr	r0, [pc, #32]	; (8004630 <initMotor+0x28>)
 8004610:	f004 fdfa 	bl	8009208 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3); //PWM start
 8004614:	2108      	movs	r1, #8
 8004616:	4806      	ldr	r0, [pc, #24]	; (8004630 <initMotor+0x28>)
 8004618:	f004 fdf6 	bl	8009208 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800461c:	210c      	movs	r1, #12
 800461e:	4805      	ldr	r0, [pc, #20]	; (8004634 <initMotor+0x2c>)
 8004620:	f004 fdf2 	bl	8009208 <HAL_TIM_PWM_Start>

	HAL_Delay(100);
 8004624:	2064      	movs	r0, #100	; 0x64
 8004626:	f001 fe61 	bl	80062ec <HAL_Delay>
}
 800462a:	bf00      	nop
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	2001e170 	.word	0x2001e170
 8004634:	2001e348 	.word	0x2001e348

08004638 <motorCtrlFlip>:

void motorCtrlFlip(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
	int16_t motor_pwm_l, motor_pwm_r;

	if(motor_l >= 0){
 800463e:	4b2a      	ldr	r3, [pc, #168]	; (80046e8 <motorCtrlFlip+0xb0>)
 8004640:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004644:	2b00      	cmp	r3, #0
 8004646:	db0d      	blt.n	8004664 <motorCtrlFlip+0x2c>
		motor_pwm_l = motor_l;
 8004648:	4b27      	ldr	r3, [pc, #156]	; (80046e8 <motorCtrlFlip+0xb0>)
 800464a:	881b      	ldrh	r3, [r3, #0]
 800464c:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 800464e:	4b27      	ldr	r3, [pc, #156]	; (80046ec <motorCtrlFlip+0xb4>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004656:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8004658:	2201      	movs	r2, #1
 800465a:	2180      	movs	r1, #128	; 0x80
 800465c:	4824      	ldr	r0, [pc, #144]	; (80046f0 <motorCtrlFlip+0xb8>)
 800465e:	f003 fa77 	bl	8007b50 <HAL_GPIO_WritePin>
 8004662:	e010      	b.n	8004686 <motorCtrlFlip+0x4e>
	}
	else{
		motor_pwm_l = motor_l * (-1);
 8004664:	4b20      	ldr	r3, [pc, #128]	; (80046e8 <motorCtrlFlip+0xb0>)
 8004666:	f9b3 3000 	ldrsh.w	r3, [r3]
 800466a:	b29b      	uxth	r3, r3
 800466c:	425b      	negs	r3, r3
 800466e:	b29b      	uxth	r3, r3
 8004670:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 8004672:	4b1e      	ldr	r3, [pc, #120]	; (80046ec <motorCtrlFlip+0xb4>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800467a:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800467c:	2200      	movs	r2, #0
 800467e:	2180      	movs	r1, #128	; 0x80
 8004680:	481b      	ldr	r0, [pc, #108]	; (80046f0 <motorCtrlFlip+0xb8>)
 8004682:	f003 fa65 	bl	8007b50 <HAL_GPIO_WritePin>
	}

	if(motor_r >= 0){
 8004686:	4b1b      	ldr	r3, [pc, #108]	; (80046f4 <motorCtrlFlip+0xbc>)
 8004688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800468c:	2b00      	cmp	r3, #0
 800468e:	db0e      	blt.n	80046ae <motorCtrlFlip+0x76>
		motor_pwm_r = motor_r;
 8004690:	4b18      	ldr	r3, [pc, #96]	; (80046f4 <motorCtrlFlip+0xbc>)
 8004692:	881b      	ldrh	r3, [r3, #0]
 8004694:	80bb      	strh	r3, [r7, #4]
		// motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 8004696:	4b15      	ldr	r3, [pc, #84]	; (80046ec <motorCtrlFlip+0xb4>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800469e:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80046a0:	2201      	movs	r2, #1
 80046a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046a6:	4812      	ldr	r0, [pc, #72]	; (80046f0 <motorCtrlFlip+0xb8>)
 80046a8:	f003 fa52 	bl	8007b50 <HAL_GPIO_WritePin>
 80046ac:	e011      	b.n	80046d2 <motorCtrlFlip+0x9a>
	}
	else{
		motor_pwm_r = motor_r * (-1);
 80046ae:	4b11      	ldr	r3, [pc, #68]	; (80046f4 <motorCtrlFlip+0xbc>)
 80046b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80046b4:	b29b      	uxth	r3, r3
 80046b6:	425b      	negs	r3, r3
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	80bb      	strh	r3, [r7, #4]
		//motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 80046bc:	4b0b      	ldr	r3, [pc, #44]	; (80046ec <motorCtrlFlip+0xb4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80046c4:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80046c6:	2200      	movs	r2, #0
 80046c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80046cc:	4808      	ldr	r0, [pc, #32]	; (80046f0 <motorCtrlFlip+0xb8>)
 80046ce:	f003 fa3f 	bl	8007b50 <HAL_GPIO_WritePin>
	}
	mon_rev_l = motor_pwm_l;
 80046d2:	4a09      	ldr	r2, [pc, #36]	; (80046f8 <motorCtrlFlip+0xc0>)
 80046d4:	88fb      	ldrh	r3, [r7, #6]
 80046d6:	8013      	strh	r3, [r2, #0]
	mon_rev_r = motor_pwm_r;
 80046d8:	4a08      	ldr	r2, [pc, #32]	; (80046fc <motorCtrlFlip+0xc4>)
 80046da:	88bb      	ldrh	r3, [r7, #4]
 80046dc:	8013      	strh	r3, [r2, #0]
}
 80046de:	bf00      	nop
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	20018124 	.word	0x20018124
 80046ec:	2001e170 	.word	0x2001e170
 80046f0:	40020800 	.word	0x40020800
 80046f4:	20018126 	.word	0x20018126
 80046f8:	2001e434 	.word	0x2001e434
 80046fc:	2001e432 	.word	0x2001e432

08004700 <suctionmotorCtrlFlip>:

void suctionmotorCtrlFlip(void)
{
 8004700:	b480      	push	{r7}
 8004702:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, suction_motor);
 8004704:	4b05      	ldr	r3, [pc, #20]	; (800471c <suctionmotorCtrlFlip+0x1c>)
 8004706:	f9b3 2000 	ldrsh.w	r2, [r3]
 800470a:	4b05      	ldr	r3, [pc, #20]	; (8004720 <suctionmotorCtrlFlip+0x20>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004710:	bf00      	nop
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	20018128 	.word	0x20018128
 8004720:	2001e348 	.word	0x2001e348

08004724 <setMotor>:

void setMotor(int16_t l, int16_t r)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	4603      	mov	r3, r0
 800472c:	460a      	mov	r2, r1
 800472e:	80fb      	strh	r3, [r7, #6]
 8004730:	4613      	mov	r3, r2
 8004732:	80bb      	strh	r3, [r7, #4]
	if(l >= MAX_COUNTER_PERIOD) l = MAX_COUNTER_PERIOD;
 8004734:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004738:	f240 628e 	movw	r2, #1678	; 0x68e
 800473c:	4293      	cmp	r3, r2
 800473e:	dd03      	ble.n	8004748 <setMotor+0x24>
 8004740:	f240 638f 	movw	r3, #1679	; 0x68f
 8004744:	80fb      	strh	r3, [r7, #6]
 8004746:	e007      	b.n	8004758 <setMotor+0x34>
	else if(l <= MIN_COUNTER_PERIOD) l = MIN_COUNTER_PERIOD;
 8004748:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800474c:	4a11      	ldr	r2, [pc, #68]	; (8004794 <setMotor+0x70>)
 800474e:	4293      	cmp	r3, r2
 8004750:	da02      	bge.n	8004758 <setMotor+0x34>
 8004752:	f64f 1371 	movw	r3, #63857	; 0xf971
 8004756:	80fb      	strh	r3, [r7, #6]

	if(r >= MAX_COUNTER_PERIOD) r = MAX_COUNTER_PERIOD;
 8004758:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800475c:	f240 628e 	movw	r2, #1678	; 0x68e
 8004760:	4293      	cmp	r3, r2
 8004762:	dd03      	ble.n	800476c <setMotor+0x48>
 8004764:	f240 638f 	movw	r3, #1679	; 0x68f
 8004768:	80bb      	strh	r3, [r7, #4]
 800476a:	e007      	b.n	800477c <setMotor+0x58>
	else if(r <= MIN_COUNTER_PERIOD) r = MIN_COUNTER_PERIOD;
 800476c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004770:	4a08      	ldr	r2, [pc, #32]	; (8004794 <setMotor+0x70>)
 8004772:	4293      	cmp	r3, r2
 8004774:	da02      	bge.n	800477c <setMotor+0x58>
 8004776:	f64f 1371 	movw	r3, #63857	; 0xf971
 800477a:	80bb      	strh	r3, [r7, #4]

	motor_l = l;
 800477c:	4a06      	ldr	r2, [pc, #24]	; (8004798 <setMotor+0x74>)
 800477e:	88fb      	ldrh	r3, [r7, #6]
 8004780:	8013      	strh	r3, [r2, #0]
	motor_r = r;
 8004782:	4a06      	ldr	r2, [pc, #24]	; (800479c <setMotor+0x78>)
 8004784:	88bb      	ldrh	r3, [r7, #4]
 8004786:	8013      	strh	r3, [r2, #0]
}
 8004788:	bf00      	nop
 800478a:	370c      	adds	r7, #12
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	fffff972 	.word	0xfffff972
 8004798:	20018124 	.word	0x20018124
 800479c:	20018126 	.word	0x20018126

080047a0 <setsuctionMotor>:

void setsuctionMotor(int16_t suction)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	4603      	mov	r3, r0
 80047a8:	80fb      	strh	r3, [r7, #6]
	suction_motor = abs(suction);
 80047aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	bfb8      	it	lt
 80047b2:	425b      	neglt	r3, r3
 80047b4:	b21a      	sxth	r2, r3
 80047b6:	4b08      	ldr	r3, [pc, #32]	; (80047d8 <setsuctionMotor+0x38>)
 80047b8:	801a      	strh	r2, [r3, #0]

	if(suction >= SUCTION_MOTOR_PERIOD) suction = SUCTION_MOTOR_PERIOD;
 80047ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047be:	f240 3246 	movw	r2, #838	; 0x346
 80047c2:	4293      	cmp	r3, r2
 80047c4:	dd02      	ble.n	80047cc <setsuctionMotor+0x2c>
 80047c6:	f240 3347 	movw	r3, #839	; 0x347
 80047ca:	80fb      	strh	r3, [r7, #6]
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr
 80047d8:	20018128 	.word	0x20018128

080047dc <updateSideSensorStatus>:
static float acceleration, deceleration;
static float straight_radius;

//white <= 1700 black >= 1700

void updateSideSensorStatus(){
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0

	if(side_sensorL <= 500){
 80047e0:	4b0f      	ldr	r3, [pc, #60]	; (8004820 <updateSideSensorStatus+0x44>)
 80047e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80047e6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80047ea:	dc03      	bgt.n	80047f4 <updateSideSensorStatus+0x18>
		side_sensor_l = true;
 80047ec:	4b0d      	ldr	r3, [pc, #52]	; (8004824 <updateSideSensorStatus+0x48>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	701a      	strb	r2, [r3, #0]
 80047f2:	e002      	b.n	80047fa <updateSideSensorStatus+0x1e>
	}
	else{
		side_sensor_l = false;
 80047f4:	4b0b      	ldr	r3, [pc, #44]	; (8004824 <updateSideSensorStatus+0x48>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	701a      	strb	r2, [r3, #0]
	}

	if(side_sensorR <= 500){
 80047fa:	4b0b      	ldr	r3, [pc, #44]	; (8004828 <updateSideSensorStatus+0x4c>)
 80047fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004800:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004804:	dc03      	bgt.n	800480e <updateSideSensorStatus+0x32>
		side_sensor_r = true;
 8004806:	4b09      	ldr	r3, [pc, #36]	; (800482c <updateSideSensorStatus+0x50>)
 8004808:	2201      	movs	r2, #1
 800480a:	701a      	strb	r2, [r3, #0]
	}
	else{
		side_sensor_r = false;
	}
}
 800480c:	e002      	b.n	8004814 <updateSideSensorStatus+0x38>
		side_sensor_r = false;
 800480e:	4b07      	ldr	r3, [pc, #28]	; (800482c <updateSideSensorStatus+0x50>)
 8004810:	2200      	movs	r2, #0
 8004812:	701a      	strb	r2, [r3, #0]
}
 8004814:	bf00      	nop
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	2001dfb4 	.word	0x2001dfb4
 8004824:	2001def8 	.word	0x2001def8
 8004828:	2001df3c 	.word	0x2001df3c
 800482c:	2001def9 	.word	0x2001def9

08004830 <setRunMode>:

void setRunMode(uint16_t num){
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	4603      	mov	r3, r0
 8004838:	80fb      	strh	r3, [r7, #6]
	mode = num;
 800483a:	4a04      	ldr	r2, [pc, #16]	; (800484c <setRunMode+0x1c>)
 800483c:	88fb      	ldrh	r3, [r7, #6]
 800483e:	8013      	strh	r3, [r2, #0]
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	2001e43c 	.word	0x2001e43c

08004850 <isCrossLine>:

bool isCrossLine()
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
	static uint16_t cnt = 0;
	float sensor_edge_val_l = sensor[0];
 8004856:	4b20      	ldr	r3, [pc, #128]	; (80048d8 <isCrossLine+0x88>)
 8004858:	f9b3 3000 	ldrsh.w	r3, [r3]
 800485c:	ee07 3a90 	vmov	s15, r3
 8004860:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004864:	edc7 7a01 	vstr	s15, [r7, #4]
	float sensor_edge_val_r = sensor[11];
 8004868:	4b1b      	ldr	r3, [pc, #108]	; (80048d8 <isCrossLine+0x88>)
 800486a:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800486e:	ee07 3a90 	vmov	s15, r3
 8004872:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004876:	edc7 7a00 	vstr	s15, [r7]
	static bool flag = false;

	if(sensor_edge_val_l < 700 && sensor_edge_val_r < 700){
 800487a:	edd7 7a01 	vldr	s15, [r7, #4]
 800487e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80048dc <isCrossLine+0x8c>
 8004882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800488a:	d50f      	bpl.n	80048ac <isCrossLine+0x5c>
 800488c:	edd7 7a00 	vldr	s15, [r7]
 8004890:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80048dc <isCrossLine+0x8c>
 8004894:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489c:	d506      	bpl.n	80048ac <isCrossLine+0x5c>
		cnt++;
 800489e:	4b10      	ldr	r3, [pc, #64]	; (80048e0 <isCrossLine+0x90>)
 80048a0:	881b      	ldrh	r3, [r3, #0]
 80048a2:	3301      	adds	r3, #1
 80048a4:	b29a      	uxth	r2, r3
 80048a6:	4b0e      	ldr	r3, [pc, #56]	; (80048e0 <isCrossLine+0x90>)
 80048a8:	801a      	strh	r2, [r3, #0]
 80048aa:	e002      	b.n	80048b2 <isCrossLine+0x62>
	}
	else{
		cnt = 0;
 80048ac:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <isCrossLine+0x90>)
 80048ae:	2200      	movs	r2, #0
 80048b0:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 80048b2:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <isCrossLine+0x90>)
 80048b4:	881b      	ldrh	r3, [r3, #0]
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d903      	bls.n	80048c2 <isCrossLine+0x72>
		//setLED2('Y');
		flag = true;
 80048ba:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <isCrossLine+0x94>)
 80048bc:	2201      	movs	r2, #1
 80048be:	701a      	strb	r2, [r3, #0]
 80048c0:	e002      	b.n	80048c8 <isCrossLine+0x78>
	}
	else{
		//setLED2('N');
		flag = false;
 80048c2:	4b08      	ldr	r3, [pc, #32]	; (80048e4 <isCrossLine+0x94>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	701a      	strb	r2, [r3, #0]
	}

	return flag;
 80048c8:	4b06      	ldr	r3, [pc, #24]	; (80048e4 <isCrossLine+0x94>)
 80048ca:	781b      	ldrb	r3, [r3, #0]
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	2001df98 	.word	0x2001df98
 80048dc:	442f0000 	.word	0x442f0000
 80048e0:	2001df18 	.word	0x2001df18
 80048e4:	2001df1a 	.word	0x2001df1a

080048e8 <isContinuousCurvature>:

bool isContinuousCurvature()
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	ed2d 8b02 	vpush	{d8}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
	static float pre_theta;
	static float continuous_cnt;
	bool continuous_flag = false;
 80048f2:	2300      	movs	r3, #0
 80048f4:	71fb      	strb	r3, [r7, #7]
	float diff_theta = fabs(pre_theta - getTheta10mm());
 80048f6:	4b2e      	ldr	r3, [pc, #184]	; (80049b0 <isContinuousCurvature+0xc8>)
 80048f8:	ed93 8a00 	vldr	s16, [r3]
 80048fc:	f7fc ff58 	bl	80017b0 <getTheta10mm>
 8004900:	eef0 7a40 	vmov.f32	s15, s0
 8004904:	ee78 7a67 	vsub.f32	s15, s16, s15
 8004908:	eef0 7ae7 	vabs.f32	s15, s15
 800490c:	edc7 7a00 	vstr	s15, [r7]

	if(continuous_cnt_reset_flag == true){
 8004910:	4b28      	ldr	r3, [pc, #160]	; (80049b4 <isContinuousCurvature+0xcc>)
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d006      	beq.n	8004926 <isContinuousCurvature+0x3e>
		continuous_cnt_reset_flag = false;
 8004918:	4b26      	ldr	r3, [pc, #152]	; (80049b4 <isContinuousCurvature+0xcc>)
 800491a:	2200      	movs	r2, #0
 800491c:	701a      	strb	r2, [r3, #0]
		continuous_cnt = 0;
 800491e:	4b26      	ldr	r3, [pc, #152]	; (80049b8 <isContinuousCurvature+0xd0>)
 8004920:	f04f 0200 	mov.w	r2, #0
 8004924:	601a      	str	r2, [r3, #0]
	}

	//if(diff_theta <= 0.005) continuous_cnt++;
	//if(diff_theta <= 0.010) continuous_cnt++;
	if(diff_theta <= 0.020) continuous_cnt++;
 8004926:	6838      	ldr	r0, [r7, #0]
 8004928:	f7fb fe0e 	bl	8000548 <__aeabi_f2d>
 800492c:	a31e      	add	r3, pc, #120	; (adr r3, 80049a8 <isContinuousCurvature+0xc0>)
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	f7fc f8dd 	bl	8000af0 <__aeabi_dcmple>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d00a      	beq.n	8004952 <isContinuousCurvature+0x6a>
 800493c:	4b1e      	ldr	r3, [pc, #120]	; (80049b8 <isContinuousCurvature+0xd0>)
 800493e:	edd3 7a00 	vldr	s15, [r3]
 8004942:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004946:	ee77 7a87 	vadd.f32	s15, s15, s14
 800494a:	4b1b      	ldr	r3, [pc, #108]	; (80049b8 <isContinuousCurvature+0xd0>)
 800494c:	edc3 7a00 	vstr	s15, [r3]
 8004950:	e003      	b.n	800495a <isContinuousCurvature+0x72>
	else continuous_cnt = 0;
 8004952:	4b19      	ldr	r3, [pc, #100]	; (80049b8 <isContinuousCurvature+0xd0>)
 8004954:	f04f 0200 	mov.w	r2, #0
 8004958:	601a      	str	r2, [r3, #0]

	if(continuous_cnt >= 40) continuous_flag = true;
 800495a:	4b17      	ldr	r3, [pc, #92]	; (80049b8 <isContinuousCurvature+0xd0>)
 800495c:	edd3 7a00 	vldr	s15, [r3]
 8004960:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80049bc <isContinuousCurvature+0xd4>
 8004964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800496c:	db01      	blt.n	8004972 <isContinuousCurvature+0x8a>
 800496e:	2301      	movs	r3, #1
 8004970:	71fb      	strb	r3, [r7, #7]

	if(continuous_cnt >= 1000) continuous_cnt = 1000;
 8004972:	4b11      	ldr	r3, [pc, #68]	; (80049b8 <isContinuousCurvature+0xd0>)
 8004974:	edd3 7a00 	vldr	s15, [r3]
 8004978:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80049c0 <isContinuousCurvature+0xd8>
 800497c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004984:	db02      	blt.n	800498c <isContinuousCurvature+0xa4>
 8004986:	4b0c      	ldr	r3, [pc, #48]	; (80049b8 <isContinuousCurvature+0xd0>)
 8004988:	4a0e      	ldr	r2, [pc, #56]	; (80049c4 <isContinuousCurvature+0xdc>)
 800498a:	601a      	str	r2, [r3, #0]

	pre_theta = getTheta10mm();
 800498c:	f7fc ff10 	bl	80017b0 <getTheta10mm>
 8004990:	eef0 7a40 	vmov.f32	s15, s0
 8004994:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <isContinuousCurvature+0xc8>)
 8004996:	edc3 7a00 	vstr	s15, [r3]

	return continuous_flag;
 800499a:	79fb      	ldrb	r3, [r7, #7]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3708      	adds	r7, #8
 80049a0:	46bd      	mov	sp, r7
 80049a2:	ecbd 8b02 	vpop	{d8}
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	47ae147b 	.word	0x47ae147b
 80049ac:	3f947ae1 	.word	0x3f947ae1
 80049b0:	2001df1c 	.word	0x2001df1c
 80049b4:	2001defc 	.word	0x2001defc
 80049b8:	2001df20 	.word	0x2001df20
 80049bc:	42200000 	.word	0x42200000
 80049c0:	447a0000 	.word	0x447a0000
 80049c4:	447a0000 	.word	0x447a0000

080049c8 <isTargetDistance>:

bool isTargetDistance(float target){
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	ed87 0a01 	vstr	s0, [r7, #4]
	bool ret = false;
 80049d2:	2300      	movs	r3, #0
 80049d4:	73fb      	strb	r3, [r7, #15]
	if(getDistance10mm() >= target){
 80049d6:	f7fc fd17 	bl	8001408 <getDistance10mm>
 80049da:	eeb0 7a40 	vmov.f32	s14, s0
 80049de:	edd7 7a01 	vldr	s15, [r7, #4]
 80049e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ea:	d801      	bhi.n	80049f0 <isTargetDistance+0x28>
		ret = true;
 80049ec:	2301      	movs	r3, #1
 80049ee:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <running>:

void running(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
	uint16_t pattern = 0;
 8004a02:	2300      	movs	r3, #0
 8004a04:	80fb      	strh	r3, [r7, #6]

	runningInit();
 8004a06:	f000 f9bb 	bl	8004d80 <runningInit>
	startLineTrace();
 8004a0a:	f7fd fa67 	bl	8001edc <startLineTrace>
	startVelocityControl();
 8004a0e:	f7fe fd9f 	bl	8003550 <startVelocityControl>
	setTargetVelocity(min_velocity);
 8004a12:	4b6e      	ldr	r3, [pc, #440]	; (8004bcc <running+0x1d0>)
 8004a14:	edd3 7a00 	vldr	s15, [r3]
 8004a18:	eeb0 0a67 	vmov.f32	s0, s15
 8004a1c:	f7fe fd08 	bl	8003430 <setTargetVelocity>

	while(goal_flag == false){
 8004a20:	e0c8      	b.n	8004bb4 <running+0x1b8>
		switch(pattern){
 8004a22:	88fb      	ldrh	r3, [r7, #6]
 8004a24:	2b14      	cmp	r3, #20
 8004a26:	f200 80ba 	bhi.w	8004b9e <running+0x1a2>
 8004a2a:	a201      	add	r2, pc, #4	; (adr r2, 8004a30 <running+0x34>)
 8004a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a30:	08004a85 	.word	0x08004a85
 8004a34:	08004b9f 	.word	0x08004b9f
 8004a38:	08004b9f 	.word	0x08004b9f
 8004a3c:	08004b9f 	.word	0x08004b9f
 8004a40:	08004b9f 	.word	0x08004b9f
 8004a44:	08004ab9 	.word	0x08004ab9
 8004a48:	08004b9f 	.word	0x08004b9f
 8004a4c:	08004b9f 	.word	0x08004b9f
 8004a50:	08004b9f 	.word	0x08004b9f
 8004a54:	08004b9f 	.word	0x08004b9f
 8004a58:	08004acd 	.word	0x08004acd
 8004a5c:	08004b9f 	.word	0x08004b9f
 8004a60:	08004b9f 	.word	0x08004b9f
 8004a64:	08004b9f 	.word	0x08004b9f
 8004a68:	08004b9f 	.word	0x08004b9f
 8004a6c:	08004b9f 	.word	0x08004b9f
 8004a70:	08004b9f 	.word	0x08004b9f
 8004a74:	08004b9f 	.word	0x08004b9f
 8004a78:	08004b9f 	.word	0x08004b9f
 8004a7c:	08004b9f 	.word	0x08004b9f
 8004a80:	08004b65 	.word	0x08004b65

				  case 0:
					  if(getSideSensorStatusR() == true){
 8004a84:	f000 fee0 	bl	8005848 <getSideSensorStatusR>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f000 8084 	beq.w	8004b98 <running+0x19c>
						  start_goal_line_cnt++;
 8004a90:	4b4f      	ldr	r3, [pc, #316]	; (8004bd0 <running+0x1d4>)
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	3301      	adds	r3, #1
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	4b4d      	ldr	r3, [pc, #308]	; (8004bd0 <running+0x1d4>)
 8004a9a:	701a      	strb	r2, [r3, #0]

						  if(mode == 1) startLogging();
 8004a9c:	4b4d      	ldr	r3, [pc, #308]	; (8004bd4 <running+0x1d8>)
 8004a9e:	881b      	ldrh	r3, [r3, #0]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d102      	bne.n	8004aaa <running+0xae>
 8004aa4:	f000 f9e2 	bl	8004e6c <startLogging>
 8004aa8:	e001      	b.n	8004aae <running+0xb2>
						  else startVelocityUpdate();
 8004aaa:	f000 f9fb 	bl	8004ea4 <startVelocityUpdate>

						  clearGoalJudgeDistance();
 8004aae:	f7fc fc73 	bl	8001398 <clearGoalJudgeDistance>
						  pattern = 5;
 8004ab2:	2305      	movs	r3, #5
 8004ab4:	80fb      	strh	r3, [r7, #6]
					  }
					  break;
 8004ab6:	e06f      	b.n	8004b98 <running+0x19c>

				  case 5:
					  if(getSideSensorStatusR() == false) pattern = 10;
 8004ab8:	f000 fec6 	bl	8005848 <getSideSensorStatusR>
 8004abc:	4603      	mov	r3, r0
 8004abe:	f083 0301 	eor.w	r3, r3, #1
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <running+0xd0>
 8004ac8:	230a      	movs	r3, #10
 8004aca:	80fb      	strh	r3, [r7, #6]

				  case 10:
					  if(getSideSensorStatusL() == true){ //Leght side line detect
 8004acc:	f000 feb0 	bl	8005830 <getSideSensorStatusL>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d004      	beq.n	8004ae0 <running+0xe4>
						  goal_judge_flag = false;
 8004ad6:	4b40      	ldr	r3, [pc, #256]	; (8004bd8 <running+0x1dc>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8004adc:	f7fc fc5c 	bl	8001398 <clearGoalJudgeDistance>
					  }

					  if(goal_judge_flag == false && getSideSensorStatusR() == true &&  getGoalJudgeDistance() >= 70){
 8004ae0:	4b3d      	ldr	r3, [pc, #244]	; (8004bd8 <running+0x1dc>)
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	f083 0301 	eor.w	r3, r3, #1
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d015      	beq.n	8004b1a <running+0x11e>
 8004aee:	f000 feab 	bl	8005848 <getSideSensorStatusR>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d010      	beq.n	8004b1a <running+0x11e>
 8004af8:	f7fc fc06 	bl	8001308 <getGoalJudgeDistance>
 8004afc:	eeb0 7a40 	vmov.f32	s14, s0
 8004b00:	eddf 7a36 	vldr	s15, [pc, #216]	; 8004bdc <running+0x1e0>
 8004b04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b0c:	db05      	blt.n	8004b1a <running+0x11e>
						  goal_judge_flag = true;
 8004b0e:	4b32      	ldr	r3, [pc, #200]	; (8004bd8 <running+0x1dc>)
 8004b10:	2201      	movs	r2, #1
 8004b12:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8004b14:	f7fc fc40 	bl	8001398 <clearGoalJudgeDistance>
 8004b18:	e019      	b.n	8004b4e <running+0x152>
					  }

					  else if(goal_judge_flag == true && getGoalJudgeDistance() >= 70){
 8004b1a:	4b2f      	ldr	r3, [pc, #188]	; (8004bd8 <running+0x1dc>)
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d015      	beq.n	8004b4e <running+0x152>
 8004b22:	f7fc fbf1 	bl	8001308 <getGoalJudgeDistance>
 8004b26:	eeb0 7a40 	vmov.f32	s14, s0
 8004b2a:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8004bdc <running+0x1e0>
 8004b2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b36:	db0a      	blt.n	8004b4e <running+0x152>
						  start_goal_line_cnt++;
 8004b38:	4b25      	ldr	r3, [pc, #148]	; (8004bd0 <running+0x1d4>)
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	b2da      	uxtb	r2, r3
 8004b40:	4b23      	ldr	r3, [pc, #140]	; (8004bd0 <running+0x1d4>)
 8004b42:	701a      	strb	r2, [r3, #0]
						  goal_judge_flag = false;
 8004b44:	4b24      	ldr	r3, [pc, #144]	; (8004bd8 <running+0x1dc>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8004b4a:	f7fc fc25 	bl	8001398 <clearGoalJudgeDistance>
					  }

					  if(start_goal_line_cnt >= 2){
 8004b4e:	4b20      	ldr	r3, [pc, #128]	; (8004bd0 <running+0x1d4>)
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d922      	bls.n	8004b9c <running+0x1a0>
						  stopLogging();
 8004b56:	f000 f999 	bl	8004e8c <stopLogging>
						  stopVelocityUpdate();
 8004b5a:	f000 f9c5 	bl	8004ee8 <stopVelocityUpdate>
						  pattern = 20;
 8004b5e:	2314      	movs	r3, #20
 8004b60:	80fb      	strh	r3, [r7, #6]
					  }

					  break;
 8004b62:	e01b      	b.n	8004b9c <running+0x1a0>

				  case 20:

					  setTargetVelocity(1.0);
 8004b64:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004b68:	f7fe fc62 	bl	8003430 <setTargetVelocity>
					  HAL_Delay(100);
 8004b6c:	2064      	movs	r0, #100	; 0x64
 8004b6e:	f001 fbbd 	bl	80062ec <HAL_Delay>
					  setTargetVelocity(-0.01);
 8004b72:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8004be0 <running+0x1e4>
 8004b76:	f7fe fc5b 	bl	8003430 <setTargetVelocity>
					  HAL_Delay(20);
 8004b7a:	2014      	movs	r0, #20
 8004b7c:	f001 fbb6 	bl	80062ec <HAL_Delay>
					  setTargetVelocity(0);
 8004b80:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8004be4 <running+0x1e8>
 8004b84:	f7fe fc54 	bl	8003430 <setTargetVelocity>
					  HAL_Delay(500);
 8004b88:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004b8c:	f001 fbae 	bl	80062ec <HAL_Delay>

					  goal_flag = true;
 8004b90:	4b15      	ldr	r3, [pc, #84]	; (8004be8 <running+0x1ec>)
 8004b92:	2201      	movs	r2, #1
 8004b94:	701a      	strb	r2, [r3, #0]

					  break;
 8004b96:	e002      	b.n	8004b9e <running+0x1a2>
					  break;
 8004b98:	bf00      	nop
 8004b9a:	e000      	b.n	8004b9e <running+0x1a2>
					  break;
 8004b9c:	bf00      	nop
		}

		if(getCouseOutFlag() == true)
 8004b9e:	f7fd fa23 	bl	8001fe8 <getCouseOutFlag>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d005      	beq.n	8004bb4 <running+0x1b8>
		{
			stopLogging();
 8004ba8:	f000 f970 	bl	8004e8c <stopLogging>
			stopVelocityUpdate();
 8004bac:	f000 f99c 	bl	8004ee8 <stopVelocityUpdate>
		    pattern = 20;
 8004bb0:	2314      	movs	r3, #20
 8004bb2:	80fb      	strh	r3, [r7, #6]
	while(goal_flag == false){
 8004bb4:	4b0c      	ldr	r3, [pc, #48]	; (8004be8 <running+0x1ec>)
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	f083 0301 	eor.w	r3, r3, #1
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f47f af2f 	bne.w	8004a22 <running+0x26>
	    }
	}
	//HAL_Delay(2000);
	//goal_flag = false;
}
 8004bc4:	bf00      	nop
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	2001df04 	.word	0x2001df04
 8004bd0:	2001deec 	.word	0x2001deec
 8004bd4:	2001e43c 	.word	0x2001e43c
 8004bd8:	2001defb 	.word	0x2001defb
 8004bdc:	428c0000 	.word	0x428c0000
 8004be0:	bc23d70a 	.word	0xbc23d70a
 8004be4:	00000000 	.word	0x00000000
 8004be8:	2001defa 	.word	0x2001defa

08004bec <runningFlip>:

void runningFlip()
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
	if(run_flag == true){
 8004bf0:	4b59      	ldr	r3, [pc, #356]	; (8004d58 <runningFlip+0x16c>)
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 80ad 	beq.w	8004d54 <runningFlip+0x168>
		setLED('G');
 8004bfa:	2047      	movs	r0, #71	; 0x47
 8004bfc:	f7fc fdf4 	bl	80017e8 <setLED>
		updateTargetVelocity();
 8004c00:	f000 fcb8 	bl	8005574 <updateTargetVelocity>

		if(isTargetDistance(10) == true){
 8004c04:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8004c08:	f7ff fede 	bl	80049c8 <isTargetDistance>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00d      	beq.n	8004c2e <runningFlip+0x42>
			saveLog();
 8004c12:	f000 f8f9 	bl	8004e08 <saveLog>

			if(isContinuousCurvature() == true){
 8004c16:	f7ff fe67 	bl	80048e8 <isContinuousCurvature>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <runningFlip+0x3a>
				//continuous_curve_check_cnt = 0;
				continuous_curve_flag = true;
 8004c20:	4b4e      	ldr	r3, [pc, #312]	; (8004d5c <runningFlip+0x170>)
 8004c22:	2201      	movs	r2, #1
 8004c24:	701a      	strb	r2, [r3, #0]
			}

			clearDistance10mm();
 8004c26:	f7fc fbfd 	bl	8001424 <clearDistance10mm>
			clearTheta10mm();
 8004c2a:	f7fc fdcf 	bl	80017cc <clearTheta10mm>
		}

		//--- Cross Line Process ---//
		if(isCrossLine() == true && cross_line_ignore_flag == false){ //Cross line detect
 8004c2e:	f7ff fe0f 	bl	8004850 <isCrossLine>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d023      	beq.n	8004c80 <runningFlip+0x94>
 8004c38:	4b49      	ldr	r3, [pc, #292]	; (8004d60 <runningFlip+0x174>)
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	f083 0301 	eor.w	r3, r3, #1
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d01c      	beq.n	8004c80 <runningFlip+0x94>
			cross_line_ignore_flag = true;
 8004c46:	4b46      	ldr	r3, [pc, #280]	; (8004d60 <runningFlip+0x174>)
 8004c48:	2201      	movs	r2, #1
 8004c4a:	701a      	strb	r2, [r3, #0]
			continuous_curve_flag = true;
 8004c4c:	4b43      	ldr	r3, [pc, #268]	; (8004d5c <runningFlip+0x170>)
 8004c4e:	2201      	movs	r2, #1
 8004c50:	701a      	strb	r2, [r3, #0]

			clearCrossLineIgnoreDistance();
 8004c52:	f7fc fbbd 	bl	80013d0 <clearCrossLineIgnoreDistance>
			clearSideLineIgnoreDistance();
 8004c56:	f7fc fbc9 	bl	80013ec <clearSideLineIgnoreDistance>

			if(mode == 1){
 8004c5a:	4b42      	ldr	r3, [pc, #264]	; (8004d64 <runningFlip+0x178>)
 8004c5c:	881b      	ldrh	r3, [r3, #0]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d10b      	bne.n	8004c7a <runningFlip+0x8e>
				correction_check_cnt_cross = 0;
 8004c62:	4b41      	ldr	r3, [pc, #260]	; (8004d68 <runningFlip+0x17c>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	801a      	strh	r2, [r3, #0]
				saveCross(getTotalDistance());
 8004c68:	f7fc fb40 	bl	80012ec <getTotalDistance>
 8004c6c:	eef0 7a40 	vmov.f32	s15, s0
 8004c70:	eeb0 0a67 	vmov.f32	s0, s15
 8004c74:	f7fe f836 	bl	8002ce4 <saveCross>
			if(mode == 1){
 8004c78:	e014      	b.n	8004ca4 <runningFlip+0xb8>
			}
			else{
				correctionTotalDistanceFromCrossLine();
 8004c7a:	f000 fce1 	bl	8005640 <correctionTotalDistanceFromCrossLine>
			if(mode == 1){
 8004c7e:	e011      	b.n	8004ca4 <runningFlip+0xb8>
				//saveDebug(getTotalDistance());
			}
		}
		else if(cross_line_ignore_flag == true && getCrossLineIgnoreDistance() >= 50){ //50
 8004c80:	4b37      	ldr	r3, [pc, #220]	; (8004d60 <runningFlip+0x174>)
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00d      	beq.n	8004ca4 <runningFlip+0xb8>
 8004c88:	f7fc fb6a 	bl	8001360 <getCrossLineIgnoreDistance>
 8004c8c:	eeb0 7a40 	vmov.f32	s14, s0
 8004c90:	eddf 7a36 	vldr	s15, [pc, #216]	; 8004d6c <runningFlip+0x180>
 8004c94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c9c:	db02      	blt.n	8004ca4 <runningFlip+0xb8>
			cross_line_ignore_flag = false;
 8004c9e:	4b30      	ldr	r3, [pc, #192]	; (8004d60 <runningFlip+0x174>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	701a      	strb	r2, [r3, #0]
		}

		//--- Side marker Process---//
		if(getSideSensorStatusR() == true){ //Right side line detect
 8004ca4:	f000 fdd0 	bl	8005848 <getSideSensorStatusR>
 8004ca8:	4603      	mov	r3, r0
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d004      	beq.n	8004cb8 <runningFlip+0xcc>
			side_line_judge_flag = false;
 8004cae:	4b30      	ldr	r3, [pc, #192]	; (8004d70 <runningFlip+0x184>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 8004cb4:	f7fc fb7e 	bl	80013b4 <clearSideLineJudgeDistance>
		}
		if(side_line_judge_flag== false && getSideSensorStatusL() == true && getSideLineJudgeDistance() >= 60){
 8004cb8:	4b2d      	ldr	r3, [pc, #180]	; (8004d70 <runningFlip+0x184>)
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	f083 0301 	eor.w	r3, r3, #1
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d015      	beq.n	8004cf2 <runningFlip+0x106>
 8004cc6:	f000 fdb3 	bl	8005830 <getSideSensorStatusL>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d010      	beq.n	8004cf2 <runningFlip+0x106>
 8004cd0:	f7fc fb28 	bl	8001324 <getSideLineJudgeDistance>
 8004cd4:	eeb0 7a40 	vmov.f32	s14, s0
 8004cd8:	eddf 7a26 	vldr	s15, [pc, #152]	; 8004d74 <runningFlip+0x188>
 8004cdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce4:	db05      	blt.n	8004cf2 <runningFlip+0x106>
			side_line_judge_flag= true;
 8004ce6:	4b22      	ldr	r3, [pc, #136]	; (8004d70 <runningFlip+0x184>)
 8004ce8:	2201      	movs	r2, #1
 8004cea:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 8004cec:	f7fc fb62 	bl	80013b4 <clearSideLineJudgeDistance>
					//saveDebug(getTotalDistance());
				}
			}
		}
	}
}
 8004cf0:	e030      	b.n	8004d54 <runningFlip+0x168>
		else if(side_line_judge_flag == true && getSideLineJudgeDistance() >= 60){ //Detect side line
 8004cf2:	4b1f      	ldr	r3, [pc, #124]	; (8004d70 <runningFlip+0x184>)
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d02c      	beq.n	8004d54 <runningFlip+0x168>
 8004cfa:	f7fc fb13 	bl	8001324 <getSideLineJudgeDistance>
 8004cfe:	eeb0 7a40 	vmov.f32	s14, s0
 8004d02:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8004d74 <runningFlip+0x188>
 8004d06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d0e:	da00      	bge.n	8004d12 <runningFlip+0x126>
}
 8004d10:	e020      	b.n	8004d54 <runningFlip+0x168>
			clearSideLineJudgeDistance();
 8004d12:	f7fc fb4f 	bl	80013b4 <clearSideLineJudgeDistance>
			side_line_judge_flag= false;
 8004d16:	4b16      	ldr	r3, [pc, #88]	; (8004d70 <runningFlip+0x184>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	701a      	strb	r2, [r3, #0]
			if(continuous_curve_flag == true){
 8004d1c:	4b0f      	ldr	r3, [pc, #60]	; (8004d5c <runningFlip+0x170>)
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d017      	beq.n	8004d54 <runningFlip+0x168>
				continuous_curve_flag = false;
 8004d24:	4b0d      	ldr	r3, [pc, #52]	; (8004d5c <runningFlip+0x170>)
 8004d26:	2200      	movs	r2, #0
 8004d28:	701a      	strb	r2, [r3, #0]
				continuous_cnt_reset_flag = true;
 8004d2a:	4b13      	ldr	r3, [pc, #76]	; (8004d78 <runningFlip+0x18c>)
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	701a      	strb	r2, [r3, #0]
				if(mode == 1){
 8004d30:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <runningFlip+0x178>)
 8004d32:	881b      	ldrh	r3, [r3, #0]
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d10b      	bne.n	8004d50 <runningFlip+0x164>
					correction_check_cnt_side = 0;
 8004d38:	4b10      	ldr	r3, [pc, #64]	; (8004d7c <runningFlip+0x190>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	801a      	strh	r2, [r3, #0]
					saveSide(getTotalDistance());
 8004d3e:	f7fc fad5 	bl	80012ec <getTotalDistance>
 8004d42:	eef0 7a40 	vmov.f32	s15, s0
 8004d46:	eeb0 0a67 	vmov.f32	s0, s15
 8004d4a:	f7fd ffe3 	bl	8002d14 <saveSide>
}
 8004d4e:	e001      	b.n	8004d54 <runningFlip+0x168>
					correctionTotalDistanceFromSideLine();
 8004d50:	f000 fccc 	bl	80056ec <correctionTotalDistanceFromSideLine>
}
 8004d54:	bf00      	nop
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	2001defe 	.word	0x2001defe
 8004d5c:	2001defd 	.word	0x2001defd
 8004d60:	2001def6 	.word	0x2001def6
 8004d64:	2001e43c 	.word	0x2001e43c
 8004d68:	2001def2 	.word	0x2001def2
 8004d6c:	42480000 	.word	0x42480000
 8004d70:	2001def7 	.word	0x2001def7
 8004d74:	42700000 	.word	0x42700000
 8004d78:	2001defc 	.word	0x2001defc
 8004d7c:	2001def4 	.word	0x2001def4

08004d80 <runningInit>:

void runningInit()
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
	if(mode == 1){
 8004d84:	4b18      	ldr	r3, [pc, #96]	; (8004de8 <runningInit+0x68>)
 8004d86:	881b      	ldrh	r3, [r3, #0]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d105      	bne.n	8004d98 <runningInit+0x18>
		setLED('W');
 8004d8c:	2057      	movs	r0, #87	; 0x57
 8004d8e:	f7fc fd2b 	bl	80017e8 <setLED>
		ereaseLog();
 8004d92:	f7fd ffef 	bl	8002d74 <ereaseLog>
 8004d96:	e00b      	b.n	8004db0 <runningInit+0x30>
	}
	else
	{
		loadDistance();
 8004d98:	f7fe f868 	bl	8002e6c <loadDistance>
		loadTheta();
 8004d9c:	f7fe f8a4 	bl	8002ee8 <loadTheta>
		loadCross();
 8004da0:	f7fe f8e0 	bl	8002f64 <loadCross>
		loadSide();
 8004da4:	f7fe f91c 	bl	8002fe0 <loadSide>
		createVelocityTable();
 8004da8:	f000 f8aa 	bl	8004f00 <createVelocityTable>

		ereaseDebugLog();
 8004dac:	f7fe f81e 	bl	8002dec <ereaseDebugLog>
	}

	clearCrossLineIgnoreDistance();
 8004db0:	f7fc fb0e 	bl	80013d0 <clearCrossLineIgnoreDistance>
	clearSideLineIgnoreDistance();
 8004db4:	f7fc fb1a 	bl	80013ec <clearSideLineIgnoreDistance>

	start_goal_line_cnt = 0;
 8004db8:	4b0c      	ldr	r3, [pc, #48]	; (8004dec <runningInit+0x6c>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	701a      	strb	r2, [r3, #0]
	cross_line_ignore_flag = false;
 8004dbe:	4b0c      	ldr	r3, [pc, #48]	; (8004df0 <runningInit+0x70>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	701a      	strb	r2, [r3, #0]
	side_line_judge_flag = false;
 8004dc4:	4b0b      	ldr	r3, [pc, #44]	; (8004df4 <runningInit+0x74>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	701a      	strb	r2, [r3, #0]
	goal_judge_flag = false;
 8004dca:	4b0b      	ldr	r3, [pc, #44]	; (8004df8 <runningInit+0x78>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	701a      	strb	r2, [r3, #0]
	continuous_cnt_reset_flag = true;
 8004dd0:	4b0a      	ldr	r3, [pc, #40]	; (8004dfc <runningInit+0x7c>)
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	701a      	strb	r2, [r3, #0]
	continuous_curve_flag = false;
 8004dd6:	4b0a      	ldr	r3, [pc, #40]	; (8004e00 <runningInit+0x80>)
 8004dd8:	2200      	movs	r2, #0
 8004dda:	701a      	strb	r2, [r3, #0]
	run_flag = true;
 8004ddc:	4b09      	ldr	r3, [pc, #36]	; (8004e04 <runningInit+0x84>)
 8004dde:	2201      	movs	r2, #1
 8004de0:	701a      	strb	r2, [r3, #0]
}
 8004de2:	bf00      	nop
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	2001e43c 	.word	0x2001e43c
 8004dec:	2001deec 	.word	0x2001deec
 8004df0:	2001def6 	.word	0x2001def6
 8004df4:	2001def7 	.word	0x2001def7
 8004df8:	2001defb 	.word	0x2001defb
 8004dfc:	2001defc 	.word	0x2001defc
 8004e00:	2001defd 	.word	0x2001defd
 8004e04:	2001defe 	.word	0x2001defe

08004e08 <saveLog>:

void saveLog(){
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	af00      	add	r7, sp, #0
	if(logging_flag == true){
 8004e0c:	4b15      	ldr	r3, [pc, #84]	; (8004e64 <saveLog+0x5c>)
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d010      	beq.n	8004e36 <saveLog+0x2e>
		saveDistance(getDistance10mm());
 8004e14:	f7fc faf8 	bl	8001408 <getDistance10mm>
 8004e18:	eef0 7a40 	vmov.f32	s15, s0
 8004e1c:	eeb0 0a67 	vmov.f32	s0, s15
 8004e20:	f7fd ff30 	bl	8002c84 <saveDistance>
		saveTheta(getTheta10mm());
 8004e24:	f7fc fcc4 	bl	80017b0 <getTheta10mm>
 8004e28:	eef0 7a40 	vmov.f32	s15, s0
 8004e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8004e30:	f7fd ff40 	bl	8002cb4 <saveTheta>
	}
	else if(velocity_update_flag == true){
		saveDebug(getTargetVelocity());
		saveDebug(getCurrentVelocity());
	}
}
 8004e34:	e013      	b.n	8004e5e <saveLog+0x56>
	else if(velocity_update_flag == true){
 8004e36:	4b0c      	ldr	r3, [pc, #48]	; (8004e68 <saveLog+0x60>)
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d00f      	beq.n	8004e5e <saveLog+0x56>
		saveDebug(getTargetVelocity());
 8004e3e:	f7fe fb79 	bl	8003534 <getTargetVelocity>
 8004e42:	eef0 7a40 	vmov.f32	s15, s0
 8004e46:	eeb0 0a67 	vmov.f32	s0, s15
 8004e4a:	f7fd ff7b 	bl	8002d44 <saveDebug>
		saveDebug(getCurrentVelocity());
 8004e4e:	f7fe fb33 	bl	80034b8 <getCurrentVelocity>
 8004e52:	eef0 7a40 	vmov.f32	s15, s0
 8004e56:	eeb0 0a67 	vmov.f32	s0, s15
 8004e5a:	f7fd ff73 	bl	8002d44 <saveDebug>
}
 8004e5e:	bf00      	nop
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	2001deff 	.word	0x2001deff
 8004e68:	2001df00 	.word	0x2001df00

08004e6c <startLogging>:

void startLogging(){
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8004e70:	f7fc fad8 	bl	8001424 <clearDistance10mm>
	clearTheta10mm();
 8004e74:	f7fc fcaa 	bl	80017cc <clearTheta10mm>
	clearTotalDistance();
 8004e78:	f7fc fa80 	bl	800137c <clearTotalDistance>
	logging_flag = true;
 8004e7c:	4b02      	ldr	r3, [pc, #8]	; (8004e88 <startLogging+0x1c>)
 8004e7e:	2201      	movs	r2, #1
 8004e80:	701a      	strb	r2, [r3, #0]
}
 8004e82:	bf00      	nop
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	2001deff 	.word	0x2001deff

08004e8c <stopLogging>:

void stopLogging()
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
	logging_flag = false;
 8004e90:	4b03      	ldr	r3, [pc, #12]	; (8004ea0 <stopLogging+0x14>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	701a      	strb	r2, [r3, #0]
}
 8004e96:	bf00      	nop
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr
 8004ea0:	2001deff 	.word	0x2001deff

08004ea4 <startVelocityUpdate>:

void startVelocityUpdate(){
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8004ea8:	f7fc fabc 	bl	8001424 <clearDistance10mm>
	clearTotalDistance();
 8004eac:	f7fc fa66 	bl	800137c <clearTotalDistance>
	velocity_table_idx = 0;
 8004eb0:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <startVelocityUpdate+0x30>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	801a      	strh	r2, [r3, #0]
	ref_distance = 0;
 8004eb6:	4b08      	ldr	r3, [pc, #32]	; (8004ed8 <startVelocityUpdate+0x34>)
 8004eb8:	f04f 0200 	mov.w	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]
	velocity_update_flag = true;
 8004ebe:	4b07      	ldr	r3, [pc, #28]	; (8004edc <startVelocityUpdate+0x38>)
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	701a      	strb	r2, [r3, #0]

	cross_line_idx = 0;
 8004ec4:	4b06      	ldr	r3, [pc, #24]	; (8004ee0 <startVelocityUpdate+0x3c>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	801a      	strh	r2, [r3, #0]
	side_line_idx = 0;
 8004eca:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <startVelocityUpdate+0x40>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	801a      	strh	r2, [r3, #0]
}
 8004ed0:	bf00      	nop
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	2001e43e 	.word	0x2001e43e
 8004ed8:	2001e438 	.word	0x2001e438
 8004edc:	2001df00 	.word	0x2001df00
 8004ee0:	2001deee 	.word	0x2001deee
 8004ee4:	2001def0 	.word	0x2001def0

08004ee8 <stopVelocityUpdate>:

void stopVelocityUpdate()
{
 8004ee8:	b480      	push	{r7}
 8004eea:	af00      	add	r7, sp, #0
	velocity_update_flag = false;
 8004eec:	4b03      	ldr	r3, [pc, #12]	; (8004efc <stopVelocityUpdate+0x14>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	701a      	strb	r2, [r3, #0]
}
 8004ef2:	bf00      	nop
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr
 8004efc:	2001df00 	.word	0x2001df00

08004f00 <createVelocityTable>:

void createVelocityTable(){
 8004f00:	b590      	push	{r4, r7, lr}
 8004f02:	b08d      	sub	sp, #52	; 0x34
 8004f04:	af00      	add	r7, sp, #0
	const float *p_distance, *p_theta;
	p_distance = getDistanceArrayPointer();
 8004f06:	f7fe f8e7 	bl	80030d8 <getDistanceArrayPointer>
 8004f0a:	6178      	str	r0, [r7, #20]
	p_theta = getThetaArrayPointer();
 8004f0c:	f7fe f8ee 	bl	80030ec <getThetaArrayPointer>
 8004f10:	6138      	str	r0, [r7, #16]
	float temp_distance, temp_theta;

	uint16_t log_size = getDistanceLogSize();
 8004f12:	f7fd ff7b 	bl	8002e0c <getDistanceLogSize>
 8004f16:	4603      	mov	r3, r0
 8004f18:	81fb      	strh	r3, [r7, #14]

	uint16_t crossline_idx = 0;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	857b      	strh	r3, [r7, #42]	; 0x2a
	float total_distance = 0;
 8004f1e:	f04f 0300 	mov.w	r3, #0
 8004f22:	627b      	str	r3, [r7, #36]	; 0x24
	for(uint16_t i = 0; i < log_size; i++){
 8004f24:	2300      	movs	r3, #0
 8004f26:	847b      	strh	r3, [r7, #34]	; 0x22
 8004f28:	e079      	b.n	800501e <createVelocityTable+0x11e>
		temp_distance = p_distance[i];
 8004f2a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	697a      	ldr	r2, [r7, #20]
 8004f30:	4413      	add	r3, r2
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 8004f36:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004f38:	009b      	lsls	r3, r3, #2
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	62fb      	str	r3, [r7, #44]	; 0x2c

		if(temp_theta == 0) temp_theta = 0.00001;
 8004f42:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004f46:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f4e:	d101      	bne.n	8004f54 <createVelocityTable+0x54>
 8004f50:	4b4d      	ldr	r3, [pc, #308]	; (8005088 <createVelocityTable+0x188>)
 8004f52:	62fb      	str	r3, [r7, #44]	; 0x2c
		float radius = fabs(temp_distance / temp_theta);
 8004f54:	edd7 6a02 	vldr	s13, [r7, #8]
 8004f58:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004f5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f60:	eef0 7ae7 	vabs.f32	s15, s15
 8004f64:	edc7 7a07 	vstr	s15, [r7, #28]
		if(radius >= straight_radius) radius = straight_radius;
 8004f68:	4b48      	ldr	r3, [pc, #288]	; (800508c <createVelocityTable+0x18c>)
 8004f6a:	edd3 7a00 	vldr	s15, [r3]
 8004f6e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004f72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004f76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7a:	db02      	blt.n	8004f82 <createVelocityTable+0x82>
 8004f7c:	4b43      	ldr	r3, [pc, #268]	; (800508c <createVelocityTable+0x18c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	61fb      	str	r3, [r7, #28]
		velocity_table[i] = radius2Velocity(radius);
 8004f82:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 8004f84:	ed97 0a07 	vldr	s0, [r7, #28]
 8004f88:	f000 f892 	bl	80050b0 <radius2Velocity>
 8004f8c:	eef0 7a40 	vmov.f32	s15, s0
 8004f90:	4a3f      	ldr	r2, [pc, #252]	; (8005090 <createVelocityTable+0x190>)
 8004f92:	00a3      	lsls	r3, r4, #2
 8004f94:	4413      	add	r3, r2
 8004f96:	edc3 7a00 	vstr	s15, [r3]

		//Forced maximum speed on the crossline
		total_distance += temp_distance;
 8004f9a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004f9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004fa6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

		float crossline_distance = getCrossLog(crossline_idx);
 8004faa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004fac:	4618      	mov	r0, r3
 8004fae:	f7fe f8d3 	bl	8003158 <getCrossLog>
 8004fb2:	ed87 0a01 	vstr	s0, [r7, #4]
		if(crossline_distance + 60 >= total_distance && total_distance >= crossline_distance - 60){
 8004fb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fba:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8005094 <createVelocityTable+0x194>
 8004fbe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fc2:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004fc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fce:	d813      	bhi.n	8004ff8 <createVelocityTable+0xf8>
 8004fd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8004fd4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005094 <createVelocityTable+0x194>
 8004fd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004fdc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004fe0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fe8:	db06      	blt.n	8004ff8 <createVelocityTable+0xf8>
			 velocity_table[i] = max_velocity;
 8004fea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004fec:	4a2a      	ldr	r2, [pc, #168]	; (8005098 <createVelocityTable+0x198>)
 8004fee:	6812      	ldr	r2, [r2, #0]
 8004ff0:	4927      	ldr	r1, [pc, #156]	; (8005090 <createVelocityTable+0x190>)
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	440b      	add	r3, r1
 8004ff6:	601a      	str	r2, [r3, #0]
		}

		if(total_distance >= crossline_distance + 60){
 8004ff8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ffc:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8005094 <createVelocityTable+0x194>
 8005000:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005004:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005008:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800500c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005010:	db02      	blt.n	8005018 <createVelocityTable+0x118>
			crossline_idx++;
 8005012:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005014:	3301      	adds	r3, #1
 8005016:	857b      	strh	r3, [r7, #42]	; 0x2a
	for(uint16_t i = 0; i < log_size; i++){
 8005018:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800501a:	3301      	adds	r3, #1
 800501c:	847b      	strh	r3, [r7, #34]	; 0x22
 800501e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8005020:	89fb      	ldrh	r3, [r7, #14]
 8005022:	429a      	cmp	r2, r3
 8005024:	d381      	bcc.n	8004f2a <createVelocityTable+0x2a>
		}

	}
	for(uint16_t i = log_size; i < 6000; i++){
 8005026:	89fb      	ldrh	r3, [r7, #14]
 8005028:	837b      	strh	r3, [r7, #26]
 800502a:	e008      	b.n	800503e <createVelocityTable+0x13e>
		velocity_table[i] = 1.6;
 800502c:	8b7b      	ldrh	r3, [r7, #26]
 800502e:	4a18      	ldr	r2, [pc, #96]	; (8005090 <createVelocityTable+0x190>)
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	4413      	add	r3, r2
 8005034:	4a19      	ldr	r2, [pc, #100]	; (800509c <createVelocityTable+0x19c>)
 8005036:	601a      	str	r2, [r3, #0]
	for(uint16_t i = log_size; i < 6000; i++){
 8005038:	8b7b      	ldrh	r3, [r7, #26]
 800503a:	3301      	adds	r3, #1
 800503c:	837b      	strh	r3, [r7, #26]
 800503e:	8b7b      	ldrh	r3, [r7, #26]
 8005040:	f241 726f 	movw	r2, #5999	; 0x176f
 8005044:	4293      	cmp	r3, r2
 8005046:	d9f1      	bls.n	800502c <createVelocityTable+0x12c>
	}


	addDecelerationDistanceMergin(velocity_table, 8); //8
 8005048:	2108      	movs	r1, #8
 800504a:	4811      	ldr	r0, [pc, #68]	; (8005090 <createVelocityTable+0x190>)
 800504c:	f000 f8b4 	bl	80051b8 <addDecelerationDistanceMergin>
	addAccelerationDistanceMergin(velocity_table, 10); //15
 8005050:	210a      	movs	r1, #10
 8005052:	480f      	ldr	r0, [pc, #60]	; (8005090 <createVelocityTable+0x190>)
 8005054:	f000 f8fe 	bl	8005254 <addAccelerationDistanceMergin>
	//shiftVelocityTable(velocity_table, 1);

	velocity_table[0] = min_velocity;
 8005058:	4b11      	ldr	r3, [pc, #68]	; (80050a0 <createVelocityTable+0x1a0>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a0c      	ldr	r2, [pc, #48]	; (8005090 <createVelocityTable+0x190>)
 800505e:	6013      	str	r3, [r2, #0]

	decelerateProcessing(deceleration, p_distance);
 8005060:	4b10      	ldr	r3, [pc, #64]	; (80050a4 <createVelocityTable+0x1a4>)
 8005062:	edd3 7a00 	vldr	s15, [r3]
 8005066:	6978      	ldr	r0, [r7, #20]
 8005068:	eeb0 0a67 	vmov.f32	s0, s15
 800506c:	f000 f944 	bl	80052f8 <decelerateProcessing>
	accelerateProcessing(acceleration, p_distance);
 8005070:	4b0d      	ldr	r3, [pc, #52]	; (80050a8 <createVelocityTable+0x1a8>)
 8005072:	edd3 7a00 	vldr	s15, [r3]
 8005076:	6978      	ldr	r0, [r7, #20]
 8005078:	eeb0 0a67 	vmov.f32	s0, s15
 800507c:	f000 f9dc 	bl	8005438 <accelerateProcessing>

}
 8005080:	bf00      	nop
 8005082:	3734      	adds	r7, #52	; 0x34
 8005084:	46bd      	mov	sp, r7
 8005086:	bd90      	pop	{r4, r7, pc}
 8005088:	3727c5ac 	.word	0x3727c5ac
 800508c:	2001df14 	.word	0x2001df14
 8005090:	2001812c 	.word	0x2001812c
 8005094:	42700000 	.word	0x42700000
 8005098:	2001df08 	.word	0x2001df08
 800509c:	3fcccccd 	.word	0x3fcccccd
 80050a0:	2001df04 	.word	0x2001df04
 80050a4:	2001df10 	.word	0x2001df10
 80050a8:	2001df0c 	.word	0x2001df0c
 80050ac:	00000000 	.word	0x00000000

080050b0 <radius2Velocity>:

float radius2Velocity(float radius){
 80050b0:	b5b0      	push	{r4, r5, r7, lr}
 80050b2:	b084      	sub	sp, #16
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	ed87 0a01 	vstr	s0, [r7, #4]
	float velocity;

	if(mode == 2){
 80050ba:	4b3b      	ldr	r3, [pc, #236]	; (80051a8 <radius2Velocity+0xf8>)
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d118      	bne.n	80050f4 <radius2Velocity+0x44>
		velocity = radius * ((max_velocity - min_velocity) / straight_radius) + min_velocity;
 80050c2:	4b3a      	ldr	r3, [pc, #232]	; (80051ac <radius2Velocity+0xfc>)
 80050c4:	ed93 7a00 	vldr	s14, [r3]
 80050c8:	4b39      	ldr	r3, [pc, #228]	; (80051b0 <radius2Velocity+0x100>)
 80050ca:	edd3 7a00 	vldr	s15, [r3]
 80050ce:	ee77 6a67 	vsub.f32	s13, s14, s15
 80050d2:	4b38      	ldr	r3, [pc, #224]	; (80051b4 <radius2Velocity+0x104>)
 80050d4:	edd3 7a00 	vldr	s15, [r3]
 80050d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80050e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050e4:	4b32      	ldr	r3, [pc, #200]	; (80051b0 <radius2Velocity+0x100>)
 80050e6:	edd3 7a00 	vldr	s15, [r3]
 80050ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050ee:	edc7 7a03 	vstr	s15, [r7, #12]
 80050f2:	e04a      	b.n	800518a <radius2Velocity+0xda>
	}
	else if(mode == 3){
 80050f4:	4b2c      	ldr	r3, [pc, #176]	; (80051a8 <radius2Velocity+0xf8>)
 80050f6:	881b      	ldrh	r3, [r3, #0]
 80050f8:	2b03      	cmp	r3, #3
 80050fa:	d146      	bne.n	800518a <radius2Velocity+0xda>
		velocity = 1e-3 * radius * radius * ((max_velocity - min_velocity) / straight_radius) + min_velocity;
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f7fb fa23 	bl	8000548 <__aeabi_f2d>
 8005102:	a327      	add	r3, pc, #156	; (adr r3, 80051a0 <radius2Velocity+0xf0>)
 8005104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005108:	f7fb fa76 	bl	80005f8 <__aeabi_dmul>
 800510c:	4603      	mov	r3, r0
 800510e:	460c      	mov	r4, r1
 8005110:	4625      	mov	r5, r4
 8005112:	461c      	mov	r4, r3
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f7fb fa17 	bl	8000548 <__aeabi_f2d>
 800511a:	4602      	mov	r2, r0
 800511c:	460b      	mov	r3, r1
 800511e:	4620      	mov	r0, r4
 8005120:	4629      	mov	r1, r5
 8005122:	f7fb fa69 	bl	80005f8 <__aeabi_dmul>
 8005126:	4603      	mov	r3, r0
 8005128:	460c      	mov	r4, r1
 800512a:	4625      	mov	r5, r4
 800512c:	461c      	mov	r4, r3
 800512e:	4b1f      	ldr	r3, [pc, #124]	; (80051ac <radius2Velocity+0xfc>)
 8005130:	ed93 7a00 	vldr	s14, [r3]
 8005134:	4b1e      	ldr	r3, [pc, #120]	; (80051b0 <radius2Velocity+0x100>)
 8005136:	edd3 7a00 	vldr	s15, [r3]
 800513a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800513e:	4b1d      	ldr	r3, [pc, #116]	; (80051b4 <radius2Velocity+0x104>)
 8005140:	edd3 7a00 	vldr	s15, [r3]
 8005144:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005148:	ee16 0a90 	vmov	r0, s13
 800514c:	f7fb f9fc 	bl	8000548 <__aeabi_f2d>
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	4620      	mov	r0, r4
 8005156:	4629      	mov	r1, r5
 8005158:	f7fb fa4e 	bl	80005f8 <__aeabi_dmul>
 800515c:	4603      	mov	r3, r0
 800515e:	460c      	mov	r4, r1
 8005160:	4625      	mov	r5, r4
 8005162:	461c      	mov	r4, r3
 8005164:	4b12      	ldr	r3, [pc, #72]	; (80051b0 <radius2Velocity+0x100>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4618      	mov	r0, r3
 800516a:	f7fb f9ed 	bl	8000548 <__aeabi_f2d>
 800516e:	4602      	mov	r2, r0
 8005170:	460b      	mov	r3, r1
 8005172:	4620      	mov	r0, r4
 8005174:	4629      	mov	r1, r5
 8005176:	f7fb f889 	bl	800028c <__adddf3>
 800517a:	4603      	mov	r3, r0
 800517c:	460c      	mov	r4, r1
 800517e:	4618      	mov	r0, r3
 8005180:	4621      	mov	r1, r4
 8005182:	f7fb fd31 	bl	8000be8 <__aeabi_d2f>
 8005186:	4603      	mov	r3, r0
 8005188:	60fb      	str	r3, [r7, #12]
		else if(radius < 2000) velocity = 2.5;
		else velocity = max_velocity;
		*/
	}

	return velocity;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	ee07 3a90 	vmov	s15, r3
}
 8005190:	eeb0 0a67 	vmov.f32	s0, s15
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bdb0      	pop	{r4, r5, r7, pc}
 800519a:	bf00      	nop
 800519c:	f3af 8000 	nop.w
 80051a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80051a4:	3f50624d 	.word	0x3f50624d
 80051a8:	2001e43c 	.word	0x2001e43c
 80051ac:	2001df08 	.word	0x2001df08
 80051b0:	2001df04 	.word	0x2001df04
 80051b4:	2001df14 	.word	0x2001df14

080051b8 <addDecelerationDistanceMergin>:

void addDecelerationDistanceMergin(float *table, int16_t mergin_size)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	460b      	mov	r3, r1
 80051c2:	807b      	strh	r3, [r7, #2]
	uint16_t idx = mergin_size;
 80051c4:	887b      	ldrh	r3, [r7, #2]
 80051c6:	82fb      	strh	r3, [r7, #22]
	float pre_target_velocity = table[idx];
 80051c8:	8afb      	ldrh	r3, [r7, #22]
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	4413      	add	r3, r2
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	613b      	str	r3, [r7, #16]

	while(idx <= 6000 - 1){
 80051d4:	e033      	b.n	800523e <addDecelerationDistanceMergin+0x86>
		if(pre_target_velocity > table[idx]){
 80051d6:	8afb      	ldrh	r3, [r7, #22]
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	edd3 7a00 	vldr	s15, [r3]
 80051e2:	ed97 7a04 	vldr	s14, [r7, #16]
 80051e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ee:	dd1d      	ble.n	800522c <addDecelerationDistanceMergin+0x74>
			float low_velocity = table[idx];
 80051f0:	8afb      	ldrh	r3, [r7, #22]
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	4413      	add	r3, r2
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60bb      	str	r3, [r7, #8]
			for(uint16_t i = idx - mergin_size; i < idx; i++){
 80051fc:	887b      	ldrh	r3, [r7, #2]
 80051fe:	8afa      	ldrh	r2, [r7, #22]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	81fb      	strh	r3, [r7, #14]
 8005204:	e008      	b.n	8005218 <addDecelerationDistanceMergin+0x60>
				table[i] = low_velocity;
 8005206:	89fb      	ldrh	r3, [r7, #14]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	4413      	add	r3, r2
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	601a      	str	r2, [r3, #0]
			for(uint16_t i = idx - mergin_size; i < idx; i++){
 8005212:	89fb      	ldrh	r3, [r7, #14]
 8005214:	3301      	adds	r3, #1
 8005216:	81fb      	strh	r3, [r7, #14]
 8005218:	89fa      	ldrh	r2, [r7, #14]
 800521a:	8afb      	ldrh	r3, [r7, #22]
 800521c:	429a      	cmp	r2, r3
 800521e:	d3f2      	bcc.n	8005206 <addDecelerationDistanceMergin+0x4e>
			}
			pre_target_velocity = table[idx];
 8005220:	8afb      	ldrh	r3, [r7, #22]
 8005222:	009b      	lsls	r3, r3, #2
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	4413      	add	r3, r2
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	613b      	str	r3, [r7, #16]
		}

		pre_target_velocity = table[idx];
 800522c:	8afb      	ldrh	r3, [r7, #22]
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	4413      	add	r3, r2
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	613b      	str	r3, [r7, #16]

		idx++;
 8005238:	8afb      	ldrh	r3, [r7, #22]
 800523a:	3301      	adds	r3, #1
 800523c:	82fb      	strh	r3, [r7, #22]
	while(idx <= 6000 - 1){
 800523e:	8afb      	ldrh	r3, [r7, #22]
 8005240:	f241 726f 	movw	r2, #5999	; 0x176f
 8005244:	4293      	cmp	r3, r2
 8005246:	d9c6      	bls.n	80051d6 <addDecelerationDistanceMergin+0x1e>
	}
}
 8005248:	bf00      	nop
 800524a:	371c      	adds	r7, #28
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <addAccelerationDistanceMergin>:

void addAccelerationDistanceMergin(float *table, int16_t mergin_size)
{
 8005254:	b480      	push	{r7}
 8005256:	b087      	sub	sp, #28
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	460b      	mov	r3, r1
 800525e:	807b      	strh	r3, [r7, #2]
	uint16_t idx = 0;
 8005260:	2300      	movs	r3, #0
 8005262:	82fb      	strh	r3, [r7, #22]
	float pre_target_velocity = table[idx];
 8005264:	8afb      	ldrh	r3, [r7, #22]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	4413      	add	r3, r2
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	613b      	str	r3, [r7, #16]

	while(idx <= 6000 - 1 - mergin_size){
 8005270:	e034      	b.n	80052dc <addAccelerationDistanceMergin+0x88>
		if(pre_target_velocity < table[idx]){
 8005272:	8afb      	ldrh	r3, [r7, #22]
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	687a      	ldr	r2, [r7, #4]
 8005278:	4413      	add	r3, r2
 800527a:	edd3 7a00 	vldr	s15, [r3]
 800527e:	ed97 7a04 	vldr	s14, [r7, #16]
 8005282:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800528a:	d51e      	bpl.n	80052ca <addAccelerationDistanceMergin+0x76>
			float low_velocity = pre_target_velocity;
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	60bb      	str	r3, [r7, #8]
			for(uint16_t i = idx; i < idx + mergin_size; i++){
 8005290:	8afb      	ldrh	r3, [r7, #22]
 8005292:	81fb      	strh	r3, [r7, #14]
 8005294:	e008      	b.n	80052a8 <addAccelerationDistanceMergin+0x54>
				table[i] = low_velocity;
 8005296:	89fb      	ldrh	r3, [r7, #14]
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	4413      	add	r3, r2
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	601a      	str	r2, [r3, #0]
			for(uint16_t i = idx; i < idx + mergin_size; i++){
 80052a2:	89fb      	ldrh	r3, [r7, #14]
 80052a4:	3301      	adds	r3, #1
 80052a6:	81fb      	strh	r3, [r7, #14]
 80052a8:	89fa      	ldrh	r2, [r7, #14]
 80052aa:	8af9      	ldrh	r1, [r7, #22]
 80052ac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80052b0:	440b      	add	r3, r1
 80052b2:	429a      	cmp	r2, r3
 80052b4:	dbef      	blt.n	8005296 <addAccelerationDistanceMergin+0x42>
			}
			idx += mergin_size;
 80052b6:	887a      	ldrh	r2, [r7, #2]
 80052b8:	8afb      	ldrh	r3, [r7, #22]
 80052ba:	4413      	add	r3, r2
 80052bc:	82fb      	strh	r3, [r7, #22]
			pre_target_velocity = table[idx];
 80052be:	8afb      	ldrh	r3, [r7, #22]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	4413      	add	r3, r2
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	613b      	str	r3, [r7, #16]
		}

		pre_target_velocity = table[idx];
 80052ca:	8afb      	ldrh	r3, [r7, #22]
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	4413      	add	r3, r2
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	613b      	str	r3, [r7, #16]

		idx++;
 80052d6:	8afb      	ldrh	r3, [r7, #22]
 80052d8:	3301      	adds	r3, #1
 80052da:	82fb      	strh	r3, [r7, #22]
	while(idx <= 6000 - 1 - mergin_size){
 80052dc:	8afa      	ldrh	r2, [r7, #22]
 80052de:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80052e2:	f5c3 53bb 	rsb	r3, r3, #5984	; 0x1760
 80052e6:	330f      	adds	r3, #15
 80052e8:	429a      	cmp	r2, r3
 80052ea:	ddc2      	ble.n	8005272 <addAccelerationDistanceMergin+0x1e>
	}
}
 80052ec:	bf00      	nop
 80052ee:	371c      	adds	r7, #28
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <decelerateProcessing>:

void decelerateProcessing(const float am, const float *p_distance){
 80052f8:	b5b0      	push	{r4, r5, r7, lr}
 80052fa:	b086      	sub	sp, #24
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8005302:	6038      	str	r0, [r7, #0]
	uint16_t log_size = getDistanceLogSize();
 8005304:	f7fd fd82 	bl	8002e0c <getDistanceLogSize>
 8005308:	4603      	mov	r3, r0
 800530a:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i = log_size - 1; i >= 1; i--){
 800530c:	8abb      	ldrh	r3, [r7, #20]
 800530e:	3b01      	subs	r3, #1
 8005310:	82fb      	strh	r3, [r7, #22]
 8005312:	e07f      	b.n	8005414 <decelerateProcessing+0x11c>
		float v_diff = velocity_table[i-1] - velocity_table[i];
 8005314:	8afb      	ldrh	r3, [r7, #22]
 8005316:	3b01      	subs	r3, #1
 8005318:	4a45      	ldr	r2, [pc, #276]	; (8005430 <decelerateProcessing+0x138>)
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	4413      	add	r3, r2
 800531e:	ed93 7a00 	vldr	s14, [r3]
 8005322:	8afb      	ldrh	r3, [r7, #22]
 8005324:	4a42      	ldr	r2, [pc, #264]	; (8005430 <decelerateProcessing+0x138>)
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	4413      	add	r3, r2
 800532a:	edd3 7a00 	vldr	s15, [r3]
 800532e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005332:	edc7 7a04 	vstr	s15, [r7, #16]

		if(v_diff > 0){
 8005336:	edd7 7a04 	vldr	s15, [r7, #16]
 800533a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800533e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005342:	dd64      	ble.n	800540e <decelerateProcessing+0x116>
			float t = p_distance[i]*1e-3 / v_diff;
 8005344:	8afb      	ldrh	r3, [r7, #22]
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	683a      	ldr	r2, [r7, #0]
 800534a:	4413      	add	r3, r2
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	4618      	mov	r0, r3
 8005350:	f7fb f8fa 	bl	8000548 <__aeabi_f2d>
 8005354:	a334      	add	r3, pc, #208	; (adr r3, 8005428 <decelerateProcessing+0x130>)
 8005356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800535a:	f7fb f94d 	bl	80005f8 <__aeabi_dmul>
 800535e:	4603      	mov	r3, r0
 8005360:	460c      	mov	r4, r1
 8005362:	4625      	mov	r5, r4
 8005364:	461c      	mov	r4, r3
 8005366:	6938      	ldr	r0, [r7, #16]
 8005368:	f7fb f8ee 	bl	8000548 <__aeabi_f2d>
 800536c:	4602      	mov	r2, r0
 800536e:	460b      	mov	r3, r1
 8005370:	4620      	mov	r0, r4
 8005372:	4629      	mov	r1, r5
 8005374:	f7fb fa6a 	bl	800084c <__aeabi_ddiv>
 8005378:	4603      	mov	r3, r0
 800537a:	460c      	mov	r4, r1
 800537c:	4618      	mov	r0, r3
 800537e:	4621      	mov	r1, r4
 8005380:	f7fb fc32 	bl	8000be8 <__aeabi_d2f>
 8005384:	4603      	mov	r3, r0
 8005386:	60fb      	str	r3, [r7, #12]
			float a = v_diff / t;
 8005388:	edd7 6a04 	vldr	s13, [r7, #16]
 800538c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005394:	edc7 7a02 	vstr	s15, [r7, #8]
			if(a > am){
 8005398:	ed97 7a02 	vldr	s14, [r7, #8]
 800539c:	edd7 7a01 	vldr	s15, [r7, #4]
 80053a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053a8:	dd31      	ble.n	800540e <decelerateProcessing+0x116>
				velocity_table[i-1] = velocity_table[i] + am * p_distance[i]*1e-3;
 80053aa:	8afb      	ldrh	r3, [r7, #22]
 80053ac:	4a20      	ldr	r2, [pc, #128]	; (8005430 <decelerateProcessing+0x138>)
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4413      	add	r3, r2
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7fb f8c7 	bl	8000548 <__aeabi_f2d>
 80053ba:	4604      	mov	r4, r0
 80053bc:	460d      	mov	r5, r1
 80053be:	8afb      	ldrh	r3, [r7, #22]
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	4413      	add	r3, r2
 80053c6:	ed93 7a00 	vldr	s14, [r3]
 80053ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80053ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053d2:	ee17 0a90 	vmov	r0, s15
 80053d6:	f7fb f8b7 	bl	8000548 <__aeabi_f2d>
 80053da:	a313      	add	r3, pc, #76	; (adr r3, 8005428 <decelerateProcessing+0x130>)
 80053dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e0:	f7fb f90a 	bl	80005f8 <__aeabi_dmul>
 80053e4:	4602      	mov	r2, r0
 80053e6:	460b      	mov	r3, r1
 80053e8:	4620      	mov	r0, r4
 80053ea:	4629      	mov	r1, r5
 80053ec:	f7fa ff4e 	bl	800028c <__adddf3>
 80053f0:	4603      	mov	r3, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	4619      	mov	r1, r3
 80053f6:	4622      	mov	r2, r4
 80053f8:	8afb      	ldrh	r3, [r7, #22]
 80053fa:	1e5c      	subs	r4, r3, #1
 80053fc:	4608      	mov	r0, r1
 80053fe:	4611      	mov	r1, r2
 8005400:	f7fb fbf2 	bl	8000be8 <__aeabi_d2f>
 8005404:	4601      	mov	r1, r0
 8005406:	4a0a      	ldr	r2, [pc, #40]	; (8005430 <decelerateProcessing+0x138>)
 8005408:	00a3      	lsls	r3, r4, #2
 800540a:	4413      	add	r3, r2
 800540c:	6019      	str	r1, [r3, #0]
	for(uint16_t i = log_size - 1; i >= 1; i--){
 800540e:	8afb      	ldrh	r3, [r7, #22]
 8005410:	3b01      	subs	r3, #1
 8005412:	82fb      	strh	r3, [r7, #22]
 8005414:	8afb      	ldrh	r3, [r7, #22]
 8005416:	2b00      	cmp	r3, #0
 8005418:	f47f af7c 	bne.w	8005314 <decelerateProcessing+0x1c>
			}
		}
	}
}
 800541c:	bf00      	nop
 800541e:	3718      	adds	r7, #24
 8005420:	46bd      	mov	sp, r7
 8005422:	bdb0      	pop	{r4, r5, r7, pc}
 8005424:	f3af 8000 	nop.w
 8005428:	d2f1a9fc 	.word	0xd2f1a9fc
 800542c:	3f50624d 	.word	0x3f50624d
 8005430:	2001812c 	.word	0x2001812c
 8005434:	00000000 	.word	0x00000000

08005438 <accelerateProcessing>:

void accelerateProcessing(const float am, const float *p_distance){
 8005438:	b5b0      	push	{r4, r5, r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af00      	add	r7, sp, #0
 800543e:	ed87 0a01 	vstr	s0, [r7, #4]
 8005442:	6038      	str	r0, [r7, #0]
	uint16_t log_size = getDistanceLogSize();
 8005444:	f7fd fce2 	bl	8002e0c <getDistanceLogSize>
 8005448:	4603      	mov	r3, r0
 800544a:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i = 0; i <= log_size - 1; i++){
 800544c:	2300      	movs	r3, #0
 800544e:	82fb      	strh	r3, [r7, #22]
 8005450:	e07f      	b.n	8005552 <accelerateProcessing+0x11a>
		float v_diff = velocity_table[i+1] - velocity_table[i];
 8005452:	8afb      	ldrh	r3, [r7, #22]
 8005454:	3301      	adds	r3, #1
 8005456:	4a46      	ldr	r2, [pc, #280]	; (8005570 <accelerateProcessing+0x138>)
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	ed93 7a00 	vldr	s14, [r3]
 8005460:	8afb      	ldrh	r3, [r7, #22]
 8005462:	4a43      	ldr	r2, [pc, #268]	; (8005570 <accelerateProcessing+0x138>)
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	4413      	add	r3, r2
 8005468:	edd3 7a00 	vldr	s15, [r3]
 800546c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005470:	edc7 7a04 	vstr	s15, [r7, #16]

		if(v_diff > 0){
 8005474:	edd7 7a04 	vldr	s15, [r7, #16]
 8005478:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800547c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005480:	dd64      	ble.n	800554c <accelerateProcessing+0x114>
			float t = p_distance[i]*1e-3 / v_diff;
 8005482:	8afb      	ldrh	r3, [r7, #22]
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	683a      	ldr	r2, [r7, #0]
 8005488:	4413      	add	r3, r2
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4618      	mov	r0, r3
 800548e:	f7fb f85b 	bl	8000548 <__aeabi_f2d>
 8005492:	a335      	add	r3, pc, #212	; (adr r3, 8005568 <accelerateProcessing+0x130>)
 8005494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005498:	f7fb f8ae 	bl	80005f8 <__aeabi_dmul>
 800549c:	4603      	mov	r3, r0
 800549e:	460c      	mov	r4, r1
 80054a0:	4625      	mov	r5, r4
 80054a2:	461c      	mov	r4, r3
 80054a4:	6938      	ldr	r0, [r7, #16]
 80054a6:	f7fb f84f 	bl	8000548 <__aeabi_f2d>
 80054aa:	4602      	mov	r2, r0
 80054ac:	460b      	mov	r3, r1
 80054ae:	4620      	mov	r0, r4
 80054b0:	4629      	mov	r1, r5
 80054b2:	f7fb f9cb 	bl	800084c <__aeabi_ddiv>
 80054b6:	4603      	mov	r3, r0
 80054b8:	460c      	mov	r4, r1
 80054ba:	4618      	mov	r0, r3
 80054bc:	4621      	mov	r1, r4
 80054be:	f7fb fb93 	bl	8000be8 <__aeabi_d2f>
 80054c2:	4603      	mov	r3, r0
 80054c4:	60fb      	str	r3, [r7, #12]
			float a = v_diff / t;
 80054c6:	edd7 6a04 	vldr	s13, [r7, #16]
 80054ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80054ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054d2:	edc7 7a02 	vstr	s15, [r7, #8]
			if(a > am){
 80054d6:	ed97 7a02 	vldr	s14, [r7, #8]
 80054da:	edd7 7a01 	vldr	s15, [r7, #4]
 80054de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e6:	dd31      	ble.n	800554c <accelerateProcessing+0x114>
				velocity_table[i+1] = velocity_table[i] + am * p_distance[i]*1e-3;
 80054e8:	8afb      	ldrh	r3, [r7, #22]
 80054ea:	4a21      	ldr	r2, [pc, #132]	; (8005570 <accelerateProcessing+0x138>)
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7fb f828 	bl	8000548 <__aeabi_f2d>
 80054f8:	4604      	mov	r4, r0
 80054fa:	460d      	mov	r5, r1
 80054fc:	8afb      	ldrh	r3, [r7, #22]
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	4413      	add	r3, r2
 8005504:	ed93 7a00 	vldr	s14, [r3]
 8005508:	edd7 7a01 	vldr	s15, [r7, #4]
 800550c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005510:	ee17 0a90 	vmov	r0, s15
 8005514:	f7fb f818 	bl	8000548 <__aeabi_f2d>
 8005518:	a313      	add	r3, pc, #76	; (adr r3, 8005568 <accelerateProcessing+0x130>)
 800551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551e:	f7fb f86b 	bl	80005f8 <__aeabi_dmul>
 8005522:	4602      	mov	r2, r0
 8005524:	460b      	mov	r3, r1
 8005526:	4620      	mov	r0, r4
 8005528:	4629      	mov	r1, r5
 800552a:	f7fa feaf 	bl	800028c <__adddf3>
 800552e:	4603      	mov	r3, r0
 8005530:	460c      	mov	r4, r1
 8005532:	4619      	mov	r1, r3
 8005534:	4622      	mov	r2, r4
 8005536:	8afb      	ldrh	r3, [r7, #22]
 8005538:	1c5c      	adds	r4, r3, #1
 800553a:	4608      	mov	r0, r1
 800553c:	4611      	mov	r1, r2
 800553e:	f7fb fb53 	bl	8000be8 <__aeabi_d2f>
 8005542:	4601      	mov	r1, r0
 8005544:	4a0a      	ldr	r2, [pc, #40]	; (8005570 <accelerateProcessing+0x138>)
 8005546:	00a3      	lsls	r3, r4, #2
 8005548:	4413      	add	r3, r2
 800554a:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= log_size - 1; i++){
 800554c:	8afb      	ldrh	r3, [r7, #22]
 800554e:	3301      	adds	r3, #1
 8005550:	82fb      	strh	r3, [r7, #22]
 8005552:	8afa      	ldrh	r2, [r7, #22]
 8005554:	8abb      	ldrh	r3, [r7, #20]
 8005556:	3b01      	subs	r3, #1
 8005558:	429a      	cmp	r2, r3
 800555a:	f77f af7a 	ble.w	8005452 <accelerateProcessing+0x1a>
			}
		}
	}
}
 800555e:	bf00      	nop
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bdb0      	pop	{r4, r5, r7, pc}
 8005566:	bf00      	nop
 8005568:	d2f1a9fc 	.word	0xd2f1a9fc
 800556c:	3f50624d 	.word	0x3f50624d
 8005570:	2001812c 	.word	0x2001812c

08005574 <updateTargetVelocity>:

void updateTargetVelocity(){
 8005574:	b580      	push	{r7, lr}
 8005576:	af00      	add	r7, sp, #0
	static float pre_target_velocity;

	if(velocity_update_flag == true){
 8005578:	4b2c      	ldr	r3, [pc, #176]	; (800562c <updateTargetVelocity+0xb8>)
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d053      	beq.n	8005628 <updateTargetVelocity+0xb4>
		if(getTotalDistance() >= ref_distance){
 8005580:	f7fb feb4 	bl	80012ec <getTotalDistance>
 8005584:	eeb0 7a40 	vmov.f32	s14, s0
 8005588:	4b29      	ldr	r3, [pc, #164]	; (8005630 <updateTargetVelocity+0xbc>)
 800558a:	edd3 7a00 	vldr	s15, [r3]
 800558e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005596:	db14      	blt.n	80055c2 <updateTargetVelocity+0x4e>
			ref_distance += getDistanceLog(velocity_table_idx);
 8005598:	4b26      	ldr	r3, [pc, #152]	; (8005634 <updateTargetVelocity+0xc0>)
 800559a:	881b      	ldrh	r3, [r3, #0]
 800559c:	4618      	mov	r0, r3
 800559e:	f7fd fdaf 	bl	8003100 <getDistanceLog>
 80055a2:	eeb0 7a40 	vmov.f32	s14, s0
 80055a6:	4b22      	ldr	r3, [pc, #136]	; (8005630 <updateTargetVelocity+0xbc>)
 80055a8:	edd3 7a00 	vldr	s15, [r3]
 80055ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055b0:	4b1f      	ldr	r3, [pc, #124]	; (8005630 <updateTargetVelocity+0xbc>)
 80055b2:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx++;
 80055b6:	4b1f      	ldr	r3, [pc, #124]	; (8005634 <updateTargetVelocity+0xc0>)
 80055b8:	881b      	ldrh	r3, [r3, #0]
 80055ba:	3301      	adds	r3, #1
 80055bc:	b29a      	uxth	r2, r3
 80055be:	4b1d      	ldr	r3, [pc, #116]	; (8005634 <updateTargetVelocity+0xc0>)
 80055c0:	801a      	strh	r2, [r3, #0]
		}
		if(velocity_table_idx >= getDistanceLogSize()){
 80055c2:	f7fd fc23 	bl	8002e0c <getDistanceLogSize>
 80055c6:	4603      	mov	r3, r0
 80055c8:	461a      	mov	r2, r3
 80055ca:	4b1a      	ldr	r3, [pc, #104]	; (8005634 <updateTargetVelocity+0xc0>)
 80055cc:	881b      	ldrh	r3, [r3, #0]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d806      	bhi.n	80055e0 <updateTargetVelocity+0x6c>
			velocity_table_idx = getDistanceLogSize() - 1;
 80055d2:	f7fd fc1b 	bl	8002e0c <getDistanceLogSize>
 80055d6:	4603      	mov	r3, r0
 80055d8:	3b01      	subs	r3, #1
 80055da:	b29a      	uxth	r2, r3
 80055dc:	4b15      	ldr	r3, [pc, #84]	; (8005634 <updateTargetVelocity+0xc0>)
 80055de:	801a      	strh	r2, [r3, #0]
		}

		setTargetVelocity(velocity_table[velocity_table_idx]);
 80055e0:	4b14      	ldr	r3, [pc, #80]	; (8005634 <updateTargetVelocity+0xc0>)
 80055e2:	881b      	ldrh	r3, [r3, #0]
 80055e4:	4a14      	ldr	r2, [pc, #80]	; (8005638 <updateTargetVelocity+0xc4>)
 80055e6:	009b      	lsls	r3, r3, #2
 80055e8:	4413      	add	r3, r2
 80055ea:	edd3 7a00 	vldr	s15, [r3]
 80055ee:	eeb0 0a67 	vmov.f32	s0, s15
 80055f2:	f7fd ff1d 	bl	8003430 <setTargetVelocity>

		if(pre_target_velocity > velocity_table[velocity_table_idx]){
 80055f6:	4b0f      	ldr	r3, [pc, #60]	; (8005634 <updateTargetVelocity+0xc0>)
 80055f8:	881b      	ldrh	r3, [r3, #0]
 80055fa:	4a0f      	ldr	r2, [pc, #60]	; (8005638 <updateTargetVelocity+0xc4>)
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	4413      	add	r3, r2
 8005600:	ed93 7a00 	vldr	s14, [r3]
 8005604:	4b0d      	ldr	r3, [pc, #52]	; (800563c <updateTargetVelocity+0xc8>)
 8005606:	edd3 7a00 	vldr	s15, [r3]
 800560a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800560e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005612:	d501      	bpl.n	8005618 <updateTargetVelocity+0xa4>
			setClearFlagOfVelocityControlI();
 8005614:	f7fd ffba 	bl	800358c <setClearFlagOfVelocityControlI>
		}

		pre_target_velocity = velocity_table[velocity_table_idx];
 8005618:	4b06      	ldr	r3, [pc, #24]	; (8005634 <updateTargetVelocity+0xc0>)
 800561a:	881b      	ldrh	r3, [r3, #0]
 800561c:	4a06      	ldr	r2, [pc, #24]	; (8005638 <updateTargetVelocity+0xc4>)
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	4413      	add	r3, r2
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a05      	ldr	r2, [pc, #20]	; (800563c <updateTargetVelocity+0xc8>)
 8005626:	6013      	str	r3, [r2, #0]
	}
}
 8005628:	bf00      	nop
 800562a:	bd80      	pop	{r7, pc}
 800562c:	2001df00 	.word	0x2001df00
 8005630:	2001e438 	.word	0x2001e438
 8005634:	2001e43e 	.word	0x2001e43e
 8005638:	2001812c 	.word	0x2001812c
 800563c:	2001df24 	.word	0x2001df24

08005640 <correctionTotalDistanceFromCrossLine>:

void correctionTotalDistanceFromCrossLine()
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
	while(cross_line_idx <= getCrossLogSize()){
 8005646:	e03f      	b.n	80056c8 <correctionTotalDistanceFromCrossLine+0x88>
		float temp_crossline_distance = getCrossLog(cross_line_idx);
 8005648:	4b25      	ldr	r3, [pc, #148]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 800564a:	881b      	ldrh	r3, [r3, #0]
 800564c:	4618      	mov	r0, r3
 800564e:	f7fd fd83 	bl	8003158 <getCrossLog>
 8005652:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_crossline_distance - getTotalDistance());
 8005656:	f7fb fe49 	bl	80012ec <getTotalDistance>
 800565a:	eeb0 7a40 	vmov.f32	s14, s0
 800565e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005662:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005666:	eef0 7ae7 	vabs.f32	s15, s15
 800566a:	edc7 7a00 	vstr	s15, [r7]
		if(diff <= 250){
 800566e:	edd7 7a00 	vldr	s15, [r7]
 8005672:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80056e4 <correctionTotalDistanceFromCrossLine+0xa4>
 8005676:	eef4 7ac7 	vcmpe.f32	s15, s14
 800567a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800567e:	d80d      	bhi.n	800569c <correctionTotalDistanceFromCrossLine+0x5c>
			correction_check_cnt_cross = 0;
 8005680:	4b19      	ldr	r3, [pc, #100]	; (80056e8 <correctionTotalDistanceFromCrossLine+0xa8>)
 8005682:	2200      	movs	r2, #0
 8005684:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_crossline_distance);
 8005686:	ed97 0a01 	vldr	s0, [r7, #4]
 800568a:	f7fb fe59 	bl	8001340 <setTotalDistance>
			cross_line_idx++;
 800568e:	4b14      	ldr	r3, [pc, #80]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005690:	881b      	ldrh	r3, [r3, #0]
 8005692:	3301      	adds	r3, #1
 8005694:	b29a      	uxth	r2, r3
 8005696:	4b12      	ldr	r3, [pc, #72]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005698:	801a      	strh	r2, [r3, #0]
			break;
 800569a:	e01d      	b.n	80056d8 <correctionTotalDistanceFromCrossLine+0x98>
		}
		cross_line_idx++;
 800569c:	4b10      	ldr	r3, [pc, #64]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 800569e:	881b      	ldrh	r3, [r3, #0]
 80056a0:	3301      	adds	r3, #1
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	4b0e      	ldr	r3, [pc, #56]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 80056a6:	801a      	strh	r2, [r3, #0]

		if(cross_line_idx >= getCrossLogSize()){
 80056a8:	f7fd fbbc 	bl	8002e24 <getCrossLogSize>
 80056ac:	4603      	mov	r3, r0
 80056ae:	461a      	mov	r2, r3
 80056b0:	4b0b      	ldr	r3, [pc, #44]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 80056b2:	881b      	ldrh	r3, [r3, #0]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d807      	bhi.n	80056c8 <correctionTotalDistanceFromCrossLine+0x88>
			cross_line_idx = getCrossLogSize() - 1;
 80056b8:	f7fd fbb4 	bl	8002e24 <getCrossLogSize>
 80056bc:	4603      	mov	r3, r0
 80056be:	3b01      	subs	r3, #1
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	4b07      	ldr	r3, [pc, #28]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 80056c4:	801a      	strh	r2, [r3, #0]
			break;
 80056c6:	e007      	b.n	80056d8 <correctionTotalDistanceFromCrossLine+0x98>
	while(cross_line_idx <= getCrossLogSize()){
 80056c8:	f7fd fbac 	bl	8002e24 <getCrossLogSize>
 80056cc:	4603      	mov	r3, r0
 80056ce:	461a      	mov	r2, r3
 80056d0:	4b03      	ldr	r3, [pc, #12]	; (80056e0 <correctionTotalDistanceFromCrossLine+0xa0>)
 80056d2:	881b      	ldrh	r3, [r3, #0]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d2b7      	bcs.n	8005648 <correctionTotalDistanceFromCrossLine+0x8>
		}
	}
}
 80056d8:	bf00      	nop
 80056da:	3708      	adds	r7, #8
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	2001deee 	.word	0x2001deee
 80056e4:	437a0000 	.word	0x437a0000
 80056e8:	2001def2 	.word	0x2001def2

080056ec <correctionTotalDistanceFromSideLine>:

void correctionTotalDistanceFromSideLine()
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b082      	sub	sp, #8
 80056f0:	af00      	add	r7, sp, #0
	while(side_line_idx <= getSideLogSize()){
 80056f2:	e03f      	b.n	8005774 <correctionTotalDistanceFromSideLine+0x88>
		float temp_sideline_distance = getSideLog(side_line_idx);
 80056f4:	4b25      	ldr	r3, [pc, #148]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fd fd43 	bl	8003184 <getSideLog>
 80056fe:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_sideline_distance - getTotalDistance());
 8005702:	f7fb fdf3 	bl	80012ec <getTotalDistance>
 8005706:	eeb0 7a40 	vmov.f32	s14, s0
 800570a:	edd7 7a01 	vldr	s15, [r7, #4]
 800570e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005712:	eef0 7ae7 	vabs.f32	s15, s15
 8005716:	edc7 7a00 	vstr	s15, [r7]
		//if(diff <= 700){
		if(diff <= 250){
 800571a:	edd7 7a00 	vldr	s15, [r7]
 800571e:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8005790 <correctionTotalDistanceFromSideLine+0xa4>
 8005722:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800572a:	d80d      	bhi.n	8005748 <correctionTotalDistanceFromSideLine+0x5c>
			correction_check_cnt_side = 0;
 800572c:	4b19      	ldr	r3, [pc, #100]	; (8005794 <correctionTotalDistanceFromSideLine+0xa8>)
 800572e:	2200      	movs	r2, #0
 8005730:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_sideline_distance);
 8005732:	ed97 0a01 	vldr	s0, [r7, #4]
 8005736:	f7fb fe03 	bl	8001340 <setTotalDistance>
			side_line_idx++;
 800573a:	4b14      	ldr	r3, [pc, #80]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 800573c:	881b      	ldrh	r3, [r3, #0]
 800573e:	3301      	adds	r3, #1
 8005740:	b29a      	uxth	r2, r3
 8005742:	4b12      	ldr	r3, [pc, #72]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 8005744:	801a      	strh	r2, [r3, #0]
			break;
 8005746:	e01d      	b.n	8005784 <correctionTotalDistanceFromSideLine+0x98>
		}
		side_line_idx++;
 8005748:	4b10      	ldr	r3, [pc, #64]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 800574a:	881b      	ldrh	r3, [r3, #0]
 800574c:	3301      	adds	r3, #1
 800574e:	b29a      	uxth	r2, r3
 8005750:	4b0e      	ldr	r3, [pc, #56]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 8005752:	801a      	strh	r2, [r3, #0]

		if(side_line_idx >= getSideLogSize()){
 8005754:	f7fd fb72 	bl	8002e3c <getSideLogSize>
 8005758:	4603      	mov	r3, r0
 800575a:	461a      	mov	r2, r3
 800575c:	4b0b      	ldr	r3, [pc, #44]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 800575e:	881b      	ldrh	r3, [r3, #0]
 8005760:	429a      	cmp	r2, r3
 8005762:	d807      	bhi.n	8005774 <correctionTotalDistanceFromSideLine+0x88>
			side_line_idx = getSideLogSize() - 1;
 8005764:	f7fd fb6a 	bl	8002e3c <getSideLogSize>
 8005768:	4603      	mov	r3, r0
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	4b07      	ldr	r3, [pc, #28]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 8005770:	801a      	strh	r2, [r3, #0]
			break;
 8005772:	e007      	b.n	8005784 <correctionTotalDistanceFromSideLine+0x98>
	while(side_line_idx <= getSideLogSize()){
 8005774:	f7fd fb62 	bl	8002e3c <getSideLogSize>
 8005778:	4603      	mov	r3, r0
 800577a:	461a      	mov	r2, r3
 800577c:	4b03      	ldr	r3, [pc, #12]	; (800578c <correctionTotalDistanceFromSideLine+0xa0>)
 800577e:	881b      	ldrh	r3, [r3, #0]
 8005780:	429a      	cmp	r2, r3
 8005782:	d2b7      	bcs.n	80056f4 <correctionTotalDistanceFromSideLine+0x8>
		}
	}
}
 8005784:	bf00      	nop
 8005786:	3708      	adds	r7, #8
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}
 800578c:	2001def0 	.word	0x2001def0
 8005790:	437a0000 	.word	0x437a0000
 8005794:	2001def4 	.word	0x2001def4

08005798 <getgoalStatus>:

bool getgoalStatus()
{
 8005798:	b480      	push	{r7}
 800579a:	af00      	add	r7, sp, #0
	return goal_flag;
 800579c:	4b03      	ldr	r3, [pc, #12]	; (80057ac <getgoalStatus+0x14>)
 800579e:	781b      	ldrb	r3, [r3, #0]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	2001defa 	.word	0x2001defa

080057b0 <setVelocityRange>:

void setVelocityRange(float min_vel, float max_vel)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	ed87 0a01 	vstr	s0, [r7, #4]
 80057ba:	edc7 0a00 	vstr	s1, [r7]
	min_velocity = min_vel;
 80057be:	4a06      	ldr	r2, [pc, #24]	; (80057d8 <setVelocityRange+0x28>)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6013      	str	r3, [r2, #0]
	max_velocity = max_vel;
 80057c4:	4a05      	ldr	r2, [pc, #20]	; (80057dc <setVelocityRange+0x2c>)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	6013      	str	r3, [r2, #0]
}
 80057ca:	bf00      	nop
 80057cc:	370c      	adds	r7, #12
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	2001df04 	.word	0x2001df04
 80057dc:	2001df08 	.word	0x2001df08

080057e0 <setAccDec>:

void setAccDec(float acc, float dec)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80057ea:	edc7 0a00 	vstr	s1, [r7]
	acceleration = acc;
 80057ee:	4a06      	ldr	r2, [pc, #24]	; (8005808 <setAccDec+0x28>)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6013      	str	r3, [r2, #0]
	deceleration = dec;
 80057f4:	4a05      	ldr	r2, [pc, #20]	; (800580c <setAccDec+0x2c>)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	6013      	str	r3, [r2, #0]
}
 80057fa:	bf00      	nop
 80057fc:	370c      	adds	r7, #12
 80057fe:	46bd      	mov	sp, r7
 8005800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	2001df0c 	.word	0x2001df0c
 800580c:	2001df10 	.word	0x2001df10

08005810 <setStraightRadius>:

void setStraightRadius(float radius)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	ed87 0a01 	vstr	s0, [r7, #4]
	straight_radius = radius;
 800581a:	4a04      	ldr	r2, [pc, #16]	; (800582c <setStraightRadius+0x1c>)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6013      	str	r3, [r2, #0]
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr
 800582c:	2001df14 	.word	0x2001df14

08005830 <getSideSensorStatusL>:

//sidesensorjob
bool getSideSensorStatusL()
{
 8005830:	b480      	push	{r7}
 8005832:	af00      	add	r7, sp, #0
	return side_sensor_l;
 8005834:	4b03      	ldr	r3, [pc, #12]	; (8005844 <getSideSensorStatusL+0x14>)
 8005836:	781b      	ldrb	r3, [r3, #0]
}
 8005838:	4618      	mov	r0, r3
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	2001def8 	.word	0x2001def8

08005848 <getSideSensorStatusR>:

bool getSideSensorStatusR()
{
 8005848:	b480      	push	{r7}
 800584a:	af00      	add	r7, sp, #0
	return side_sensor_r;
 800584c:	4b03      	ldr	r3, [pc, #12]	; (800585c <getSideSensorStatusR+0x14>)
 800584e:	781b      	ldrb	r3, [r3, #0]
}
 8005850:	4618      	mov	r0, r3
 8005852:	46bd      	mov	sp, r7
 8005854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	2001def9 	.word	0x2001def9

08005860 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005866:	2300      	movs	r3, #0
 8005868:	607b      	str	r3, [r7, #4]
 800586a:	4b10      	ldr	r3, [pc, #64]	; (80058ac <HAL_MspInit+0x4c>)
 800586c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800586e:	4a0f      	ldr	r2, [pc, #60]	; (80058ac <HAL_MspInit+0x4c>)
 8005870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005874:	6453      	str	r3, [r2, #68]	; 0x44
 8005876:	4b0d      	ldr	r3, [pc, #52]	; (80058ac <HAL_MspInit+0x4c>)
 8005878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800587a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800587e:	607b      	str	r3, [r7, #4]
 8005880:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005882:	2300      	movs	r3, #0
 8005884:	603b      	str	r3, [r7, #0]
 8005886:	4b09      	ldr	r3, [pc, #36]	; (80058ac <HAL_MspInit+0x4c>)
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	4a08      	ldr	r2, [pc, #32]	; (80058ac <HAL_MspInit+0x4c>)
 800588c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005890:	6413      	str	r3, [r2, #64]	; 0x40
 8005892:	4b06      	ldr	r3, [pc, #24]	; (80058ac <HAL_MspInit+0x4c>)
 8005894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800589a:	603b      	str	r3, [r7, #0]
 800589c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800589e:	bf00      	nop
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop
 80058ac:	40023800 	.word	0x40023800

080058b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b08e      	sub	sp, #56	; 0x38
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058bc:	2200      	movs	r2, #0
 80058be:	601a      	str	r2, [r3, #0]
 80058c0:	605a      	str	r2, [r3, #4]
 80058c2:	609a      	str	r2, [r3, #8]
 80058c4:	60da      	str	r2, [r3, #12]
 80058c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a79      	ldr	r2, [pc, #484]	; (8005ab4 <HAL_ADC_MspInit+0x204>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d158      	bne.n	8005984 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80058d2:	2300      	movs	r3, #0
 80058d4:	623b      	str	r3, [r7, #32]
 80058d6:	4b78      	ldr	r3, [pc, #480]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80058d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058da:	4a77      	ldr	r2, [pc, #476]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80058dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058e0:	6453      	str	r3, [r2, #68]	; 0x44
 80058e2:	4b75      	ldr	r3, [pc, #468]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80058e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ea:	623b      	str	r3, [r7, #32]
 80058ec:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80058ee:	2300      	movs	r3, #0
 80058f0:	61fb      	str	r3, [r7, #28]
 80058f2:	4b71      	ldr	r3, [pc, #452]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80058f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058f6:	4a70      	ldr	r2, [pc, #448]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80058f8:	f043 0304 	orr.w	r3, r3, #4
 80058fc:	6313      	str	r3, [r2, #48]	; 0x30
 80058fe:	4b6e      	ldr	r3, [pc, #440]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 8005900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005902:	f003 0304 	and.w	r3, r3, #4
 8005906:	61fb      	str	r3, [r7, #28]
 8005908:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800590a:	230e      	movs	r3, #14
 800590c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800590e:	2303      	movs	r3, #3
 8005910:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005912:	2300      	movs	r3, #0
 8005914:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800591a:	4619      	mov	r1, r3
 800591c:	4867      	ldr	r0, [pc, #412]	; (8005abc <HAL_ADC_MspInit+0x20c>)
 800591e:	f001 ff65 	bl	80077ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005922:	4b67      	ldr	r3, [pc, #412]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 8005924:	4a67      	ldr	r2, [pc, #412]	; (8005ac4 <HAL_ADC_MspInit+0x214>)
 8005926:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005928:	4b65      	ldr	r3, [pc, #404]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 800592a:	2200      	movs	r2, #0
 800592c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800592e:	4b64      	ldr	r3, [pc, #400]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 8005930:	2200      	movs	r2, #0
 8005932:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005934:	4b62      	ldr	r3, [pc, #392]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 8005936:	2200      	movs	r2, #0
 8005938:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800593a:	4b61      	ldr	r3, [pc, #388]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 800593c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005940:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005942:	4b5f      	ldr	r3, [pc, #380]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 8005944:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005948:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800594a:	4b5d      	ldr	r3, [pc, #372]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 800594c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005950:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005952:	4b5b      	ldr	r3, [pc, #364]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 8005954:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005958:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800595a:	4b59      	ldr	r3, [pc, #356]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 800595c:	2200      	movs	r2, #0
 800595e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005960:	4b57      	ldr	r3, [pc, #348]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 8005962:	2200      	movs	r2, #0
 8005964:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005966:	4856      	ldr	r0, [pc, #344]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 8005968:	f001 f9e8 	bl	8006d3c <HAL_DMA_Init>
 800596c:	4603      	mov	r3, r0
 800596e:	2b00      	cmp	r3, #0
 8005970:	d001      	beq.n	8005976 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8005972:	f7fe fe45 	bl	8004600 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a51      	ldr	r2, [pc, #324]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 800597a:	639a      	str	r2, [r3, #56]	; 0x38
 800597c:	4a50      	ldr	r2, [pc, #320]	; (8005ac0 <HAL_ADC_MspInit+0x210>)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005982:	e092      	b.n	8005aaa <HAL_ADC_MspInit+0x1fa>
  else if(hadc->Instance==ADC2)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a4f      	ldr	r2, [pc, #316]	; (8005ac8 <HAL_ADC_MspInit+0x218>)
 800598a:	4293      	cmp	r3, r2
 800598c:	f040 808d 	bne.w	8005aaa <HAL_ADC_MspInit+0x1fa>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005990:	2300      	movs	r3, #0
 8005992:	61bb      	str	r3, [r7, #24]
 8005994:	4b48      	ldr	r3, [pc, #288]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 8005996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005998:	4a47      	ldr	r2, [pc, #284]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 800599a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800599e:	6453      	str	r3, [r2, #68]	; 0x44
 80059a0:	4b45      	ldr	r3, [pc, #276]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059a8:	61bb      	str	r3, [r7, #24]
 80059aa:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059ac:	2300      	movs	r3, #0
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	4b41      	ldr	r3, [pc, #260]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b4:	4a40      	ldr	r2, [pc, #256]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059b6:	f043 0301 	orr.w	r3, r3, #1
 80059ba:	6313      	str	r3, [r2, #48]	; 0x30
 80059bc:	4b3e      	ldr	r3, [pc, #248]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c0:	f003 0301 	and.w	r3, r3, #1
 80059c4:	617b      	str	r3, [r7, #20]
 80059c6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80059c8:	2300      	movs	r3, #0
 80059ca:	613b      	str	r3, [r7, #16]
 80059cc:	4b3a      	ldr	r3, [pc, #232]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d0:	4a39      	ldr	r2, [pc, #228]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059d2:	f043 0304 	orr.w	r3, r3, #4
 80059d6:	6313      	str	r3, [r2, #48]	; 0x30
 80059d8:	4b37      	ldr	r3, [pc, #220]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059dc:	f003 0304 	and.w	r3, r3, #4
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80059e4:	2300      	movs	r3, #0
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	4b33      	ldr	r3, [pc, #204]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ec:	4a32      	ldr	r2, [pc, #200]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059ee:	f043 0302 	orr.w	r3, r3, #2
 80059f2:	6313      	str	r3, [r2, #48]	; 0x30
 80059f4:	4b30      	ldr	r3, [pc, #192]	; (8005ab8 <HAL_ADC_MspInit+0x208>)
 80059f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	60fb      	str	r3, [r7, #12]
 80059fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8005a00:	23ff      	movs	r3, #255	; 0xff
 8005a02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a04:	2303      	movs	r3, #3
 8005a06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a10:	4619      	mov	r1, r3
 8005a12:	482e      	ldr	r0, [pc, #184]	; (8005acc <HAL_ADC_MspInit+0x21c>)
 8005a14:	f001 feea 	bl	80077ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005a18:	2330      	movs	r3, #48	; 0x30
 8005a1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a20:	2300      	movs	r3, #0
 8005a22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a28:	4619      	mov	r1, r3
 8005a2a:	4824      	ldr	r0, [pc, #144]	; (8005abc <HAL_ADC_MspInit+0x20c>)
 8005a2c:	f001 fede 	bl	80077ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005a30:	2303      	movs	r3, #3
 8005a32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005a34:	2303      	movs	r3, #3
 8005a36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005a40:	4619      	mov	r1, r3
 8005a42:	4823      	ldr	r0, [pc, #140]	; (8005ad0 <HAL_ADC_MspInit+0x220>)
 8005a44:	f001 fed2 	bl	80077ec <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8005a48:	4b22      	ldr	r3, [pc, #136]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a4a:	4a23      	ldr	r2, [pc, #140]	; (8005ad8 <HAL_ADC_MspInit+0x228>)
 8005a4c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005a4e:	4b21      	ldr	r3, [pc, #132]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a54:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005a56:	4b1f      	ldr	r3, [pc, #124]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005a5c:	4b1d      	ldr	r3, [pc, #116]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a5e:	2200      	movs	r2, #0
 8005a60:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005a62:	4b1c      	ldr	r3, [pc, #112]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a68:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005a6a:	4b1a      	ldr	r3, [pc, #104]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a70:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005a72:	4b18      	ldr	r3, [pc, #96]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a78:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005a7a:	4b16      	ldr	r3, [pc, #88]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a7c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a80:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005a82:	4b14      	ldr	r3, [pc, #80]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a84:	2200      	movs	r2, #0
 8005a86:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005a88:	4b12      	ldr	r3, [pc, #72]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005a8e:	4811      	ldr	r0, [pc, #68]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005a90:	f001 f954 	bl	8006d3c <HAL_DMA_Init>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <HAL_ADC_MspInit+0x1ee>
      Error_Handler();
 8005a9a:	f7fe fdb1 	bl	8004600 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	4a0c      	ldr	r2, [pc, #48]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005aa2:	639a      	str	r2, [r3, #56]	; 0x38
 8005aa4:	4a0b      	ldr	r2, [pc, #44]	; (8005ad4 <HAL_ADC_MspInit+0x224>)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005aaa:	bf00      	nop
 8005aac:	3738      	adds	r7, #56	; 0x38
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	40012000 	.word	0x40012000
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	40020800 	.word	0x40020800
 8005ac0:	2001e2a8 	.word	0x2001e2a8
 8005ac4:	40026410 	.word	0x40026410
 8005ac8:	40012100 	.word	0x40012100
 8005acc:	40020000 	.word	0x40020000
 8005ad0:	40020400 	.word	0x40020400
 8005ad4:	2001e390 	.word	0x2001e390
 8005ad8:	40026440 	.word	0x40026440

08005adc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b08a      	sub	sp, #40	; 0x28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ae4:	f107 0314 	add.w	r3, r7, #20
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	605a      	str	r2, [r3, #4]
 8005aee:	609a      	str	r2, [r3, #8]
 8005af0:	60da      	str	r2, [r3, #12]
 8005af2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a19      	ldr	r2, [pc, #100]	; (8005b60 <HAL_I2C_MspInit+0x84>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d12c      	bne.n	8005b58 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005afe:	2300      	movs	r3, #0
 8005b00:	613b      	str	r3, [r7, #16]
 8005b02:	4b18      	ldr	r3, [pc, #96]	; (8005b64 <HAL_I2C_MspInit+0x88>)
 8005b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b06:	4a17      	ldr	r2, [pc, #92]	; (8005b64 <HAL_I2C_MspInit+0x88>)
 8005b08:	f043 0302 	orr.w	r3, r3, #2
 8005b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8005b0e:	4b15      	ldr	r3, [pc, #84]	; (8005b64 <HAL_I2C_MspInit+0x88>)
 8005b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b12:	f003 0302 	and.w	r3, r3, #2
 8005b16:	613b      	str	r3, [r7, #16]
 8005b18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005b1a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005b1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005b20:	2312      	movs	r3, #18
 8005b22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b24:	2301      	movs	r3, #1
 8005b26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005b2c:	2304      	movs	r3, #4
 8005b2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b30:	f107 0314 	add.w	r3, r7, #20
 8005b34:	4619      	mov	r1, r3
 8005b36:	480c      	ldr	r0, [pc, #48]	; (8005b68 <HAL_I2C_MspInit+0x8c>)
 8005b38:	f001 fe58 	bl	80077ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	60fb      	str	r3, [r7, #12]
 8005b40:	4b08      	ldr	r3, [pc, #32]	; (8005b64 <HAL_I2C_MspInit+0x88>)
 8005b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b44:	4a07      	ldr	r2, [pc, #28]	; (8005b64 <HAL_I2C_MspInit+0x88>)
 8005b46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005b4a:	6413      	str	r3, [r2, #64]	; 0x40
 8005b4c:	4b05      	ldr	r3, [pc, #20]	; (8005b64 <HAL_I2C_MspInit+0x88>)
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b54:	60fb      	str	r3, [r7, #12]
 8005b56:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005b58:	bf00      	nop
 8005b5a:	3728      	adds	r7, #40	; 0x28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	40005400 	.word	0x40005400
 8005b64:	40023800 	.word	0x40023800
 8005b68:	40020400 	.word	0x40020400

08005b6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08a      	sub	sp, #40	; 0x28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b74:	f107 0314 	add.w	r3, r7, #20
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]
 8005b7c:	605a      	str	r2, [r3, #4]
 8005b7e:	609a      	str	r2, [r3, #8]
 8005b80:	60da      	str	r2, [r3, #12]
 8005b82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a19      	ldr	r2, [pc, #100]	; (8005bf0 <HAL_SPI_MspInit+0x84>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d12c      	bne.n	8005be8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005b8e:	2300      	movs	r3, #0
 8005b90:	613b      	str	r3, [r7, #16]
 8005b92:	4b18      	ldr	r3, [pc, #96]	; (8005bf4 <HAL_SPI_MspInit+0x88>)
 8005b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b96:	4a17      	ldr	r2, [pc, #92]	; (8005bf4 <HAL_SPI_MspInit+0x88>)
 8005b98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8005b9e:	4b15      	ldr	r3, [pc, #84]	; (8005bf4 <HAL_SPI_MspInit+0x88>)
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ba6:	613b      	str	r3, [r7, #16]
 8005ba8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005baa:	2300      	movs	r3, #0
 8005bac:	60fb      	str	r3, [r7, #12]
 8005bae:	4b11      	ldr	r3, [pc, #68]	; (8005bf4 <HAL_SPI_MspInit+0x88>)
 8005bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb2:	4a10      	ldr	r2, [pc, #64]	; (8005bf4 <HAL_SPI_MspInit+0x88>)
 8005bb4:	f043 0304 	orr.w	r3, r3, #4
 8005bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8005bba:	4b0e      	ldr	r3, [pc, #56]	; (8005bf4 <HAL_SPI_MspInit+0x88>)
 8005bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	60fb      	str	r3, [r7, #12]
 8005bc4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005bc6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005bca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bcc:	2302      	movs	r3, #2
 8005bce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005bd8:	2306      	movs	r3, #6
 8005bda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005bdc:	f107 0314 	add.w	r3, r7, #20
 8005be0:	4619      	mov	r1, r3
 8005be2:	4805      	ldr	r0, [pc, #20]	; (8005bf8 <HAL_SPI_MspInit+0x8c>)
 8005be4:	f001 fe02 	bl	80077ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005be8:	bf00      	nop
 8005bea:	3728      	adds	r7, #40	; 0x28
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	40003c00 	.word	0x40003c00
 8005bf4:	40023800 	.word	0x40023800
 8005bf8:	40020800 	.word	0x40020800

08005bfc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a15      	ldr	r2, [pc, #84]	; (8005c60 <HAL_TIM_PWM_MspInit+0x64>)
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d10e      	bne.n	8005c2c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60fb      	str	r3, [r7, #12]
 8005c12:	4b14      	ldr	r3, [pc, #80]	; (8005c64 <HAL_TIM_PWM_MspInit+0x68>)
 8005c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c16:	4a13      	ldr	r2, [pc, #76]	; (8005c64 <HAL_TIM_PWM_MspInit+0x68>)
 8005c18:	f043 0301 	orr.w	r3, r3, #1
 8005c1c:	6453      	str	r3, [r2, #68]	; 0x44
 8005c1e:	4b11      	ldr	r3, [pc, #68]	; (8005c64 <HAL_TIM_PWM_MspInit+0x68>)
 8005c20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005c2a:	e012      	b.n	8005c52 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM8)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a0d      	ldr	r2, [pc, #52]	; (8005c68 <HAL_TIM_PWM_MspInit+0x6c>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d10d      	bne.n	8005c52 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005c36:	2300      	movs	r3, #0
 8005c38:	60bb      	str	r3, [r7, #8]
 8005c3a:	4b0a      	ldr	r3, [pc, #40]	; (8005c64 <HAL_TIM_PWM_MspInit+0x68>)
 8005c3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c3e:	4a09      	ldr	r2, [pc, #36]	; (8005c64 <HAL_TIM_PWM_MspInit+0x68>)
 8005c40:	f043 0302 	orr.w	r3, r3, #2
 8005c44:	6453      	str	r3, [r2, #68]	; 0x44
 8005c46:	4b07      	ldr	r3, [pc, #28]	; (8005c64 <HAL_TIM_PWM_MspInit+0x68>)
 8005c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	60bb      	str	r3, [r7, #8]
 8005c50:	68bb      	ldr	r3, [r7, #8]
}
 8005c52:	bf00      	nop
 8005c54:	3714      	adds	r7, #20
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	40010000 	.word	0x40010000
 8005c64:	40023800 	.word	0x40023800
 8005c68:	40010400 	.word	0x40010400

08005c6c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b08c      	sub	sp, #48	; 0x30
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c74:	f107 031c 	add.w	r3, r7, #28
 8005c78:	2200      	movs	r2, #0
 8005c7a:	601a      	str	r2, [r3, #0]
 8005c7c:	605a      	str	r2, [r3, #4]
 8005c7e:	609a      	str	r2, [r3, #8]
 8005c80:	60da      	str	r2, [r3, #12]
 8005c82:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a32      	ldr	r2, [pc, #200]	; (8005d54 <HAL_TIM_Encoder_MspInit+0xe8>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d12c      	bne.n	8005ce8 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005c8e:	2300      	movs	r3, #0
 8005c90:	61bb      	str	r3, [r7, #24]
 8005c92:	4b31      	ldr	r3, [pc, #196]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c96:	4a30      	ldr	r2, [pc, #192]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005c98:	f043 0302 	orr.w	r3, r3, #2
 8005c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c9e:	4b2e      	ldr	r3, [pc, #184]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	61bb      	str	r3, [r7, #24]
 8005ca8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005caa:	2300      	movs	r3, #0
 8005cac:	617b      	str	r3, [r7, #20]
 8005cae:	4b2a      	ldr	r3, [pc, #168]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb2:	4a29      	ldr	r2, [pc, #164]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005cb4:	f043 0302 	orr.w	r3, r3, #2
 8005cb8:	6313      	str	r3, [r2, #48]	; 0x30
 8005cba:	4b27      	ldr	r3, [pc, #156]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	617b      	str	r3, [r7, #20]
 8005cc4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005cc6:	2330      	movs	r3, #48	; 0x30
 8005cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cca:	2302      	movs	r3, #2
 8005ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cda:	f107 031c 	add.w	r3, r7, #28
 8005cde:	4619      	mov	r1, r3
 8005ce0:	481e      	ldr	r0, [pc, #120]	; (8005d5c <HAL_TIM_Encoder_MspInit+0xf0>)
 8005ce2:	f001 fd83 	bl	80077ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005ce6:	e030      	b.n	8005d4a <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a1c      	ldr	r2, [pc, #112]	; (8005d60 <HAL_TIM_Encoder_MspInit+0xf4>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d12b      	bne.n	8005d4a <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	613b      	str	r3, [r7, #16]
 8005cf6:	4b18      	ldr	r3, [pc, #96]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfa:	4a17      	ldr	r2, [pc, #92]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005cfc:	f043 0304 	orr.w	r3, r3, #4
 8005d00:	6413      	str	r3, [r2, #64]	; 0x40
 8005d02:	4b15      	ldr	r3, [pc, #84]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d06:	f003 0304 	and.w	r3, r3, #4
 8005d0a:	613b      	str	r3, [r7, #16]
 8005d0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d0e:	2300      	movs	r3, #0
 8005d10:	60fb      	str	r3, [r7, #12]
 8005d12:	4b11      	ldr	r3, [pc, #68]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d16:	4a10      	ldr	r2, [pc, #64]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005d18:	f043 0302 	orr.w	r3, r3, #2
 8005d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8005d1e:	4b0e      	ldr	r3, [pc, #56]	; (8005d58 <HAL_TIM_Encoder_MspInit+0xec>)
 8005d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	60fb      	str	r3, [r7, #12]
 8005d28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005d2a:	23c0      	movs	r3, #192	; 0xc0
 8005d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d2e:	2302      	movs	r3, #2
 8005d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d32:	2300      	movs	r3, #0
 8005d34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d36:	2300      	movs	r3, #0
 8005d38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005d3a:	2302      	movs	r3, #2
 8005d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d3e:	f107 031c 	add.w	r3, r7, #28
 8005d42:	4619      	mov	r1, r3
 8005d44:	4805      	ldr	r0, [pc, #20]	; (8005d5c <HAL_TIM_Encoder_MspInit+0xf0>)
 8005d46:	f001 fd51 	bl	80077ec <HAL_GPIO_Init>
}
 8005d4a:	bf00      	nop
 8005d4c:	3730      	adds	r7, #48	; 0x30
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	40000400 	.word	0x40000400
 8005d58:	40023800 	.word	0x40023800
 8005d5c:	40020400 	.word	0x40020400
 8005d60:	40000800 	.word	0x40000800

08005d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a1c      	ldr	r2, [pc, #112]	; (8005de4 <HAL_TIM_Base_MspInit+0x80>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d116      	bne.n	8005da4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	4b1b      	ldr	r3, [pc, #108]	; (8005de8 <HAL_TIM_Base_MspInit+0x84>)
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7e:	4a1a      	ldr	r2, [pc, #104]	; (8005de8 <HAL_TIM_Base_MspInit+0x84>)
 8005d80:	f043 0310 	orr.w	r3, r3, #16
 8005d84:	6413      	str	r3, [r2, #64]	; 0x40
 8005d86:	4b18      	ldr	r3, [pc, #96]	; (8005de8 <HAL_TIM_Base_MspInit+0x84>)
 8005d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d8a:	f003 0310 	and.w	r3, r3, #16
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005d92:	2200      	movs	r2, #0
 8005d94:	2101      	movs	r1, #1
 8005d96:	2036      	movs	r0, #54	; 0x36
 8005d98:	f000 ff99 	bl	8006cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005d9c:	2036      	movs	r0, #54	; 0x36
 8005d9e:	f000 ffb2 	bl	8006d06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8005da2:	e01a      	b.n	8005dda <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a10      	ldr	r2, [pc, #64]	; (8005dec <HAL_TIM_Base_MspInit+0x88>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d115      	bne.n	8005dda <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005dae:	2300      	movs	r3, #0
 8005db0:	60bb      	str	r3, [r7, #8]
 8005db2:	4b0d      	ldr	r3, [pc, #52]	; (8005de8 <HAL_TIM_Base_MspInit+0x84>)
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	4a0c      	ldr	r2, [pc, #48]	; (8005de8 <HAL_TIM_Base_MspInit+0x84>)
 8005db8:	f043 0320 	orr.w	r3, r3, #32
 8005dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8005dbe:	4b0a      	ldr	r3, [pc, #40]	; (8005de8 <HAL_TIM_Base_MspInit+0x84>)
 8005dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc2:	f003 0320 	and.w	r3, r3, #32
 8005dc6:	60bb      	str	r3, [r7, #8]
 8005dc8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005dca:	2200      	movs	r2, #0
 8005dcc:	2100      	movs	r1, #0
 8005dce:	2037      	movs	r0, #55	; 0x37
 8005dd0:	f000 ff7d 	bl	8006cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005dd4:	2037      	movs	r0, #55	; 0x37
 8005dd6:	f000 ff96 	bl	8006d06 <HAL_NVIC_EnableIRQ>
}
 8005dda:	bf00      	nop
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	40001000 	.word	0x40001000
 8005de8:	40023800 	.word	0x40023800
 8005dec:	40001400 	.word	0x40001400

08005df0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b08a      	sub	sp, #40	; 0x28
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005df8:	f107 0314 	add.w	r3, r7, #20
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	601a      	str	r2, [r3, #0]
 8005e00:	605a      	str	r2, [r3, #4]
 8005e02:	609a      	str	r2, [r3, #8]
 8005e04:	60da      	str	r2, [r3, #12]
 8005e06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a25      	ldr	r2, [pc, #148]	; (8005ea4 <HAL_TIM_MspPostInit+0xb4>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d11f      	bne.n	8005e52 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e12:	2300      	movs	r3, #0
 8005e14:	613b      	str	r3, [r7, #16]
 8005e16:	4b24      	ldr	r3, [pc, #144]	; (8005ea8 <HAL_TIM_MspPostInit+0xb8>)
 8005e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e1a:	4a23      	ldr	r2, [pc, #140]	; (8005ea8 <HAL_TIM_MspPostInit+0xb8>)
 8005e1c:	f043 0301 	orr.w	r3, r3, #1
 8005e20:	6313      	str	r3, [r2, #48]	; 0x30
 8005e22:	4b21      	ldr	r3, [pc, #132]	; (8005ea8 <HAL_TIM_MspPostInit+0xb8>)
 8005e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	613b      	str	r3, [r7, #16]
 8005e2c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005e2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e34:	2302      	movs	r3, #2
 8005e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005e40:	2301      	movs	r3, #1
 8005e42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e44:	f107 0314 	add.w	r3, r7, #20
 8005e48:	4619      	mov	r1, r3
 8005e4a:	4818      	ldr	r0, [pc, #96]	; (8005eac <HAL_TIM_MspPostInit+0xbc>)
 8005e4c:	f001 fcce 	bl	80077ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8005e50:	e023      	b.n	8005e9a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM8)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a16      	ldr	r2, [pc, #88]	; (8005eb0 <HAL_TIM_MspPostInit+0xc0>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d11e      	bne.n	8005e9a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	60fb      	str	r3, [r7, #12]
 8005e60:	4b11      	ldr	r3, [pc, #68]	; (8005ea8 <HAL_TIM_MspPostInit+0xb8>)
 8005e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e64:	4a10      	ldr	r2, [pc, #64]	; (8005ea8 <HAL_TIM_MspPostInit+0xb8>)
 8005e66:	f043 0304 	orr.w	r3, r3, #4
 8005e6a:	6313      	str	r3, [r2, #48]	; 0x30
 8005e6c:	4b0e      	ldr	r3, [pc, #56]	; (8005ea8 <HAL_TIM_MspPostInit+0xb8>)
 8005e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e70:	f003 0304 	and.w	r3, r3, #4
 8005e74:	60fb      	str	r3, [r7, #12]
 8005e76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8005e78:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8005e7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e7e:	2302      	movs	r3, #2
 8005e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e86:	2300      	movs	r3, #0
 8005e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e8e:	f107 0314 	add.w	r3, r7, #20
 8005e92:	4619      	mov	r1, r3
 8005e94:	4807      	ldr	r0, [pc, #28]	; (8005eb4 <HAL_TIM_MspPostInit+0xc4>)
 8005e96:	f001 fca9 	bl	80077ec <HAL_GPIO_Init>
}
 8005e9a:	bf00      	nop
 8005e9c:	3728      	adds	r7, #40	; 0x28
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40023800 	.word	0x40023800
 8005eac:	40020000 	.word	0x40020000
 8005eb0:	40010400 	.word	0x40010400
 8005eb4:	40020800 	.word	0x40020800

08005eb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b08a      	sub	sp, #40	; 0x28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec0:	f107 0314 	add.w	r3, r7, #20
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]
 8005ec8:	605a      	str	r2, [r3, #4]
 8005eca:	609a      	str	r2, [r3, #8]
 8005ecc:	60da      	str	r2, [r3, #12]
 8005ece:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a19      	ldr	r2, [pc, #100]	; (8005f3c <HAL_UART_MspInit+0x84>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d12c      	bne.n	8005f34 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005eda:	2300      	movs	r3, #0
 8005edc:	613b      	str	r3, [r7, #16]
 8005ede:	4b18      	ldr	r3, [pc, #96]	; (8005f40 <HAL_UART_MspInit+0x88>)
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee2:	4a17      	ldr	r2, [pc, #92]	; (8005f40 <HAL_UART_MspInit+0x88>)
 8005ee4:	f043 0310 	orr.w	r3, r3, #16
 8005ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8005eea:	4b15      	ldr	r3, [pc, #84]	; (8005f40 <HAL_UART_MspInit+0x88>)
 8005eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eee:	f003 0310 	and.w	r3, r3, #16
 8005ef2:	613b      	str	r3, [r7, #16]
 8005ef4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	4b11      	ldr	r3, [pc, #68]	; (8005f40 <HAL_UART_MspInit+0x88>)
 8005efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005efe:	4a10      	ldr	r2, [pc, #64]	; (8005f40 <HAL_UART_MspInit+0x88>)
 8005f00:	f043 0301 	orr.w	r3, r3, #1
 8005f04:	6313      	str	r3, [r2, #48]	; 0x30
 8005f06:	4b0e      	ldr	r3, [pc, #56]	; (8005f40 <HAL_UART_MspInit+0x88>)
 8005f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f0a:	f003 0301 	and.w	r3, r3, #1
 8005f0e:	60fb      	str	r3, [r7, #12]
 8005f10:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005f12:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f18:	2302      	movs	r3, #2
 8005f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f20:	2303      	movs	r3, #3
 8005f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005f24:	2307      	movs	r3, #7
 8005f26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f28:	f107 0314 	add.w	r3, r7, #20
 8005f2c:	4619      	mov	r1, r3
 8005f2e:	4805      	ldr	r0, [pc, #20]	; (8005f44 <HAL_UART_MspInit+0x8c>)
 8005f30:	f001 fc5c 	bl	80077ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005f34:	bf00      	nop
 8005f36:	3728      	adds	r7, #40	; 0x28
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	40011000 	.word	0x40011000
 8005f40:	40023800 	.word	0x40023800
 8005f44:	40020000 	.word	0x40020000

08005f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005f4c:	e7fe      	b.n	8005f4c <NMI_Handler+0x4>

08005f4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005f4e:	b480      	push	{r7}
 8005f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f52:	e7fe      	b.n	8005f52 <HardFault_Handler+0x4>

08005f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005f54:	b480      	push	{r7}
 8005f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005f58:	e7fe      	b.n	8005f58 <MemManage_Handler+0x4>

08005f5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f5e:	e7fe      	b.n	8005f5e <BusFault_Handler+0x4>

08005f60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005f64:	e7fe      	b.n	8005f64 <UsageFault_Handler+0x4>

08005f66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005f66:	b480      	push	{r7}
 8005f68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005f6a:	bf00      	nop
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005f74:	b480      	push	{r7}
 8005f76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005f78:	bf00      	nop
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005f82:	b480      	push	{r7}
 8005f84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005f86:	bf00      	nop
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f94:	f000 f98a 	bl	80062ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f98:	bf00      	nop
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005fa0:	4802      	ldr	r0, [pc, #8]	; (8005fac <TIM6_DAC_IRQHandler+0x10>)
 8005fa2:	f003 fa38 	bl	8009416 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005fa6:	bf00      	nop
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	2001e308 	.word	0x2001e308

08005fb0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005fb4:	4802      	ldr	r0, [pc, #8]	; (8005fc0 <TIM7_IRQHandler+0x10>)
 8005fb6:	f003 fa2e 	bl	8009416 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005fba:	bf00      	nop
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	2001e3f0 	.word	0x2001e3f0

08005fc4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005fc8:	4802      	ldr	r0, [pc, #8]	; (8005fd4 <DMA2_Stream0_IRQHandler+0x10>)
 8005fca:	f000 ffbd 	bl	8006f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005fce:	bf00      	nop
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	2001e2a8 	.word	0x2001e2a8

08005fd8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005fdc:	4802      	ldr	r0, [pc, #8]	; (8005fe8 <DMA2_Stream2_IRQHandler+0x10>)
 8005fde:	f000 ffb3 	bl	8006f48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005fe2:	bf00      	nop
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	2001e390 	.word	0x2001e390

08005fec <getSwitchStatus>:
 */

#include "switch.h"

uint16_t getSwitchStatus(uint8_t position)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	71fb      	strb	r3, [r7, #7]

	uint16_t ret = 0;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	81fb      	strh	r3, [r7, #14]

	if(position == 'R' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12) == 0){                      //sw3
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	2b52      	cmp	r3, #82	; 0x52
 8005ffe:	d10a      	bne.n	8006016 <getSwitchStatus+0x2a>
 8006000:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006004:	480d      	ldr	r0, [pc, #52]	; (800603c <getSwitchStatus+0x50>)
 8006006:	f001 fd8b 	bl	8007b20 <HAL_GPIO_ReadPin>
 800600a:	4603      	mov	r3, r0
 800600c:	2b00      	cmp	r3, #0
 800600e:	d102      	bne.n	8006016 <getSwitchStatus+0x2a>
		ret = 1;
 8006010:	2301      	movs	r3, #1
 8006012:	81fb      	strh	r3, [r7, #14]
 8006014:	e00c      	b.n	8006030 <getSwitchStatus+0x44>
	}
	else if (position == 'L' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8) == 0){                 //sw2
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	2b4c      	cmp	r3, #76	; 0x4c
 800601a:	d109      	bne.n	8006030 <getSwitchStatus+0x44>
 800601c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006020:	4806      	ldr	r0, [pc, #24]	; (800603c <getSwitchStatus+0x50>)
 8006022:	f001 fd7d 	bl	8007b20 <HAL_GPIO_ReadPin>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d101      	bne.n	8006030 <getSwitchStatus+0x44>
		ret = 1;
 800602c:	2301      	movs	r3, #1
 800602e:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 8006030:	89fb      	ldrh	r3, [r7, #14]

}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
 800603a:	bf00      	nop
 800603c:	40020000 	.word	0x40020000

08006040 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800604c:	2300      	movs	r3, #0
 800604e:	617b      	str	r3, [r7, #20]
 8006050:	e00a      	b.n	8006068 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006052:	f3af 8000 	nop.w
 8006056:	4601      	mov	r1, r0
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	60ba      	str	r2, [r7, #8]
 800605e:	b2ca      	uxtb	r2, r1
 8006060:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	3301      	adds	r3, #1
 8006066:	617b      	str	r3, [r7, #20]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	429a      	cmp	r2, r3
 800606e:	dbf0      	blt.n	8006052 <_read+0x12>
	}

return len;
 8006070:	687b      	ldr	r3, [r7, #4]
}
 8006072:	4618      	mov	r0, r3
 8006074:	3718      	adds	r7, #24
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b086      	sub	sp, #24
 800607e:	af00      	add	r7, sp, #0
 8006080:	60f8      	str	r0, [r7, #12]
 8006082:	60b9      	str	r1, [r7, #8]
 8006084:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006086:	2300      	movs	r3, #0
 8006088:	617b      	str	r3, [r7, #20]
 800608a:	e009      	b.n	80060a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	60ba      	str	r2, [r7, #8]
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	4618      	mov	r0, r3
 8006096:	f7fd fa85 	bl	80035a4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	3301      	adds	r3, #1
 800609e:	617b      	str	r3, [r7, #20]
 80060a0:	697a      	ldr	r2, [r7, #20]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	dbf1      	blt.n	800608c <_write+0x12>
	}
	return len;
 80060a8:	687b      	ldr	r3, [r7, #4]
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <_close>:

int _close(int file)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b083      	sub	sp, #12
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
	return -1;
 80060ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80060be:	4618      	mov	r0, r3
 80060c0:	370c      	adds	r7, #12
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr

080060ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
 80060d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80060da:	605a      	str	r2, [r3, #4]
	return 0;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr

080060ea <_isatty>:

int _isatty(int file)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b083      	sub	sp, #12
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
	return 1;
 80060f2:	2301      	movs	r3, #1
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
	return 0;
 800610c:	2300      	movs	r3, #0
}
 800610e:	4618      	mov	r0, r3
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
	...

0800611c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006124:	4a14      	ldr	r2, [pc, #80]	; (8006178 <_sbrk+0x5c>)
 8006126:	4b15      	ldr	r3, [pc, #84]	; (800617c <_sbrk+0x60>)
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006130:	4b13      	ldr	r3, [pc, #76]	; (8006180 <_sbrk+0x64>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d102      	bne.n	800613e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006138:	4b11      	ldr	r3, [pc, #68]	; (8006180 <_sbrk+0x64>)
 800613a:	4a12      	ldr	r2, [pc, #72]	; (8006184 <_sbrk+0x68>)
 800613c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800613e:	4b10      	ldr	r3, [pc, #64]	; (8006180 <_sbrk+0x64>)
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4413      	add	r3, r2
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	429a      	cmp	r2, r3
 800614a:	d207      	bcs.n	800615c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800614c:	f004 fb5e 	bl	800a80c <__errno>
 8006150:	4602      	mov	r2, r0
 8006152:	230c      	movs	r3, #12
 8006154:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8006156:	f04f 33ff 	mov.w	r3, #4294967295
 800615a:	e009      	b.n	8006170 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800615c:	4b08      	ldr	r3, [pc, #32]	; (8006180 <_sbrk+0x64>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006162:	4b07      	ldr	r3, [pc, #28]	; (8006180 <_sbrk+0x64>)
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4413      	add	r3, r2
 800616a:	4a05      	ldr	r2, [pc, #20]	; (8006180 <_sbrk+0x64>)
 800616c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800616e:	68fb      	ldr	r3, [r7, #12]
}
 8006170:	4618      	mov	r0, r3
 8006172:	3718      	adds	r7, #24
 8006174:	46bd      	mov	sp, r7
 8006176:	bd80      	pop	{r7, pc}
 8006178:	20020000 	.word	0x20020000
 800617c:	00000400 	.word	0x00000400
 8006180:	2001df28 	.word	0x2001df28
 8006184:	2001e468 	.word	0x2001e468

08006188 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006188:	b480      	push	{r7}
 800618a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800618c:	4b08      	ldr	r3, [pc, #32]	; (80061b0 <SystemInit+0x28>)
 800618e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006192:	4a07      	ldr	r2, [pc, #28]	; (80061b0 <SystemInit+0x28>)
 8006194:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006198:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800619c:	4b04      	ldr	r3, [pc, #16]	; (80061b0 <SystemInit+0x28>)
 800619e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80061a2:	609a      	str	r2, [r3, #8]
#endif
}
 80061a4:	bf00      	nop
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr
 80061ae:	bf00      	nop
 80061b0:	e000ed00 	.word	0xe000ed00

080061b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80061b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80061ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80061b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80061ba:	e003      	b.n	80061c4 <LoopCopyDataInit>

080061bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80061bc:	4b0c      	ldr	r3, [pc, #48]	; (80061f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80061be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80061c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80061c2:	3104      	adds	r1, #4

080061c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80061c4:	480b      	ldr	r0, [pc, #44]	; (80061f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80061c6:	4b0c      	ldr	r3, [pc, #48]	; (80061f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80061c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80061ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80061cc:	d3f6      	bcc.n	80061bc <CopyDataInit>
  ldr  r2, =_sbss
 80061ce:	4a0b      	ldr	r2, [pc, #44]	; (80061fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80061d0:	e002      	b.n	80061d8 <LoopFillZerobss>

080061d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80061d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80061d4:	f842 3b04 	str.w	r3, [r2], #4

080061d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80061d8:	4b09      	ldr	r3, [pc, #36]	; (8006200 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80061da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80061dc:	d3f9      	bcc.n	80061d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80061de:	f7ff ffd3 	bl	8006188 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80061e2:	f004 fb19 	bl	800a818 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80061e6:	f7fd fa57 	bl	8003698 <main>
  bx  lr    
 80061ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80061ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80061f0:	0800f0e0 	.word	0x0800f0e0
  ldr  r0, =_sdata
 80061f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80061f8:	20000210 	.word	0x20000210
  ldr  r2, =_sbss
 80061fc:	20000210 	.word	0x20000210
  ldr  r3, = _ebss
 8006200:	2001e468 	.word	0x2001e468

08006204 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006204:	e7fe      	b.n	8006204 <ADC_IRQHandler>
	...

08006208 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800620c:	4b0e      	ldr	r3, [pc, #56]	; (8006248 <HAL_Init+0x40>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a0d      	ldr	r2, [pc, #52]	; (8006248 <HAL_Init+0x40>)
 8006212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006216:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006218:	4b0b      	ldr	r3, [pc, #44]	; (8006248 <HAL_Init+0x40>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a0a      	ldr	r2, [pc, #40]	; (8006248 <HAL_Init+0x40>)
 800621e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006222:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006224:	4b08      	ldr	r3, [pc, #32]	; (8006248 <HAL_Init+0x40>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a07      	ldr	r2, [pc, #28]	; (8006248 <HAL_Init+0x40>)
 800622a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800622e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006230:	2003      	movs	r0, #3
 8006232:	f000 fd41 	bl	8006cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006236:	2000      	movs	r0, #0
 8006238:	f000 f808 	bl	800624c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800623c:	f7ff fb10 	bl	8005860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	40023c00 	.word	0x40023c00

0800624c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b082      	sub	sp, #8
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006254:	4b12      	ldr	r3, [pc, #72]	; (80062a0 <HAL_InitTick+0x54>)
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	4b12      	ldr	r3, [pc, #72]	; (80062a4 <HAL_InitTick+0x58>)
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	4619      	mov	r1, r3
 800625e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006262:	fbb3 f3f1 	udiv	r3, r3, r1
 8006266:	fbb2 f3f3 	udiv	r3, r2, r3
 800626a:	4618      	mov	r0, r3
 800626c:	f000 fd59 	bl	8006d22 <HAL_SYSTICK_Config>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d001      	beq.n	800627a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e00e      	b.n	8006298 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2b0f      	cmp	r3, #15
 800627e:	d80a      	bhi.n	8006296 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006280:	2200      	movs	r2, #0
 8006282:	6879      	ldr	r1, [r7, #4]
 8006284:	f04f 30ff 	mov.w	r0, #4294967295
 8006288:	f000 fd21 	bl	8006cce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800628c:	4a06      	ldr	r2, [pc, #24]	; (80062a8 <HAL_InitTick+0x5c>)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006292:	2300      	movs	r3, #0
 8006294:	e000      	b.n	8006298 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
}
 8006298:	4618      	mov	r0, r3
 800629a:	3708      	adds	r7, #8
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}
 80062a0:	20000034 	.word	0x20000034
 80062a4:	2000003c 	.word	0x2000003c
 80062a8:	20000038 	.word	0x20000038

080062ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80062b0:	4b06      	ldr	r3, [pc, #24]	; (80062cc <HAL_IncTick+0x20>)
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	461a      	mov	r2, r3
 80062b6:	4b06      	ldr	r3, [pc, #24]	; (80062d0 <HAL_IncTick+0x24>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4413      	add	r3, r2
 80062bc:	4a04      	ldr	r2, [pc, #16]	; (80062d0 <HAL_IncTick+0x24>)
 80062be:	6013      	str	r3, [r2, #0]
}
 80062c0:	bf00      	nop
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	2000003c 	.word	0x2000003c
 80062d0:	2001e440 	.word	0x2001e440

080062d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80062d4:	b480      	push	{r7}
 80062d6:	af00      	add	r7, sp, #0
  return uwTick;
 80062d8:	4b03      	ldr	r3, [pc, #12]	; (80062e8 <HAL_GetTick+0x14>)
 80062da:	681b      	ldr	r3, [r3, #0]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	2001e440 	.word	0x2001e440

080062ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062f4:	f7ff ffee 	bl	80062d4 <HAL_GetTick>
 80062f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006304:	d005      	beq.n	8006312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006306:	4b09      	ldr	r3, [pc, #36]	; (800632c <HAL_Delay+0x40>)
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	461a      	mov	r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	4413      	add	r3, r2
 8006310:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006312:	bf00      	nop
 8006314:	f7ff ffde 	bl	80062d4 <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	429a      	cmp	r2, r3
 8006322:	d8f7      	bhi.n	8006314 <HAL_Delay+0x28>
  {
  }
}
 8006324:	bf00      	nop
 8006326:	3710      	adds	r7, #16
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}
 800632c:	2000003c 	.word	0x2000003c

08006330 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006338:	2300      	movs	r3, #0
 800633a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d101      	bne.n	8006346 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e033      	b.n	80063ae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634a:	2b00      	cmp	r3, #0
 800634c:	d109      	bne.n	8006362 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f7ff faae 	bl	80058b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2200      	movs	r2, #0
 800635e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	f003 0310 	and.w	r3, r3, #16
 800636a:	2b00      	cmp	r3, #0
 800636c:	d118      	bne.n	80063a0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006376:	f023 0302 	bic.w	r3, r3, #2
 800637a:	f043 0202 	orr.w	r2, r3, #2
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fa4a 	bl	800681c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006392:	f023 0303 	bic.w	r3, r3, #3
 8006396:	f043 0201 	orr.w	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	641a      	str	r2, [r3, #64]	; 0x40
 800639e:	e001      	b.n	80063a4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80063ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
	...

080063b8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80063c4:	2300      	movs	r3, #0
 80063c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d101      	bne.n	80063d6 <HAL_ADC_Start_DMA+0x1e>
 80063d2:	2302      	movs	r3, #2
 80063d4:	e0cc      	b.n	8006570 <HAL_ADC_Start_DMA+0x1b8>
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	f003 0301 	and.w	r3, r3, #1
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d018      	beq.n	800641e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	689a      	ldr	r2, [r3, #8]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f042 0201 	orr.w	r2, r2, #1
 80063fa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80063fc:	4b5e      	ldr	r3, [pc, #376]	; (8006578 <HAL_ADC_Start_DMA+0x1c0>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a5e      	ldr	r2, [pc, #376]	; (800657c <HAL_ADC_Start_DMA+0x1c4>)
 8006402:	fba2 2303 	umull	r2, r3, r2, r3
 8006406:	0c9a      	lsrs	r2, r3, #18
 8006408:	4613      	mov	r3, r2
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	4413      	add	r3, r2
 800640e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006410:	e002      	b.n	8006418 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	3b01      	subs	r3, #1
 8006416:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1f9      	bne.n	8006412 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b01      	cmp	r3, #1
 800642a:	f040 80a0 	bne.w	800656e <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006432:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006436:	f023 0301 	bic.w	r3, r3, #1
 800643a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800644c:	2b00      	cmp	r3, #0
 800644e:	d007      	beq.n	8006460 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006454:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006458:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006464:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800646c:	d106      	bne.n	800647c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006472:	f023 0206 	bic.w	r2, r3, #6
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	645a      	str	r2, [r3, #68]	; 0x44
 800647a:	e002      	b.n	8006482 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800648a:	4b3d      	ldr	r3, [pc, #244]	; (8006580 <HAL_ADC_Start_DMA+0x1c8>)
 800648c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006492:	4a3c      	ldr	r2, [pc, #240]	; (8006584 <HAL_ADC_Start_DMA+0x1cc>)
 8006494:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649a:	4a3b      	ldr	r2, [pc, #236]	; (8006588 <HAL_ADC_Start_DMA+0x1d0>)
 800649c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a2:	4a3a      	ldr	r2, [pc, #232]	; (800658c <HAL_ADC_Start_DMA+0x1d4>)
 80064a4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80064ae:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	685a      	ldr	r2, [r3, #4]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80064be:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689a      	ldr	r2, [r3, #8]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064ce:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	334c      	adds	r3, #76	; 0x4c
 80064da:	4619      	mov	r1, r3
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f000 fcda 	bl	8006e98 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f003 031f 	and.w	r3, r3, #31
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d12a      	bne.n	8006546 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a26      	ldr	r2, [pc, #152]	; (8006590 <HAL_ADC_Start_DMA+0x1d8>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d015      	beq.n	8006526 <HAL_ADC_Start_DMA+0x16e>
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a25      	ldr	r2, [pc, #148]	; (8006594 <HAL_ADC_Start_DMA+0x1dc>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d105      	bne.n	8006510 <HAL_ADC_Start_DMA+0x158>
 8006504:	4b1e      	ldr	r3, [pc, #120]	; (8006580 <HAL_ADC_Start_DMA+0x1c8>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f003 031f 	and.w	r3, r3, #31
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00a      	beq.n	8006526 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a20      	ldr	r2, [pc, #128]	; (8006598 <HAL_ADC_Start_DMA+0x1e0>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d129      	bne.n	800656e <HAL_ADC_Start_DMA+0x1b6>
 800651a:	4b19      	ldr	r3, [pc, #100]	; (8006580 <HAL_ADC_Start_DMA+0x1c8>)
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f003 031f 	and.w	r3, r3, #31
 8006522:	2b0f      	cmp	r3, #15
 8006524:	d823      	bhi.n	800656e <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006530:	2b00      	cmp	r3, #0
 8006532:	d11c      	bne.n	800656e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689a      	ldr	r2, [r3, #8]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006542:	609a      	str	r2, [r3, #8]
 8006544:	e013      	b.n	800656e <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a11      	ldr	r2, [pc, #68]	; (8006590 <HAL_ADC_Start_DMA+0x1d8>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d10e      	bne.n	800656e <HAL_ADC_Start_DMA+0x1b6>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d107      	bne.n	800656e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	689a      	ldr	r2, [r3, #8]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800656c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800656e:	2300      	movs	r3, #0
}
 8006570:	4618      	mov	r0, r3
 8006572:	3718      	adds	r7, #24
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}
 8006578:	20000034 	.word	0x20000034
 800657c:	431bde83 	.word	0x431bde83
 8006580:	40012300 	.word	0x40012300
 8006584:	08006a15 	.word	0x08006a15
 8006588:	08006acf 	.word	0x08006acf
 800658c:	08006aeb 	.word	0x08006aeb
 8006590:	40012000 	.word	0x40012000
 8006594:	40012100 	.word	0x40012100
 8006598:	40012200 	.word	0x40012200

0800659c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b083      	sub	sp, #12
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr

080065d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80065d8:	b480      	push	{r7}
 80065da:	b085      	sub	sp, #20
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
 80065e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80065e2:	2300      	movs	r3, #0
 80065e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d101      	bne.n	80065f4 <HAL_ADC_ConfigChannel+0x1c>
 80065f0:	2302      	movs	r3, #2
 80065f2:	e105      	b.n	8006800 <HAL_ADC_ConfigChannel+0x228>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b09      	cmp	r3, #9
 8006602:	d925      	bls.n	8006650 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68d9      	ldr	r1, [r3, #12]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	b29b      	uxth	r3, r3
 8006610:	461a      	mov	r2, r3
 8006612:	4613      	mov	r3, r2
 8006614:	005b      	lsls	r3, r3, #1
 8006616:	4413      	add	r3, r2
 8006618:	3b1e      	subs	r3, #30
 800661a:	2207      	movs	r2, #7
 800661c:	fa02 f303 	lsl.w	r3, r2, r3
 8006620:	43da      	mvns	r2, r3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	400a      	ands	r2, r1
 8006628:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68d9      	ldr	r1, [r3, #12]
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	689a      	ldr	r2, [r3, #8]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	b29b      	uxth	r3, r3
 800663a:	4618      	mov	r0, r3
 800663c:	4603      	mov	r3, r0
 800663e:	005b      	lsls	r3, r3, #1
 8006640:	4403      	add	r3, r0
 8006642:	3b1e      	subs	r3, #30
 8006644:	409a      	lsls	r2, r3
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	60da      	str	r2, [r3, #12]
 800664e:	e022      	b.n	8006696 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6919      	ldr	r1, [r3, #16]
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	b29b      	uxth	r3, r3
 800665c:	461a      	mov	r2, r3
 800665e:	4613      	mov	r3, r2
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	4413      	add	r3, r2
 8006664:	2207      	movs	r2, #7
 8006666:	fa02 f303 	lsl.w	r3, r2, r3
 800666a:	43da      	mvns	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	400a      	ands	r2, r1
 8006672:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6919      	ldr	r1, [r3, #16]
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	689a      	ldr	r2, [r3, #8]
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	b29b      	uxth	r3, r3
 8006684:	4618      	mov	r0, r3
 8006686:	4603      	mov	r3, r0
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	4403      	add	r3, r0
 800668c:	409a      	lsls	r2, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	430a      	orrs	r2, r1
 8006694:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	2b06      	cmp	r3, #6
 800669c:	d824      	bhi.n	80066e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685a      	ldr	r2, [r3, #4]
 80066a8:	4613      	mov	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4413      	add	r3, r2
 80066ae:	3b05      	subs	r3, #5
 80066b0:	221f      	movs	r2, #31
 80066b2:	fa02 f303 	lsl.w	r3, r2, r3
 80066b6:	43da      	mvns	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	400a      	ands	r2, r1
 80066be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	4618      	mov	r0, r3
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	4613      	mov	r3, r2
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	4413      	add	r3, r2
 80066d8:	3b05      	subs	r3, #5
 80066da:	fa00 f203 	lsl.w	r2, r0, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	430a      	orrs	r2, r1
 80066e4:	635a      	str	r2, [r3, #52]	; 0x34
 80066e6:	e04c      	b.n	8006782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	2b0c      	cmp	r3, #12
 80066ee:	d824      	bhi.n	800673a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	685a      	ldr	r2, [r3, #4]
 80066fa:	4613      	mov	r3, r2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	4413      	add	r3, r2
 8006700:	3b23      	subs	r3, #35	; 0x23
 8006702:	221f      	movs	r2, #31
 8006704:	fa02 f303 	lsl.w	r3, r2, r3
 8006708:	43da      	mvns	r2, r3
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	400a      	ands	r2, r1
 8006710:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	b29b      	uxth	r3, r3
 800671e:	4618      	mov	r0, r3
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	685a      	ldr	r2, [r3, #4]
 8006724:	4613      	mov	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4413      	add	r3, r2
 800672a:	3b23      	subs	r3, #35	; 0x23
 800672c:	fa00 f203 	lsl.w	r2, r0, r3
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	430a      	orrs	r2, r1
 8006736:	631a      	str	r2, [r3, #48]	; 0x30
 8006738:	e023      	b.n	8006782 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	4613      	mov	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4413      	add	r3, r2
 800674a:	3b41      	subs	r3, #65	; 0x41
 800674c:	221f      	movs	r2, #31
 800674e:	fa02 f303 	lsl.w	r3, r2, r3
 8006752:	43da      	mvns	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	400a      	ands	r2, r1
 800675a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	b29b      	uxth	r3, r3
 8006768:	4618      	mov	r0, r3
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	685a      	ldr	r2, [r3, #4]
 800676e:	4613      	mov	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4413      	add	r3, r2
 8006774:	3b41      	subs	r3, #65	; 0x41
 8006776:	fa00 f203 	lsl.w	r2, r0, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	430a      	orrs	r2, r1
 8006780:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006782:	4b22      	ldr	r3, [pc, #136]	; (800680c <HAL_ADC_ConfigChannel+0x234>)
 8006784:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a21      	ldr	r2, [pc, #132]	; (8006810 <HAL_ADC_ConfigChannel+0x238>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d109      	bne.n	80067a4 <HAL_ADC_ConfigChannel+0x1cc>
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2b12      	cmp	r3, #18
 8006796:	d105      	bne.n	80067a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a19      	ldr	r2, [pc, #100]	; (8006810 <HAL_ADC_ConfigChannel+0x238>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d123      	bne.n	80067f6 <HAL_ADC_ConfigChannel+0x21e>
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b10      	cmp	r3, #16
 80067b4:	d003      	beq.n	80067be <HAL_ADC_ConfigChannel+0x1e6>
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2b11      	cmp	r3, #17
 80067bc:	d11b      	bne.n	80067f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b10      	cmp	r3, #16
 80067d0:	d111      	bne.n	80067f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80067d2:	4b10      	ldr	r3, [pc, #64]	; (8006814 <HAL_ADC_ConfigChannel+0x23c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a10      	ldr	r2, [pc, #64]	; (8006818 <HAL_ADC_ConfigChannel+0x240>)
 80067d8:	fba2 2303 	umull	r2, r3, r2, r3
 80067dc:	0c9a      	lsrs	r2, r3, #18
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	005b      	lsls	r3, r3, #1
 80067e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80067e8:	e002      	b.n	80067f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	3b01      	subs	r3, #1
 80067ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1f9      	bne.n	80067ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3714      	adds	r7, #20
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr
 800680c:	40012300 	.word	0x40012300
 8006810:	40012000 	.word	0x40012000
 8006814:	20000034 	.word	0x20000034
 8006818:	431bde83 	.word	0x431bde83

0800681c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006824:	4b79      	ldr	r3, [pc, #484]	; (8006a0c <ADC_Init+0x1f0>)
 8006826:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	685a      	ldr	r2, [r3, #4]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	431a      	orrs	r2, r3
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006850:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	6859      	ldr	r1, [r3, #4]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	021a      	lsls	r2, r3, #8
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	430a      	orrs	r2, r1
 8006864:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006874:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6859      	ldr	r1, [r3, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	689a      	ldr	r2, [r3, #8]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	430a      	orrs	r2, r1
 8006886:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	689a      	ldr	r2, [r3, #8]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006896:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	6899      	ldr	r1, [r3, #8]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	68da      	ldr	r2, [r3, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	430a      	orrs	r2, r1
 80068a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ae:	4a58      	ldr	r2, [pc, #352]	; (8006a10 <ADC_Init+0x1f4>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d022      	beq.n	80068fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	689a      	ldr	r2, [r3, #8]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80068c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6899      	ldr	r1, [r3, #8]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	430a      	orrs	r2, r1
 80068d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	689a      	ldr	r2, [r3, #8]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80068e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6899      	ldr	r1, [r3, #8]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	430a      	orrs	r2, r1
 80068f6:	609a      	str	r2, [r3, #8]
 80068f8:	e00f      	b.n	800691a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	689a      	ldr	r2, [r3, #8]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006908:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006918:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	689a      	ldr	r2, [r3, #8]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f022 0202 	bic.w	r2, r2, #2
 8006928:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6899      	ldr	r1, [r3, #8]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	7e1b      	ldrb	r3, [r3, #24]
 8006934:	005a      	lsls	r2, r3, #1
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	430a      	orrs	r2, r1
 800693c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d01b      	beq.n	8006980 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685a      	ldr	r2, [r3, #4]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006956:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685a      	ldr	r2, [r3, #4]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006966:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6859      	ldr	r1, [r3, #4]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006972:	3b01      	subs	r3, #1
 8006974:	035a      	lsls	r2, r3, #13
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	430a      	orrs	r2, r1
 800697c:	605a      	str	r2, [r3, #4]
 800697e:	e007      	b.n	8006990 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	685a      	ldr	r2, [r3, #4]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800698e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800699e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	69db      	ldr	r3, [r3, #28]
 80069aa:	3b01      	subs	r3, #1
 80069ac:	051a      	lsls	r2, r3, #20
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	430a      	orrs	r2, r1
 80069b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	689a      	ldr	r2, [r3, #8]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80069c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6899      	ldr	r1, [r3, #8]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80069d2:	025a      	lsls	r2, r3, #9
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	430a      	orrs	r2, r1
 80069da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	689a      	ldr	r2, [r3, #8]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6899      	ldr	r1, [r3, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	695b      	ldr	r3, [r3, #20]
 80069f6:	029a      	lsls	r2, r3, #10
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	430a      	orrs	r2, r1
 80069fe:	609a      	str	r2, [r3, #8]
}
 8006a00:	bf00      	nop
 8006a02:	3714      	adds	r7, #20
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr
 8006a0c:	40012300 	.word	0x40012300
 8006a10:	0f000001 	.word	0x0f000001

08006a14 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a20:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a26:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d13c      	bne.n	8006aa8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d12b      	bne.n	8006aa0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d127      	bne.n	8006aa0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a56:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d006      	beq.n	8006a6c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d119      	bne.n	8006aa0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f022 0220 	bic.w	r2, r2, #32
 8006a7a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d105      	bne.n	8006aa0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a98:	f043 0201 	orr.w	r2, r3, #1
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006aa0:	68f8      	ldr	r0, [r7, #12]
 8006aa2:	f7ff fd7b 	bl	800659c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006aa6:	e00e      	b.n	8006ac6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aac:	f003 0310 	and.w	r3, r3, #16
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d003      	beq.n	8006abc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f7ff fd85 	bl	80065c4 <HAL_ADC_ErrorCallback>
}
 8006aba:	e004      	b.n	8006ac6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	4798      	blx	r3
}
 8006ac6:	bf00      	nop
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b084      	sub	sp, #16
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ada:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	f7ff fd67 	bl	80065b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006ae2:	bf00      	nop
 8006ae4:	3710      	adds	r7, #16
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	bd80      	pop	{r7, pc}

08006aea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006aea:	b580      	push	{r7, lr}
 8006aec:	b084      	sub	sp, #16
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2240      	movs	r2, #64	; 0x40
 8006afc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b02:	f043 0204 	orr.w	r2, r3, #4
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f7ff fd5a 	bl	80065c4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006b10:	bf00      	nop
 8006b12:	3710      	adds	r7, #16
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}

08006b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f003 0307 	and.w	r3, r3, #7
 8006b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <__NVIC_SetPriorityGrouping+0x44>)
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b34:	4013      	ands	r3, r2
 8006b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b4a:	4a04      	ldr	r2, [pc, #16]	; (8006b5c <__NVIC_SetPriorityGrouping+0x44>)
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	60d3      	str	r3, [r2, #12]
}
 8006b50:	bf00      	nop
 8006b52:	3714      	adds	r7, #20
 8006b54:	46bd      	mov	sp, r7
 8006b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5a:	4770      	bx	lr
 8006b5c:	e000ed00 	.word	0xe000ed00

08006b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b60:	b480      	push	{r7}
 8006b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b64:	4b04      	ldr	r3, [pc, #16]	; (8006b78 <__NVIC_GetPriorityGrouping+0x18>)
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	0a1b      	lsrs	r3, r3, #8
 8006b6a:	f003 0307 	and.w	r3, r3, #7
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr
 8006b78:	e000ed00 	.word	0xe000ed00

08006b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	4603      	mov	r3, r0
 8006b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	db0b      	blt.n	8006ba6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b8e:	79fb      	ldrb	r3, [r7, #7]
 8006b90:	f003 021f 	and.w	r2, r3, #31
 8006b94:	4907      	ldr	r1, [pc, #28]	; (8006bb4 <__NVIC_EnableIRQ+0x38>)
 8006b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b9a:	095b      	lsrs	r3, r3, #5
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8006ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006ba6:	bf00      	nop
 8006ba8:	370c      	adds	r7, #12
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	e000e100 	.word	0xe000e100

08006bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	6039      	str	r1, [r7, #0]
 8006bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	db0a      	blt.n	8006be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	490c      	ldr	r1, [pc, #48]	; (8006c04 <__NVIC_SetPriority+0x4c>)
 8006bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bd6:	0112      	lsls	r2, r2, #4
 8006bd8:	b2d2      	uxtb	r2, r2
 8006bda:	440b      	add	r3, r1
 8006bdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006be0:	e00a      	b.n	8006bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	b2da      	uxtb	r2, r3
 8006be6:	4908      	ldr	r1, [pc, #32]	; (8006c08 <__NVIC_SetPriority+0x50>)
 8006be8:	79fb      	ldrb	r3, [r7, #7]
 8006bea:	f003 030f 	and.w	r3, r3, #15
 8006bee:	3b04      	subs	r3, #4
 8006bf0:	0112      	lsls	r2, r2, #4
 8006bf2:	b2d2      	uxtb	r2, r2
 8006bf4:	440b      	add	r3, r1
 8006bf6:	761a      	strb	r2, [r3, #24]
}
 8006bf8:	bf00      	nop
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr
 8006c04:	e000e100 	.word	0xe000e100
 8006c08:	e000ed00 	.word	0xe000ed00

08006c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b089      	sub	sp, #36	; 0x24
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f003 0307 	and.w	r3, r3, #7
 8006c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c20:	69fb      	ldr	r3, [r7, #28]
 8006c22:	f1c3 0307 	rsb	r3, r3, #7
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	bf28      	it	cs
 8006c2a:	2304      	movcs	r3, #4
 8006c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c2e:	69fb      	ldr	r3, [r7, #28]
 8006c30:	3304      	adds	r3, #4
 8006c32:	2b06      	cmp	r3, #6
 8006c34:	d902      	bls.n	8006c3c <NVIC_EncodePriority+0x30>
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	3b03      	subs	r3, #3
 8006c3a:	e000      	b.n	8006c3e <NVIC_EncodePriority+0x32>
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c40:	f04f 32ff 	mov.w	r2, #4294967295
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	fa02 f303 	lsl.w	r3, r2, r3
 8006c4a:	43da      	mvns	r2, r3
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	401a      	ands	r2, r3
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c54:	f04f 31ff 	mov.w	r1, #4294967295
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c5e:	43d9      	mvns	r1, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c64:	4313      	orrs	r3, r2
         );
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3724      	adds	r7, #36	; 0x24
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr
	...

08006c74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c84:	d301      	bcc.n	8006c8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006c86:	2301      	movs	r3, #1
 8006c88:	e00f      	b.n	8006caa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c8a:	4a0a      	ldr	r2, [pc, #40]	; (8006cb4 <SysTick_Config+0x40>)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	3b01      	subs	r3, #1
 8006c90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c92:	210f      	movs	r1, #15
 8006c94:	f04f 30ff 	mov.w	r0, #4294967295
 8006c98:	f7ff ff8e 	bl	8006bb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c9c:	4b05      	ldr	r3, [pc, #20]	; (8006cb4 <SysTick_Config+0x40>)
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ca2:	4b04      	ldr	r3, [pc, #16]	; (8006cb4 <SysTick_Config+0x40>)
 8006ca4:	2207      	movs	r2, #7
 8006ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	e000e010 	.word	0xe000e010

08006cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff ff29 	bl	8006b18 <__NVIC_SetPriorityGrouping>
}
 8006cc6:	bf00      	nop
 8006cc8:	3708      	adds	r7, #8
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b086      	sub	sp, #24
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	60b9      	str	r1, [r7, #8]
 8006cd8:	607a      	str	r2, [r7, #4]
 8006cda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ce0:	f7ff ff3e 	bl	8006b60 <__NVIC_GetPriorityGrouping>
 8006ce4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	68b9      	ldr	r1, [r7, #8]
 8006cea:	6978      	ldr	r0, [r7, #20]
 8006cec:	f7ff ff8e 	bl	8006c0c <NVIC_EncodePriority>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cf6:	4611      	mov	r1, r2
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7ff ff5d 	bl	8006bb8 <__NVIC_SetPriority>
}
 8006cfe:	bf00      	nop
 8006d00:	3718      	adds	r7, #24
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}

08006d06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d06:	b580      	push	{r7, lr}
 8006d08:	b082      	sub	sp, #8
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7ff ff31 	bl	8006b7c <__NVIC_EnableIRQ>
}
 8006d1a:	bf00      	nop
 8006d1c:	3708      	adds	r7, #8
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b082      	sub	sp, #8
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f7ff ffa2 	bl	8006c74 <SysTick_Config>
 8006d30:	4603      	mov	r3, r0
}
 8006d32:	4618      	mov	r0, r3
 8006d34:	3708      	adds	r7, #8
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006d48:	f7ff fac4 	bl	80062d4 <HAL_GetTick>
 8006d4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d101      	bne.n	8006d58 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e099      	b.n	8006e8c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2202      	movs	r2, #2
 8006d64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0201 	bic.w	r2, r2, #1
 8006d76:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d78:	e00f      	b.n	8006d9a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006d7a:	f7ff faab 	bl	80062d4 <HAL_GetTick>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	693b      	ldr	r3, [r7, #16]
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	2b05      	cmp	r3, #5
 8006d86:	d908      	bls.n	8006d9a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2203      	movs	r2, #3
 8006d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e078      	b.n	8006e8c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 0301 	and.w	r3, r3, #1
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1e8      	bne.n	8006d7a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006db0:	697a      	ldr	r2, [r7, #20]
 8006db2:	4b38      	ldr	r3, [pc, #224]	; (8006e94 <HAL_DMA_Init+0x158>)
 8006db4:	4013      	ands	r3, r2
 8006db6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006dc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006dd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	699b      	ldr	r3, [r3, #24]
 8006dd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006dde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6a1b      	ldr	r3, [r3, #32]
 8006de4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df0:	2b04      	cmp	r3, #4
 8006df2:	d107      	bne.n	8006e04 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f023 0307 	bic.w	r3, r3, #7
 8006e1a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	4313      	orrs	r3, r2
 8006e24:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2a:	2b04      	cmp	r3, #4
 8006e2c:	d117      	bne.n	8006e5e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e32:	697a      	ldr	r2, [r7, #20]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00e      	beq.n	8006e5e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 fa6f 	bl	8007324 <DMA_CheckFifoParam>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d008      	beq.n	8006e5e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2240      	movs	r2, #64	; 0x40
 8006e50:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e016      	b.n	8006e8c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	697a      	ldr	r2, [r7, #20]
 8006e64:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fa26 	bl	80072b8 <DMA_CalcBaseAndBitshift>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e74:	223f      	movs	r2, #63	; 0x3f
 8006e76:	409a      	lsls	r2, r3
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2201      	movs	r2, #1
 8006e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3718      	adds	r7, #24
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	f010803f 	.word	0xf010803f

08006e98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b086      	sub	sp, #24
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	607a      	str	r2, [r7, #4]
 8006ea4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006eb6:	2b01      	cmp	r3, #1
 8006eb8:	d101      	bne.n	8006ebe <HAL_DMA_Start_IT+0x26>
 8006eba:	2302      	movs	r3, #2
 8006ebc:	e040      	b.n	8006f40 <HAL_DMA_Start_IT+0xa8>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ecc:	b2db      	uxtb	r3, r3
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d12f      	bne.n	8006f32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2202      	movs	r2, #2
 8006ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	687a      	ldr	r2, [r7, #4]
 8006ee4:	68b9      	ldr	r1, [r7, #8]
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 f9b8 	bl	800725c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ef0:	223f      	movs	r2, #63	; 0x3f
 8006ef2:	409a      	lsls	r2, r3
 8006ef4:	693b      	ldr	r3, [r7, #16]
 8006ef6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f042 0216 	orr.w	r2, r2, #22
 8006f06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d007      	beq.n	8006f20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f042 0208 	orr.w	r2, r2, #8
 8006f1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f042 0201 	orr.w	r2, r2, #1
 8006f2e:	601a      	str	r2, [r3, #0]
 8006f30:	e005      	b.n	8006f3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3718      	adds	r7, #24
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b086      	sub	sp, #24
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006f50:	2300      	movs	r3, #0
 8006f52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006f54:	4b92      	ldr	r3, [pc, #584]	; (80071a0 <HAL_DMA_IRQHandler+0x258>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a92      	ldr	r2, [pc, #584]	; (80071a4 <HAL_DMA_IRQHandler+0x25c>)
 8006f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006f5e:	0a9b      	lsrs	r3, r3, #10
 8006f60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f72:	2208      	movs	r2, #8
 8006f74:	409a      	lsls	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4013      	ands	r3, r2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d01a      	beq.n	8006fb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0304 	and.w	r3, r3, #4
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d013      	beq.n	8006fb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f022 0204 	bic.w	r2, r2, #4
 8006f9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fa0:	2208      	movs	r2, #8
 8006fa2:	409a      	lsls	r2, r3
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fac:	f043 0201 	orr.w	r2, r3, #1
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fb8:	2201      	movs	r2, #1
 8006fba:	409a      	lsls	r2, r3
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d012      	beq.n	8006fea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d00b      	beq.n	8006fea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	409a      	lsls	r2, r3
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fe2:	f043 0202 	orr.w	r2, r3, #2
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fee:	2204      	movs	r2, #4
 8006ff0:	409a      	lsls	r2, r3
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d012      	beq.n	8007020 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0302 	and.w	r3, r3, #2
 8007004:	2b00      	cmp	r3, #0
 8007006:	d00b      	beq.n	8007020 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800700c:	2204      	movs	r2, #4
 800700e:	409a      	lsls	r2, r3
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007018:	f043 0204 	orr.w	r2, r3, #4
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007024:	2210      	movs	r2, #16
 8007026:	409a      	lsls	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	4013      	ands	r3, r2
 800702c:	2b00      	cmp	r3, #0
 800702e:	d043      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0308 	and.w	r3, r3, #8
 800703a:	2b00      	cmp	r3, #0
 800703c:	d03c      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007042:	2210      	movs	r2, #16
 8007044:	409a      	lsls	r2, r3
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007054:	2b00      	cmp	r3, #0
 8007056:	d018      	beq.n	800708a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d108      	bne.n	8007078 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706a:	2b00      	cmp	r3, #0
 800706c:	d024      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	4798      	blx	r3
 8007076:	e01f      	b.n	80070b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800707c:	2b00      	cmp	r3, #0
 800707e:	d01b      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	4798      	blx	r3
 8007088:	e016      	b.n	80070b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007094:	2b00      	cmp	r3, #0
 8007096:	d107      	bne.n	80070a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681a      	ldr	r2, [r3, #0]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 0208 	bic.w	r2, r2, #8
 80070a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d003      	beq.n	80070b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070bc:	2220      	movs	r2, #32
 80070be:	409a      	lsls	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	4013      	ands	r3, r2
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	f000 808e 	beq.w	80071e6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0310 	and.w	r3, r3, #16
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	f000 8086 	beq.w	80071e6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070de:	2220      	movs	r2, #32
 80070e0:	409a      	lsls	r2, r3
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	2b05      	cmp	r3, #5
 80070f0:	d136      	bne.n	8007160 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	681a      	ldr	r2, [r3, #0]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f022 0216 	bic.w	r2, r2, #22
 8007100:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	695a      	ldr	r2, [r3, #20]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007110:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007116:	2b00      	cmp	r3, #0
 8007118:	d103      	bne.n	8007122 <HAL_DMA_IRQHandler+0x1da>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800711e:	2b00      	cmp	r3, #0
 8007120:	d007      	beq.n	8007132 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	681a      	ldr	r2, [r3, #0]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 0208 	bic.w	r2, r2, #8
 8007130:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007136:	223f      	movs	r2, #63	; 0x3f
 8007138:	409a      	lsls	r2, r3
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007152:	2b00      	cmp	r3, #0
 8007154:	d07d      	beq.n	8007252 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	4798      	blx	r3
        }
        return;
 800715e:	e078      	b.n	8007252 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800716a:	2b00      	cmp	r3, #0
 800716c:	d01c      	beq.n	80071a8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007178:	2b00      	cmp	r3, #0
 800717a:	d108      	bne.n	800718e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007180:	2b00      	cmp	r3, #0
 8007182:	d030      	beq.n	80071e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	4798      	blx	r3
 800718c:	e02b      	b.n	80071e6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007192:	2b00      	cmp	r3, #0
 8007194:	d027      	beq.n	80071e6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	4798      	blx	r3
 800719e:	e022      	b.n	80071e6 <HAL_DMA_IRQHandler+0x29e>
 80071a0:	20000034 	.word	0x20000034
 80071a4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10f      	bne.n	80071d6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f022 0210 	bic.w	r2, r2, #16
 80071c4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2201      	movs	r2, #1
 80071d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d003      	beq.n	80071e6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d032      	beq.n	8007254 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071f2:	f003 0301 	and.w	r3, r3, #1
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d022      	beq.n	8007240 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2205      	movs	r2, #5
 80071fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f022 0201 	bic.w	r2, r2, #1
 8007210:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	3301      	adds	r3, #1
 8007216:	60bb      	str	r3, [r7, #8]
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	429a      	cmp	r2, r3
 800721c:	d307      	bcc.n	800722e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1f2      	bne.n	8007212 <HAL_DMA_IRQHandler+0x2ca>
 800722c:	e000      	b.n	8007230 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800722e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007244:	2b00      	cmp	r3, #0
 8007246:	d005      	beq.n	8007254 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	4798      	blx	r3
 8007250:	e000      	b.n	8007254 <HAL_DMA_IRQHandler+0x30c>
        return;
 8007252:	bf00      	nop
    }
  }
}
 8007254:	3718      	adds	r7, #24
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop

0800725c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	60f8      	str	r0, [r7, #12]
 8007264:	60b9      	str	r1, [r7, #8]
 8007266:	607a      	str	r2, [r7, #4]
 8007268:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007278:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	683a      	ldr	r2, [r7, #0]
 8007280:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	2b40      	cmp	r3, #64	; 0x40
 8007288:	d108      	bne.n	800729c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68ba      	ldr	r2, [r7, #8]
 8007298:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800729a:	e007      	b.n	80072ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	68ba      	ldr	r2, [r7, #8]
 80072a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	687a      	ldr	r2, [r7, #4]
 80072aa:	60da      	str	r2, [r3, #12]
}
 80072ac:	bf00      	nop
 80072ae:	3714      	adds	r7, #20
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b085      	sub	sp, #20
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	3b10      	subs	r3, #16
 80072c8:	4a14      	ldr	r2, [pc, #80]	; (800731c <DMA_CalcBaseAndBitshift+0x64>)
 80072ca:	fba2 2303 	umull	r2, r3, r2, r3
 80072ce:	091b      	lsrs	r3, r3, #4
 80072d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80072d2:	4a13      	ldr	r2, [pc, #76]	; (8007320 <DMA_CalcBaseAndBitshift+0x68>)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	4413      	add	r3, r2
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	461a      	mov	r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	2b03      	cmp	r3, #3
 80072e4:	d909      	bls.n	80072fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80072ee:	f023 0303 	bic.w	r3, r3, #3
 80072f2:	1d1a      	adds	r2, r3, #4
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	659a      	str	r2, [r3, #88]	; 0x58
 80072f8:	e007      	b.n	800730a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007302:	f023 0303 	bic.w	r3, r3, #3
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	aaaaaaab 	.word	0xaaaaaaab
 8007320:	0800eda4 	.word	0x0800eda4

08007324 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007324:	b480      	push	{r7}
 8007326:	b085      	sub	sp, #20
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800732c:	2300      	movs	r3, #0
 800732e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007334:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	699b      	ldr	r3, [r3, #24]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d11f      	bne.n	800737e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2b03      	cmp	r3, #3
 8007342:	d855      	bhi.n	80073f0 <DMA_CheckFifoParam+0xcc>
 8007344:	a201      	add	r2, pc, #4	; (adr r2, 800734c <DMA_CheckFifoParam+0x28>)
 8007346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734a:	bf00      	nop
 800734c:	0800735d 	.word	0x0800735d
 8007350:	0800736f 	.word	0x0800736f
 8007354:	0800735d 	.word	0x0800735d
 8007358:	080073f1 	.word	0x080073f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007360:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007364:	2b00      	cmp	r3, #0
 8007366:	d045      	beq.n	80073f4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800736c:	e042      	b.n	80073f4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007372:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007376:	d13f      	bne.n	80073f8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800737c:	e03c      	b.n	80073f8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	699b      	ldr	r3, [r3, #24]
 8007382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007386:	d121      	bne.n	80073cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	2b03      	cmp	r3, #3
 800738c:	d836      	bhi.n	80073fc <DMA_CheckFifoParam+0xd8>
 800738e:	a201      	add	r2, pc, #4	; (adr r2, 8007394 <DMA_CheckFifoParam+0x70>)
 8007390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007394:	080073a5 	.word	0x080073a5
 8007398:	080073ab 	.word	0x080073ab
 800739c:	080073a5 	.word	0x080073a5
 80073a0:	080073bd 	.word	0x080073bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	73fb      	strb	r3, [r7, #15]
      break;
 80073a8:	e02f      	b.n	800740a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d024      	beq.n	8007400 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80073b6:	2301      	movs	r3, #1
 80073b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80073ba:	e021      	b.n	8007400 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80073c4:	d11e      	bne.n	8007404 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80073ca:	e01b      	b.n	8007404 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d902      	bls.n	80073d8 <DMA_CheckFifoParam+0xb4>
 80073d2:	2b03      	cmp	r3, #3
 80073d4:	d003      	beq.n	80073de <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80073d6:	e018      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	73fb      	strb	r3, [r7, #15]
      break;
 80073dc:	e015      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00e      	beq.n	8007408 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	73fb      	strb	r3, [r7, #15]
      break;
 80073ee:	e00b      	b.n	8007408 <DMA_CheckFifoParam+0xe4>
      break;
 80073f0:	bf00      	nop
 80073f2:	e00a      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      break;
 80073f4:	bf00      	nop
 80073f6:	e008      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      break;
 80073f8:	bf00      	nop
 80073fa:	e006      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      break;
 80073fc:	bf00      	nop
 80073fe:	e004      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      break;
 8007400:	bf00      	nop
 8007402:	e002      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      break;   
 8007404:	bf00      	nop
 8007406:	e000      	b.n	800740a <DMA_CheckFifoParam+0xe6>
      break;
 8007408:	bf00      	nop
    }
  } 
  
  return status; 
 800740a:	7bfb      	ldrb	r3, [r7, #15]
}
 800740c:	4618      	mov	r0, r3
 800740e:	3714      	adds	r7, #20
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007418:	b480      	push	{r7}
 800741a:	b083      	sub	sp, #12
 800741c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800741e:	2300      	movs	r3, #0
 8007420:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007422:	4b0b      	ldr	r3, [pc, #44]	; (8007450 <HAL_FLASH_Unlock+0x38>)
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	2b00      	cmp	r3, #0
 8007428:	da0b      	bge.n	8007442 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800742a:	4b09      	ldr	r3, [pc, #36]	; (8007450 <HAL_FLASH_Unlock+0x38>)
 800742c:	4a09      	ldr	r2, [pc, #36]	; (8007454 <HAL_FLASH_Unlock+0x3c>)
 800742e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007430:	4b07      	ldr	r3, [pc, #28]	; (8007450 <HAL_FLASH_Unlock+0x38>)
 8007432:	4a09      	ldr	r2, [pc, #36]	; (8007458 <HAL_FLASH_Unlock+0x40>)
 8007434:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007436:	4b06      	ldr	r3, [pc, #24]	; (8007450 <HAL_FLASH_Unlock+0x38>)
 8007438:	691b      	ldr	r3, [r3, #16]
 800743a:	2b00      	cmp	r3, #0
 800743c:	da01      	bge.n	8007442 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8007442:	79fb      	ldrb	r3, [r7, #7]
}
 8007444:	4618      	mov	r0, r3
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr
 8007450:	40023c00 	.word	0x40023c00
 8007454:	45670123 	.word	0x45670123
 8007458:	cdef89ab 	.word	0xcdef89ab

0800745c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800745c:	b480      	push	{r7}
 800745e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8007460:	4b05      	ldr	r3, [pc, #20]	; (8007478 <HAL_FLASH_Lock+0x1c>)
 8007462:	691b      	ldr	r3, [r3, #16]
 8007464:	4a04      	ldr	r2, [pc, #16]	; (8007478 <HAL_FLASH_Lock+0x1c>)
 8007466:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800746a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr
 8007478:	40023c00 	.word	0x40023c00

0800747c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007484:	2300      	movs	r3, #0
 8007486:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007488:	4b1a      	ldr	r3, [pc, #104]	; (80074f4 <FLASH_WaitForLastOperation+0x78>)
 800748a:	2200      	movs	r2, #0
 800748c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800748e:	f7fe ff21 	bl	80062d4 <HAL_GetTick>
 8007492:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8007494:	e010      	b.n	80074b8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800749c:	d00c      	beq.n	80074b8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d007      	beq.n	80074b4 <FLASH_WaitForLastOperation+0x38>
 80074a4:	f7fe ff16 	bl	80062d4 <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	687a      	ldr	r2, [r7, #4]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d201      	bcs.n	80074b8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e019      	b.n	80074ec <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80074b8:	4b0f      	ldr	r3, [pc, #60]	; (80074f8 <FLASH_WaitForLastOperation+0x7c>)
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1e8      	bne.n	8007496 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80074c4:	4b0c      	ldr	r3, [pc, #48]	; (80074f8 <FLASH_WaitForLastOperation+0x7c>)
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	f003 0301 	and.w	r3, r3, #1
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80074d0:	4b09      	ldr	r3, [pc, #36]	; (80074f8 <FLASH_WaitForLastOperation+0x7c>)
 80074d2:	2201      	movs	r2, #1
 80074d4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80074d6:	4b08      	ldr	r3, [pc, #32]	; (80074f8 <FLASH_WaitForLastOperation+0x7c>)
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80074e2:	f000 f80b 	bl	80074fc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80074e6:	2301      	movs	r3, #1
 80074e8:	e000      	b.n	80074ec <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80074ea:	2300      	movs	r3, #0
  
}  
 80074ec:	4618      	mov	r0, r3
 80074ee:	3710      	adds	r7, #16
 80074f0:	46bd      	mov	sp, r7
 80074f2:	bd80      	pop	{r7, pc}
 80074f4:	2001e444 	.word	0x2001e444
 80074f8:	40023c00 	.word	0x40023c00

080074fc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80074fc:	b480      	push	{r7}
 80074fe:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8007500:	4b27      	ldr	r3, [pc, #156]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	f003 0310 	and.w	r3, r3, #16
 8007508:	2b00      	cmp	r3, #0
 800750a:	d008      	beq.n	800751e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800750c:	4b25      	ldr	r3, [pc, #148]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 800750e:	69db      	ldr	r3, [r3, #28]
 8007510:	f043 0310 	orr.w	r3, r3, #16
 8007514:	4a23      	ldr	r2, [pc, #140]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 8007516:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007518:	4b21      	ldr	r3, [pc, #132]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 800751a:	2210      	movs	r2, #16
 800751c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800751e:	4b20      	ldr	r3, [pc, #128]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	f003 0320 	and.w	r3, r3, #32
 8007526:	2b00      	cmp	r3, #0
 8007528:	d008      	beq.n	800753c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800752a:	4b1e      	ldr	r3, [pc, #120]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 800752c:	69db      	ldr	r3, [r3, #28]
 800752e:	f043 0308 	orr.w	r3, r3, #8
 8007532:	4a1c      	ldr	r2, [pc, #112]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 8007534:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007536:	4b1a      	ldr	r3, [pc, #104]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 8007538:	2220      	movs	r2, #32
 800753a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800753c:	4b18      	ldr	r3, [pc, #96]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007544:	2b00      	cmp	r3, #0
 8007546:	d008      	beq.n	800755a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007548:	4b16      	ldr	r3, [pc, #88]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 800754a:	69db      	ldr	r3, [r3, #28]
 800754c:	f043 0304 	orr.w	r3, r3, #4
 8007550:	4a14      	ldr	r2, [pc, #80]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 8007552:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8007554:	4b12      	ldr	r3, [pc, #72]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 8007556:	2240      	movs	r2, #64	; 0x40
 8007558:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800755a:	4b11      	ldr	r3, [pc, #68]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007562:	2b00      	cmp	r3, #0
 8007564:	d008      	beq.n	8007578 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8007566:	4b0f      	ldr	r3, [pc, #60]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 8007568:	69db      	ldr	r3, [r3, #28]
 800756a:	f043 0302 	orr.w	r3, r3, #2
 800756e:	4a0d      	ldr	r2, [pc, #52]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 8007570:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8007572:	4b0b      	ldr	r3, [pc, #44]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 8007574:	2280      	movs	r2, #128	; 0x80
 8007576:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8007578:	4b09      	ldr	r3, [pc, #36]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d008      	beq.n	8007596 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8007584:	4b07      	ldr	r3, [pc, #28]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 8007586:	69db      	ldr	r3, [r3, #28]
 8007588:	f043 0320 	orr.w	r3, r3, #32
 800758c:	4a05      	ldr	r2, [pc, #20]	; (80075a4 <FLASH_SetErrorCode+0xa8>)
 800758e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8007590:	4b03      	ldr	r3, [pc, #12]	; (80075a0 <FLASH_SetErrorCode+0xa4>)
 8007592:	2202      	movs	r2, #2
 8007594:	60da      	str	r2, [r3, #12]
  }
}
 8007596:	bf00      	nop
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr
 80075a0:	40023c00 	.word	0x40023c00
 80075a4:	2001e444 	.word	0x2001e444

080075a8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80075b6:	2300      	movs	r3, #0
 80075b8:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80075ba:	4b31      	ldr	r3, [pc, #196]	; (8007680 <HAL_FLASHEx_Erase+0xd8>)
 80075bc:	7e1b      	ldrb	r3, [r3, #24]
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d101      	bne.n	80075c6 <HAL_FLASHEx_Erase+0x1e>
 80075c2:	2302      	movs	r3, #2
 80075c4:	e058      	b.n	8007678 <HAL_FLASHEx_Erase+0xd0>
 80075c6:	4b2e      	ldr	r3, [pc, #184]	; (8007680 <HAL_FLASHEx_Erase+0xd8>)
 80075c8:	2201      	movs	r2, #1
 80075ca:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80075cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80075d0:	f7ff ff54 	bl	800747c <FLASH_WaitForLastOperation>
 80075d4:	4603      	mov	r3, r0
 80075d6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d148      	bne.n	8007670 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	f04f 32ff 	mov.w	r2, #4294967295
 80075e4:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d115      	bne.n	800761a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	b2da      	uxtb	r2, r3
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	4619      	mov	r1, r3
 80075fa:	4610      	mov	r0, r2
 80075fc:	f000 f844 	bl	8007688 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007600:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007604:	f7ff ff3a 	bl	800747c <FLASH_WaitForLastOperation>
 8007608:	4603      	mov	r3, r0
 800760a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800760c:	4b1d      	ldr	r3, [pc, #116]	; (8007684 <HAL_FLASHEx_Erase+0xdc>)
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	4a1c      	ldr	r2, [pc, #112]	; (8007684 <HAL_FLASHEx_Erase+0xdc>)
 8007612:	f023 0304 	bic.w	r3, r3, #4
 8007616:	6113      	str	r3, [r2, #16]
 8007618:	e028      	b.n	800766c <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	60bb      	str	r3, [r7, #8]
 8007620:	e01c      	b.n	800765c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	b2db      	uxtb	r3, r3
 8007628:	4619      	mov	r1, r3
 800762a:	68b8      	ldr	r0, [r7, #8]
 800762c:	f000 f850 	bl	80076d0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007630:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007634:	f7ff ff22 	bl	800747c <FLASH_WaitForLastOperation>
 8007638:	4603      	mov	r3, r0
 800763a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800763c:	4b11      	ldr	r3, [pc, #68]	; (8007684 <HAL_FLASHEx_Erase+0xdc>)
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	4a10      	ldr	r2, [pc, #64]	; (8007684 <HAL_FLASHEx_Erase+0xdc>)
 8007642:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8007646:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8007648:	7bfb      	ldrb	r3, [r7, #15]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d003      	beq.n	8007656 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	68ba      	ldr	r2, [r7, #8]
 8007652:	601a      	str	r2, [r3, #0]
          break;
 8007654:	e00a      	b.n	800766c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	3301      	adds	r3, #1
 800765a:	60bb      	str	r3, [r7, #8]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	68da      	ldr	r2, [r3, #12]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	4413      	add	r3, r2
 8007666:	68ba      	ldr	r2, [r7, #8]
 8007668:	429a      	cmp	r2, r3
 800766a:	d3da      	bcc.n	8007622 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800766c:	f000 f878 	bl	8007760 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007670:	4b03      	ldr	r3, [pc, #12]	; (8007680 <HAL_FLASHEx_Erase+0xd8>)
 8007672:	2200      	movs	r2, #0
 8007674:	761a      	strb	r2, [r3, #24]

  return status;
 8007676:	7bfb      	ldrb	r3, [r7, #15]
}
 8007678:	4618      	mov	r0, r3
 800767a:	3710      	adds	r7, #16
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	2001e444 	.word	0x2001e444
 8007684:	40023c00 	.word	0x40023c00

08007688 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	4603      	mov	r3, r0
 8007690:	6039      	str	r1, [r7, #0]
 8007692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007694:	4b0d      	ldr	r3, [pc, #52]	; (80076cc <FLASH_MassErase+0x44>)
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	4a0c      	ldr	r2, [pc, #48]	; (80076cc <FLASH_MassErase+0x44>)
 800769a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800769e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80076a0:	4b0a      	ldr	r3, [pc, #40]	; (80076cc <FLASH_MassErase+0x44>)
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	4a09      	ldr	r2, [pc, #36]	; (80076cc <FLASH_MassErase+0x44>)
 80076a6:	f043 0304 	orr.w	r3, r3, #4
 80076aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 80076ac:	4b07      	ldr	r3, [pc, #28]	; (80076cc <FLASH_MassErase+0x44>)
 80076ae:	691a      	ldr	r2, [r3, #16]
 80076b0:	79fb      	ldrb	r3, [r7, #7]
 80076b2:	021b      	lsls	r3, r3, #8
 80076b4:	4313      	orrs	r3, r2
 80076b6:	4a05      	ldr	r2, [pc, #20]	; (80076cc <FLASH_MassErase+0x44>)
 80076b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076bc:	6113      	str	r3, [r2, #16]
}
 80076be:	bf00      	nop
 80076c0:	370c      	adds	r7, #12
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	40023c00 	.word	0x40023c00

080076d0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	460b      	mov	r3, r1
 80076da:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80076dc:	2300      	movs	r3, #0
 80076de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80076e0:	78fb      	ldrb	r3, [r7, #3]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d102      	bne.n	80076ec <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80076e6:	2300      	movs	r3, #0
 80076e8:	60fb      	str	r3, [r7, #12]
 80076ea:	e010      	b.n	800770e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80076ec:	78fb      	ldrb	r3, [r7, #3]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d103      	bne.n	80076fa <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80076f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80076f6:	60fb      	str	r3, [r7, #12]
 80076f8:	e009      	b.n	800770e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80076fa:	78fb      	ldrb	r3, [r7, #3]
 80076fc:	2b02      	cmp	r3, #2
 80076fe:	d103      	bne.n	8007708 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007700:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007704:	60fb      	str	r3, [r7, #12]
 8007706:	e002      	b.n	800770e <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007708:	f44f 7340 	mov.w	r3, #768	; 0x300
 800770c:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800770e:	4b13      	ldr	r3, [pc, #76]	; (800775c <FLASH_Erase_Sector+0x8c>)
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	4a12      	ldr	r2, [pc, #72]	; (800775c <FLASH_Erase_Sector+0x8c>)
 8007714:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007718:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800771a:	4b10      	ldr	r3, [pc, #64]	; (800775c <FLASH_Erase_Sector+0x8c>)
 800771c:	691a      	ldr	r2, [r3, #16]
 800771e:	490f      	ldr	r1, [pc, #60]	; (800775c <FLASH_Erase_Sector+0x8c>)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	4313      	orrs	r3, r2
 8007724:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8007726:	4b0d      	ldr	r3, [pc, #52]	; (800775c <FLASH_Erase_Sector+0x8c>)
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	4a0c      	ldr	r2, [pc, #48]	; (800775c <FLASH_Erase_Sector+0x8c>)
 800772c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007730:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007732:	4b0a      	ldr	r3, [pc, #40]	; (800775c <FLASH_Erase_Sector+0x8c>)
 8007734:	691a      	ldr	r2, [r3, #16]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	00db      	lsls	r3, r3, #3
 800773a:	4313      	orrs	r3, r2
 800773c:	4a07      	ldr	r2, [pc, #28]	; (800775c <FLASH_Erase_Sector+0x8c>)
 800773e:	f043 0302 	orr.w	r3, r3, #2
 8007742:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8007744:	4b05      	ldr	r3, [pc, #20]	; (800775c <FLASH_Erase_Sector+0x8c>)
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	4a04      	ldr	r2, [pc, #16]	; (800775c <FLASH_Erase_Sector+0x8c>)
 800774a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800774e:	6113      	str	r3, [r2, #16]
}
 8007750:	bf00      	nop
 8007752:	3714      	adds	r7, #20
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr
 800775c:	40023c00 	.word	0x40023c00

08007760 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007760:	b480      	push	{r7}
 8007762:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8007764:	4b20      	ldr	r3, [pc, #128]	; (80077e8 <FLASH_FlushCaches+0x88>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800776c:	2b00      	cmp	r3, #0
 800776e:	d017      	beq.n	80077a0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007770:	4b1d      	ldr	r3, [pc, #116]	; (80077e8 <FLASH_FlushCaches+0x88>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a1c      	ldr	r2, [pc, #112]	; (80077e8 <FLASH_FlushCaches+0x88>)
 8007776:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800777a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800777c:	4b1a      	ldr	r3, [pc, #104]	; (80077e8 <FLASH_FlushCaches+0x88>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a19      	ldr	r2, [pc, #100]	; (80077e8 <FLASH_FlushCaches+0x88>)
 8007782:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007786:	6013      	str	r3, [r2, #0]
 8007788:	4b17      	ldr	r3, [pc, #92]	; (80077e8 <FLASH_FlushCaches+0x88>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a16      	ldr	r2, [pc, #88]	; (80077e8 <FLASH_FlushCaches+0x88>)
 800778e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007792:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007794:	4b14      	ldr	r3, [pc, #80]	; (80077e8 <FLASH_FlushCaches+0x88>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a13      	ldr	r2, [pc, #76]	; (80077e8 <FLASH_FlushCaches+0x88>)
 800779a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800779e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80077a0:	4b11      	ldr	r3, [pc, #68]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d017      	beq.n	80077dc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80077ac:	4b0e      	ldr	r3, [pc, #56]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a0d      	ldr	r2, [pc, #52]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077b6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80077b8:	4b0b      	ldr	r3, [pc, #44]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a0a      	ldr	r2, [pc, #40]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077be:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80077c2:	6013      	str	r3, [r2, #0]
 80077c4:	4b08      	ldr	r3, [pc, #32]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a07      	ldr	r2, [pc, #28]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077ce:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80077d0:	4b05      	ldr	r3, [pc, #20]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a04      	ldr	r2, [pc, #16]	; (80077e8 <FLASH_FlushCaches+0x88>)
 80077d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80077da:	6013      	str	r3, [r2, #0]
  }
}
 80077dc:	bf00      	nop
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr
 80077e6:	bf00      	nop
 80077e8:	40023c00 	.word	0x40023c00

080077ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b089      	sub	sp, #36	; 0x24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80077f6:	2300      	movs	r3, #0
 80077f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80077fa:	2300      	movs	r3, #0
 80077fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80077fe:	2300      	movs	r3, #0
 8007800:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007802:	2300      	movs	r3, #0
 8007804:	61fb      	str	r3, [r7, #28]
 8007806:	e16b      	b.n	8007ae0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007808:	2201      	movs	r2, #1
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	fa02 f303 	lsl.w	r3, r2, r3
 8007810:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	4013      	ands	r3, r2
 800781a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	429a      	cmp	r2, r3
 8007822:	f040 815a 	bne.w	8007ada <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	2b01      	cmp	r3, #1
 800782c:	d00b      	beq.n	8007846 <HAL_GPIO_Init+0x5a>
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	2b02      	cmp	r3, #2
 8007834:	d007      	beq.n	8007846 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800783a:	2b11      	cmp	r3, #17
 800783c:	d003      	beq.n	8007846 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	2b12      	cmp	r3, #18
 8007844:	d130      	bne.n	80078a8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	005b      	lsls	r3, r3, #1
 8007850:	2203      	movs	r2, #3
 8007852:	fa02 f303 	lsl.w	r3, r2, r3
 8007856:	43db      	mvns	r3, r3
 8007858:	69ba      	ldr	r2, [r7, #24]
 800785a:	4013      	ands	r3, r2
 800785c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	68da      	ldr	r2, [r3, #12]
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	fa02 f303 	lsl.w	r3, r2, r3
 800786a:	69ba      	ldr	r2, [r7, #24]
 800786c:	4313      	orrs	r3, r2
 800786e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	69ba      	ldr	r2, [r7, #24]
 8007874:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800787c:	2201      	movs	r2, #1
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	fa02 f303 	lsl.w	r3, r2, r3
 8007884:	43db      	mvns	r3, r3
 8007886:	69ba      	ldr	r2, [r7, #24]
 8007888:	4013      	ands	r3, r2
 800788a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	091b      	lsrs	r3, r3, #4
 8007892:	f003 0201 	and.w	r2, r3, #1
 8007896:	69fb      	ldr	r3, [r7, #28]
 8007898:	fa02 f303 	lsl.w	r3, r2, r3
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	4313      	orrs	r3, r2
 80078a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	69ba      	ldr	r2, [r7, #24]
 80078a6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80078ae:	69fb      	ldr	r3, [r7, #28]
 80078b0:	005b      	lsls	r3, r3, #1
 80078b2:	2203      	movs	r2, #3
 80078b4:	fa02 f303 	lsl.w	r3, r2, r3
 80078b8:	43db      	mvns	r3, r3
 80078ba:	69ba      	ldr	r2, [r7, #24]
 80078bc:	4013      	ands	r3, r2
 80078be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	689a      	ldr	r2, [r3, #8]
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	005b      	lsls	r3, r3, #1
 80078c8:	fa02 f303 	lsl.w	r3, r2, r3
 80078cc:	69ba      	ldr	r2, [r7, #24]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	69ba      	ldr	r2, [r7, #24]
 80078d6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	2b02      	cmp	r3, #2
 80078de:	d003      	beq.n	80078e8 <HAL_GPIO_Init+0xfc>
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	2b12      	cmp	r3, #18
 80078e6:	d123      	bne.n	8007930 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	08da      	lsrs	r2, r3, #3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	3208      	adds	r2, #8
 80078f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	f003 0307 	and.w	r3, r3, #7
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	220f      	movs	r2, #15
 8007900:	fa02 f303 	lsl.w	r3, r2, r3
 8007904:	43db      	mvns	r3, r3
 8007906:	69ba      	ldr	r2, [r7, #24]
 8007908:	4013      	ands	r3, r2
 800790a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	691a      	ldr	r2, [r3, #16]
 8007910:	69fb      	ldr	r3, [r7, #28]
 8007912:	f003 0307 	and.w	r3, r3, #7
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	fa02 f303 	lsl.w	r3, r2, r3
 800791c:	69ba      	ldr	r2, [r7, #24]
 800791e:	4313      	orrs	r3, r2
 8007920:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007922:	69fb      	ldr	r3, [r7, #28]
 8007924:	08da      	lsrs	r2, r3, #3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	3208      	adds	r2, #8
 800792a:	69b9      	ldr	r1, [r7, #24]
 800792c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	005b      	lsls	r3, r3, #1
 800793a:	2203      	movs	r2, #3
 800793c:	fa02 f303 	lsl.w	r3, r2, r3
 8007940:	43db      	mvns	r3, r3
 8007942:	69ba      	ldr	r2, [r7, #24]
 8007944:	4013      	ands	r3, r2
 8007946:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f003 0203 	and.w	r2, r3, #3
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	005b      	lsls	r3, r3, #1
 8007954:	fa02 f303 	lsl.w	r3, r2, r3
 8007958:	69ba      	ldr	r2, [r7, #24]
 800795a:	4313      	orrs	r3, r2
 800795c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	69ba      	ldr	r2, [r7, #24]
 8007962:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800796c:	2b00      	cmp	r3, #0
 800796e:	f000 80b4 	beq.w	8007ada <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007972:	2300      	movs	r3, #0
 8007974:	60fb      	str	r3, [r7, #12]
 8007976:	4b5f      	ldr	r3, [pc, #380]	; (8007af4 <HAL_GPIO_Init+0x308>)
 8007978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800797a:	4a5e      	ldr	r2, [pc, #376]	; (8007af4 <HAL_GPIO_Init+0x308>)
 800797c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007980:	6453      	str	r3, [r2, #68]	; 0x44
 8007982:	4b5c      	ldr	r3, [pc, #368]	; (8007af4 <HAL_GPIO_Init+0x308>)
 8007984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800798a:	60fb      	str	r3, [r7, #12]
 800798c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800798e:	4a5a      	ldr	r2, [pc, #360]	; (8007af8 <HAL_GPIO_Init+0x30c>)
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	089b      	lsrs	r3, r3, #2
 8007994:	3302      	adds	r3, #2
 8007996:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800799a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	f003 0303 	and.w	r3, r3, #3
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	220f      	movs	r2, #15
 80079a6:	fa02 f303 	lsl.w	r3, r2, r3
 80079aa:	43db      	mvns	r3, r3
 80079ac:	69ba      	ldr	r2, [r7, #24]
 80079ae:	4013      	ands	r3, r2
 80079b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4a51      	ldr	r2, [pc, #324]	; (8007afc <HAL_GPIO_Init+0x310>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d02b      	beq.n	8007a12 <HAL_GPIO_Init+0x226>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a50      	ldr	r2, [pc, #320]	; (8007b00 <HAL_GPIO_Init+0x314>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d025      	beq.n	8007a0e <HAL_GPIO_Init+0x222>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a4f      	ldr	r2, [pc, #316]	; (8007b04 <HAL_GPIO_Init+0x318>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d01f      	beq.n	8007a0a <HAL_GPIO_Init+0x21e>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a4e      	ldr	r2, [pc, #312]	; (8007b08 <HAL_GPIO_Init+0x31c>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d019      	beq.n	8007a06 <HAL_GPIO_Init+0x21a>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a4d      	ldr	r2, [pc, #308]	; (8007b0c <HAL_GPIO_Init+0x320>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d013      	beq.n	8007a02 <HAL_GPIO_Init+0x216>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4a4c      	ldr	r2, [pc, #304]	; (8007b10 <HAL_GPIO_Init+0x324>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d00d      	beq.n	80079fe <HAL_GPIO_Init+0x212>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	4a4b      	ldr	r2, [pc, #300]	; (8007b14 <HAL_GPIO_Init+0x328>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d007      	beq.n	80079fa <HAL_GPIO_Init+0x20e>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	4a4a      	ldr	r2, [pc, #296]	; (8007b18 <HAL_GPIO_Init+0x32c>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d101      	bne.n	80079f6 <HAL_GPIO_Init+0x20a>
 80079f2:	2307      	movs	r3, #7
 80079f4:	e00e      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 80079f6:	2308      	movs	r3, #8
 80079f8:	e00c      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 80079fa:	2306      	movs	r3, #6
 80079fc:	e00a      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 80079fe:	2305      	movs	r3, #5
 8007a00:	e008      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 8007a02:	2304      	movs	r3, #4
 8007a04:	e006      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 8007a06:	2303      	movs	r3, #3
 8007a08:	e004      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 8007a0a:	2302      	movs	r3, #2
 8007a0c:	e002      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e000      	b.n	8007a14 <HAL_GPIO_Init+0x228>
 8007a12:	2300      	movs	r3, #0
 8007a14:	69fa      	ldr	r2, [r7, #28]
 8007a16:	f002 0203 	and.w	r2, r2, #3
 8007a1a:	0092      	lsls	r2, r2, #2
 8007a1c:	4093      	lsls	r3, r2
 8007a1e:	69ba      	ldr	r2, [r7, #24]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007a24:	4934      	ldr	r1, [pc, #208]	; (8007af8 <HAL_GPIO_Init+0x30c>)
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	089b      	lsrs	r3, r3, #2
 8007a2a:	3302      	adds	r3, #2
 8007a2c:	69ba      	ldr	r2, [r7, #24]
 8007a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007a32:	4b3a      	ldr	r3, [pc, #232]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	43db      	mvns	r3, r3
 8007a3c:	69ba      	ldr	r2, [r7, #24]
 8007a3e:	4013      	ands	r3, r2
 8007a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d003      	beq.n	8007a56 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007a4e:	69ba      	ldr	r2, [r7, #24]
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007a56:	4a31      	ldr	r2, [pc, #196]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007a58:	69bb      	ldr	r3, [r7, #24]
 8007a5a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007a5c:	4b2f      	ldr	r3, [pc, #188]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	43db      	mvns	r3, r3
 8007a66:	69ba      	ldr	r2, [r7, #24]
 8007a68:	4013      	ands	r3, r2
 8007a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007a78:	69ba      	ldr	r2, [r7, #24]
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007a80:	4a26      	ldr	r2, [pc, #152]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007a86:	4b25      	ldr	r3, [pc, #148]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	43db      	mvns	r3, r3
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	4013      	ands	r3, r2
 8007a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d003      	beq.n	8007aaa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007aa2:	69ba      	ldr	r2, [r7, #24]
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007aaa:	4a1c      	ldr	r2, [pc, #112]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007ab0:	4b1a      	ldr	r3, [pc, #104]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	43db      	mvns	r3, r3
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	4013      	ands	r3, r2
 8007abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d003      	beq.n	8007ad4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007ad4:	4a11      	ldr	r2, [pc, #68]	; (8007b1c <HAL_GPIO_Init+0x330>)
 8007ad6:	69bb      	ldr	r3, [r7, #24]
 8007ad8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	3301      	adds	r3, #1
 8007ade:	61fb      	str	r3, [r7, #28]
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	2b0f      	cmp	r3, #15
 8007ae4:	f67f ae90 	bls.w	8007808 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007ae8:	bf00      	nop
 8007aea:	3724      	adds	r7, #36	; 0x24
 8007aec:	46bd      	mov	sp, r7
 8007aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af2:	4770      	bx	lr
 8007af4:	40023800 	.word	0x40023800
 8007af8:	40013800 	.word	0x40013800
 8007afc:	40020000 	.word	0x40020000
 8007b00:	40020400 	.word	0x40020400
 8007b04:	40020800 	.word	0x40020800
 8007b08:	40020c00 	.word	0x40020c00
 8007b0c:	40021000 	.word	0x40021000
 8007b10:	40021400 	.word	0x40021400
 8007b14:	40021800 	.word	0x40021800
 8007b18:	40021c00 	.word	0x40021c00
 8007b1c:	40013c00 	.word	0x40013c00

08007b20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	460b      	mov	r3, r1
 8007b2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	691a      	ldr	r2, [r3, #16]
 8007b30:	887b      	ldrh	r3, [r7, #2]
 8007b32:	4013      	ands	r3, r2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d002      	beq.n	8007b3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	73fb      	strb	r3, [r7, #15]
 8007b3c:	e001      	b.n	8007b42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3714      	adds	r7, #20
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	807b      	strh	r3, [r7, #2]
 8007b5c:	4613      	mov	r3, r2
 8007b5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007b60:	787b      	ldrb	r3, [r7, #1]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d003      	beq.n	8007b6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007b66:	887a      	ldrh	r2, [r7, #2]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007b6c:	e003      	b.n	8007b76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007b6e:	887b      	ldrh	r3, [r7, #2]
 8007b70:	041a      	lsls	r2, r3, #16
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	619a      	str	r2, [r3, #24]
}
 8007b76:	bf00      	nop
 8007b78:	370c      	adds	r7, #12
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr
	...

08007b84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e11f      	b.n	8007dd6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d106      	bne.n	8007bb0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f7fd ff96 	bl	8005adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2224      	movs	r2, #36	; 0x24
 8007bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f022 0201 	bic.w	r2, r2, #1
 8007bc6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007bd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007be6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007be8:	f000 fd18 	bl	800861c <HAL_RCC_GetPCLK1Freq>
 8007bec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	4a7b      	ldr	r2, [pc, #492]	; (8007de0 <HAL_I2C_Init+0x25c>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d807      	bhi.n	8007c08 <HAL_I2C_Init+0x84>
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	4a7a      	ldr	r2, [pc, #488]	; (8007de4 <HAL_I2C_Init+0x260>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	bf94      	ite	ls
 8007c00:	2301      	movls	r3, #1
 8007c02:	2300      	movhi	r3, #0
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	e006      	b.n	8007c16 <HAL_I2C_Init+0x92>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	4a77      	ldr	r2, [pc, #476]	; (8007de8 <HAL_I2C_Init+0x264>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	bf94      	ite	ls
 8007c10:	2301      	movls	r3, #1
 8007c12:	2300      	movhi	r3, #0
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d001      	beq.n	8007c1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	e0db      	b.n	8007dd6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	4a72      	ldr	r2, [pc, #456]	; (8007dec <HAL_I2C_Init+0x268>)
 8007c22:	fba2 2303 	umull	r2, r3, r2, r3
 8007c26:	0c9b      	lsrs	r3, r3, #18
 8007c28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	6a1b      	ldr	r3, [r3, #32]
 8007c44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	4a64      	ldr	r2, [pc, #400]	; (8007de0 <HAL_I2C_Init+0x25c>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d802      	bhi.n	8007c58 <HAL_I2C_Init+0xd4>
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	3301      	adds	r3, #1
 8007c56:	e009      	b.n	8007c6c <HAL_I2C_Init+0xe8>
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007c5e:	fb02 f303 	mul.w	r3, r2, r3
 8007c62:	4a63      	ldr	r2, [pc, #396]	; (8007df0 <HAL_I2C_Init+0x26c>)
 8007c64:	fba2 2303 	umull	r2, r3, r2, r3
 8007c68:	099b      	lsrs	r3, r3, #6
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	6812      	ldr	r2, [r2, #0]
 8007c70:	430b      	orrs	r3, r1
 8007c72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	69db      	ldr	r3, [r3, #28]
 8007c7a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007c7e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	4956      	ldr	r1, [pc, #344]	; (8007de0 <HAL_I2C_Init+0x25c>)
 8007c88:	428b      	cmp	r3, r1
 8007c8a:	d80d      	bhi.n	8007ca8 <HAL_I2C_Init+0x124>
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	1e59      	subs	r1, r3, #1
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	005b      	lsls	r3, r3, #1
 8007c96:	fbb1 f3f3 	udiv	r3, r1, r3
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ca0:	2b04      	cmp	r3, #4
 8007ca2:	bf38      	it	cc
 8007ca4:	2304      	movcc	r3, #4
 8007ca6:	e04f      	b.n	8007d48 <HAL_I2C_Init+0x1c4>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d111      	bne.n	8007cd4 <HAL_I2C_Init+0x150>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	1e58      	subs	r0, r3, #1
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6859      	ldr	r1, [r3, #4]
 8007cb8:	460b      	mov	r3, r1
 8007cba:	005b      	lsls	r3, r3, #1
 8007cbc:	440b      	add	r3, r1
 8007cbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8007cc2:	3301      	adds	r3, #1
 8007cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	bf0c      	ite	eq
 8007ccc:	2301      	moveq	r3, #1
 8007cce:	2300      	movne	r3, #0
 8007cd0:	b2db      	uxtb	r3, r3
 8007cd2:	e012      	b.n	8007cfa <HAL_I2C_Init+0x176>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	1e58      	subs	r0, r3, #1
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6859      	ldr	r1, [r3, #4]
 8007cdc:	460b      	mov	r3, r1
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	440b      	add	r3, r1
 8007ce2:	0099      	lsls	r1, r3, #2
 8007ce4:	440b      	add	r3, r1
 8007ce6:	fbb0 f3f3 	udiv	r3, r0, r3
 8007cea:	3301      	adds	r3, #1
 8007cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	bf0c      	ite	eq
 8007cf4:	2301      	moveq	r3, #1
 8007cf6:	2300      	movne	r3, #0
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d001      	beq.n	8007d02 <HAL_I2C_Init+0x17e>
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e022      	b.n	8007d48 <HAL_I2C_Init+0x1c4>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10e      	bne.n	8007d28 <HAL_I2C_Init+0x1a4>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	1e58      	subs	r0, r3, #1
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6859      	ldr	r1, [r3, #4]
 8007d12:	460b      	mov	r3, r1
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	440b      	add	r3, r1
 8007d18:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d26:	e00f      	b.n	8007d48 <HAL_I2C_Init+0x1c4>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	1e58      	subs	r0, r3, #1
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6859      	ldr	r1, [r3, #4]
 8007d30:	460b      	mov	r3, r1
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	440b      	add	r3, r1
 8007d36:	0099      	lsls	r1, r3, #2
 8007d38:	440b      	add	r3, r1
 8007d3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d3e:	3301      	adds	r3, #1
 8007d40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d48:	6879      	ldr	r1, [r7, #4]
 8007d4a:	6809      	ldr	r1, [r1, #0]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	69da      	ldr	r2, [r3, #28]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	431a      	orrs	r2, r3
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	430a      	orrs	r2, r1
 8007d6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007d76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	6911      	ldr	r1, [r2, #16]
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	68d2      	ldr	r2, [r2, #12]
 8007d82:	4311      	orrs	r1, r2
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	6812      	ldr	r2, [r2, #0]
 8007d88:	430b      	orrs	r3, r1
 8007d8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	695a      	ldr	r2, [r3, #20]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	699b      	ldr	r3, [r3, #24]
 8007d9e:	431a      	orrs	r2, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	430a      	orrs	r2, r1
 8007da6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681a      	ldr	r2, [r3, #0]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f042 0201 	orr.w	r2, r2, #1
 8007db6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	000186a0 	.word	0x000186a0
 8007de4:	001e847f 	.word	0x001e847f
 8007de8:	003d08ff 	.word	0x003d08ff
 8007dec:	431bde83 	.word	0x431bde83
 8007df0:	10624dd3 	.word	0x10624dd3

08007df4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b086      	sub	sp, #24
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d101      	bne.n	8007e06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007e02:	2301      	movs	r3, #1
 8007e04:	e25b      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f003 0301 	and.w	r3, r3, #1
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d075      	beq.n	8007efe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e12:	4ba3      	ldr	r3, [pc, #652]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f003 030c 	and.w	r3, r3, #12
 8007e1a:	2b04      	cmp	r3, #4
 8007e1c:	d00c      	beq.n	8007e38 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e1e:	4ba0      	ldr	r3, [pc, #640]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007e26:	2b08      	cmp	r3, #8
 8007e28:	d112      	bne.n	8007e50 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e2a:	4b9d      	ldr	r3, [pc, #628]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e36:	d10b      	bne.n	8007e50 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e38:	4b99      	ldr	r3, [pc, #612]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d05b      	beq.n	8007efc <HAL_RCC_OscConfig+0x108>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d157      	bne.n	8007efc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e236      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e58:	d106      	bne.n	8007e68 <HAL_RCC_OscConfig+0x74>
 8007e5a:	4b91      	ldr	r3, [pc, #580]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a90      	ldr	r2, [pc, #576]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e64:	6013      	str	r3, [r2, #0]
 8007e66:	e01d      	b.n	8007ea4 <HAL_RCC_OscConfig+0xb0>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007e70:	d10c      	bne.n	8007e8c <HAL_RCC_OscConfig+0x98>
 8007e72:	4b8b      	ldr	r3, [pc, #556]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a8a      	ldr	r2, [pc, #552]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e7c:	6013      	str	r3, [r2, #0]
 8007e7e:	4b88      	ldr	r3, [pc, #544]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a87      	ldr	r2, [pc, #540]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	e00b      	b.n	8007ea4 <HAL_RCC_OscConfig+0xb0>
 8007e8c:	4b84      	ldr	r3, [pc, #528]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a83      	ldr	r2, [pc, #524]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e96:	6013      	str	r3, [r2, #0]
 8007e98:	4b81      	ldr	r3, [pc, #516]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a80      	ldr	r2, [pc, #512]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007e9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ea2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d013      	beq.n	8007ed4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007eac:	f7fe fa12 	bl	80062d4 <HAL_GetTick>
 8007eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007eb2:	e008      	b.n	8007ec6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007eb4:	f7fe fa0e 	bl	80062d4 <HAL_GetTick>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	1ad3      	subs	r3, r2, r3
 8007ebe:	2b64      	cmp	r3, #100	; 0x64
 8007ec0:	d901      	bls.n	8007ec6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007ec2:	2303      	movs	r3, #3
 8007ec4:	e1fb      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ec6:	4b76      	ldr	r3, [pc, #472]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d0f0      	beq.n	8007eb4 <HAL_RCC_OscConfig+0xc0>
 8007ed2:	e014      	b.n	8007efe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ed4:	f7fe f9fe 	bl	80062d4 <HAL_GetTick>
 8007ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eda:	e008      	b.n	8007eee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007edc:	f7fe f9fa 	bl	80062d4 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	2b64      	cmp	r3, #100	; 0x64
 8007ee8:	d901      	bls.n	8007eee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e1e7      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eee:	4b6c      	ldr	r3, [pc, #432]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d1f0      	bne.n	8007edc <HAL_RCC_OscConfig+0xe8>
 8007efa:	e000      	b.n	8007efe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f003 0302 	and.w	r3, r3, #2
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d063      	beq.n	8007fd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f0a:	4b65      	ldr	r3, [pc, #404]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	f003 030c 	and.w	r3, r3, #12
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d00b      	beq.n	8007f2e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f16:	4b62      	ldr	r3, [pc, #392]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007f1e:	2b08      	cmp	r3, #8
 8007f20:	d11c      	bne.n	8007f5c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f22:	4b5f      	ldr	r3, [pc, #380]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d116      	bne.n	8007f5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f2e:	4b5c      	ldr	r3, [pc, #368]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0302 	and.w	r3, r3, #2
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d005      	beq.n	8007f46 <HAL_RCC_OscConfig+0x152>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d001      	beq.n	8007f46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e1bb      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f46:	4b56      	ldr	r3, [pc, #344]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	00db      	lsls	r3, r3, #3
 8007f54:	4952      	ldr	r1, [pc, #328]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f56:	4313      	orrs	r3, r2
 8007f58:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f5a:	e03a      	b.n	8007fd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	68db      	ldr	r3, [r3, #12]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d020      	beq.n	8007fa6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f64:	4b4f      	ldr	r3, [pc, #316]	; (80080a4 <HAL_RCC_OscConfig+0x2b0>)
 8007f66:	2201      	movs	r2, #1
 8007f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f6a:	f7fe f9b3 	bl	80062d4 <HAL_GetTick>
 8007f6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f70:	e008      	b.n	8007f84 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007f72:	f7fe f9af 	bl	80062d4 <HAL_GetTick>
 8007f76:	4602      	mov	r2, r0
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	1ad3      	subs	r3, r2, r3
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	d901      	bls.n	8007f84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007f80:	2303      	movs	r3, #3
 8007f82:	e19c      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f84:	4b46      	ldr	r3, [pc, #280]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f003 0302 	and.w	r3, r3, #2
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d0f0      	beq.n	8007f72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f90:	4b43      	ldr	r3, [pc, #268]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	00db      	lsls	r3, r3, #3
 8007f9e:	4940      	ldr	r1, [pc, #256]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007fa0:	4313      	orrs	r3, r2
 8007fa2:	600b      	str	r3, [r1, #0]
 8007fa4:	e015      	b.n	8007fd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007fa6:	4b3f      	ldr	r3, [pc, #252]	; (80080a4 <HAL_RCC_OscConfig+0x2b0>)
 8007fa8:	2200      	movs	r2, #0
 8007faa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fac:	f7fe f992 	bl	80062d4 <HAL_GetTick>
 8007fb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fb2:	e008      	b.n	8007fc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007fb4:	f7fe f98e 	bl	80062d4 <HAL_GetTick>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	693b      	ldr	r3, [r7, #16]
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d901      	bls.n	8007fc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007fc2:	2303      	movs	r3, #3
 8007fc4:	e17b      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fc6:	4b36      	ldr	r3, [pc, #216]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 0302 	and.w	r3, r3, #2
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d1f0      	bne.n	8007fb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0308 	and.w	r3, r3, #8
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d030      	beq.n	8008040 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d016      	beq.n	8008014 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007fe6:	4b30      	ldr	r3, [pc, #192]	; (80080a8 <HAL_RCC_OscConfig+0x2b4>)
 8007fe8:	2201      	movs	r2, #1
 8007fea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fec:	f7fe f972 	bl	80062d4 <HAL_GetTick>
 8007ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ff2:	e008      	b.n	8008006 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ff4:	f7fe f96e 	bl	80062d4 <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	2b02      	cmp	r3, #2
 8008000:	d901      	bls.n	8008006 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008002:	2303      	movs	r3, #3
 8008004:	e15b      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008006:	4b26      	ldr	r3, [pc, #152]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8008008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800800a:	f003 0302 	and.w	r3, r3, #2
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0f0      	beq.n	8007ff4 <HAL_RCC_OscConfig+0x200>
 8008012:	e015      	b.n	8008040 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008014:	4b24      	ldr	r3, [pc, #144]	; (80080a8 <HAL_RCC_OscConfig+0x2b4>)
 8008016:	2200      	movs	r2, #0
 8008018:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800801a:	f7fe f95b 	bl	80062d4 <HAL_GetTick>
 800801e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008020:	e008      	b.n	8008034 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008022:	f7fe f957 	bl	80062d4 <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	2b02      	cmp	r3, #2
 800802e:	d901      	bls.n	8008034 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008030:	2303      	movs	r3, #3
 8008032:	e144      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008034:	4b1a      	ldr	r3, [pc, #104]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8008036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008038:	f003 0302 	and.w	r3, r3, #2
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1f0      	bne.n	8008022 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f003 0304 	and.w	r3, r3, #4
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 80a0 	beq.w	800818e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800804e:	2300      	movs	r3, #0
 8008050:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008052:	4b13      	ldr	r3, [pc, #76]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8008054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d10f      	bne.n	800807e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800805e:	2300      	movs	r3, #0
 8008060:	60bb      	str	r3, [r7, #8]
 8008062:	4b0f      	ldr	r3, [pc, #60]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8008064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008066:	4a0e      	ldr	r2, [pc, #56]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8008068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800806c:	6413      	str	r3, [r2, #64]	; 0x40
 800806e:	4b0c      	ldr	r3, [pc, #48]	; (80080a0 <HAL_RCC_OscConfig+0x2ac>)
 8008070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008076:	60bb      	str	r3, [r7, #8]
 8008078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800807a:	2301      	movs	r3, #1
 800807c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800807e:	4b0b      	ldr	r3, [pc, #44]	; (80080ac <HAL_RCC_OscConfig+0x2b8>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008086:	2b00      	cmp	r3, #0
 8008088:	d121      	bne.n	80080ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800808a:	4b08      	ldr	r3, [pc, #32]	; (80080ac <HAL_RCC_OscConfig+0x2b8>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a07      	ldr	r2, [pc, #28]	; (80080ac <HAL_RCC_OscConfig+0x2b8>)
 8008090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008094:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008096:	f7fe f91d 	bl	80062d4 <HAL_GetTick>
 800809a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800809c:	e011      	b.n	80080c2 <HAL_RCC_OscConfig+0x2ce>
 800809e:	bf00      	nop
 80080a0:	40023800 	.word	0x40023800
 80080a4:	42470000 	.word	0x42470000
 80080a8:	42470e80 	.word	0x42470e80
 80080ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080b0:	f7fe f910 	bl	80062d4 <HAL_GetTick>
 80080b4:	4602      	mov	r2, r0
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	1ad3      	subs	r3, r2, r3
 80080ba:	2b02      	cmp	r3, #2
 80080bc:	d901      	bls.n	80080c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80080be:	2303      	movs	r3, #3
 80080c0:	e0fd      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080c2:	4b81      	ldr	r3, [pc, #516]	; (80082c8 <HAL_RCC_OscConfig+0x4d4>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d0f0      	beq.n	80080b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d106      	bne.n	80080e4 <HAL_RCC_OscConfig+0x2f0>
 80080d6:	4b7d      	ldr	r3, [pc, #500]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80080d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080da:	4a7c      	ldr	r2, [pc, #496]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80080dc:	f043 0301 	orr.w	r3, r3, #1
 80080e0:	6713      	str	r3, [r2, #112]	; 0x70
 80080e2:	e01c      	b.n	800811e <HAL_RCC_OscConfig+0x32a>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	2b05      	cmp	r3, #5
 80080ea:	d10c      	bne.n	8008106 <HAL_RCC_OscConfig+0x312>
 80080ec:	4b77      	ldr	r3, [pc, #476]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80080ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080f0:	4a76      	ldr	r2, [pc, #472]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80080f2:	f043 0304 	orr.w	r3, r3, #4
 80080f6:	6713      	str	r3, [r2, #112]	; 0x70
 80080f8:	4b74      	ldr	r3, [pc, #464]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80080fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080fc:	4a73      	ldr	r2, [pc, #460]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80080fe:	f043 0301 	orr.w	r3, r3, #1
 8008102:	6713      	str	r3, [r2, #112]	; 0x70
 8008104:	e00b      	b.n	800811e <HAL_RCC_OscConfig+0x32a>
 8008106:	4b71      	ldr	r3, [pc, #452]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008108:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800810a:	4a70      	ldr	r2, [pc, #448]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 800810c:	f023 0301 	bic.w	r3, r3, #1
 8008110:	6713      	str	r3, [r2, #112]	; 0x70
 8008112:	4b6e      	ldr	r3, [pc, #440]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008116:	4a6d      	ldr	r2, [pc, #436]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008118:	f023 0304 	bic.w	r3, r3, #4
 800811c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d015      	beq.n	8008152 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008126:	f7fe f8d5 	bl	80062d4 <HAL_GetTick>
 800812a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800812c:	e00a      	b.n	8008144 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800812e:	f7fe f8d1 	bl	80062d4 <HAL_GetTick>
 8008132:	4602      	mov	r2, r0
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	1ad3      	subs	r3, r2, r3
 8008138:	f241 3288 	movw	r2, #5000	; 0x1388
 800813c:	4293      	cmp	r3, r2
 800813e:	d901      	bls.n	8008144 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008140:	2303      	movs	r3, #3
 8008142:	e0bc      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008144:	4b61      	ldr	r3, [pc, #388]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008146:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008148:	f003 0302 	and.w	r3, r3, #2
 800814c:	2b00      	cmp	r3, #0
 800814e:	d0ee      	beq.n	800812e <HAL_RCC_OscConfig+0x33a>
 8008150:	e014      	b.n	800817c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008152:	f7fe f8bf 	bl	80062d4 <HAL_GetTick>
 8008156:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008158:	e00a      	b.n	8008170 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800815a:	f7fe f8bb 	bl	80062d4 <HAL_GetTick>
 800815e:	4602      	mov	r2, r0
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	f241 3288 	movw	r2, #5000	; 0x1388
 8008168:	4293      	cmp	r3, r2
 800816a:	d901      	bls.n	8008170 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800816c:	2303      	movs	r3, #3
 800816e:	e0a6      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008170:	4b56      	ldr	r3, [pc, #344]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008174:	f003 0302 	and.w	r3, r3, #2
 8008178:	2b00      	cmp	r3, #0
 800817a:	d1ee      	bne.n	800815a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800817c:	7dfb      	ldrb	r3, [r7, #23]
 800817e:	2b01      	cmp	r3, #1
 8008180:	d105      	bne.n	800818e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008182:	4b52      	ldr	r3, [pc, #328]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008186:	4a51      	ldr	r2, [pc, #324]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008188:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800818c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	699b      	ldr	r3, [r3, #24]
 8008192:	2b00      	cmp	r3, #0
 8008194:	f000 8092 	beq.w	80082bc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008198:	4b4c      	ldr	r3, [pc, #304]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 030c 	and.w	r3, r3, #12
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d05c      	beq.n	800825e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	699b      	ldr	r3, [r3, #24]
 80081a8:	2b02      	cmp	r3, #2
 80081aa:	d141      	bne.n	8008230 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80081ac:	4b48      	ldr	r3, [pc, #288]	; (80082d0 <HAL_RCC_OscConfig+0x4dc>)
 80081ae:	2200      	movs	r2, #0
 80081b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081b2:	f7fe f88f 	bl	80062d4 <HAL_GetTick>
 80081b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081b8:	e008      	b.n	80081cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80081ba:	f7fe f88b 	bl	80062d4 <HAL_GetTick>
 80081be:	4602      	mov	r2, r0
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	2b02      	cmp	r3, #2
 80081c6:	d901      	bls.n	80081cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80081c8:	2303      	movs	r3, #3
 80081ca:	e078      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081cc:	4b3f      	ldr	r3, [pc, #252]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d1f0      	bne.n	80081ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	69da      	ldr	r2, [r3, #28]
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a1b      	ldr	r3, [r3, #32]
 80081e0:	431a      	orrs	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e6:	019b      	lsls	r3, r3, #6
 80081e8:	431a      	orrs	r2, r3
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ee:	085b      	lsrs	r3, r3, #1
 80081f0:	3b01      	subs	r3, #1
 80081f2:	041b      	lsls	r3, r3, #16
 80081f4:	431a      	orrs	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fa:	061b      	lsls	r3, r3, #24
 80081fc:	4933      	ldr	r1, [pc, #204]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 80081fe:	4313      	orrs	r3, r2
 8008200:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008202:	4b33      	ldr	r3, [pc, #204]	; (80082d0 <HAL_RCC_OscConfig+0x4dc>)
 8008204:	2201      	movs	r2, #1
 8008206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008208:	f7fe f864 	bl	80062d4 <HAL_GetTick>
 800820c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800820e:	e008      	b.n	8008222 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008210:	f7fe f860 	bl	80062d4 <HAL_GetTick>
 8008214:	4602      	mov	r2, r0
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	1ad3      	subs	r3, r2, r3
 800821a:	2b02      	cmp	r3, #2
 800821c:	d901      	bls.n	8008222 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800821e:	2303      	movs	r3, #3
 8008220:	e04d      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008222:	4b2a      	ldr	r3, [pc, #168]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800822a:	2b00      	cmp	r3, #0
 800822c:	d0f0      	beq.n	8008210 <HAL_RCC_OscConfig+0x41c>
 800822e:	e045      	b.n	80082bc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008230:	4b27      	ldr	r3, [pc, #156]	; (80082d0 <HAL_RCC_OscConfig+0x4dc>)
 8008232:	2200      	movs	r2, #0
 8008234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008236:	f7fe f84d 	bl	80062d4 <HAL_GetTick>
 800823a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800823c:	e008      	b.n	8008250 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800823e:	f7fe f849 	bl	80062d4 <HAL_GetTick>
 8008242:	4602      	mov	r2, r0
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	2b02      	cmp	r3, #2
 800824a:	d901      	bls.n	8008250 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800824c:	2303      	movs	r3, #3
 800824e:	e036      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008250:	4b1e      	ldr	r3, [pc, #120]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1f0      	bne.n	800823e <HAL_RCC_OscConfig+0x44a>
 800825c:	e02e      	b.n	80082bc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	699b      	ldr	r3, [r3, #24]
 8008262:	2b01      	cmp	r3, #1
 8008264:	d101      	bne.n	800826a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e029      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800826a:	4b18      	ldr	r3, [pc, #96]	; (80082cc <HAL_RCC_OscConfig+0x4d8>)
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	69db      	ldr	r3, [r3, #28]
 800827a:	429a      	cmp	r2, r3
 800827c:	d11c      	bne.n	80082b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008288:	429a      	cmp	r2, r3
 800828a:	d115      	bne.n	80082b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008292:	4013      	ands	r3, r2
 8008294:	687a      	ldr	r2, [r7, #4]
 8008296:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008298:	4293      	cmp	r3, r2
 800829a:	d10d      	bne.n	80082b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80082a6:	429a      	cmp	r2, r3
 80082a8:	d106      	bne.n	80082b8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d001      	beq.n	80082bc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	e000      	b.n	80082be <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3718      	adds	r7, #24
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	40007000 	.word	0x40007000
 80082cc:	40023800 	.word	0x40023800
 80082d0:	42470060 	.word	0x42470060

080082d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d101      	bne.n	80082e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e0cc      	b.n	8008482 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80082e8:	4b68      	ldr	r3, [pc, #416]	; (800848c <HAL_RCC_ClockConfig+0x1b8>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f003 030f 	and.w	r3, r3, #15
 80082f0:	683a      	ldr	r2, [r7, #0]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d90c      	bls.n	8008310 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082f6:	4b65      	ldr	r3, [pc, #404]	; (800848c <HAL_RCC_ClockConfig+0x1b8>)
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	b2d2      	uxtb	r2, r2
 80082fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80082fe:	4b63      	ldr	r3, [pc, #396]	; (800848c <HAL_RCC_ClockConfig+0x1b8>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 030f 	and.w	r3, r3, #15
 8008306:	683a      	ldr	r2, [r7, #0]
 8008308:	429a      	cmp	r2, r3
 800830a:	d001      	beq.n	8008310 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800830c:	2301      	movs	r3, #1
 800830e:	e0b8      	b.n	8008482 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 0302 	and.w	r3, r3, #2
 8008318:	2b00      	cmp	r3, #0
 800831a:	d020      	beq.n	800835e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0304 	and.w	r3, r3, #4
 8008324:	2b00      	cmp	r3, #0
 8008326:	d005      	beq.n	8008334 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008328:	4b59      	ldr	r3, [pc, #356]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	4a58      	ldr	r2, [pc, #352]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 800832e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008332:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f003 0308 	and.w	r3, r3, #8
 800833c:	2b00      	cmp	r3, #0
 800833e:	d005      	beq.n	800834c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008340:	4b53      	ldr	r3, [pc, #332]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008342:	689b      	ldr	r3, [r3, #8]
 8008344:	4a52      	ldr	r2, [pc, #328]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008346:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800834a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800834c:	4b50      	ldr	r3, [pc, #320]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	494d      	ldr	r1, [pc, #308]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 800835a:	4313      	orrs	r3, r2
 800835c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 0301 	and.w	r3, r3, #1
 8008366:	2b00      	cmp	r3, #0
 8008368:	d044      	beq.n	80083f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	2b01      	cmp	r3, #1
 8008370:	d107      	bne.n	8008382 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008372:	4b47      	ldr	r3, [pc, #284]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800837a:	2b00      	cmp	r3, #0
 800837c:	d119      	bne.n	80083b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e07f      	b.n	8008482 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	2b02      	cmp	r3, #2
 8008388:	d003      	beq.n	8008392 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800838e:	2b03      	cmp	r3, #3
 8008390:	d107      	bne.n	80083a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008392:	4b3f      	ldr	r3, [pc, #252]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800839a:	2b00      	cmp	r3, #0
 800839c:	d109      	bne.n	80083b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e06f      	b.n	8008482 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80083a2:	4b3b      	ldr	r3, [pc, #236]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f003 0302 	and.w	r3, r3, #2
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d101      	bne.n	80083b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e067      	b.n	8008482 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80083b2:	4b37      	ldr	r3, [pc, #220]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	f023 0203 	bic.w	r2, r3, #3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	4934      	ldr	r1, [pc, #208]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 80083c0:	4313      	orrs	r3, r2
 80083c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80083c4:	f7fd ff86 	bl	80062d4 <HAL_GetTick>
 80083c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083ca:	e00a      	b.n	80083e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083cc:	f7fd ff82 	bl	80062d4 <HAL_GetTick>
 80083d0:	4602      	mov	r2, r0
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	1ad3      	subs	r3, r2, r3
 80083d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80083da:	4293      	cmp	r3, r2
 80083dc:	d901      	bls.n	80083e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e04f      	b.n	8008482 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083e2:	4b2b      	ldr	r3, [pc, #172]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	f003 020c 	and.w	r2, r3, #12
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	685b      	ldr	r3, [r3, #4]
 80083ee:	009b      	lsls	r3, r3, #2
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d1eb      	bne.n	80083cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80083f4:	4b25      	ldr	r3, [pc, #148]	; (800848c <HAL_RCC_ClockConfig+0x1b8>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 030f 	and.w	r3, r3, #15
 80083fc:	683a      	ldr	r2, [r7, #0]
 80083fe:	429a      	cmp	r2, r3
 8008400:	d20c      	bcs.n	800841c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008402:	4b22      	ldr	r3, [pc, #136]	; (800848c <HAL_RCC_ClockConfig+0x1b8>)
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	b2d2      	uxtb	r2, r2
 8008408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800840a:	4b20      	ldr	r3, [pc, #128]	; (800848c <HAL_RCC_ClockConfig+0x1b8>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 030f 	and.w	r3, r3, #15
 8008412:	683a      	ldr	r2, [r7, #0]
 8008414:	429a      	cmp	r2, r3
 8008416:	d001      	beq.n	800841c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e032      	b.n	8008482 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f003 0304 	and.w	r3, r3, #4
 8008424:	2b00      	cmp	r3, #0
 8008426:	d008      	beq.n	800843a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008428:	4b19      	ldr	r3, [pc, #100]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	4916      	ldr	r1, [pc, #88]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008436:	4313      	orrs	r3, r2
 8008438:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f003 0308 	and.w	r3, r3, #8
 8008442:	2b00      	cmp	r3, #0
 8008444:	d009      	beq.n	800845a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008446:	4b12      	ldr	r3, [pc, #72]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	00db      	lsls	r3, r3, #3
 8008454:	490e      	ldr	r1, [pc, #56]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008456:	4313      	orrs	r3, r2
 8008458:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800845a:	f000 f821 	bl	80084a0 <HAL_RCC_GetSysClockFreq>
 800845e:	4601      	mov	r1, r0
 8008460:	4b0b      	ldr	r3, [pc, #44]	; (8008490 <HAL_RCC_ClockConfig+0x1bc>)
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	091b      	lsrs	r3, r3, #4
 8008466:	f003 030f 	and.w	r3, r3, #15
 800846a:	4a0a      	ldr	r2, [pc, #40]	; (8008494 <HAL_RCC_ClockConfig+0x1c0>)
 800846c:	5cd3      	ldrb	r3, [r2, r3]
 800846e:	fa21 f303 	lsr.w	r3, r1, r3
 8008472:	4a09      	ldr	r2, [pc, #36]	; (8008498 <HAL_RCC_ClockConfig+0x1c4>)
 8008474:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008476:	4b09      	ldr	r3, [pc, #36]	; (800849c <HAL_RCC_ClockConfig+0x1c8>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4618      	mov	r0, r3
 800847c:	f7fd fee6 	bl	800624c <HAL_InitTick>

  return HAL_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3710      	adds	r7, #16
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	40023c00 	.word	0x40023c00
 8008490:	40023800 	.word	0x40023800
 8008494:	0800ed8c 	.word	0x0800ed8c
 8008498:	20000034 	.word	0x20000034
 800849c:	20000038 	.word	0x20000038

080084a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084a2:	b085      	sub	sp, #20
 80084a4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80084a6:	2300      	movs	r3, #0
 80084a8:	607b      	str	r3, [r7, #4]
 80084aa:	2300      	movs	r3, #0
 80084ac:	60fb      	str	r3, [r7, #12]
 80084ae:	2300      	movs	r3, #0
 80084b0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80084b2:	2300      	movs	r3, #0
 80084b4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80084b6:	4b50      	ldr	r3, [pc, #320]	; (80085f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	f003 030c 	and.w	r3, r3, #12
 80084be:	2b04      	cmp	r3, #4
 80084c0:	d007      	beq.n	80084d2 <HAL_RCC_GetSysClockFreq+0x32>
 80084c2:	2b08      	cmp	r3, #8
 80084c4:	d008      	beq.n	80084d8 <HAL_RCC_GetSysClockFreq+0x38>
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f040 808d 	bne.w	80085e6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80084cc:	4b4b      	ldr	r3, [pc, #300]	; (80085fc <HAL_RCC_GetSysClockFreq+0x15c>)
 80084ce:	60bb      	str	r3, [r7, #8]
       break;
 80084d0:	e08c      	b.n	80085ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80084d2:	4b4b      	ldr	r3, [pc, #300]	; (8008600 <HAL_RCC_GetSysClockFreq+0x160>)
 80084d4:	60bb      	str	r3, [r7, #8]
      break;
 80084d6:	e089      	b.n	80085ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80084d8:	4b47      	ldr	r3, [pc, #284]	; (80085f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084e0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80084e2:	4b45      	ldr	r3, [pc, #276]	; (80085f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d023      	beq.n	8008536 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084ee:	4b42      	ldr	r3, [pc, #264]	; (80085f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	099b      	lsrs	r3, r3, #6
 80084f4:	f04f 0400 	mov.w	r4, #0
 80084f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80084fc:	f04f 0200 	mov.w	r2, #0
 8008500:	ea03 0501 	and.w	r5, r3, r1
 8008504:	ea04 0602 	and.w	r6, r4, r2
 8008508:	4a3d      	ldr	r2, [pc, #244]	; (8008600 <HAL_RCC_GetSysClockFreq+0x160>)
 800850a:	fb02 f106 	mul.w	r1, r2, r6
 800850e:	2200      	movs	r2, #0
 8008510:	fb02 f205 	mul.w	r2, r2, r5
 8008514:	440a      	add	r2, r1
 8008516:	493a      	ldr	r1, [pc, #232]	; (8008600 <HAL_RCC_GetSysClockFreq+0x160>)
 8008518:	fba5 0101 	umull	r0, r1, r5, r1
 800851c:	1853      	adds	r3, r2, r1
 800851e:	4619      	mov	r1, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f04f 0400 	mov.w	r4, #0
 8008526:	461a      	mov	r2, r3
 8008528:	4623      	mov	r3, r4
 800852a:	f7f8 fbad 	bl	8000c88 <__aeabi_uldivmod>
 800852e:	4603      	mov	r3, r0
 8008530:	460c      	mov	r4, r1
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e049      	b.n	80085ca <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008536:	4b30      	ldr	r3, [pc, #192]	; (80085f8 <HAL_RCC_GetSysClockFreq+0x158>)
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	099b      	lsrs	r3, r3, #6
 800853c:	f04f 0400 	mov.w	r4, #0
 8008540:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008544:	f04f 0200 	mov.w	r2, #0
 8008548:	ea03 0501 	and.w	r5, r3, r1
 800854c:	ea04 0602 	and.w	r6, r4, r2
 8008550:	4629      	mov	r1, r5
 8008552:	4632      	mov	r2, r6
 8008554:	f04f 0300 	mov.w	r3, #0
 8008558:	f04f 0400 	mov.w	r4, #0
 800855c:	0154      	lsls	r4, r2, #5
 800855e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008562:	014b      	lsls	r3, r1, #5
 8008564:	4619      	mov	r1, r3
 8008566:	4622      	mov	r2, r4
 8008568:	1b49      	subs	r1, r1, r5
 800856a:	eb62 0206 	sbc.w	r2, r2, r6
 800856e:	f04f 0300 	mov.w	r3, #0
 8008572:	f04f 0400 	mov.w	r4, #0
 8008576:	0194      	lsls	r4, r2, #6
 8008578:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800857c:	018b      	lsls	r3, r1, #6
 800857e:	1a5b      	subs	r3, r3, r1
 8008580:	eb64 0402 	sbc.w	r4, r4, r2
 8008584:	f04f 0100 	mov.w	r1, #0
 8008588:	f04f 0200 	mov.w	r2, #0
 800858c:	00e2      	lsls	r2, r4, #3
 800858e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008592:	00d9      	lsls	r1, r3, #3
 8008594:	460b      	mov	r3, r1
 8008596:	4614      	mov	r4, r2
 8008598:	195b      	adds	r3, r3, r5
 800859a:	eb44 0406 	adc.w	r4, r4, r6
 800859e:	f04f 0100 	mov.w	r1, #0
 80085a2:	f04f 0200 	mov.w	r2, #0
 80085a6:	02a2      	lsls	r2, r4, #10
 80085a8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80085ac:	0299      	lsls	r1, r3, #10
 80085ae:	460b      	mov	r3, r1
 80085b0:	4614      	mov	r4, r2
 80085b2:	4618      	mov	r0, r3
 80085b4:	4621      	mov	r1, r4
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	f04f 0400 	mov.w	r4, #0
 80085bc:	461a      	mov	r2, r3
 80085be:	4623      	mov	r3, r4
 80085c0:	f7f8 fb62 	bl	8000c88 <__aeabi_uldivmod>
 80085c4:	4603      	mov	r3, r0
 80085c6:	460c      	mov	r4, r1
 80085c8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80085ca:	4b0b      	ldr	r3, [pc, #44]	; (80085f8 <HAL_RCC_GetSysClockFreq+0x158>)
 80085cc:	685b      	ldr	r3, [r3, #4]
 80085ce:	0c1b      	lsrs	r3, r3, #16
 80085d0:	f003 0303 	and.w	r3, r3, #3
 80085d4:	3301      	adds	r3, #1
 80085d6:	005b      	lsls	r3, r3, #1
 80085d8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	fbb2 f3f3 	udiv	r3, r2, r3
 80085e2:	60bb      	str	r3, [r7, #8]
      break;
 80085e4:	e002      	b.n	80085ec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80085e6:	4b05      	ldr	r3, [pc, #20]	; (80085fc <HAL_RCC_GetSysClockFreq+0x15c>)
 80085e8:	60bb      	str	r3, [r7, #8]
      break;
 80085ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80085ec:	68bb      	ldr	r3, [r7, #8]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3714      	adds	r7, #20
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085f6:	bf00      	nop
 80085f8:	40023800 	.word	0x40023800
 80085fc:	00f42400 	.word	0x00f42400
 8008600:	00bebc20 	.word	0x00bebc20

08008604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008604:	b480      	push	{r7}
 8008606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008608:	4b03      	ldr	r3, [pc, #12]	; (8008618 <HAL_RCC_GetHCLKFreq+0x14>)
 800860a:	681b      	ldr	r3, [r3, #0]
}
 800860c:	4618      	mov	r0, r3
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr
 8008616:	bf00      	nop
 8008618:	20000034 	.word	0x20000034

0800861c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008620:	f7ff fff0 	bl	8008604 <HAL_RCC_GetHCLKFreq>
 8008624:	4601      	mov	r1, r0
 8008626:	4b05      	ldr	r3, [pc, #20]	; (800863c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	0a9b      	lsrs	r3, r3, #10
 800862c:	f003 0307 	and.w	r3, r3, #7
 8008630:	4a03      	ldr	r2, [pc, #12]	; (8008640 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008632:	5cd3      	ldrb	r3, [r2, r3]
 8008634:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008638:	4618      	mov	r0, r3
 800863a:	bd80      	pop	{r7, pc}
 800863c:	40023800 	.word	0x40023800
 8008640:	0800ed9c 	.word	0x0800ed9c

08008644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008648:	f7ff ffdc 	bl	8008604 <HAL_RCC_GetHCLKFreq>
 800864c:	4601      	mov	r1, r0
 800864e:	4b05      	ldr	r3, [pc, #20]	; (8008664 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	0b5b      	lsrs	r3, r3, #13
 8008654:	f003 0307 	and.w	r3, r3, #7
 8008658:	4a03      	ldr	r2, [pc, #12]	; (8008668 <HAL_RCC_GetPCLK2Freq+0x24>)
 800865a:	5cd3      	ldrb	r3, [r2, r3]
 800865c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008660:	4618      	mov	r0, r3
 8008662:	bd80      	pop	{r7, pc}
 8008664:	40023800 	.word	0x40023800
 8008668:	0800ed9c 	.word	0x0800ed9c

0800866c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b082      	sub	sp, #8
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d101      	bne.n	800867e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800867a:	2301      	movs	r3, #1
 800867c:	e056      	b.n	800872c <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800868a:	b2db      	uxtb	r3, r3
 800868c:	2b00      	cmp	r3, #0
 800868e:	d106      	bne.n	800869e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f7fd fa67 	bl	8005b6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2202      	movs	r2, #2
 80086a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	685a      	ldr	r2, [r3, #4]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	689b      	ldr	r3, [r3, #8]
 80086be:	431a      	orrs	r2, r3
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	431a      	orrs	r2, r3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	691b      	ldr	r3, [r3, #16]
 80086ca:	431a      	orrs	r2, r3
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	695b      	ldr	r3, [r3, #20]
 80086d0:	431a      	orrs	r2, r3
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086da:	431a      	orrs	r2, r3
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	69db      	ldr	r3, [r3, #28]
 80086e0:	431a      	orrs	r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a1b      	ldr	r3, [r3, #32]
 80086e6:	ea42 0103 	orr.w	r1, r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	430a      	orrs	r2, r1
 80086f4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	0c1b      	lsrs	r3, r3, #16
 80086fc:	f003 0104 	and.w	r1, r3, #4
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	430a      	orrs	r2, r1
 800870a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	69da      	ldr	r2, [r3, #28]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800871a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2201      	movs	r2, #1
 8008726:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b088      	sub	sp, #32
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	603b      	str	r3, [r7, #0]
 8008740:	4613      	mov	r3, r2
 8008742:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008744:	2300      	movs	r3, #0
 8008746:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800874e:	2b01      	cmp	r3, #1
 8008750:	d101      	bne.n	8008756 <HAL_SPI_Transmit+0x22>
 8008752:	2302      	movs	r3, #2
 8008754:	e11e      	b.n	8008994 <HAL_SPI_Transmit+0x260>
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800875e:	f7fd fdb9 	bl	80062d4 <HAL_GetTick>
 8008762:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008764:	88fb      	ldrh	r3, [r7, #6]
 8008766:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800876e:	b2db      	uxtb	r3, r3
 8008770:	2b01      	cmp	r3, #1
 8008772:	d002      	beq.n	800877a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008774:	2302      	movs	r3, #2
 8008776:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008778:	e103      	b.n	8008982 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d002      	beq.n	8008786 <HAL_SPI_Transmit+0x52>
 8008780:	88fb      	ldrh	r3, [r7, #6]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d102      	bne.n	800878c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	77fb      	strb	r3, [r7, #31]
    goto error;
 800878a:	e0fa      	b.n	8008982 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2203      	movs	r2, #3
 8008790:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	68ba      	ldr	r2, [r7, #8]
 800879e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	88fa      	ldrh	r2, [r7, #6]
 80087a4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	88fa      	ldrh	r2, [r7, #6]
 80087aa:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2200      	movs	r2, #0
 80087b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087d2:	d107      	bne.n	80087e4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80087e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087ee:	2b40      	cmp	r3, #64	; 0x40
 80087f0:	d007      	beq.n	8008802 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008800:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800880a:	d14b      	bne.n	80088a4 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d002      	beq.n	800881a <HAL_SPI_Transmit+0xe6>
 8008814:	8afb      	ldrh	r3, [r7, #22]
 8008816:	2b01      	cmp	r3, #1
 8008818:	d13e      	bne.n	8008898 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800881e:	881a      	ldrh	r2, [r3, #0]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800882a:	1c9a      	adds	r2, r3, #2
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008834:	b29b      	uxth	r3, r3
 8008836:	3b01      	subs	r3, #1
 8008838:	b29a      	uxth	r2, r3
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800883e:	e02b      	b.n	8008898 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f003 0302 	and.w	r3, r3, #2
 800884a:	2b02      	cmp	r3, #2
 800884c:	d112      	bne.n	8008874 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008852:	881a      	ldrh	r2, [r3, #0]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800885e:	1c9a      	adds	r2, r3, #2
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008868:	b29b      	uxth	r3, r3
 800886a:	3b01      	subs	r3, #1
 800886c:	b29a      	uxth	r2, r3
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	86da      	strh	r2, [r3, #54]	; 0x36
 8008872:	e011      	b.n	8008898 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008874:	f7fd fd2e 	bl	80062d4 <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	69bb      	ldr	r3, [r7, #24]
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	429a      	cmp	r2, r3
 8008882:	d803      	bhi.n	800888c <HAL_SPI_Transmit+0x158>
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800888a:	d102      	bne.n	8008892 <HAL_SPI_Transmit+0x15e>
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d102      	bne.n	8008898 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008896:	e074      	b.n	8008982 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800889c:	b29b      	uxth	r3, r3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1ce      	bne.n	8008840 <HAL_SPI_Transmit+0x10c>
 80088a2:	e04c      	b.n	800893e <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d002      	beq.n	80088b2 <HAL_SPI_Transmit+0x17e>
 80088ac:	8afb      	ldrh	r3, [r7, #22]
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d140      	bne.n	8008934 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	330c      	adds	r3, #12
 80088bc:	7812      	ldrb	r2, [r2, #0]
 80088be:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088c4:	1c5a      	adds	r2, r3, #1
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088ce:	b29b      	uxth	r3, r3
 80088d0:	3b01      	subs	r3, #1
 80088d2:	b29a      	uxth	r2, r3
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80088d8:	e02c      	b.n	8008934 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	f003 0302 	and.w	r3, r3, #2
 80088e4:	2b02      	cmp	r3, #2
 80088e6:	d113      	bne.n	8008910 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	330c      	adds	r3, #12
 80088f2:	7812      	ldrb	r2, [r2, #0]
 80088f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088fa:	1c5a      	adds	r2, r3, #1
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008904:	b29b      	uxth	r3, r3
 8008906:	3b01      	subs	r3, #1
 8008908:	b29a      	uxth	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	86da      	strh	r2, [r3, #54]	; 0x36
 800890e:	e011      	b.n	8008934 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008910:	f7fd fce0 	bl	80062d4 <HAL_GetTick>
 8008914:	4602      	mov	r2, r0
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	1ad3      	subs	r3, r2, r3
 800891a:	683a      	ldr	r2, [r7, #0]
 800891c:	429a      	cmp	r2, r3
 800891e:	d803      	bhi.n	8008928 <HAL_SPI_Transmit+0x1f4>
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008926:	d102      	bne.n	800892e <HAL_SPI_Transmit+0x1fa>
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d102      	bne.n	8008934 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800892e:	2303      	movs	r3, #3
 8008930:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008932:	e026      	b.n	8008982 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008938:	b29b      	uxth	r3, r3
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1cd      	bne.n	80088da <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800893e:	69ba      	ldr	r2, [r7, #24]
 8008940:	6839      	ldr	r1, [r7, #0]
 8008942:	68f8      	ldr	r0, [r7, #12]
 8008944:	f000 fba4 	bl	8009090 <SPI_EndRxTxTransaction>
 8008948:	4603      	mov	r3, r0
 800894a:	2b00      	cmp	r3, #0
 800894c:	d002      	beq.n	8008954 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2220      	movs	r2, #32
 8008952:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d10a      	bne.n	8008972 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800895c:	2300      	movs	r3, #0
 800895e:	613b      	str	r3, [r7, #16]
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	613b      	str	r3, [r7, #16]
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	613b      	str	r3, [r7, #16]
 8008970:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008976:	2b00      	cmp	r3, #0
 8008978:	d002      	beq.n	8008980 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800897a:	2301      	movs	r3, #1
 800897c:	77fb      	strb	r3, [r7, #31]
 800897e:	e000      	b.n	8008982 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008980:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2201      	movs	r2, #1
 8008986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008992:	7ffb      	ldrb	r3, [r7, #31]
}
 8008994:	4618      	mov	r0, r3
 8008996:	3720      	adds	r7, #32
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}

0800899c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b088      	sub	sp, #32
 80089a0:	af02      	add	r7, sp, #8
 80089a2:	60f8      	str	r0, [r7, #12]
 80089a4:	60b9      	str	r1, [r7, #8]
 80089a6:	603b      	str	r3, [r7, #0]
 80089a8:	4613      	mov	r3, r2
 80089aa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80089ac:	2300      	movs	r3, #0
 80089ae:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80089b8:	d112      	bne.n	80089e0 <HAL_SPI_Receive+0x44>
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d10e      	bne.n	80089e0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2204      	movs	r2, #4
 80089c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80089ca:	88fa      	ldrh	r2, [r7, #6]
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	4613      	mov	r3, r2
 80089d2:	68ba      	ldr	r2, [r7, #8]
 80089d4:	68b9      	ldr	r1, [r7, #8]
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f000 f8e9 	bl	8008bae <HAL_SPI_TransmitReceive>
 80089dc:	4603      	mov	r3, r0
 80089de:	e0e2      	b.n	8008ba6 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d101      	bne.n	80089ee <HAL_SPI_Receive+0x52>
 80089ea:	2302      	movs	r3, #2
 80089ec:	e0db      	b.n	8008ba6 <HAL_SPI_Receive+0x20a>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2201      	movs	r2, #1
 80089f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80089f6:	f7fd fc6d 	bl	80062d4 <HAL_GetTick>
 80089fa:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a02:	b2db      	uxtb	r3, r3
 8008a04:	2b01      	cmp	r3, #1
 8008a06:	d002      	beq.n	8008a0e <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008a08:	2302      	movs	r3, #2
 8008a0a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008a0c:	e0c2      	b.n	8008b94 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d002      	beq.n	8008a1a <HAL_SPI_Receive+0x7e>
 8008a14:	88fb      	ldrh	r3, [r7, #6]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d102      	bne.n	8008a20 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008a1e:	e0b9      	b.n	8008b94 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2204      	movs	r2, #4
 8008a24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	88fa      	ldrh	r2, [r7, #6]
 8008a38:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	88fa      	ldrh	r2, [r7, #6]
 8008a3e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2200      	movs	r2, #0
 8008a44:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2200      	movs	r2, #0
 8008a56:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a66:	d107      	bne.n	8008a78 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681a      	ldr	r2, [r3, #0]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008a76:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a82:	2b40      	cmp	r3, #64	; 0x40
 8008a84:	d007      	beq.n	8008a96 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008a94:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	68db      	ldr	r3, [r3, #12]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d162      	bne.n	8008b64 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008a9e:	e02e      	b.n	8008afe <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d115      	bne.n	8008ada <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f103 020c 	add.w	r2, r3, #12
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aba:	7812      	ldrb	r2, [r2, #0]
 8008abc:	b2d2      	uxtb	r2, r2
 8008abe:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac4:	1c5a      	adds	r2, r3, #1
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	b29a      	uxth	r2, r3
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008ad8:	e011      	b.n	8008afe <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ada:	f7fd fbfb 	bl	80062d4 <HAL_GetTick>
 8008ade:	4602      	mov	r2, r0
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	1ad3      	subs	r3, r2, r3
 8008ae4:	683a      	ldr	r2, [r7, #0]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d803      	bhi.n	8008af2 <HAL_SPI_Receive+0x156>
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af0:	d102      	bne.n	8008af8 <HAL_SPI_Receive+0x15c>
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d102      	bne.n	8008afe <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008af8:	2303      	movs	r3, #3
 8008afa:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008afc:	e04a      	b.n	8008b94 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d1cb      	bne.n	8008aa0 <HAL_SPI_Receive+0x104>
 8008b08:	e031      	b.n	8008b6e <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	f003 0301 	and.w	r3, r3, #1
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d113      	bne.n	8008b40 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	68da      	ldr	r2, [r3, #12]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b22:	b292      	uxth	r2, r2
 8008b24:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b2a:	1c9a      	adds	r2, r3, #2
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	3b01      	subs	r3, #1
 8008b38:	b29a      	uxth	r2, r3
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008b3e:	e011      	b.n	8008b64 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b40:	f7fd fbc8 	bl	80062d4 <HAL_GetTick>
 8008b44:	4602      	mov	r2, r0
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	683a      	ldr	r2, [r7, #0]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d803      	bhi.n	8008b58 <HAL_SPI_Receive+0x1bc>
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b56:	d102      	bne.n	8008b5e <HAL_SPI_Receive+0x1c2>
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d102      	bne.n	8008b64 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008b62:	e017      	b.n	8008b94 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b68:	b29b      	uxth	r3, r3
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d1cd      	bne.n	8008b0a <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b6e:	693a      	ldr	r2, [r7, #16]
 8008b70:	6839      	ldr	r1, [r7, #0]
 8008b72:	68f8      	ldr	r0, [r7, #12]
 8008b74:	f000 fa27 	bl	8008fc6 <SPI_EndRxTransaction>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d002      	beq.n	8008b84 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2220      	movs	r2, #32
 8008b82:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d002      	beq.n	8008b92 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	75fb      	strb	r3, [r7, #23]
 8008b90:	e000      	b.n	8008b94 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008b92:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2201      	movs	r2, #1
 8008b98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008ba4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3718      	adds	r7, #24
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}

08008bae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008bae:	b580      	push	{r7, lr}
 8008bb0:	b08c      	sub	sp, #48	; 0x30
 8008bb2:	af00      	add	r7, sp, #0
 8008bb4:	60f8      	str	r0, [r7, #12]
 8008bb6:	60b9      	str	r1, [r7, #8]
 8008bb8:	607a      	str	r2, [r7, #4]
 8008bba:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d101      	bne.n	8008bd4 <HAL_SPI_TransmitReceive+0x26>
 8008bd0:	2302      	movs	r3, #2
 8008bd2:	e18a      	b.n	8008eea <HAL_SPI_TransmitReceive+0x33c>
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008bdc:	f7fd fb7a 	bl	80062d4 <HAL_GetTick>
 8008be0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008be8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008bf2:	887b      	ldrh	r3, [r7, #2]
 8008bf4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008bf6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d00f      	beq.n	8008c1e <HAL_SPI_TransmitReceive+0x70>
 8008bfe:	69fb      	ldr	r3, [r7, #28]
 8008c00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008c04:	d107      	bne.n	8008c16 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d103      	bne.n	8008c16 <HAL_SPI_TransmitReceive+0x68>
 8008c0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c12:	2b04      	cmp	r3, #4
 8008c14:	d003      	beq.n	8008c1e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008c16:	2302      	movs	r3, #2
 8008c18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c1c:	e15b      	b.n	8008ed6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d005      	beq.n	8008c30 <HAL_SPI_TransmitReceive+0x82>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d002      	beq.n	8008c30 <HAL_SPI_TransmitReceive+0x82>
 8008c2a:	887b      	ldrh	r3, [r7, #2]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d103      	bne.n	8008c38 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008c36:	e14e      	b.n	8008ed6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008c3e:	b2db      	uxtb	r3, r3
 8008c40:	2b04      	cmp	r3, #4
 8008c42:	d003      	beq.n	8008c4c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2205      	movs	r2, #5
 8008c48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	887a      	ldrh	r2, [r7, #2]
 8008c5c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	887a      	ldrh	r2, [r7, #2]
 8008c62:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	68ba      	ldr	r2, [r7, #8]
 8008c68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	887a      	ldrh	r2, [r7, #2]
 8008c6e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	887a      	ldrh	r2, [r7, #2]
 8008c74:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2200      	movs	r2, #0
 8008c80:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c8c:	2b40      	cmp	r3, #64	; 0x40
 8008c8e:	d007      	beq.n	8008ca0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681a      	ldr	r2, [r3, #0]
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c9e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	68db      	ldr	r3, [r3, #12]
 8008ca4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ca8:	d178      	bne.n	8008d9c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d002      	beq.n	8008cb8 <HAL_SPI_TransmitReceive+0x10a>
 8008cb2:	8b7b      	ldrh	r3, [r7, #26]
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d166      	bne.n	8008d86 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cbc:	881a      	ldrh	r2, [r3, #0]
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc8:	1c9a      	adds	r2, r3, #2
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	b29a      	uxth	r2, r3
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008cdc:	e053      	b.n	8008d86 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	f003 0302 	and.w	r3, r3, #2
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d11b      	bne.n	8008d24 <HAL_SPI_TransmitReceive+0x176>
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d016      	beq.n	8008d24 <HAL_SPI_TransmitReceive+0x176>
 8008cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d113      	bne.n	8008d24 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d00:	881a      	ldrh	r2, [r3, #0]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d0c:	1c9a      	adds	r2, r3, #2
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	3b01      	subs	r3, #1
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008d20:	2300      	movs	r3, #0
 8008d22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	f003 0301 	and.w	r3, r3, #1
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d119      	bne.n	8008d66 <HAL_SPI_TransmitReceive+0x1b8>
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d014      	beq.n	8008d66 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	68da      	ldr	r2, [r3, #12]
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d46:	b292      	uxth	r2, r2
 8008d48:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d4e:	1c9a      	adds	r2, r3, #2
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	3b01      	subs	r3, #1
 8008d5c:	b29a      	uxth	r2, r3
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d62:	2301      	movs	r3, #1
 8008d64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008d66:	f7fd fab5 	bl	80062d4 <HAL_GetTick>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6e:	1ad3      	subs	r3, r2, r3
 8008d70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d807      	bhi.n	8008d86 <HAL_SPI_TransmitReceive+0x1d8>
 8008d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d7c:	d003      	beq.n	8008d86 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008d7e:	2303      	movs	r3, #3
 8008d80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008d84:	e0a7      	b.n	8008ed6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d1a6      	bne.n	8008cde <HAL_SPI_TransmitReceive+0x130>
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1a1      	bne.n	8008cde <HAL_SPI_TransmitReceive+0x130>
 8008d9a:	e07c      	b.n	8008e96 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d002      	beq.n	8008daa <HAL_SPI_TransmitReceive+0x1fc>
 8008da4:	8b7b      	ldrh	r3, [r7, #26]
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d16b      	bne.n	8008e82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	330c      	adds	r3, #12
 8008db4:	7812      	ldrb	r2, [r2, #0]
 8008db6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dbc:	1c5a      	adds	r2, r3, #1
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	b29a      	uxth	r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dd0:	e057      	b.n	8008e82 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f003 0302 	and.w	r3, r3, #2
 8008ddc:	2b02      	cmp	r3, #2
 8008dde:	d11c      	bne.n	8008e1a <HAL_SPI_TransmitReceive+0x26c>
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d017      	beq.n	8008e1a <HAL_SPI_TransmitReceive+0x26c>
 8008dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d114      	bne.n	8008e1a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	330c      	adds	r3, #12
 8008dfa:	7812      	ldrb	r2, [r2, #0]
 8008dfc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e02:	1c5a      	adds	r2, r3, #1
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e16:	2300      	movs	r3, #0
 8008e18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	689b      	ldr	r3, [r3, #8]
 8008e20:	f003 0301 	and.w	r3, r3, #1
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d119      	bne.n	8008e5c <HAL_SPI_TransmitReceive+0x2ae>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d014      	beq.n	8008e5c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	68da      	ldr	r2, [r3, #12]
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e3c:	b2d2      	uxtb	r2, r2
 8008e3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e44:	1c5a      	adds	r2, r3, #1
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	3b01      	subs	r3, #1
 8008e52:	b29a      	uxth	r2, r3
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008e5c:	f7fd fa3a 	bl	80062d4 <HAL_GetTick>
 8008e60:	4602      	mov	r2, r0
 8008e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e64:	1ad3      	subs	r3, r2, r3
 8008e66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d803      	bhi.n	8008e74 <HAL_SPI_TransmitReceive+0x2c6>
 8008e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e72:	d102      	bne.n	8008e7a <HAL_SPI_TransmitReceive+0x2cc>
 8008e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d103      	bne.n	8008e82 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008e7a:	2303      	movs	r3, #3
 8008e7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008e80:	e029      	b.n	8008ed6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1a2      	bne.n	8008dd2 <HAL_SPI_TransmitReceive+0x224>
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d19d      	bne.n	8008dd2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e98:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008e9a:	68f8      	ldr	r0, [r7, #12]
 8008e9c:	f000 f8f8 	bl	8009090 <SPI_EndRxTxTransaction>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d006      	beq.n	8008eb4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2220      	movs	r2, #32
 8008eb0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008eb2:	e010      	b.n	8008ed6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d10b      	bne.n	8008ed4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	617b      	str	r3, [r7, #20]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	617b      	str	r3, [r7, #20]
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	689b      	ldr	r3, [r3, #8]
 8008ece:	617b      	str	r3, [r7, #20]
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	e000      	b.n	8008ed6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008ed4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008ee6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3730      	adds	r7, #48	; 0x30
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	60f8      	str	r0, [r7, #12]
 8008efa:	60b9      	str	r1, [r7, #8]
 8008efc:	603b      	str	r3, [r7, #0]
 8008efe:	4613      	mov	r3, r2
 8008f00:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f02:	e04c      	b.n	8008f9e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f0a:	d048      	beq.n	8008f9e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008f0c:	f7fd f9e2 	bl	80062d4 <HAL_GetTick>
 8008f10:	4602      	mov	r2, r0
 8008f12:	69bb      	ldr	r3, [r7, #24]
 8008f14:	1ad3      	subs	r3, r2, r3
 8008f16:	683a      	ldr	r2, [r7, #0]
 8008f18:	429a      	cmp	r2, r3
 8008f1a:	d902      	bls.n	8008f22 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d13d      	bne.n	8008f9e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	685a      	ldr	r2, [r3, #4]
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f3a:	d111      	bne.n	8008f60 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f44:	d004      	beq.n	8008f50 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	689b      	ldr	r3, [r3, #8]
 8008f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f4e:	d107      	bne.n	8008f60 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681a      	ldr	r2, [r3, #0]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008f68:	d10f      	bne.n	8008f8a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f78:	601a      	str	r2, [r3, #0]
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008f9a:	2303      	movs	r3, #3
 8008f9c:	e00f      	b.n	8008fbe <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	689a      	ldr	r2, [r3, #8]
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	4013      	ands	r3, r2
 8008fa8:	68ba      	ldr	r2, [r7, #8]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	bf0c      	ite	eq
 8008fae:	2301      	moveq	r3, #1
 8008fb0:	2300      	movne	r3, #0
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	79fb      	ldrb	r3, [r7, #7]
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d1a3      	bne.n	8008f04 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008fbc:	2300      	movs	r3, #0
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008fc6:	b580      	push	{r7, lr}
 8008fc8:	b086      	sub	sp, #24
 8008fca:	af02      	add	r7, sp, #8
 8008fcc:	60f8      	str	r0, [r7, #12]
 8008fce:	60b9      	str	r1, [r7, #8]
 8008fd0:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008fda:	d111      	bne.n	8009000 <SPI_EndRxTransaction+0x3a>
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008fe4:	d004      	beq.n	8008ff0 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	689b      	ldr	r3, [r3, #8]
 8008fea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fee:	d107      	bne.n	8009000 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ffe:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009008:	d12a      	bne.n	8009060 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009012:	d012      	beq.n	800903a <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	9300      	str	r3, [sp, #0]
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	2200      	movs	r2, #0
 800901c:	2180      	movs	r1, #128	; 0x80
 800901e:	68f8      	ldr	r0, [r7, #12]
 8009020:	f7ff ff67 	bl	8008ef2 <SPI_WaitFlagStateUntilTimeout>
 8009024:	4603      	mov	r3, r0
 8009026:	2b00      	cmp	r3, #0
 8009028:	d02d      	beq.n	8009086 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800902e:	f043 0220 	orr.w	r2, r3, #32
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009036:	2303      	movs	r3, #3
 8009038:	e026      	b.n	8009088 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	9300      	str	r3, [sp, #0]
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	2200      	movs	r2, #0
 8009042:	2101      	movs	r1, #1
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f7ff ff54 	bl	8008ef2 <SPI_WaitFlagStateUntilTimeout>
 800904a:	4603      	mov	r3, r0
 800904c:	2b00      	cmp	r3, #0
 800904e:	d01a      	beq.n	8009086 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009054:	f043 0220 	orr.w	r2, r3, #32
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800905c:	2303      	movs	r3, #3
 800905e:	e013      	b.n	8009088 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	9300      	str	r3, [sp, #0]
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	2200      	movs	r2, #0
 8009068:	2101      	movs	r1, #1
 800906a:	68f8      	ldr	r0, [r7, #12]
 800906c:	f7ff ff41 	bl	8008ef2 <SPI_WaitFlagStateUntilTimeout>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d007      	beq.n	8009086 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800907a:	f043 0220 	orr.w	r2, r3, #32
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009082:	2303      	movs	r3, #3
 8009084:	e000      	b.n	8009088 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	4618      	mov	r0, r3
 800908a:	3710      	adds	r7, #16
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}

08009090 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b088      	sub	sp, #32
 8009094:	af02      	add	r7, sp, #8
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800909c:	4b1b      	ldr	r3, [pc, #108]	; (800910c <SPI_EndRxTxTransaction+0x7c>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a1b      	ldr	r2, [pc, #108]	; (8009110 <SPI_EndRxTxTransaction+0x80>)
 80090a2:	fba2 2303 	umull	r2, r3, r2, r3
 80090a6:	0d5b      	lsrs	r3, r3, #21
 80090a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80090ac:	fb02 f303 	mul.w	r3, r2, r3
 80090b0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090ba:	d112      	bne.n	80090e2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	9300      	str	r3, [sp, #0]
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	2200      	movs	r2, #0
 80090c4:	2180      	movs	r1, #128	; 0x80
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f7ff ff13 	bl	8008ef2 <SPI_WaitFlagStateUntilTimeout>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d016      	beq.n	8009100 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090d6:	f043 0220 	orr.w	r2, r3, #32
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80090de:	2303      	movs	r3, #3
 80090e0:	e00f      	b.n	8009102 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d00a      	beq.n	80090fe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80090e8:	697b      	ldr	r3, [r7, #20]
 80090ea:	3b01      	subs	r3, #1
 80090ec:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80090f8:	2b80      	cmp	r3, #128	; 0x80
 80090fa:	d0f2      	beq.n	80090e2 <SPI_EndRxTxTransaction+0x52>
 80090fc:	e000      	b.n	8009100 <SPI_EndRxTxTransaction+0x70>
        break;
 80090fe:	bf00      	nop
  }

  return HAL_OK;
 8009100:	2300      	movs	r3, #0
}
 8009102:	4618      	mov	r0, r3
 8009104:	3718      	adds	r7, #24
 8009106:	46bd      	mov	sp, r7
 8009108:	bd80      	pop	{r7, pc}
 800910a:	bf00      	nop
 800910c:	20000034 	.word	0x20000034
 8009110:	165e9f81 	.word	0x165e9f81

08009114 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d101      	bne.n	8009126 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e01d      	b.n	8009162 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800912c:	b2db      	uxtb	r3, r3
 800912e:	2b00      	cmp	r3, #0
 8009130:	d106      	bne.n	8009140 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f7fc fe12 	bl	8005d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2202      	movs	r2, #2
 8009144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	3304      	adds	r3, #4
 8009150:	4619      	mov	r1, r3
 8009152:	4610      	mov	r0, r2
 8009154:	f000 fb56 	bl	8009804 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2201      	movs	r2, #1
 800915c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009160:	2300      	movs	r3, #0
}
 8009162:	4618      	mov	r0, r3
 8009164:	3708      	adds	r7, #8
 8009166:	46bd      	mov	sp, r7
 8009168:	bd80      	pop	{r7, pc}

0800916a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800916a:	b480      	push	{r7}
 800916c:	b085      	sub	sp, #20
 800916e:	af00      	add	r7, sp, #0
 8009170:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	68da      	ldr	r2, [r3, #12]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f042 0201 	orr.w	r2, r2, #1
 8009180:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	689b      	ldr	r3, [r3, #8]
 8009188:	f003 0307 	and.w	r3, r3, #7
 800918c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2b06      	cmp	r3, #6
 8009192:	d007      	beq.n	80091a4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f042 0201 	orr.w	r2, r2, #1
 80091a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80091a4:	2300      	movs	r3, #0
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3714      	adds	r7, #20
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr

080091b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b082      	sub	sp, #8
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d101      	bne.n	80091c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e01d      	b.n	8009200 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091ca:	b2db      	uxtb	r3, r3
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d106      	bne.n	80091de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f7fc fd0f 	bl	8005bfc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2202      	movs	r2, #2
 80091e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	3304      	adds	r3, #4
 80091ee:	4619      	mov	r1, r3
 80091f0:	4610      	mov	r0, r2
 80091f2:	f000 fb07 	bl	8009804 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2201      	movs	r2, #1
 80091fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091fe:	2300      	movs	r3, #0
}
 8009200:	4618      	mov	r0, r3
 8009202:	3708      	adds	r7, #8
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}

08009208 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
 8009210:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2201      	movs	r2, #1
 8009218:	6839      	ldr	r1, [r7, #0]
 800921a:	4618      	mov	r0, r3
 800921c:	f000 fd42 	bl	8009ca4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	4a15      	ldr	r2, [pc, #84]	; (800927c <HAL_TIM_PWM_Start+0x74>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d004      	beq.n	8009234 <HAL_TIM_PWM_Start+0x2c>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a14      	ldr	r2, [pc, #80]	; (8009280 <HAL_TIM_PWM_Start+0x78>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d101      	bne.n	8009238 <HAL_TIM_PWM_Start+0x30>
 8009234:	2301      	movs	r3, #1
 8009236:	e000      	b.n	800923a <HAL_TIM_PWM_Start+0x32>
 8009238:	2300      	movs	r3, #0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d007      	beq.n	800924e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800924c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	689b      	ldr	r3, [r3, #8]
 8009254:	f003 0307 	and.w	r3, r3, #7
 8009258:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2b06      	cmp	r3, #6
 800925e:	d007      	beq.n	8009270 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f042 0201 	orr.w	r2, r2, #1
 800926e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	40010000 	.word	0x40010000
 8009280:	40010400 	.word	0x40010400

08009284 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b086      	sub	sp, #24
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d101      	bne.n	8009298 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009294:	2301      	movs	r3, #1
 8009296:	e083      	b.n	80093a0 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d106      	bne.n	80092b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f7fc fcdd 	bl	8005c6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2202      	movs	r2, #2
 80092b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	6812      	ldr	r2, [r2, #0]
 80092c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80092c8:	f023 0307 	bic.w	r3, r3, #7
 80092cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	3304      	adds	r3, #4
 80092d6:	4619      	mov	r1, r3
 80092d8:	4610      	mov	r0, r2
 80092da:	f000 fa93 	bl	8009804 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	699b      	ldr	r3, [r3, #24]
 80092ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	6a1b      	ldr	r3, [r3, #32]
 80092f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	697a      	ldr	r2, [r7, #20]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009306:	f023 0303 	bic.w	r3, r3, #3
 800930a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	689a      	ldr	r2, [r3, #8]
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	021b      	lsls	r3, r3, #8
 8009316:	4313      	orrs	r3, r2
 8009318:	693a      	ldr	r2, [r7, #16]
 800931a:	4313      	orrs	r3, r2
 800931c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009324:	f023 030c 	bic.w	r3, r3, #12
 8009328:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009330:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009334:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	68da      	ldr	r2, [r3, #12]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	69db      	ldr	r3, [r3, #28]
 800933e:	021b      	lsls	r3, r3, #8
 8009340:	4313      	orrs	r3, r2
 8009342:	693a      	ldr	r2, [r7, #16]
 8009344:	4313      	orrs	r3, r2
 8009346:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	691b      	ldr	r3, [r3, #16]
 800934c:	011a      	lsls	r2, r3, #4
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	6a1b      	ldr	r3, [r3, #32]
 8009352:	031b      	lsls	r3, r3, #12
 8009354:	4313      	orrs	r3, r2
 8009356:	693a      	ldr	r2, [r7, #16]
 8009358:	4313      	orrs	r3, r2
 800935a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009362:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800936a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	685a      	ldr	r2, [r3, #4]
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	695b      	ldr	r3, [r3, #20]
 8009374:	011b      	lsls	r3, r3, #4
 8009376:	4313      	orrs	r3, r2
 8009378:	68fa      	ldr	r2, [r7, #12]
 800937a:	4313      	orrs	r3, r2
 800937c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	697a      	ldr	r2, [r7, #20]
 8009384:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	693a      	ldr	r2, [r7, #16]
 800938c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	68fa      	ldr	r2, [r7, #12]
 8009394:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2201      	movs	r2, #1
 800939a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800939e:	2300      	movs	r3, #0
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3718      	adds	r7, #24
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d002      	beq.n	80093be <HAL_TIM_Encoder_Start+0x16>
 80093b8:	2b04      	cmp	r3, #4
 80093ba:	d008      	beq.n	80093ce <HAL_TIM_Encoder_Start+0x26>
 80093bc:	e00f      	b.n	80093de <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	2201      	movs	r2, #1
 80093c4:	2100      	movs	r1, #0
 80093c6:	4618      	mov	r0, r3
 80093c8:	f000 fc6c 	bl	8009ca4 <TIM_CCxChannelCmd>
      break;
 80093cc:	e016      	b.n	80093fc <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2201      	movs	r2, #1
 80093d4:	2104      	movs	r1, #4
 80093d6:	4618      	mov	r0, r3
 80093d8:	f000 fc64 	bl	8009ca4 <TIM_CCxChannelCmd>
      break;
 80093dc:	e00e      	b.n	80093fc <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	2201      	movs	r2, #1
 80093e4:	2100      	movs	r1, #0
 80093e6:	4618      	mov	r0, r3
 80093e8:	f000 fc5c 	bl	8009ca4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2201      	movs	r2, #1
 80093f2:	2104      	movs	r1, #4
 80093f4:	4618      	mov	r0, r3
 80093f6:	f000 fc55 	bl	8009ca4 <TIM_CCxChannelCmd>
      break;
 80093fa:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f042 0201 	orr.w	r2, r2, #1
 800940a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800940c:	2300      	movs	r3, #0
}
 800940e:	4618      	mov	r0, r3
 8009410:	3708      	adds	r7, #8
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b082      	sub	sp, #8
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	f003 0302 	and.w	r3, r3, #2
 8009428:	2b02      	cmp	r3, #2
 800942a:	d122      	bne.n	8009472 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	f003 0302 	and.w	r3, r3, #2
 8009436:	2b02      	cmp	r3, #2
 8009438:	d11b      	bne.n	8009472 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f06f 0202 	mvn.w	r2, #2
 8009442:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	699b      	ldr	r3, [r3, #24]
 8009450:	f003 0303 	and.w	r3, r3, #3
 8009454:	2b00      	cmp	r3, #0
 8009456:	d003      	beq.n	8009460 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 f9b5 	bl	80097c8 <HAL_TIM_IC_CaptureCallback>
 800945e:	e005      	b.n	800946c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009460:	6878      	ldr	r0, [r7, #4]
 8009462:	f000 f9a7 	bl	80097b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f9b8 	bl	80097dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	691b      	ldr	r3, [r3, #16]
 8009478:	f003 0304 	and.w	r3, r3, #4
 800947c:	2b04      	cmp	r3, #4
 800947e:	d122      	bne.n	80094c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	68db      	ldr	r3, [r3, #12]
 8009486:	f003 0304 	and.w	r3, r3, #4
 800948a:	2b04      	cmp	r3, #4
 800948c:	d11b      	bne.n	80094c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f06f 0204 	mvn.w	r2, #4
 8009496:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2202      	movs	r2, #2
 800949c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	699b      	ldr	r3, [r3, #24]
 80094a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d003      	beq.n	80094b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094ac:	6878      	ldr	r0, [r7, #4]
 80094ae:	f000 f98b 	bl	80097c8 <HAL_TIM_IC_CaptureCallback>
 80094b2:	e005      	b.n	80094c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 f97d 	bl	80097b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 f98e 	bl	80097dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	691b      	ldr	r3, [r3, #16]
 80094cc:	f003 0308 	and.w	r3, r3, #8
 80094d0:	2b08      	cmp	r3, #8
 80094d2:	d122      	bne.n	800951a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	f003 0308 	and.w	r3, r3, #8
 80094de:	2b08      	cmp	r3, #8
 80094e0:	d11b      	bne.n	800951a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f06f 0208 	mvn.w	r2, #8
 80094ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2204      	movs	r2, #4
 80094f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	69db      	ldr	r3, [r3, #28]
 80094f8:	f003 0303 	and.w	r3, r3, #3
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d003      	beq.n	8009508 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009500:	6878      	ldr	r0, [r7, #4]
 8009502:	f000 f961 	bl	80097c8 <HAL_TIM_IC_CaptureCallback>
 8009506:	e005      	b.n	8009514 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f000 f953 	bl	80097b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f000 f964 	bl	80097dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	691b      	ldr	r3, [r3, #16]
 8009520:	f003 0310 	and.w	r3, r3, #16
 8009524:	2b10      	cmp	r3, #16
 8009526:	d122      	bne.n	800956e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	68db      	ldr	r3, [r3, #12]
 800952e:	f003 0310 	and.w	r3, r3, #16
 8009532:	2b10      	cmp	r3, #16
 8009534:	d11b      	bne.n	800956e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f06f 0210 	mvn.w	r2, #16
 800953e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2208      	movs	r2, #8
 8009544:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	69db      	ldr	r3, [r3, #28]
 800954c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009550:	2b00      	cmp	r3, #0
 8009552:	d003      	beq.n	800955c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 f937 	bl	80097c8 <HAL_TIM_IC_CaptureCallback>
 800955a:	e005      	b.n	8009568 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f000 f929 	bl	80097b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	f000 f93a 	bl	80097dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	691b      	ldr	r3, [r3, #16]
 8009574:	f003 0301 	and.w	r3, r3, #1
 8009578:	2b01      	cmp	r3, #1
 800957a:	d10e      	bne.n	800959a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	68db      	ldr	r3, [r3, #12]
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	2b01      	cmp	r3, #1
 8009588:	d107      	bne.n	800959a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f06f 0201 	mvn.w	r2, #1
 8009592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f7fa f817 	bl	80035c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	691b      	ldr	r3, [r3, #16]
 80095a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095a4:	2b80      	cmp	r3, #128	; 0x80
 80095a6:	d10e      	bne.n	80095c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	68db      	ldr	r3, [r3, #12]
 80095ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095b2:	2b80      	cmp	r3, #128	; 0x80
 80095b4:	d107      	bne.n	80095c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80095be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095c0:	6878      	ldr	r0, [r7, #4]
 80095c2:	f000 fc6d 	bl	8009ea0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	691b      	ldr	r3, [r3, #16]
 80095cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095d0:	2b40      	cmp	r3, #64	; 0x40
 80095d2:	d10e      	bne.n	80095f2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68db      	ldr	r3, [r3, #12]
 80095da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095de:	2b40      	cmp	r3, #64	; 0x40
 80095e0:	d107      	bne.n	80095f2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80095ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f000 f8ff 	bl	80097f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	691b      	ldr	r3, [r3, #16]
 80095f8:	f003 0320 	and.w	r3, r3, #32
 80095fc:	2b20      	cmp	r3, #32
 80095fe:	d10e      	bne.n	800961e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	f003 0320 	and.w	r3, r3, #32
 800960a:	2b20      	cmp	r3, #32
 800960c:	d107      	bne.n	800961e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f06f 0220 	mvn.w	r2, #32
 8009616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 fc37 	bl	8009e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800961e:	bf00      	nop
 8009620:	3708      	adds	r7, #8
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
	...

08009628 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800963a:	2b01      	cmp	r3, #1
 800963c:	d101      	bne.n	8009642 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800963e:	2302      	movs	r3, #2
 8009640:	e0b4      	b.n	80097ac <HAL_TIM_PWM_ConfigChannel+0x184>
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2201      	movs	r2, #1
 8009646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2202      	movs	r2, #2
 800964e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	2b0c      	cmp	r3, #12
 8009656:	f200 809f 	bhi.w	8009798 <HAL_TIM_PWM_ConfigChannel+0x170>
 800965a:	a201      	add	r2, pc, #4	; (adr r2, 8009660 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800965c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009660:	08009695 	.word	0x08009695
 8009664:	08009799 	.word	0x08009799
 8009668:	08009799 	.word	0x08009799
 800966c:	08009799 	.word	0x08009799
 8009670:	080096d5 	.word	0x080096d5
 8009674:	08009799 	.word	0x08009799
 8009678:	08009799 	.word	0x08009799
 800967c:	08009799 	.word	0x08009799
 8009680:	08009717 	.word	0x08009717
 8009684:	08009799 	.word	0x08009799
 8009688:	08009799 	.word	0x08009799
 800968c:	08009799 	.word	0x08009799
 8009690:	08009757 	.word	0x08009757
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	68b9      	ldr	r1, [r7, #8]
 800969a:	4618      	mov	r0, r3
 800969c:	f000 f952 	bl	8009944 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	699a      	ldr	r2, [r3, #24]
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f042 0208 	orr.w	r2, r2, #8
 80096ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	699a      	ldr	r2, [r3, #24]
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f022 0204 	bic.w	r2, r2, #4
 80096be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	6999      	ldr	r1, [r3, #24]
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	691a      	ldr	r2, [r3, #16]
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	430a      	orrs	r2, r1
 80096d0:	619a      	str	r2, [r3, #24]
      break;
 80096d2:	e062      	b.n	800979a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68b9      	ldr	r1, [r7, #8]
 80096da:	4618      	mov	r0, r3
 80096dc:	f000 f9a2 	bl	8009a24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	699a      	ldr	r2, [r3, #24]
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	699a      	ldr	r2, [r3, #24]
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	6999      	ldr	r1, [r3, #24]
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	691b      	ldr	r3, [r3, #16]
 800970a:	021a      	lsls	r2, r3, #8
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	430a      	orrs	r2, r1
 8009712:	619a      	str	r2, [r3, #24]
      break;
 8009714:	e041      	b.n	800979a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	68b9      	ldr	r1, [r7, #8]
 800971c:	4618      	mov	r0, r3
 800971e:	f000 f9f7 	bl	8009b10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	69da      	ldr	r2, [r3, #28]
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f042 0208 	orr.w	r2, r2, #8
 8009730:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	69da      	ldr	r2, [r3, #28]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f022 0204 	bic.w	r2, r2, #4
 8009740:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	69d9      	ldr	r1, [r3, #28]
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	691a      	ldr	r2, [r3, #16]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	430a      	orrs	r2, r1
 8009752:	61da      	str	r2, [r3, #28]
      break;
 8009754:	e021      	b.n	800979a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	68b9      	ldr	r1, [r7, #8]
 800975c:	4618      	mov	r0, r3
 800975e:	f000 fa4b 	bl	8009bf8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	69da      	ldr	r2, [r3, #28]
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009770:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	69da      	ldr	r2, [r3, #28]
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	69d9      	ldr	r1, [r3, #28]
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	691b      	ldr	r3, [r3, #16]
 800978c:	021a      	lsls	r2, r3, #8
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	430a      	orrs	r2, r1
 8009794:	61da      	str	r2, [r3, #28]
      break;
 8009796:	e000      	b.n	800979a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009798:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2201      	movs	r2, #1
 800979e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097aa:	2300      	movs	r3, #0
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3710      	adds	r7, #16
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80097d0:	bf00      	nop
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097dc:	b480      	push	{r7}
 80097de:	b083      	sub	sp, #12
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097e4:	bf00      	nop
 80097e6:	370c      	adds	r7, #12
 80097e8:	46bd      	mov	sp, r7
 80097ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ee:	4770      	bx	lr

080097f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097f0:	b480      	push	{r7}
 80097f2:	b083      	sub	sp, #12
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097f8:	bf00      	nop
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
 800980c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a40      	ldr	r2, [pc, #256]	; (8009918 <TIM_Base_SetConfig+0x114>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d013      	beq.n	8009844 <TIM_Base_SetConfig+0x40>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009822:	d00f      	beq.n	8009844 <TIM_Base_SetConfig+0x40>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	4a3d      	ldr	r2, [pc, #244]	; (800991c <TIM_Base_SetConfig+0x118>)
 8009828:	4293      	cmp	r3, r2
 800982a:	d00b      	beq.n	8009844 <TIM_Base_SetConfig+0x40>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	4a3c      	ldr	r2, [pc, #240]	; (8009920 <TIM_Base_SetConfig+0x11c>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d007      	beq.n	8009844 <TIM_Base_SetConfig+0x40>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	4a3b      	ldr	r2, [pc, #236]	; (8009924 <TIM_Base_SetConfig+0x120>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d003      	beq.n	8009844 <TIM_Base_SetConfig+0x40>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	4a3a      	ldr	r2, [pc, #232]	; (8009928 <TIM_Base_SetConfig+0x124>)
 8009840:	4293      	cmp	r3, r2
 8009842:	d108      	bne.n	8009856 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800984a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	68fa      	ldr	r2, [r7, #12]
 8009852:	4313      	orrs	r3, r2
 8009854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	4a2f      	ldr	r2, [pc, #188]	; (8009918 <TIM_Base_SetConfig+0x114>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d02b      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009864:	d027      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	4a2c      	ldr	r2, [pc, #176]	; (800991c <TIM_Base_SetConfig+0x118>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d023      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	4a2b      	ldr	r2, [pc, #172]	; (8009920 <TIM_Base_SetConfig+0x11c>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d01f      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4a2a      	ldr	r2, [pc, #168]	; (8009924 <TIM_Base_SetConfig+0x120>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d01b      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a29      	ldr	r2, [pc, #164]	; (8009928 <TIM_Base_SetConfig+0x124>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d017      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4a28      	ldr	r2, [pc, #160]	; (800992c <TIM_Base_SetConfig+0x128>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d013      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	4a27      	ldr	r2, [pc, #156]	; (8009930 <TIM_Base_SetConfig+0x12c>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d00f      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	4a26      	ldr	r2, [pc, #152]	; (8009934 <TIM_Base_SetConfig+0x130>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d00b      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	4a25      	ldr	r2, [pc, #148]	; (8009938 <TIM_Base_SetConfig+0x134>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d007      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	4a24      	ldr	r2, [pc, #144]	; (800993c <TIM_Base_SetConfig+0x138>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d003      	beq.n	80098b6 <TIM_Base_SetConfig+0xb2>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	4a23      	ldr	r2, [pc, #140]	; (8009940 <TIM_Base_SetConfig+0x13c>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d108      	bne.n	80098c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	68db      	ldr	r3, [r3, #12]
 80098c2:	68fa      	ldr	r2, [r7, #12]
 80098c4:	4313      	orrs	r3, r2
 80098c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	695b      	ldr	r3, [r3, #20]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	689a      	ldr	r2, [r3, #8]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a0a      	ldr	r2, [pc, #40]	; (8009918 <TIM_Base_SetConfig+0x114>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d003      	beq.n	80098fc <TIM_Base_SetConfig+0xf8>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4a0c      	ldr	r2, [pc, #48]	; (8009928 <TIM_Base_SetConfig+0x124>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d103      	bne.n	8009904 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	691a      	ldr	r2, [r3, #16]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2201      	movs	r2, #1
 8009908:	615a      	str	r2, [r3, #20]
}
 800990a:	bf00      	nop
 800990c:	3714      	adds	r7, #20
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr
 8009916:	bf00      	nop
 8009918:	40010000 	.word	0x40010000
 800991c:	40000400 	.word	0x40000400
 8009920:	40000800 	.word	0x40000800
 8009924:	40000c00 	.word	0x40000c00
 8009928:	40010400 	.word	0x40010400
 800992c:	40014000 	.word	0x40014000
 8009930:	40014400 	.word	0x40014400
 8009934:	40014800 	.word	0x40014800
 8009938:	40001800 	.word	0x40001800
 800993c:	40001c00 	.word	0x40001c00
 8009940:	40002000 	.word	0x40002000

08009944 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009944:	b480      	push	{r7}
 8009946:	b087      	sub	sp, #28
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	6a1b      	ldr	r3, [r3, #32]
 8009952:	f023 0201 	bic.w	r2, r3, #1
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6a1b      	ldr	r3, [r3, #32]
 800995e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	699b      	ldr	r3, [r3, #24]
 800996a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f023 0303 	bic.w	r3, r3, #3
 800997a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	68fa      	ldr	r2, [r7, #12]
 8009982:	4313      	orrs	r3, r2
 8009984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	f023 0302 	bic.w	r3, r3, #2
 800998c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	689b      	ldr	r3, [r3, #8]
 8009992:	697a      	ldr	r2, [r7, #20]
 8009994:	4313      	orrs	r3, r2
 8009996:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	4a20      	ldr	r2, [pc, #128]	; (8009a1c <TIM_OC1_SetConfig+0xd8>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d003      	beq.n	80099a8 <TIM_OC1_SetConfig+0x64>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	4a1f      	ldr	r2, [pc, #124]	; (8009a20 <TIM_OC1_SetConfig+0xdc>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d10c      	bne.n	80099c2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	f023 0308 	bic.w	r3, r3, #8
 80099ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	68db      	ldr	r3, [r3, #12]
 80099b4:	697a      	ldr	r2, [r7, #20]
 80099b6:	4313      	orrs	r3, r2
 80099b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f023 0304 	bic.w	r3, r3, #4
 80099c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	4a15      	ldr	r2, [pc, #84]	; (8009a1c <TIM_OC1_SetConfig+0xd8>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d003      	beq.n	80099d2 <TIM_OC1_SetConfig+0x8e>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	4a14      	ldr	r2, [pc, #80]	; (8009a20 <TIM_OC1_SetConfig+0xdc>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d111      	bne.n	80099f6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80099da:	693b      	ldr	r3, [r7, #16]
 80099dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	695b      	ldr	r3, [r3, #20]
 80099e6:	693a      	ldr	r2, [r7, #16]
 80099e8:	4313      	orrs	r3, r2
 80099ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	699b      	ldr	r3, [r3, #24]
 80099f0:	693a      	ldr	r2, [r7, #16]
 80099f2:	4313      	orrs	r3, r2
 80099f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	693a      	ldr	r2, [r7, #16]
 80099fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	68fa      	ldr	r2, [r7, #12]
 8009a00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	685a      	ldr	r2, [r3, #4]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	697a      	ldr	r2, [r7, #20]
 8009a0e:	621a      	str	r2, [r3, #32]
}
 8009a10:	bf00      	nop
 8009a12:	371c      	adds	r7, #28
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr
 8009a1c:	40010000 	.word	0x40010000
 8009a20:	40010400 	.word	0x40010400

08009a24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b087      	sub	sp, #28
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6a1b      	ldr	r3, [r3, #32]
 8009a32:	f023 0210 	bic.w	r2, r3, #16
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6a1b      	ldr	r3, [r3, #32]
 8009a3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	685b      	ldr	r3, [r3, #4]
 8009a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	699b      	ldr	r3, [r3, #24]
 8009a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a5c:	683b      	ldr	r3, [r7, #0]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	021b      	lsls	r3, r3, #8
 8009a62:	68fa      	ldr	r2, [r7, #12]
 8009a64:	4313      	orrs	r3, r2
 8009a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	f023 0320 	bic.w	r3, r3, #32
 8009a6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	689b      	ldr	r3, [r3, #8]
 8009a74:	011b      	lsls	r3, r3, #4
 8009a76:	697a      	ldr	r2, [r7, #20]
 8009a78:	4313      	orrs	r3, r2
 8009a7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	4a22      	ldr	r2, [pc, #136]	; (8009b08 <TIM_OC2_SetConfig+0xe4>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d003      	beq.n	8009a8c <TIM_OC2_SetConfig+0x68>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	4a21      	ldr	r2, [pc, #132]	; (8009b0c <TIM_OC2_SetConfig+0xe8>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d10d      	bne.n	8009aa8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	68db      	ldr	r3, [r3, #12]
 8009a98:	011b      	lsls	r3, r3, #4
 8009a9a:	697a      	ldr	r2, [r7, #20]
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009aa6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	4a17      	ldr	r2, [pc, #92]	; (8009b08 <TIM_OC2_SetConfig+0xe4>)
 8009aac:	4293      	cmp	r3, r2
 8009aae:	d003      	beq.n	8009ab8 <TIM_OC2_SetConfig+0x94>
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	4a16      	ldr	r2, [pc, #88]	; (8009b0c <TIM_OC2_SetConfig+0xe8>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d113      	bne.n	8009ae0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009abe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	695b      	ldr	r3, [r3, #20]
 8009acc:	009b      	lsls	r3, r3, #2
 8009ace:	693a      	ldr	r2, [r7, #16]
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	699b      	ldr	r3, [r3, #24]
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	693a      	ldr	r2, [r7, #16]
 8009adc:	4313      	orrs	r3, r2
 8009ade:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	693a      	ldr	r2, [r7, #16]
 8009ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009aec:	683b      	ldr	r3, [r7, #0]
 8009aee:	685a      	ldr	r2, [r3, #4]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	697a      	ldr	r2, [r7, #20]
 8009af8:	621a      	str	r2, [r3, #32]
}
 8009afa:	bf00      	nop
 8009afc:	371c      	adds	r7, #28
 8009afe:	46bd      	mov	sp, r7
 8009b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	40010000 	.word	0x40010000
 8009b0c:	40010400 	.word	0x40010400

08009b10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b087      	sub	sp, #28
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6a1b      	ldr	r3, [r3, #32]
 8009b1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6a1b      	ldr	r3, [r3, #32]
 8009b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	685b      	ldr	r3, [r3, #4]
 8009b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	69db      	ldr	r3, [r3, #28]
 8009b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f023 0303 	bic.w	r3, r3, #3
 8009b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	68fa      	ldr	r2, [r7, #12]
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	021b      	lsls	r3, r3, #8
 8009b60:	697a      	ldr	r2, [r7, #20]
 8009b62:	4313      	orrs	r3, r2
 8009b64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	4a21      	ldr	r2, [pc, #132]	; (8009bf0 <TIM_OC3_SetConfig+0xe0>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d003      	beq.n	8009b76 <TIM_OC3_SetConfig+0x66>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	4a20      	ldr	r2, [pc, #128]	; (8009bf4 <TIM_OC3_SetConfig+0xe4>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d10d      	bne.n	8009b92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	68db      	ldr	r3, [r3, #12]
 8009b82:	021b      	lsls	r3, r3, #8
 8009b84:	697a      	ldr	r2, [r7, #20]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	4a16      	ldr	r2, [pc, #88]	; (8009bf0 <TIM_OC3_SetConfig+0xe0>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d003      	beq.n	8009ba2 <TIM_OC3_SetConfig+0x92>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	4a15      	ldr	r2, [pc, #84]	; (8009bf4 <TIM_OC3_SetConfig+0xe4>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d113      	bne.n	8009bca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	695b      	ldr	r3, [r3, #20]
 8009bb6:	011b      	lsls	r3, r3, #4
 8009bb8:	693a      	ldr	r2, [r7, #16]
 8009bba:	4313      	orrs	r3, r2
 8009bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	699b      	ldr	r3, [r3, #24]
 8009bc2:	011b      	lsls	r3, r3, #4
 8009bc4:	693a      	ldr	r2, [r7, #16]
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	693a      	ldr	r2, [r7, #16]
 8009bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	68fa      	ldr	r2, [r7, #12]
 8009bd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	685a      	ldr	r2, [r3, #4]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	697a      	ldr	r2, [r7, #20]
 8009be2:	621a      	str	r2, [r3, #32]
}
 8009be4:	bf00      	nop
 8009be6:	371c      	adds	r7, #28
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr
 8009bf0:	40010000 	.word	0x40010000
 8009bf4:	40010400 	.word	0x40010400

08009bf8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b087      	sub	sp, #28
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
 8009c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6a1b      	ldr	r3, [r3, #32]
 8009c06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6a1b      	ldr	r3, [r3, #32]
 8009c12:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	69db      	ldr	r3, [r3, #28]
 8009c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	021b      	lsls	r3, r3, #8
 8009c36:	68fa      	ldr	r2, [r7, #12]
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c3c:	693b      	ldr	r3, [r7, #16]
 8009c3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c42:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	031b      	lsls	r3, r3, #12
 8009c4a:	693a      	ldr	r2, [r7, #16]
 8009c4c:	4313      	orrs	r3, r2
 8009c4e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a12      	ldr	r2, [pc, #72]	; (8009c9c <TIM_OC4_SetConfig+0xa4>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d003      	beq.n	8009c60 <TIM_OC4_SetConfig+0x68>
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	4a11      	ldr	r2, [pc, #68]	; (8009ca0 <TIM_OC4_SetConfig+0xa8>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d109      	bne.n	8009c74 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	695b      	ldr	r3, [r3, #20]
 8009c6c:	019b      	lsls	r3, r3, #6
 8009c6e:	697a      	ldr	r2, [r7, #20]
 8009c70:	4313      	orrs	r3, r2
 8009c72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	697a      	ldr	r2, [r7, #20]
 8009c78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	68fa      	ldr	r2, [r7, #12]
 8009c7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	685a      	ldr	r2, [r3, #4]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	693a      	ldr	r2, [r7, #16]
 8009c8c:	621a      	str	r2, [r3, #32]
}
 8009c8e:	bf00      	nop
 8009c90:	371c      	adds	r7, #28
 8009c92:	46bd      	mov	sp, r7
 8009c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c98:	4770      	bx	lr
 8009c9a:	bf00      	nop
 8009c9c:	40010000 	.word	0x40010000
 8009ca0:	40010400 	.word	0x40010400

08009ca4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	b087      	sub	sp, #28
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	60f8      	str	r0, [r7, #12]
 8009cac:	60b9      	str	r1, [r7, #8]
 8009cae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	f003 031f 	and.w	r3, r3, #31
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8009cbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6a1a      	ldr	r2, [r3, #32]
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	43db      	mvns	r3, r3
 8009cc6:	401a      	ands	r2, r3
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6a1a      	ldr	r2, [r3, #32]
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	f003 031f 	and.w	r3, r3, #31
 8009cd6:	6879      	ldr	r1, [r7, #4]
 8009cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8009cdc:	431a      	orrs	r2, r3
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	621a      	str	r2, [r3, #32]
}
 8009ce2:	bf00      	nop
 8009ce4:	371c      	adds	r7, #28
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr
	...

08009cf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d00:	2b01      	cmp	r3, #1
 8009d02:	d101      	bne.n	8009d08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d04:	2302      	movs	r3, #2
 8009d06:	e05a      	b.n	8009dbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2201      	movs	r2, #1
 8009d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2202      	movs	r2, #2
 8009d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	689b      	ldr	r3, [r3, #8]
 8009d26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	68fa      	ldr	r2, [r7, #12]
 8009d36:	4313      	orrs	r3, r2
 8009d38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	68fa      	ldr	r2, [r7, #12]
 8009d40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a21      	ldr	r2, [pc, #132]	; (8009dcc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d022      	beq.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d54:	d01d      	beq.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4a1d      	ldr	r2, [pc, #116]	; (8009dd0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d018      	beq.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a1b      	ldr	r2, [pc, #108]	; (8009dd4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d013      	beq.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a1a      	ldr	r2, [pc, #104]	; (8009dd8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d00e      	beq.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a18      	ldr	r2, [pc, #96]	; (8009ddc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d009      	beq.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a17      	ldr	r2, [pc, #92]	; (8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d004      	beq.n	8009d92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a15      	ldr	r2, [pc, #84]	; (8009de4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d10c      	bne.n	8009dac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	68ba      	ldr	r2, [r7, #8]
 8009da0:	4313      	orrs	r3, r2
 8009da2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	68ba      	ldr	r2, [r7, #8]
 8009daa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2201      	movs	r2, #1
 8009db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2200      	movs	r2, #0
 8009db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3714      	adds	r7, #20
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr
 8009dca:	bf00      	nop
 8009dcc:	40010000 	.word	0x40010000
 8009dd0:	40000400 	.word	0x40000400
 8009dd4:	40000800 	.word	0x40000800
 8009dd8:	40000c00 	.word	0x40000c00
 8009ddc:	40010400 	.word	0x40010400
 8009de0:	40014000 	.word	0x40014000
 8009de4:	40001800 	.word	0x40001800

08009de8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009df2:	2300      	movs	r3, #0
 8009df4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d101      	bne.n	8009e04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009e00:	2302      	movs	r3, #2
 8009e02:	e03d      	b.n	8009e80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	68db      	ldr	r3, [r3, #12]
 8009e16:	4313      	orrs	r3, r2
 8009e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	4313      	orrs	r3, r2
 8009e26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	4313      	orrs	r3, r2
 8009e34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4313      	orrs	r3, r2
 8009e42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	691b      	ldr	r3, [r3, #16]
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	695b      	ldr	r3, [r3, #20]
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	69db      	ldr	r3, [r3, #28]
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	68fa      	ldr	r2, [r7, #12]
 8009e74:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2200      	movs	r2, #0
 8009e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009e7e:	2300      	movs	r3, #0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3714      	adds	r7, #20
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009e94:	bf00      	nop
 8009e96:	370c      	adds	r7, #12
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr

08009ea0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ea8:	bf00      	nop
 8009eaa:	370c      	adds	r7, #12
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b082      	sub	sp, #8
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d101      	bne.n	8009ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	e03f      	b.n	8009f46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009ecc:	b2db      	uxtb	r3, r3
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d106      	bne.n	8009ee0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009eda:	6878      	ldr	r0, [r7, #4]
 8009edc:	f7fb ffec 	bl	8005eb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2224      	movs	r2, #36	; 0x24
 8009ee4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	68da      	ldr	r2, [r3, #12]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009ef6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 f90b 	bl	800a114 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	691a      	ldr	r2, [r3, #16]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009f0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	695a      	ldr	r2, [r3, #20]
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009f1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	68da      	ldr	r2, [r3, #12]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2220      	movs	r2, #32
 8009f38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2220      	movs	r2, #32
 8009f40:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009f44:	2300      	movs	r3, #0
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3708      	adds	r7, #8
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b088      	sub	sp, #32
 8009f52:	af02      	add	r7, sp, #8
 8009f54:	60f8      	str	r0, [r7, #12]
 8009f56:	60b9      	str	r1, [r7, #8]
 8009f58:	603b      	str	r3, [r7, #0]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2b20      	cmp	r3, #32
 8009f6c:	f040 8083 	bne.w	800a076 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d002      	beq.n	8009f7c <HAL_UART_Transmit+0x2e>
 8009f76:	88fb      	ldrh	r3, [r7, #6]
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d101      	bne.n	8009f80 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e07b      	b.n	800a078 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009f86:	2b01      	cmp	r3, #1
 8009f88:	d101      	bne.n	8009f8e <HAL_UART_Transmit+0x40>
 8009f8a:	2302      	movs	r3, #2
 8009f8c:	e074      	b.n	800a078 <HAL_UART_Transmit+0x12a>
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	2201      	movs	r2, #1
 8009f92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	2221      	movs	r2, #33	; 0x21
 8009fa0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009fa4:	f7fc f996 	bl	80062d4 <HAL_GetTick>
 8009fa8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	88fa      	ldrh	r2, [r7, #6]
 8009fae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	88fa      	ldrh	r2, [r7, #6]
 8009fb4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009fbe:	e042      	b.n	800a046 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	3b01      	subs	r3, #1
 8009fc8:	b29a      	uxth	r2, r3
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	689b      	ldr	r3, [r3, #8]
 8009fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fd6:	d122      	bne.n	800a01e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	9300      	str	r3, [sp, #0]
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	2180      	movs	r1, #128	; 0x80
 8009fe2:	68f8      	ldr	r0, [r7, #12]
 8009fe4:	f000 f84c 	bl	800a080 <UART_WaitOnFlagUntilTimeout>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d001      	beq.n	8009ff2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009fee:	2303      	movs	r3, #3
 8009ff0:	e042      	b.n	800a078 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	881b      	ldrh	r3, [r3, #0]
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a004:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d103      	bne.n	800a016 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	3302      	adds	r3, #2
 800a012:	60bb      	str	r3, [r7, #8]
 800a014:	e017      	b.n	800a046 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	3301      	adds	r3, #1
 800a01a:	60bb      	str	r3, [r7, #8]
 800a01c:	e013      	b.n	800a046 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a01e:	683b      	ldr	r3, [r7, #0]
 800a020:	9300      	str	r3, [sp, #0]
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	2200      	movs	r2, #0
 800a026:	2180      	movs	r1, #128	; 0x80
 800a028:	68f8      	ldr	r0, [r7, #12]
 800a02a:	f000 f829 	bl	800a080 <UART_WaitOnFlagUntilTimeout>
 800a02e:	4603      	mov	r3, r0
 800a030:	2b00      	cmp	r3, #0
 800a032:	d001      	beq.n	800a038 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a034:	2303      	movs	r3, #3
 800a036:	e01f      	b.n	800a078 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	1c5a      	adds	r2, r3, #1
 800a03c:	60ba      	str	r2, [r7, #8]
 800a03e:	781a      	ldrb	r2, [r3, #0]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a04a:	b29b      	uxth	r3, r3
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d1b7      	bne.n	8009fc0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	9300      	str	r3, [sp, #0]
 800a054:	697b      	ldr	r3, [r7, #20]
 800a056:	2200      	movs	r2, #0
 800a058:	2140      	movs	r1, #64	; 0x40
 800a05a:	68f8      	ldr	r0, [r7, #12]
 800a05c:	f000 f810 	bl	800a080 <UART_WaitOnFlagUntilTimeout>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d001      	beq.n	800a06a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a066:	2303      	movs	r3, #3
 800a068:	e006      	b.n	800a078 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	2220      	movs	r2, #32
 800a06e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a072:	2300      	movs	r3, #0
 800a074:	e000      	b.n	800a078 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a076:	2302      	movs	r3, #2
  }
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3718      	adds	r7, #24
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}

0800a080 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	af00      	add	r7, sp, #0
 800a086:	60f8      	str	r0, [r7, #12]
 800a088:	60b9      	str	r1, [r7, #8]
 800a08a:	603b      	str	r3, [r7, #0]
 800a08c:	4613      	mov	r3, r2
 800a08e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a090:	e02c      	b.n	800a0ec <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a092:	69bb      	ldr	r3, [r7, #24]
 800a094:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a098:	d028      	beq.n	800a0ec <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a09a:	69bb      	ldr	r3, [r7, #24]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d007      	beq.n	800a0b0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0a0:	f7fc f918 	bl	80062d4 <HAL_GetTick>
 800a0a4:	4602      	mov	r2, r0
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	1ad3      	subs	r3, r2, r3
 800a0aa:	69ba      	ldr	r2, [r7, #24]
 800a0ac:	429a      	cmp	r2, r3
 800a0ae:	d21d      	bcs.n	800a0ec <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	68da      	ldr	r2, [r3, #12]
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a0be:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	695a      	ldr	r2, [r3, #20]
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f022 0201 	bic.w	r2, r2, #1
 800a0ce:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	2220      	movs	r2, #32
 800a0d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	2220      	movs	r2, #32
 800a0dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a0e8:	2303      	movs	r3, #3
 800a0ea:	e00f      	b.n	800a10c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	68ba      	ldr	r2, [r7, #8]
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	bf0c      	ite	eq
 800a0fc:	2301      	moveq	r3, #1
 800a0fe:	2300      	movne	r3, #0
 800a100:	b2db      	uxtb	r3, r3
 800a102:	461a      	mov	r2, r3
 800a104:	79fb      	ldrb	r3, [r7, #7]
 800a106:	429a      	cmp	r2, r3
 800a108:	d0c3      	beq.n	800a092 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3710      	adds	r7, #16
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a118:	b085      	sub	sp, #20
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	691b      	ldr	r3, [r3, #16]
 800a124:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68da      	ldr	r2, [r3, #12]
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	430a      	orrs	r2, r1
 800a132:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	689a      	ldr	r2, [r3, #8]
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	691b      	ldr	r3, [r3, #16]
 800a13c:	431a      	orrs	r2, r3
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	695b      	ldr	r3, [r3, #20]
 800a142:	431a      	orrs	r2, r3
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	69db      	ldr	r3, [r3, #28]
 800a148:	4313      	orrs	r3, r2
 800a14a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	68db      	ldr	r3, [r3, #12]
 800a152:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a156:	f023 030c 	bic.w	r3, r3, #12
 800a15a:	687a      	ldr	r2, [r7, #4]
 800a15c:	6812      	ldr	r2, [r2, #0]
 800a15e:	68f9      	ldr	r1, [r7, #12]
 800a160:	430b      	orrs	r3, r1
 800a162:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	695b      	ldr	r3, [r3, #20]
 800a16a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	699a      	ldr	r2, [r3, #24]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	430a      	orrs	r2, r1
 800a178:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	69db      	ldr	r3, [r3, #28]
 800a17e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a182:	f040 818b 	bne.w	800a49c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	4ac1      	ldr	r2, [pc, #772]	; (800a490 <UART_SetConfig+0x37c>)
 800a18c:	4293      	cmp	r3, r2
 800a18e:	d005      	beq.n	800a19c <UART_SetConfig+0x88>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4abf      	ldr	r2, [pc, #764]	; (800a494 <UART_SetConfig+0x380>)
 800a196:	4293      	cmp	r3, r2
 800a198:	f040 80bd 	bne.w	800a316 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a19c:	f7fe fa52 	bl	8008644 <HAL_RCC_GetPCLK2Freq>
 800a1a0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	461d      	mov	r5, r3
 800a1a6:	f04f 0600 	mov.w	r6, #0
 800a1aa:	46a8      	mov	r8, r5
 800a1ac:	46b1      	mov	r9, r6
 800a1ae:	eb18 0308 	adds.w	r3, r8, r8
 800a1b2:	eb49 0409 	adc.w	r4, r9, r9
 800a1b6:	4698      	mov	r8, r3
 800a1b8:	46a1      	mov	r9, r4
 800a1ba:	eb18 0805 	adds.w	r8, r8, r5
 800a1be:	eb49 0906 	adc.w	r9, r9, r6
 800a1c2:	f04f 0100 	mov.w	r1, #0
 800a1c6:	f04f 0200 	mov.w	r2, #0
 800a1ca:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a1ce:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a1d2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a1d6:	4688      	mov	r8, r1
 800a1d8:	4691      	mov	r9, r2
 800a1da:	eb18 0005 	adds.w	r0, r8, r5
 800a1de:	eb49 0106 	adc.w	r1, r9, r6
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	685b      	ldr	r3, [r3, #4]
 800a1e6:	461d      	mov	r5, r3
 800a1e8:	f04f 0600 	mov.w	r6, #0
 800a1ec:	196b      	adds	r3, r5, r5
 800a1ee:	eb46 0406 	adc.w	r4, r6, r6
 800a1f2:	461a      	mov	r2, r3
 800a1f4:	4623      	mov	r3, r4
 800a1f6:	f7f6 fd47 	bl	8000c88 <__aeabi_uldivmod>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	460c      	mov	r4, r1
 800a1fe:	461a      	mov	r2, r3
 800a200:	4ba5      	ldr	r3, [pc, #660]	; (800a498 <UART_SetConfig+0x384>)
 800a202:	fba3 2302 	umull	r2, r3, r3, r2
 800a206:	095b      	lsrs	r3, r3, #5
 800a208:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	461d      	mov	r5, r3
 800a210:	f04f 0600 	mov.w	r6, #0
 800a214:	46a9      	mov	r9, r5
 800a216:	46b2      	mov	sl, r6
 800a218:	eb19 0309 	adds.w	r3, r9, r9
 800a21c:	eb4a 040a 	adc.w	r4, sl, sl
 800a220:	4699      	mov	r9, r3
 800a222:	46a2      	mov	sl, r4
 800a224:	eb19 0905 	adds.w	r9, r9, r5
 800a228:	eb4a 0a06 	adc.w	sl, sl, r6
 800a22c:	f04f 0100 	mov.w	r1, #0
 800a230:	f04f 0200 	mov.w	r2, #0
 800a234:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a238:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a23c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a240:	4689      	mov	r9, r1
 800a242:	4692      	mov	sl, r2
 800a244:	eb19 0005 	adds.w	r0, r9, r5
 800a248:	eb4a 0106 	adc.w	r1, sl, r6
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	461d      	mov	r5, r3
 800a252:	f04f 0600 	mov.w	r6, #0
 800a256:	196b      	adds	r3, r5, r5
 800a258:	eb46 0406 	adc.w	r4, r6, r6
 800a25c:	461a      	mov	r2, r3
 800a25e:	4623      	mov	r3, r4
 800a260:	f7f6 fd12 	bl	8000c88 <__aeabi_uldivmod>
 800a264:	4603      	mov	r3, r0
 800a266:	460c      	mov	r4, r1
 800a268:	461a      	mov	r2, r3
 800a26a:	4b8b      	ldr	r3, [pc, #556]	; (800a498 <UART_SetConfig+0x384>)
 800a26c:	fba3 1302 	umull	r1, r3, r3, r2
 800a270:	095b      	lsrs	r3, r3, #5
 800a272:	2164      	movs	r1, #100	; 0x64
 800a274:	fb01 f303 	mul.w	r3, r1, r3
 800a278:	1ad3      	subs	r3, r2, r3
 800a27a:	00db      	lsls	r3, r3, #3
 800a27c:	3332      	adds	r3, #50	; 0x32
 800a27e:	4a86      	ldr	r2, [pc, #536]	; (800a498 <UART_SetConfig+0x384>)
 800a280:	fba2 2303 	umull	r2, r3, r2, r3
 800a284:	095b      	lsrs	r3, r3, #5
 800a286:	005b      	lsls	r3, r3, #1
 800a288:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a28c:	4498      	add	r8, r3
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	461d      	mov	r5, r3
 800a292:	f04f 0600 	mov.w	r6, #0
 800a296:	46a9      	mov	r9, r5
 800a298:	46b2      	mov	sl, r6
 800a29a:	eb19 0309 	adds.w	r3, r9, r9
 800a29e:	eb4a 040a 	adc.w	r4, sl, sl
 800a2a2:	4699      	mov	r9, r3
 800a2a4:	46a2      	mov	sl, r4
 800a2a6:	eb19 0905 	adds.w	r9, r9, r5
 800a2aa:	eb4a 0a06 	adc.w	sl, sl, r6
 800a2ae:	f04f 0100 	mov.w	r1, #0
 800a2b2:	f04f 0200 	mov.w	r2, #0
 800a2b6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a2ba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a2be:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a2c2:	4689      	mov	r9, r1
 800a2c4:	4692      	mov	sl, r2
 800a2c6:	eb19 0005 	adds.w	r0, r9, r5
 800a2ca:	eb4a 0106 	adc.w	r1, sl, r6
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	461d      	mov	r5, r3
 800a2d4:	f04f 0600 	mov.w	r6, #0
 800a2d8:	196b      	adds	r3, r5, r5
 800a2da:	eb46 0406 	adc.w	r4, r6, r6
 800a2de:	461a      	mov	r2, r3
 800a2e0:	4623      	mov	r3, r4
 800a2e2:	f7f6 fcd1 	bl	8000c88 <__aeabi_uldivmod>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	460c      	mov	r4, r1
 800a2ea:	461a      	mov	r2, r3
 800a2ec:	4b6a      	ldr	r3, [pc, #424]	; (800a498 <UART_SetConfig+0x384>)
 800a2ee:	fba3 1302 	umull	r1, r3, r3, r2
 800a2f2:	095b      	lsrs	r3, r3, #5
 800a2f4:	2164      	movs	r1, #100	; 0x64
 800a2f6:	fb01 f303 	mul.w	r3, r1, r3
 800a2fa:	1ad3      	subs	r3, r2, r3
 800a2fc:	00db      	lsls	r3, r3, #3
 800a2fe:	3332      	adds	r3, #50	; 0x32
 800a300:	4a65      	ldr	r2, [pc, #404]	; (800a498 <UART_SetConfig+0x384>)
 800a302:	fba2 2303 	umull	r2, r3, r2, r3
 800a306:	095b      	lsrs	r3, r3, #5
 800a308:	f003 0207 	and.w	r2, r3, #7
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4442      	add	r2, r8
 800a312:	609a      	str	r2, [r3, #8]
 800a314:	e26f      	b.n	800a7f6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a316:	f7fe f981 	bl	800861c <HAL_RCC_GetPCLK1Freq>
 800a31a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	461d      	mov	r5, r3
 800a320:	f04f 0600 	mov.w	r6, #0
 800a324:	46a8      	mov	r8, r5
 800a326:	46b1      	mov	r9, r6
 800a328:	eb18 0308 	adds.w	r3, r8, r8
 800a32c:	eb49 0409 	adc.w	r4, r9, r9
 800a330:	4698      	mov	r8, r3
 800a332:	46a1      	mov	r9, r4
 800a334:	eb18 0805 	adds.w	r8, r8, r5
 800a338:	eb49 0906 	adc.w	r9, r9, r6
 800a33c:	f04f 0100 	mov.w	r1, #0
 800a340:	f04f 0200 	mov.w	r2, #0
 800a344:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a348:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a34c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a350:	4688      	mov	r8, r1
 800a352:	4691      	mov	r9, r2
 800a354:	eb18 0005 	adds.w	r0, r8, r5
 800a358:	eb49 0106 	adc.w	r1, r9, r6
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	685b      	ldr	r3, [r3, #4]
 800a360:	461d      	mov	r5, r3
 800a362:	f04f 0600 	mov.w	r6, #0
 800a366:	196b      	adds	r3, r5, r5
 800a368:	eb46 0406 	adc.w	r4, r6, r6
 800a36c:	461a      	mov	r2, r3
 800a36e:	4623      	mov	r3, r4
 800a370:	f7f6 fc8a 	bl	8000c88 <__aeabi_uldivmod>
 800a374:	4603      	mov	r3, r0
 800a376:	460c      	mov	r4, r1
 800a378:	461a      	mov	r2, r3
 800a37a:	4b47      	ldr	r3, [pc, #284]	; (800a498 <UART_SetConfig+0x384>)
 800a37c:	fba3 2302 	umull	r2, r3, r3, r2
 800a380:	095b      	lsrs	r3, r3, #5
 800a382:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	461d      	mov	r5, r3
 800a38a:	f04f 0600 	mov.w	r6, #0
 800a38e:	46a9      	mov	r9, r5
 800a390:	46b2      	mov	sl, r6
 800a392:	eb19 0309 	adds.w	r3, r9, r9
 800a396:	eb4a 040a 	adc.w	r4, sl, sl
 800a39a:	4699      	mov	r9, r3
 800a39c:	46a2      	mov	sl, r4
 800a39e:	eb19 0905 	adds.w	r9, r9, r5
 800a3a2:	eb4a 0a06 	adc.w	sl, sl, r6
 800a3a6:	f04f 0100 	mov.w	r1, #0
 800a3aa:	f04f 0200 	mov.w	r2, #0
 800a3ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a3b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a3b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a3ba:	4689      	mov	r9, r1
 800a3bc:	4692      	mov	sl, r2
 800a3be:	eb19 0005 	adds.w	r0, r9, r5
 800a3c2:	eb4a 0106 	adc.w	r1, sl, r6
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	685b      	ldr	r3, [r3, #4]
 800a3ca:	461d      	mov	r5, r3
 800a3cc:	f04f 0600 	mov.w	r6, #0
 800a3d0:	196b      	adds	r3, r5, r5
 800a3d2:	eb46 0406 	adc.w	r4, r6, r6
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	4623      	mov	r3, r4
 800a3da:	f7f6 fc55 	bl	8000c88 <__aeabi_uldivmod>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	460c      	mov	r4, r1
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	4b2c      	ldr	r3, [pc, #176]	; (800a498 <UART_SetConfig+0x384>)
 800a3e6:	fba3 1302 	umull	r1, r3, r3, r2
 800a3ea:	095b      	lsrs	r3, r3, #5
 800a3ec:	2164      	movs	r1, #100	; 0x64
 800a3ee:	fb01 f303 	mul.w	r3, r1, r3
 800a3f2:	1ad3      	subs	r3, r2, r3
 800a3f4:	00db      	lsls	r3, r3, #3
 800a3f6:	3332      	adds	r3, #50	; 0x32
 800a3f8:	4a27      	ldr	r2, [pc, #156]	; (800a498 <UART_SetConfig+0x384>)
 800a3fa:	fba2 2303 	umull	r2, r3, r2, r3
 800a3fe:	095b      	lsrs	r3, r3, #5
 800a400:	005b      	lsls	r3, r3, #1
 800a402:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a406:	4498      	add	r8, r3
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	461d      	mov	r5, r3
 800a40c:	f04f 0600 	mov.w	r6, #0
 800a410:	46a9      	mov	r9, r5
 800a412:	46b2      	mov	sl, r6
 800a414:	eb19 0309 	adds.w	r3, r9, r9
 800a418:	eb4a 040a 	adc.w	r4, sl, sl
 800a41c:	4699      	mov	r9, r3
 800a41e:	46a2      	mov	sl, r4
 800a420:	eb19 0905 	adds.w	r9, r9, r5
 800a424:	eb4a 0a06 	adc.w	sl, sl, r6
 800a428:	f04f 0100 	mov.w	r1, #0
 800a42c:	f04f 0200 	mov.w	r2, #0
 800a430:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a434:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a438:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a43c:	4689      	mov	r9, r1
 800a43e:	4692      	mov	sl, r2
 800a440:	eb19 0005 	adds.w	r0, r9, r5
 800a444:	eb4a 0106 	adc.w	r1, sl, r6
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	461d      	mov	r5, r3
 800a44e:	f04f 0600 	mov.w	r6, #0
 800a452:	196b      	adds	r3, r5, r5
 800a454:	eb46 0406 	adc.w	r4, r6, r6
 800a458:	461a      	mov	r2, r3
 800a45a:	4623      	mov	r3, r4
 800a45c:	f7f6 fc14 	bl	8000c88 <__aeabi_uldivmod>
 800a460:	4603      	mov	r3, r0
 800a462:	460c      	mov	r4, r1
 800a464:	461a      	mov	r2, r3
 800a466:	4b0c      	ldr	r3, [pc, #48]	; (800a498 <UART_SetConfig+0x384>)
 800a468:	fba3 1302 	umull	r1, r3, r3, r2
 800a46c:	095b      	lsrs	r3, r3, #5
 800a46e:	2164      	movs	r1, #100	; 0x64
 800a470:	fb01 f303 	mul.w	r3, r1, r3
 800a474:	1ad3      	subs	r3, r2, r3
 800a476:	00db      	lsls	r3, r3, #3
 800a478:	3332      	adds	r3, #50	; 0x32
 800a47a:	4a07      	ldr	r2, [pc, #28]	; (800a498 <UART_SetConfig+0x384>)
 800a47c:	fba2 2303 	umull	r2, r3, r2, r3
 800a480:	095b      	lsrs	r3, r3, #5
 800a482:	f003 0207 	and.w	r2, r3, #7
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4442      	add	r2, r8
 800a48c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a48e:	e1b2      	b.n	800a7f6 <UART_SetConfig+0x6e2>
 800a490:	40011000 	.word	0x40011000
 800a494:	40011400 	.word	0x40011400
 800a498:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4ad7      	ldr	r2, [pc, #860]	; (800a800 <UART_SetConfig+0x6ec>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d005      	beq.n	800a4b2 <UART_SetConfig+0x39e>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4ad6      	ldr	r2, [pc, #856]	; (800a804 <UART_SetConfig+0x6f0>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	f040 80d1 	bne.w	800a654 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a4b2:	f7fe f8c7 	bl	8008644 <HAL_RCC_GetPCLK2Freq>
 800a4b6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	469a      	mov	sl, r3
 800a4bc:	f04f 0b00 	mov.w	fp, #0
 800a4c0:	46d0      	mov	r8, sl
 800a4c2:	46d9      	mov	r9, fp
 800a4c4:	eb18 0308 	adds.w	r3, r8, r8
 800a4c8:	eb49 0409 	adc.w	r4, r9, r9
 800a4cc:	4698      	mov	r8, r3
 800a4ce:	46a1      	mov	r9, r4
 800a4d0:	eb18 080a 	adds.w	r8, r8, sl
 800a4d4:	eb49 090b 	adc.w	r9, r9, fp
 800a4d8:	f04f 0100 	mov.w	r1, #0
 800a4dc:	f04f 0200 	mov.w	r2, #0
 800a4e0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a4e4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a4e8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a4ec:	4688      	mov	r8, r1
 800a4ee:	4691      	mov	r9, r2
 800a4f0:	eb1a 0508 	adds.w	r5, sl, r8
 800a4f4:	eb4b 0609 	adc.w	r6, fp, r9
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	f04f 0200 	mov.w	r2, #0
 800a502:	f04f 0300 	mov.w	r3, #0
 800a506:	f04f 0400 	mov.w	r4, #0
 800a50a:	0094      	lsls	r4, r2, #2
 800a50c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a510:	008b      	lsls	r3, r1, #2
 800a512:	461a      	mov	r2, r3
 800a514:	4623      	mov	r3, r4
 800a516:	4628      	mov	r0, r5
 800a518:	4631      	mov	r1, r6
 800a51a:	f7f6 fbb5 	bl	8000c88 <__aeabi_uldivmod>
 800a51e:	4603      	mov	r3, r0
 800a520:	460c      	mov	r4, r1
 800a522:	461a      	mov	r2, r3
 800a524:	4bb8      	ldr	r3, [pc, #736]	; (800a808 <UART_SetConfig+0x6f4>)
 800a526:	fba3 2302 	umull	r2, r3, r3, r2
 800a52a:	095b      	lsrs	r3, r3, #5
 800a52c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	469b      	mov	fp, r3
 800a534:	f04f 0c00 	mov.w	ip, #0
 800a538:	46d9      	mov	r9, fp
 800a53a:	46e2      	mov	sl, ip
 800a53c:	eb19 0309 	adds.w	r3, r9, r9
 800a540:	eb4a 040a 	adc.w	r4, sl, sl
 800a544:	4699      	mov	r9, r3
 800a546:	46a2      	mov	sl, r4
 800a548:	eb19 090b 	adds.w	r9, r9, fp
 800a54c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a550:	f04f 0100 	mov.w	r1, #0
 800a554:	f04f 0200 	mov.w	r2, #0
 800a558:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a55c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a560:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a564:	4689      	mov	r9, r1
 800a566:	4692      	mov	sl, r2
 800a568:	eb1b 0509 	adds.w	r5, fp, r9
 800a56c:	eb4c 060a 	adc.w	r6, ip, sl
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	4619      	mov	r1, r3
 800a576:	f04f 0200 	mov.w	r2, #0
 800a57a:	f04f 0300 	mov.w	r3, #0
 800a57e:	f04f 0400 	mov.w	r4, #0
 800a582:	0094      	lsls	r4, r2, #2
 800a584:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a588:	008b      	lsls	r3, r1, #2
 800a58a:	461a      	mov	r2, r3
 800a58c:	4623      	mov	r3, r4
 800a58e:	4628      	mov	r0, r5
 800a590:	4631      	mov	r1, r6
 800a592:	f7f6 fb79 	bl	8000c88 <__aeabi_uldivmod>
 800a596:	4603      	mov	r3, r0
 800a598:	460c      	mov	r4, r1
 800a59a:	461a      	mov	r2, r3
 800a59c:	4b9a      	ldr	r3, [pc, #616]	; (800a808 <UART_SetConfig+0x6f4>)
 800a59e:	fba3 1302 	umull	r1, r3, r3, r2
 800a5a2:	095b      	lsrs	r3, r3, #5
 800a5a4:	2164      	movs	r1, #100	; 0x64
 800a5a6:	fb01 f303 	mul.w	r3, r1, r3
 800a5aa:	1ad3      	subs	r3, r2, r3
 800a5ac:	011b      	lsls	r3, r3, #4
 800a5ae:	3332      	adds	r3, #50	; 0x32
 800a5b0:	4a95      	ldr	r2, [pc, #596]	; (800a808 <UART_SetConfig+0x6f4>)
 800a5b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a5b6:	095b      	lsrs	r3, r3, #5
 800a5b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5bc:	4498      	add	r8, r3
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	469b      	mov	fp, r3
 800a5c2:	f04f 0c00 	mov.w	ip, #0
 800a5c6:	46d9      	mov	r9, fp
 800a5c8:	46e2      	mov	sl, ip
 800a5ca:	eb19 0309 	adds.w	r3, r9, r9
 800a5ce:	eb4a 040a 	adc.w	r4, sl, sl
 800a5d2:	4699      	mov	r9, r3
 800a5d4:	46a2      	mov	sl, r4
 800a5d6:	eb19 090b 	adds.w	r9, r9, fp
 800a5da:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a5de:	f04f 0100 	mov.w	r1, #0
 800a5e2:	f04f 0200 	mov.w	r2, #0
 800a5e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a5ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a5ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a5f2:	4689      	mov	r9, r1
 800a5f4:	4692      	mov	sl, r2
 800a5f6:	eb1b 0509 	adds.w	r5, fp, r9
 800a5fa:	eb4c 060a 	adc.w	r6, ip, sl
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	4619      	mov	r1, r3
 800a604:	f04f 0200 	mov.w	r2, #0
 800a608:	f04f 0300 	mov.w	r3, #0
 800a60c:	f04f 0400 	mov.w	r4, #0
 800a610:	0094      	lsls	r4, r2, #2
 800a612:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a616:	008b      	lsls	r3, r1, #2
 800a618:	461a      	mov	r2, r3
 800a61a:	4623      	mov	r3, r4
 800a61c:	4628      	mov	r0, r5
 800a61e:	4631      	mov	r1, r6
 800a620:	f7f6 fb32 	bl	8000c88 <__aeabi_uldivmod>
 800a624:	4603      	mov	r3, r0
 800a626:	460c      	mov	r4, r1
 800a628:	461a      	mov	r2, r3
 800a62a:	4b77      	ldr	r3, [pc, #476]	; (800a808 <UART_SetConfig+0x6f4>)
 800a62c:	fba3 1302 	umull	r1, r3, r3, r2
 800a630:	095b      	lsrs	r3, r3, #5
 800a632:	2164      	movs	r1, #100	; 0x64
 800a634:	fb01 f303 	mul.w	r3, r1, r3
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	011b      	lsls	r3, r3, #4
 800a63c:	3332      	adds	r3, #50	; 0x32
 800a63e:	4a72      	ldr	r2, [pc, #456]	; (800a808 <UART_SetConfig+0x6f4>)
 800a640:	fba2 2303 	umull	r2, r3, r2, r3
 800a644:	095b      	lsrs	r3, r3, #5
 800a646:	f003 020f 	and.w	r2, r3, #15
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	4442      	add	r2, r8
 800a650:	609a      	str	r2, [r3, #8]
 800a652:	e0d0      	b.n	800a7f6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a654:	f7fd ffe2 	bl	800861c <HAL_RCC_GetPCLK1Freq>
 800a658:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	469a      	mov	sl, r3
 800a65e:	f04f 0b00 	mov.w	fp, #0
 800a662:	46d0      	mov	r8, sl
 800a664:	46d9      	mov	r9, fp
 800a666:	eb18 0308 	adds.w	r3, r8, r8
 800a66a:	eb49 0409 	adc.w	r4, r9, r9
 800a66e:	4698      	mov	r8, r3
 800a670:	46a1      	mov	r9, r4
 800a672:	eb18 080a 	adds.w	r8, r8, sl
 800a676:	eb49 090b 	adc.w	r9, r9, fp
 800a67a:	f04f 0100 	mov.w	r1, #0
 800a67e:	f04f 0200 	mov.w	r2, #0
 800a682:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a686:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a68a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a68e:	4688      	mov	r8, r1
 800a690:	4691      	mov	r9, r2
 800a692:	eb1a 0508 	adds.w	r5, sl, r8
 800a696:	eb4b 0609 	adc.w	r6, fp, r9
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	4619      	mov	r1, r3
 800a6a0:	f04f 0200 	mov.w	r2, #0
 800a6a4:	f04f 0300 	mov.w	r3, #0
 800a6a8:	f04f 0400 	mov.w	r4, #0
 800a6ac:	0094      	lsls	r4, r2, #2
 800a6ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a6b2:	008b      	lsls	r3, r1, #2
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	4623      	mov	r3, r4
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	4631      	mov	r1, r6
 800a6bc:	f7f6 fae4 	bl	8000c88 <__aeabi_uldivmod>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	460c      	mov	r4, r1
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	4b50      	ldr	r3, [pc, #320]	; (800a808 <UART_SetConfig+0x6f4>)
 800a6c8:	fba3 2302 	umull	r2, r3, r3, r2
 800a6cc:	095b      	lsrs	r3, r3, #5
 800a6ce:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	469b      	mov	fp, r3
 800a6d6:	f04f 0c00 	mov.w	ip, #0
 800a6da:	46d9      	mov	r9, fp
 800a6dc:	46e2      	mov	sl, ip
 800a6de:	eb19 0309 	adds.w	r3, r9, r9
 800a6e2:	eb4a 040a 	adc.w	r4, sl, sl
 800a6e6:	4699      	mov	r9, r3
 800a6e8:	46a2      	mov	sl, r4
 800a6ea:	eb19 090b 	adds.w	r9, r9, fp
 800a6ee:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a6f2:	f04f 0100 	mov.w	r1, #0
 800a6f6:	f04f 0200 	mov.w	r2, #0
 800a6fa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a6fe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a702:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a706:	4689      	mov	r9, r1
 800a708:	4692      	mov	sl, r2
 800a70a:	eb1b 0509 	adds.w	r5, fp, r9
 800a70e:	eb4c 060a 	adc.w	r6, ip, sl
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	685b      	ldr	r3, [r3, #4]
 800a716:	4619      	mov	r1, r3
 800a718:	f04f 0200 	mov.w	r2, #0
 800a71c:	f04f 0300 	mov.w	r3, #0
 800a720:	f04f 0400 	mov.w	r4, #0
 800a724:	0094      	lsls	r4, r2, #2
 800a726:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a72a:	008b      	lsls	r3, r1, #2
 800a72c:	461a      	mov	r2, r3
 800a72e:	4623      	mov	r3, r4
 800a730:	4628      	mov	r0, r5
 800a732:	4631      	mov	r1, r6
 800a734:	f7f6 faa8 	bl	8000c88 <__aeabi_uldivmod>
 800a738:	4603      	mov	r3, r0
 800a73a:	460c      	mov	r4, r1
 800a73c:	461a      	mov	r2, r3
 800a73e:	4b32      	ldr	r3, [pc, #200]	; (800a808 <UART_SetConfig+0x6f4>)
 800a740:	fba3 1302 	umull	r1, r3, r3, r2
 800a744:	095b      	lsrs	r3, r3, #5
 800a746:	2164      	movs	r1, #100	; 0x64
 800a748:	fb01 f303 	mul.w	r3, r1, r3
 800a74c:	1ad3      	subs	r3, r2, r3
 800a74e:	011b      	lsls	r3, r3, #4
 800a750:	3332      	adds	r3, #50	; 0x32
 800a752:	4a2d      	ldr	r2, [pc, #180]	; (800a808 <UART_SetConfig+0x6f4>)
 800a754:	fba2 2303 	umull	r2, r3, r2, r3
 800a758:	095b      	lsrs	r3, r3, #5
 800a75a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a75e:	4498      	add	r8, r3
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	469b      	mov	fp, r3
 800a764:	f04f 0c00 	mov.w	ip, #0
 800a768:	46d9      	mov	r9, fp
 800a76a:	46e2      	mov	sl, ip
 800a76c:	eb19 0309 	adds.w	r3, r9, r9
 800a770:	eb4a 040a 	adc.w	r4, sl, sl
 800a774:	4699      	mov	r9, r3
 800a776:	46a2      	mov	sl, r4
 800a778:	eb19 090b 	adds.w	r9, r9, fp
 800a77c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a780:	f04f 0100 	mov.w	r1, #0
 800a784:	f04f 0200 	mov.w	r2, #0
 800a788:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a78c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a790:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a794:	4689      	mov	r9, r1
 800a796:	4692      	mov	sl, r2
 800a798:	eb1b 0509 	adds.w	r5, fp, r9
 800a79c:	eb4c 060a 	adc.w	r6, ip, sl
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	f04f 0200 	mov.w	r2, #0
 800a7aa:	f04f 0300 	mov.w	r3, #0
 800a7ae:	f04f 0400 	mov.w	r4, #0
 800a7b2:	0094      	lsls	r4, r2, #2
 800a7b4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a7b8:	008b      	lsls	r3, r1, #2
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	4623      	mov	r3, r4
 800a7be:	4628      	mov	r0, r5
 800a7c0:	4631      	mov	r1, r6
 800a7c2:	f7f6 fa61 	bl	8000c88 <__aeabi_uldivmod>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	460c      	mov	r4, r1
 800a7ca:	461a      	mov	r2, r3
 800a7cc:	4b0e      	ldr	r3, [pc, #56]	; (800a808 <UART_SetConfig+0x6f4>)
 800a7ce:	fba3 1302 	umull	r1, r3, r3, r2
 800a7d2:	095b      	lsrs	r3, r3, #5
 800a7d4:	2164      	movs	r1, #100	; 0x64
 800a7d6:	fb01 f303 	mul.w	r3, r1, r3
 800a7da:	1ad3      	subs	r3, r2, r3
 800a7dc:	011b      	lsls	r3, r3, #4
 800a7de:	3332      	adds	r3, #50	; 0x32
 800a7e0:	4a09      	ldr	r2, [pc, #36]	; (800a808 <UART_SetConfig+0x6f4>)
 800a7e2:	fba2 2303 	umull	r2, r3, r2, r3
 800a7e6:	095b      	lsrs	r3, r3, #5
 800a7e8:	f003 020f 	and.w	r2, r3, #15
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4442      	add	r2, r8
 800a7f2:	609a      	str	r2, [r3, #8]
}
 800a7f4:	e7ff      	b.n	800a7f6 <UART_SetConfig+0x6e2>
 800a7f6:	bf00      	nop
 800a7f8:	3714      	adds	r7, #20
 800a7fa:	46bd      	mov	sp, r7
 800a7fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a800:	40011000 	.word	0x40011000
 800a804:	40011400 	.word	0x40011400
 800a808:	51eb851f 	.word	0x51eb851f

0800a80c <__errno>:
 800a80c:	4b01      	ldr	r3, [pc, #4]	; (800a814 <__errno+0x8>)
 800a80e:	6818      	ldr	r0, [r3, #0]
 800a810:	4770      	bx	lr
 800a812:	bf00      	nop
 800a814:	20000040 	.word	0x20000040

0800a818 <__libc_init_array>:
 800a818:	b570      	push	{r4, r5, r6, lr}
 800a81a:	4e0d      	ldr	r6, [pc, #52]	; (800a850 <__libc_init_array+0x38>)
 800a81c:	4c0d      	ldr	r4, [pc, #52]	; (800a854 <__libc_init_array+0x3c>)
 800a81e:	1ba4      	subs	r4, r4, r6
 800a820:	10a4      	asrs	r4, r4, #2
 800a822:	2500      	movs	r5, #0
 800a824:	42a5      	cmp	r5, r4
 800a826:	d109      	bne.n	800a83c <__libc_init_array+0x24>
 800a828:	4e0b      	ldr	r6, [pc, #44]	; (800a858 <__libc_init_array+0x40>)
 800a82a:	4c0c      	ldr	r4, [pc, #48]	; (800a85c <__libc_init_array+0x44>)
 800a82c:	f004 fa5e 	bl	800ecec <_init>
 800a830:	1ba4      	subs	r4, r4, r6
 800a832:	10a4      	asrs	r4, r4, #2
 800a834:	2500      	movs	r5, #0
 800a836:	42a5      	cmp	r5, r4
 800a838:	d105      	bne.n	800a846 <__libc_init_array+0x2e>
 800a83a:	bd70      	pop	{r4, r5, r6, pc}
 800a83c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a840:	4798      	blx	r3
 800a842:	3501      	adds	r5, #1
 800a844:	e7ee      	b.n	800a824 <__libc_init_array+0xc>
 800a846:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a84a:	4798      	blx	r3
 800a84c:	3501      	adds	r5, #1
 800a84e:	e7f2      	b.n	800a836 <__libc_init_array+0x1e>
 800a850:	0800f0d8 	.word	0x0800f0d8
 800a854:	0800f0d8 	.word	0x0800f0d8
 800a858:	0800f0d8 	.word	0x0800f0d8
 800a85c:	0800f0dc 	.word	0x0800f0dc

0800a860 <memcpy>:
 800a860:	b510      	push	{r4, lr}
 800a862:	1e43      	subs	r3, r0, #1
 800a864:	440a      	add	r2, r1
 800a866:	4291      	cmp	r1, r2
 800a868:	d100      	bne.n	800a86c <memcpy+0xc>
 800a86a:	bd10      	pop	{r4, pc}
 800a86c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a870:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a874:	e7f7      	b.n	800a866 <memcpy+0x6>

0800a876 <memset>:
 800a876:	4402      	add	r2, r0
 800a878:	4603      	mov	r3, r0
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d100      	bne.n	800a880 <memset+0xa>
 800a87e:	4770      	bx	lr
 800a880:	f803 1b01 	strb.w	r1, [r3], #1
 800a884:	e7f9      	b.n	800a87a <memset+0x4>

0800a886 <__cvt>:
 800a886:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a88a:	ec55 4b10 	vmov	r4, r5, d0
 800a88e:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a890:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a894:	2d00      	cmp	r5, #0
 800a896:	460e      	mov	r6, r1
 800a898:	4691      	mov	r9, r2
 800a89a:	4619      	mov	r1, r3
 800a89c:	bfb8      	it	lt
 800a89e:	4622      	movlt	r2, r4
 800a8a0:	462b      	mov	r3, r5
 800a8a2:	f027 0720 	bic.w	r7, r7, #32
 800a8a6:	bfbb      	ittet	lt
 800a8a8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a8ac:	461d      	movlt	r5, r3
 800a8ae:	2300      	movge	r3, #0
 800a8b0:	232d      	movlt	r3, #45	; 0x2d
 800a8b2:	bfb8      	it	lt
 800a8b4:	4614      	movlt	r4, r2
 800a8b6:	2f46      	cmp	r7, #70	; 0x46
 800a8b8:	700b      	strb	r3, [r1, #0]
 800a8ba:	d004      	beq.n	800a8c6 <__cvt+0x40>
 800a8bc:	2f45      	cmp	r7, #69	; 0x45
 800a8be:	d100      	bne.n	800a8c2 <__cvt+0x3c>
 800a8c0:	3601      	adds	r6, #1
 800a8c2:	2102      	movs	r1, #2
 800a8c4:	e000      	b.n	800a8c8 <__cvt+0x42>
 800a8c6:	2103      	movs	r1, #3
 800a8c8:	ab03      	add	r3, sp, #12
 800a8ca:	9301      	str	r3, [sp, #4]
 800a8cc:	ab02      	add	r3, sp, #8
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	4632      	mov	r2, r6
 800a8d2:	4653      	mov	r3, sl
 800a8d4:	ec45 4b10 	vmov	d0, r4, r5
 800a8d8:	f001 feb2 	bl	800c640 <_dtoa_r>
 800a8dc:	2f47      	cmp	r7, #71	; 0x47
 800a8de:	4680      	mov	r8, r0
 800a8e0:	d102      	bne.n	800a8e8 <__cvt+0x62>
 800a8e2:	f019 0f01 	tst.w	r9, #1
 800a8e6:	d026      	beq.n	800a936 <__cvt+0xb0>
 800a8e8:	2f46      	cmp	r7, #70	; 0x46
 800a8ea:	eb08 0906 	add.w	r9, r8, r6
 800a8ee:	d111      	bne.n	800a914 <__cvt+0x8e>
 800a8f0:	f898 3000 	ldrb.w	r3, [r8]
 800a8f4:	2b30      	cmp	r3, #48	; 0x30
 800a8f6:	d10a      	bne.n	800a90e <__cvt+0x88>
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	4620      	mov	r0, r4
 800a8fe:	4629      	mov	r1, r5
 800a900:	f7f6 f8e2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a904:	b918      	cbnz	r0, 800a90e <__cvt+0x88>
 800a906:	f1c6 0601 	rsb	r6, r6, #1
 800a90a:	f8ca 6000 	str.w	r6, [sl]
 800a90e:	f8da 3000 	ldr.w	r3, [sl]
 800a912:	4499      	add	r9, r3
 800a914:	2200      	movs	r2, #0
 800a916:	2300      	movs	r3, #0
 800a918:	4620      	mov	r0, r4
 800a91a:	4629      	mov	r1, r5
 800a91c:	f7f6 f8d4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a920:	b938      	cbnz	r0, 800a932 <__cvt+0xac>
 800a922:	2230      	movs	r2, #48	; 0x30
 800a924:	9b03      	ldr	r3, [sp, #12]
 800a926:	454b      	cmp	r3, r9
 800a928:	d205      	bcs.n	800a936 <__cvt+0xb0>
 800a92a:	1c59      	adds	r1, r3, #1
 800a92c:	9103      	str	r1, [sp, #12]
 800a92e:	701a      	strb	r2, [r3, #0]
 800a930:	e7f8      	b.n	800a924 <__cvt+0x9e>
 800a932:	f8cd 900c 	str.w	r9, [sp, #12]
 800a936:	9b03      	ldr	r3, [sp, #12]
 800a938:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a93a:	eba3 0308 	sub.w	r3, r3, r8
 800a93e:	4640      	mov	r0, r8
 800a940:	6013      	str	r3, [r2, #0]
 800a942:	b004      	add	sp, #16
 800a944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a948 <__exponent>:
 800a948:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a94a:	2900      	cmp	r1, #0
 800a94c:	4604      	mov	r4, r0
 800a94e:	bfba      	itte	lt
 800a950:	4249      	neglt	r1, r1
 800a952:	232d      	movlt	r3, #45	; 0x2d
 800a954:	232b      	movge	r3, #43	; 0x2b
 800a956:	2909      	cmp	r1, #9
 800a958:	f804 2b02 	strb.w	r2, [r4], #2
 800a95c:	7043      	strb	r3, [r0, #1]
 800a95e:	dd20      	ble.n	800a9a2 <__exponent+0x5a>
 800a960:	f10d 0307 	add.w	r3, sp, #7
 800a964:	461f      	mov	r7, r3
 800a966:	260a      	movs	r6, #10
 800a968:	fb91 f5f6 	sdiv	r5, r1, r6
 800a96c:	fb06 1115 	mls	r1, r6, r5, r1
 800a970:	3130      	adds	r1, #48	; 0x30
 800a972:	2d09      	cmp	r5, #9
 800a974:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a978:	f103 32ff 	add.w	r2, r3, #4294967295
 800a97c:	4629      	mov	r1, r5
 800a97e:	dc09      	bgt.n	800a994 <__exponent+0x4c>
 800a980:	3130      	adds	r1, #48	; 0x30
 800a982:	3b02      	subs	r3, #2
 800a984:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a988:	42bb      	cmp	r3, r7
 800a98a:	4622      	mov	r2, r4
 800a98c:	d304      	bcc.n	800a998 <__exponent+0x50>
 800a98e:	1a10      	subs	r0, r2, r0
 800a990:	b003      	add	sp, #12
 800a992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a994:	4613      	mov	r3, r2
 800a996:	e7e7      	b.n	800a968 <__exponent+0x20>
 800a998:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a99c:	f804 2b01 	strb.w	r2, [r4], #1
 800a9a0:	e7f2      	b.n	800a988 <__exponent+0x40>
 800a9a2:	2330      	movs	r3, #48	; 0x30
 800a9a4:	4419      	add	r1, r3
 800a9a6:	7083      	strb	r3, [r0, #2]
 800a9a8:	1d02      	adds	r2, r0, #4
 800a9aa:	70c1      	strb	r1, [r0, #3]
 800a9ac:	e7ef      	b.n	800a98e <__exponent+0x46>
	...

0800a9b0 <_printf_float>:
 800a9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b4:	b08d      	sub	sp, #52	; 0x34
 800a9b6:	460c      	mov	r4, r1
 800a9b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a9bc:	4616      	mov	r6, r2
 800a9be:	461f      	mov	r7, r3
 800a9c0:	4605      	mov	r5, r0
 800a9c2:	f003 f89b 	bl	800dafc <_localeconv_r>
 800a9c6:	6803      	ldr	r3, [r0, #0]
 800a9c8:	9304      	str	r3, [sp, #16]
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f7f5 fc00 	bl	80001d0 <strlen>
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	930a      	str	r3, [sp, #40]	; 0x28
 800a9d4:	f8d8 3000 	ldr.w	r3, [r8]
 800a9d8:	9005      	str	r0, [sp, #20]
 800a9da:	3307      	adds	r3, #7
 800a9dc:	f023 0307 	bic.w	r3, r3, #7
 800a9e0:	f103 0208 	add.w	r2, r3, #8
 800a9e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a9e8:	f8d4 b000 	ldr.w	fp, [r4]
 800a9ec:	f8c8 2000 	str.w	r2, [r8]
 800a9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a9f8:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a9fc:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aa00:	9307      	str	r3, [sp, #28]
 800aa02:	f8cd 8018 	str.w	r8, [sp, #24]
 800aa06:	f04f 32ff 	mov.w	r2, #4294967295
 800aa0a:	4ba7      	ldr	r3, [pc, #668]	; (800aca8 <_printf_float+0x2f8>)
 800aa0c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa10:	f7f6 f88c 	bl	8000b2c <__aeabi_dcmpun>
 800aa14:	bb70      	cbnz	r0, 800aa74 <_printf_float+0xc4>
 800aa16:	f04f 32ff 	mov.w	r2, #4294967295
 800aa1a:	4ba3      	ldr	r3, [pc, #652]	; (800aca8 <_printf_float+0x2f8>)
 800aa1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa20:	f7f6 f866 	bl	8000af0 <__aeabi_dcmple>
 800aa24:	bb30      	cbnz	r0, 800aa74 <_printf_float+0xc4>
 800aa26:	2200      	movs	r2, #0
 800aa28:	2300      	movs	r3, #0
 800aa2a:	4640      	mov	r0, r8
 800aa2c:	4649      	mov	r1, r9
 800aa2e:	f7f6 f855 	bl	8000adc <__aeabi_dcmplt>
 800aa32:	b110      	cbz	r0, 800aa3a <_printf_float+0x8a>
 800aa34:	232d      	movs	r3, #45	; 0x2d
 800aa36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa3a:	4a9c      	ldr	r2, [pc, #624]	; (800acac <_printf_float+0x2fc>)
 800aa3c:	4b9c      	ldr	r3, [pc, #624]	; (800acb0 <_printf_float+0x300>)
 800aa3e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800aa42:	bf8c      	ite	hi
 800aa44:	4690      	movhi	r8, r2
 800aa46:	4698      	movls	r8, r3
 800aa48:	2303      	movs	r3, #3
 800aa4a:	f02b 0204 	bic.w	r2, fp, #4
 800aa4e:	6123      	str	r3, [r4, #16]
 800aa50:	6022      	str	r2, [r4, #0]
 800aa52:	f04f 0900 	mov.w	r9, #0
 800aa56:	9700      	str	r7, [sp, #0]
 800aa58:	4633      	mov	r3, r6
 800aa5a:	aa0b      	add	r2, sp, #44	; 0x2c
 800aa5c:	4621      	mov	r1, r4
 800aa5e:	4628      	mov	r0, r5
 800aa60:	f000 f9e6 	bl	800ae30 <_printf_common>
 800aa64:	3001      	adds	r0, #1
 800aa66:	f040 808d 	bne.w	800ab84 <_printf_float+0x1d4>
 800aa6a:	f04f 30ff 	mov.w	r0, #4294967295
 800aa6e:	b00d      	add	sp, #52	; 0x34
 800aa70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa74:	4642      	mov	r2, r8
 800aa76:	464b      	mov	r3, r9
 800aa78:	4640      	mov	r0, r8
 800aa7a:	4649      	mov	r1, r9
 800aa7c:	f7f6 f856 	bl	8000b2c <__aeabi_dcmpun>
 800aa80:	b110      	cbz	r0, 800aa88 <_printf_float+0xd8>
 800aa82:	4a8c      	ldr	r2, [pc, #560]	; (800acb4 <_printf_float+0x304>)
 800aa84:	4b8c      	ldr	r3, [pc, #560]	; (800acb8 <_printf_float+0x308>)
 800aa86:	e7da      	b.n	800aa3e <_printf_float+0x8e>
 800aa88:	6861      	ldr	r1, [r4, #4]
 800aa8a:	1c4b      	adds	r3, r1, #1
 800aa8c:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800aa90:	a80a      	add	r0, sp, #40	; 0x28
 800aa92:	d13e      	bne.n	800ab12 <_printf_float+0x162>
 800aa94:	2306      	movs	r3, #6
 800aa96:	6063      	str	r3, [r4, #4]
 800aa98:	2300      	movs	r3, #0
 800aa9a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800aa9e:	ab09      	add	r3, sp, #36	; 0x24
 800aaa0:	9300      	str	r3, [sp, #0]
 800aaa2:	ec49 8b10 	vmov	d0, r8, r9
 800aaa6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800aaaa:	6022      	str	r2, [r4, #0]
 800aaac:	f8cd a004 	str.w	sl, [sp, #4]
 800aab0:	6861      	ldr	r1, [r4, #4]
 800aab2:	4628      	mov	r0, r5
 800aab4:	f7ff fee7 	bl	800a886 <__cvt>
 800aab8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800aabc:	2b47      	cmp	r3, #71	; 0x47
 800aabe:	4680      	mov	r8, r0
 800aac0:	d109      	bne.n	800aad6 <_printf_float+0x126>
 800aac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aac4:	1cd8      	adds	r0, r3, #3
 800aac6:	db02      	blt.n	800aace <_printf_float+0x11e>
 800aac8:	6862      	ldr	r2, [r4, #4]
 800aaca:	4293      	cmp	r3, r2
 800aacc:	dd47      	ble.n	800ab5e <_printf_float+0x1ae>
 800aace:	f1aa 0a02 	sub.w	sl, sl, #2
 800aad2:	fa5f fa8a 	uxtb.w	sl, sl
 800aad6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800aada:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aadc:	d824      	bhi.n	800ab28 <_printf_float+0x178>
 800aade:	3901      	subs	r1, #1
 800aae0:	4652      	mov	r2, sl
 800aae2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800aae6:	9109      	str	r1, [sp, #36]	; 0x24
 800aae8:	f7ff ff2e 	bl	800a948 <__exponent>
 800aaec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aaee:	1813      	adds	r3, r2, r0
 800aaf0:	2a01      	cmp	r2, #1
 800aaf2:	4681      	mov	r9, r0
 800aaf4:	6123      	str	r3, [r4, #16]
 800aaf6:	dc02      	bgt.n	800aafe <_printf_float+0x14e>
 800aaf8:	6822      	ldr	r2, [r4, #0]
 800aafa:	07d1      	lsls	r1, r2, #31
 800aafc:	d501      	bpl.n	800ab02 <_printf_float+0x152>
 800aafe:	3301      	adds	r3, #1
 800ab00:	6123      	str	r3, [r4, #16]
 800ab02:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d0a5      	beq.n	800aa56 <_printf_float+0xa6>
 800ab0a:	232d      	movs	r3, #45	; 0x2d
 800ab0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab10:	e7a1      	b.n	800aa56 <_printf_float+0xa6>
 800ab12:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800ab16:	f000 8177 	beq.w	800ae08 <_printf_float+0x458>
 800ab1a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800ab1e:	d1bb      	bne.n	800aa98 <_printf_float+0xe8>
 800ab20:	2900      	cmp	r1, #0
 800ab22:	d1b9      	bne.n	800aa98 <_printf_float+0xe8>
 800ab24:	2301      	movs	r3, #1
 800ab26:	e7b6      	b.n	800aa96 <_printf_float+0xe6>
 800ab28:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800ab2c:	d119      	bne.n	800ab62 <_printf_float+0x1b2>
 800ab2e:	2900      	cmp	r1, #0
 800ab30:	6863      	ldr	r3, [r4, #4]
 800ab32:	dd0c      	ble.n	800ab4e <_printf_float+0x19e>
 800ab34:	6121      	str	r1, [r4, #16]
 800ab36:	b913      	cbnz	r3, 800ab3e <_printf_float+0x18e>
 800ab38:	6822      	ldr	r2, [r4, #0]
 800ab3a:	07d2      	lsls	r2, r2, #31
 800ab3c:	d502      	bpl.n	800ab44 <_printf_float+0x194>
 800ab3e:	3301      	adds	r3, #1
 800ab40:	440b      	add	r3, r1
 800ab42:	6123      	str	r3, [r4, #16]
 800ab44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab46:	65a3      	str	r3, [r4, #88]	; 0x58
 800ab48:	f04f 0900 	mov.w	r9, #0
 800ab4c:	e7d9      	b.n	800ab02 <_printf_float+0x152>
 800ab4e:	b913      	cbnz	r3, 800ab56 <_printf_float+0x1a6>
 800ab50:	6822      	ldr	r2, [r4, #0]
 800ab52:	07d0      	lsls	r0, r2, #31
 800ab54:	d501      	bpl.n	800ab5a <_printf_float+0x1aa>
 800ab56:	3302      	adds	r3, #2
 800ab58:	e7f3      	b.n	800ab42 <_printf_float+0x192>
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	e7f1      	b.n	800ab42 <_printf_float+0x192>
 800ab5e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800ab62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800ab66:	4293      	cmp	r3, r2
 800ab68:	db05      	blt.n	800ab76 <_printf_float+0x1c6>
 800ab6a:	6822      	ldr	r2, [r4, #0]
 800ab6c:	6123      	str	r3, [r4, #16]
 800ab6e:	07d1      	lsls	r1, r2, #31
 800ab70:	d5e8      	bpl.n	800ab44 <_printf_float+0x194>
 800ab72:	3301      	adds	r3, #1
 800ab74:	e7e5      	b.n	800ab42 <_printf_float+0x192>
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	bfd4      	ite	le
 800ab7a:	f1c3 0302 	rsble	r3, r3, #2
 800ab7e:	2301      	movgt	r3, #1
 800ab80:	4413      	add	r3, r2
 800ab82:	e7de      	b.n	800ab42 <_printf_float+0x192>
 800ab84:	6823      	ldr	r3, [r4, #0]
 800ab86:	055a      	lsls	r2, r3, #21
 800ab88:	d407      	bmi.n	800ab9a <_printf_float+0x1ea>
 800ab8a:	6923      	ldr	r3, [r4, #16]
 800ab8c:	4642      	mov	r2, r8
 800ab8e:	4631      	mov	r1, r6
 800ab90:	4628      	mov	r0, r5
 800ab92:	47b8      	blx	r7
 800ab94:	3001      	adds	r0, #1
 800ab96:	d12b      	bne.n	800abf0 <_printf_float+0x240>
 800ab98:	e767      	b.n	800aa6a <_printf_float+0xba>
 800ab9a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800ab9e:	f240 80dc 	bls.w	800ad5a <_printf_float+0x3aa>
 800aba2:	2200      	movs	r2, #0
 800aba4:	2300      	movs	r3, #0
 800aba6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800abaa:	f7f5 ff8d 	bl	8000ac8 <__aeabi_dcmpeq>
 800abae:	2800      	cmp	r0, #0
 800abb0:	d033      	beq.n	800ac1a <_printf_float+0x26a>
 800abb2:	2301      	movs	r3, #1
 800abb4:	4a41      	ldr	r2, [pc, #260]	; (800acbc <_printf_float+0x30c>)
 800abb6:	4631      	mov	r1, r6
 800abb8:	4628      	mov	r0, r5
 800abba:	47b8      	blx	r7
 800abbc:	3001      	adds	r0, #1
 800abbe:	f43f af54 	beq.w	800aa6a <_printf_float+0xba>
 800abc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800abc6:	429a      	cmp	r2, r3
 800abc8:	db02      	blt.n	800abd0 <_printf_float+0x220>
 800abca:	6823      	ldr	r3, [r4, #0]
 800abcc:	07d8      	lsls	r0, r3, #31
 800abce:	d50f      	bpl.n	800abf0 <_printf_float+0x240>
 800abd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abd4:	4631      	mov	r1, r6
 800abd6:	4628      	mov	r0, r5
 800abd8:	47b8      	blx	r7
 800abda:	3001      	adds	r0, #1
 800abdc:	f43f af45 	beq.w	800aa6a <_printf_float+0xba>
 800abe0:	f04f 0800 	mov.w	r8, #0
 800abe4:	f104 091a 	add.w	r9, r4, #26
 800abe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abea:	3b01      	subs	r3, #1
 800abec:	4543      	cmp	r3, r8
 800abee:	dc09      	bgt.n	800ac04 <_printf_float+0x254>
 800abf0:	6823      	ldr	r3, [r4, #0]
 800abf2:	079b      	lsls	r3, r3, #30
 800abf4:	f100 8103 	bmi.w	800adfe <_printf_float+0x44e>
 800abf8:	68e0      	ldr	r0, [r4, #12]
 800abfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abfc:	4298      	cmp	r0, r3
 800abfe:	bfb8      	it	lt
 800ac00:	4618      	movlt	r0, r3
 800ac02:	e734      	b.n	800aa6e <_printf_float+0xbe>
 800ac04:	2301      	movs	r3, #1
 800ac06:	464a      	mov	r2, r9
 800ac08:	4631      	mov	r1, r6
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	47b8      	blx	r7
 800ac0e:	3001      	adds	r0, #1
 800ac10:	f43f af2b 	beq.w	800aa6a <_printf_float+0xba>
 800ac14:	f108 0801 	add.w	r8, r8, #1
 800ac18:	e7e6      	b.n	800abe8 <_printf_float+0x238>
 800ac1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	dc2b      	bgt.n	800ac78 <_printf_float+0x2c8>
 800ac20:	2301      	movs	r3, #1
 800ac22:	4a26      	ldr	r2, [pc, #152]	; (800acbc <_printf_float+0x30c>)
 800ac24:	4631      	mov	r1, r6
 800ac26:	4628      	mov	r0, r5
 800ac28:	47b8      	blx	r7
 800ac2a:	3001      	adds	r0, #1
 800ac2c:	f43f af1d 	beq.w	800aa6a <_printf_float+0xba>
 800ac30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac32:	b923      	cbnz	r3, 800ac3e <_printf_float+0x28e>
 800ac34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac36:	b913      	cbnz	r3, 800ac3e <_printf_float+0x28e>
 800ac38:	6823      	ldr	r3, [r4, #0]
 800ac3a:	07d9      	lsls	r1, r3, #31
 800ac3c:	d5d8      	bpl.n	800abf0 <_printf_float+0x240>
 800ac3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac42:	4631      	mov	r1, r6
 800ac44:	4628      	mov	r0, r5
 800ac46:	47b8      	blx	r7
 800ac48:	3001      	adds	r0, #1
 800ac4a:	f43f af0e 	beq.w	800aa6a <_printf_float+0xba>
 800ac4e:	f04f 0900 	mov.w	r9, #0
 800ac52:	f104 0a1a 	add.w	sl, r4, #26
 800ac56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac58:	425b      	negs	r3, r3
 800ac5a:	454b      	cmp	r3, r9
 800ac5c:	dc01      	bgt.n	800ac62 <_printf_float+0x2b2>
 800ac5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac60:	e794      	b.n	800ab8c <_printf_float+0x1dc>
 800ac62:	2301      	movs	r3, #1
 800ac64:	4652      	mov	r2, sl
 800ac66:	4631      	mov	r1, r6
 800ac68:	4628      	mov	r0, r5
 800ac6a:	47b8      	blx	r7
 800ac6c:	3001      	adds	r0, #1
 800ac6e:	f43f aefc 	beq.w	800aa6a <_printf_float+0xba>
 800ac72:	f109 0901 	add.w	r9, r9, #1
 800ac76:	e7ee      	b.n	800ac56 <_printf_float+0x2a6>
 800ac78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ac7c:	429a      	cmp	r2, r3
 800ac7e:	bfa8      	it	ge
 800ac80:	461a      	movge	r2, r3
 800ac82:	2a00      	cmp	r2, #0
 800ac84:	4691      	mov	r9, r2
 800ac86:	dd07      	ble.n	800ac98 <_printf_float+0x2e8>
 800ac88:	4613      	mov	r3, r2
 800ac8a:	4631      	mov	r1, r6
 800ac8c:	4642      	mov	r2, r8
 800ac8e:	4628      	mov	r0, r5
 800ac90:	47b8      	blx	r7
 800ac92:	3001      	adds	r0, #1
 800ac94:	f43f aee9 	beq.w	800aa6a <_printf_float+0xba>
 800ac98:	f104 031a 	add.w	r3, r4, #26
 800ac9c:	f04f 0b00 	mov.w	fp, #0
 800aca0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aca4:	9306      	str	r3, [sp, #24]
 800aca6:	e015      	b.n	800acd4 <_printf_float+0x324>
 800aca8:	7fefffff 	.word	0x7fefffff
 800acac:	0800edb4 	.word	0x0800edb4
 800acb0:	0800edb0 	.word	0x0800edb0
 800acb4:	0800edbc 	.word	0x0800edbc
 800acb8:	0800edb8 	.word	0x0800edb8
 800acbc:	0800edc0 	.word	0x0800edc0
 800acc0:	2301      	movs	r3, #1
 800acc2:	9a06      	ldr	r2, [sp, #24]
 800acc4:	4631      	mov	r1, r6
 800acc6:	4628      	mov	r0, r5
 800acc8:	47b8      	blx	r7
 800acca:	3001      	adds	r0, #1
 800accc:	f43f aecd 	beq.w	800aa6a <_printf_float+0xba>
 800acd0:	f10b 0b01 	add.w	fp, fp, #1
 800acd4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800acd8:	ebaa 0309 	sub.w	r3, sl, r9
 800acdc:	455b      	cmp	r3, fp
 800acde:	dcef      	bgt.n	800acc0 <_printf_float+0x310>
 800ace0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ace4:	429a      	cmp	r2, r3
 800ace6:	44d0      	add	r8, sl
 800ace8:	db15      	blt.n	800ad16 <_printf_float+0x366>
 800acea:	6823      	ldr	r3, [r4, #0]
 800acec:	07da      	lsls	r2, r3, #31
 800acee:	d412      	bmi.n	800ad16 <_printf_float+0x366>
 800acf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acf2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800acf4:	eba3 020a 	sub.w	r2, r3, sl
 800acf8:	eba3 0a01 	sub.w	sl, r3, r1
 800acfc:	4592      	cmp	sl, r2
 800acfe:	bfa8      	it	ge
 800ad00:	4692      	movge	sl, r2
 800ad02:	f1ba 0f00 	cmp.w	sl, #0
 800ad06:	dc0e      	bgt.n	800ad26 <_printf_float+0x376>
 800ad08:	f04f 0800 	mov.w	r8, #0
 800ad0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ad10:	f104 091a 	add.w	r9, r4, #26
 800ad14:	e019      	b.n	800ad4a <_printf_float+0x39a>
 800ad16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad1a:	4631      	mov	r1, r6
 800ad1c:	4628      	mov	r0, r5
 800ad1e:	47b8      	blx	r7
 800ad20:	3001      	adds	r0, #1
 800ad22:	d1e5      	bne.n	800acf0 <_printf_float+0x340>
 800ad24:	e6a1      	b.n	800aa6a <_printf_float+0xba>
 800ad26:	4653      	mov	r3, sl
 800ad28:	4642      	mov	r2, r8
 800ad2a:	4631      	mov	r1, r6
 800ad2c:	4628      	mov	r0, r5
 800ad2e:	47b8      	blx	r7
 800ad30:	3001      	adds	r0, #1
 800ad32:	d1e9      	bne.n	800ad08 <_printf_float+0x358>
 800ad34:	e699      	b.n	800aa6a <_printf_float+0xba>
 800ad36:	2301      	movs	r3, #1
 800ad38:	464a      	mov	r2, r9
 800ad3a:	4631      	mov	r1, r6
 800ad3c:	4628      	mov	r0, r5
 800ad3e:	47b8      	blx	r7
 800ad40:	3001      	adds	r0, #1
 800ad42:	f43f ae92 	beq.w	800aa6a <_printf_float+0xba>
 800ad46:	f108 0801 	add.w	r8, r8, #1
 800ad4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ad4e:	1a9b      	subs	r3, r3, r2
 800ad50:	eba3 030a 	sub.w	r3, r3, sl
 800ad54:	4543      	cmp	r3, r8
 800ad56:	dcee      	bgt.n	800ad36 <_printf_float+0x386>
 800ad58:	e74a      	b.n	800abf0 <_printf_float+0x240>
 800ad5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad5c:	2a01      	cmp	r2, #1
 800ad5e:	dc01      	bgt.n	800ad64 <_printf_float+0x3b4>
 800ad60:	07db      	lsls	r3, r3, #31
 800ad62:	d53a      	bpl.n	800adda <_printf_float+0x42a>
 800ad64:	2301      	movs	r3, #1
 800ad66:	4642      	mov	r2, r8
 800ad68:	4631      	mov	r1, r6
 800ad6a:	4628      	mov	r0, r5
 800ad6c:	47b8      	blx	r7
 800ad6e:	3001      	adds	r0, #1
 800ad70:	f43f ae7b 	beq.w	800aa6a <_printf_float+0xba>
 800ad74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad78:	4631      	mov	r1, r6
 800ad7a:	4628      	mov	r0, r5
 800ad7c:	47b8      	blx	r7
 800ad7e:	3001      	adds	r0, #1
 800ad80:	f108 0801 	add.w	r8, r8, #1
 800ad84:	f43f ae71 	beq.w	800aa6a <_printf_float+0xba>
 800ad88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad8a:	2200      	movs	r2, #0
 800ad8c:	f103 3aff 	add.w	sl, r3, #4294967295
 800ad90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ad94:	2300      	movs	r3, #0
 800ad96:	f7f5 fe97 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad9a:	b9c8      	cbnz	r0, 800add0 <_printf_float+0x420>
 800ad9c:	4653      	mov	r3, sl
 800ad9e:	4642      	mov	r2, r8
 800ada0:	4631      	mov	r1, r6
 800ada2:	4628      	mov	r0, r5
 800ada4:	47b8      	blx	r7
 800ada6:	3001      	adds	r0, #1
 800ada8:	d10e      	bne.n	800adc8 <_printf_float+0x418>
 800adaa:	e65e      	b.n	800aa6a <_printf_float+0xba>
 800adac:	2301      	movs	r3, #1
 800adae:	4652      	mov	r2, sl
 800adb0:	4631      	mov	r1, r6
 800adb2:	4628      	mov	r0, r5
 800adb4:	47b8      	blx	r7
 800adb6:	3001      	adds	r0, #1
 800adb8:	f43f ae57 	beq.w	800aa6a <_printf_float+0xba>
 800adbc:	f108 0801 	add.w	r8, r8, #1
 800adc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adc2:	3b01      	subs	r3, #1
 800adc4:	4543      	cmp	r3, r8
 800adc6:	dcf1      	bgt.n	800adac <_printf_float+0x3fc>
 800adc8:	464b      	mov	r3, r9
 800adca:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800adce:	e6de      	b.n	800ab8e <_printf_float+0x1de>
 800add0:	f04f 0800 	mov.w	r8, #0
 800add4:	f104 0a1a 	add.w	sl, r4, #26
 800add8:	e7f2      	b.n	800adc0 <_printf_float+0x410>
 800adda:	2301      	movs	r3, #1
 800addc:	e7df      	b.n	800ad9e <_printf_float+0x3ee>
 800adde:	2301      	movs	r3, #1
 800ade0:	464a      	mov	r2, r9
 800ade2:	4631      	mov	r1, r6
 800ade4:	4628      	mov	r0, r5
 800ade6:	47b8      	blx	r7
 800ade8:	3001      	adds	r0, #1
 800adea:	f43f ae3e 	beq.w	800aa6a <_printf_float+0xba>
 800adee:	f108 0801 	add.w	r8, r8, #1
 800adf2:	68e3      	ldr	r3, [r4, #12]
 800adf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800adf6:	1a9b      	subs	r3, r3, r2
 800adf8:	4543      	cmp	r3, r8
 800adfa:	dcf0      	bgt.n	800adde <_printf_float+0x42e>
 800adfc:	e6fc      	b.n	800abf8 <_printf_float+0x248>
 800adfe:	f04f 0800 	mov.w	r8, #0
 800ae02:	f104 0919 	add.w	r9, r4, #25
 800ae06:	e7f4      	b.n	800adf2 <_printf_float+0x442>
 800ae08:	2900      	cmp	r1, #0
 800ae0a:	f43f ae8b 	beq.w	800ab24 <_printf_float+0x174>
 800ae0e:	2300      	movs	r3, #0
 800ae10:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800ae14:	ab09      	add	r3, sp, #36	; 0x24
 800ae16:	9300      	str	r3, [sp, #0]
 800ae18:	ec49 8b10 	vmov	d0, r8, r9
 800ae1c:	6022      	str	r2, [r4, #0]
 800ae1e:	f8cd a004 	str.w	sl, [sp, #4]
 800ae22:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ae26:	4628      	mov	r0, r5
 800ae28:	f7ff fd2d 	bl	800a886 <__cvt>
 800ae2c:	4680      	mov	r8, r0
 800ae2e:	e648      	b.n	800aac2 <_printf_float+0x112>

0800ae30 <_printf_common>:
 800ae30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae34:	4691      	mov	r9, r2
 800ae36:	461f      	mov	r7, r3
 800ae38:	688a      	ldr	r2, [r1, #8]
 800ae3a:	690b      	ldr	r3, [r1, #16]
 800ae3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ae40:	4293      	cmp	r3, r2
 800ae42:	bfb8      	it	lt
 800ae44:	4613      	movlt	r3, r2
 800ae46:	f8c9 3000 	str.w	r3, [r9]
 800ae4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ae4e:	4606      	mov	r6, r0
 800ae50:	460c      	mov	r4, r1
 800ae52:	b112      	cbz	r2, 800ae5a <_printf_common+0x2a>
 800ae54:	3301      	adds	r3, #1
 800ae56:	f8c9 3000 	str.w	r3, [r9]
 800ae5a:	6823      	ldr	r3, [r4, #0]
 800ae5c:	0699      	lsls	r1, r3, #26
 800ae5e:	bf42      	ittt	mi
 800ae60:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ae64:	3302      	addmi	r3, #2
 800ae66:	f8c9 3000 	strmi.w	r3, [r9]
 800ae6a:	6825      	ldr	r5, [r4, #0]
 800ae6c:	f015 0506 	ands.w	r5, r5, #6
 800ae70:	d107      	bne.n	800ae82 <_printf_common+0x52>
 800ae72:	f104 0a19 	add.w	sl, r4, #25
 800ae76:	68e3      	ldr	r3, [r4, #12]
 800ae78:	f8d9 2000 	ldr.w	r2, [r9]
 800ae7c:	1a9b      	subs	r3, r3, r2
 800ae7e:	42ab      	cmp	r3, r5
 800ae80:	dc28      	bgt.n	800aed4 <_printf_common+0xa4>
 800ae82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ae86:	6822      	ldr	r2, [r4, #0]
 800ae88:	3300      	adds	r3, #0
 800ae8a:	bf18      	it	ne
 800ae8c:	2301      	movne	r3, #1
 800ae8e:	0692      	lsls	r2, r2, #26
 800ae90:	d42d      	bmi.n	800aeee <_printf_common+0xbe>
 800ae92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ae96:	4639      	mov	r1, r7
 800ae98:	4630      	mov	r0, r6
 800ae9a:	47c0      	blx	r8
 800ae9c:	3001      	adds	r0, #1
 800ae9e:	d020      	beq.n	800aee2 <_printf_common+0xb2>
 800aea0:	6823      	ldr	r3, [r4, #0]
 800aea2:	68e5      	ldr	r5, [r4, #12]
 800aea4:	f8d9 2000 	ldr.w	r2, [r9]
 800aea8:	f003 0306 	and.w	r3, r3, #6
 800aeac:	2b04      	cmp	r3, #4
 800aeae:	bf08      	it	eq
 800aeb0:	1aad      	subeq	r5, r5, r2
 800aeb2:	68a3      	ldr	r3, [r4, #8]
 800aeb4:	6922      	ldr	r2, [r4, #16]
 800aeb6:	bf0c      	ite	eq
 800aeb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aebc:	2500      	movne	r5, #0
 800aebe:	4293      	cmp	r3, r2
 800aec0:	bfc4      	itt	gt
 800aec2:	1a9b      	subgt	r3, r3, r2
 800aec4:	18ed      	addgt	r5, r5, r3
 800aec6:	f04f 0900 	mov.w	r9, #0
 800aeca:	341a      	adds	r4, #26
 800aecc:	454d      	cmp	r5, r9
 800aece:	d11a      	bne.n	800af06 <_printf_common+0xd6>
 800aed0:	2000      	movs	r0, #0
 800aed2:	e008      	b.n	800aee6 <_printf_common+0xb6>
 800aed4:	2301      	movs	r3, #1
 800aed6:	4652      	mov	r2, sl
 800aed8:	4639      	mov	r1, r7
 800aeda:	4630      	mov	r0, r6
 800aedc:	47c0      	blx	r8
 800aede:	3001      	adds	r0, #1
 800aee0:	d103      	bne.n	800aeea <_printf_common+0xba>
 800aee2:	f04f 30ff 	mov.w	r0, #4294967295
 800aee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeea:	3501      	adds	r5, #1
 800aeec:	e7c3      	b.n	800ae76 <_printf_common+0x46>
 800aeee:	18e1      	adds	r1, r4, r3
 800aef0:	1c5a      	adds	r2, r3, #1
 800aef2:	2030      	movs	r0, #48	; 0x30
 800aef4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aef8:	4422      	add	r2, r4
 800aefa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aefe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800af02:	3302      	adds	r3, #2
 800af04:	e7c5      	b.n	800ae92 <_printf_common+0x62>
 800af06:	2301      	movs	r3, #1
 800af08:	4622      	mov	r2, r4
 800af0a:	4639      	mov	r1, r7
 800af0c:	4630      	mov	r0, r6
 800af0e:	47c0      	blx	r8
 800af10:	3001      	adds	r0, #1
 800af12:	d0e6      	beq.n	800aee2 <_printf_common+0xb2>
 800af14:	f109 0901 	add.w	r9, r9, #1
 800af18:	e7d8      	b.n	800aecc <_printf_common+0x9c>
	...

0800af1c <_printf_i>:
 800af1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800af20:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800af24:	460c      	mov	r4, r1
 800af26:	7e09      	ldrb	r1, [r1, #24]
 800af28:	b085      	sub	sp, #20
 800af2a:	296e      	cmp	r1, #110	; 0x6e
 800af2c:	4617      	mov	r7, r2
 800af2e:	4606      	mov	r6, r0
 800af30:	4698      	mov	r8, r3
 800af32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af34:	f000 80b3 	beq.w	800b09e <_printf_i+0x182>
 800af38:	d822      	bhi.n	800af80 <_printf_i+0x64>
 800af3a:	2963      	cmp	r1, #99	; 0x63
 800af3c:	d036      	beq.n	800afac <_printf_i+0x90>
 800af3e:	d80a      	bhi.n	800af56 <_printf_i+0x3a>
 800af40:	2900      	cmp	r1, #0
 800af42:	f000 80b9 	beq.w	800b0b8 <_printf_i+0x19c>
 800af46:	2958      	cmp	r1, #88	; 0x58
 800af48:	f000 8083 	beq.w	800b052 <_printf_i+0x136>
 800af4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800af50:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800af54:	e032      	b.n	800afbc <_printf_i+0xa0>
 800af56:	2964      	cmp	r1, #100	; 0x64
 800af58:	d001      	beq.n	800af5e <_printf_i+0x42>
 800af5a:	2969      	cmp	r1, #105	; 0x69
 800af5c:	d1f6      	bne.n	800af4c <_printf_i+0x30>
 800af5e:	6820      	ldr	r0, [r4, #0]
 800af60:	6813      	ldr	r3, [r2, #0]
 800af62:	0605      	lsls	r5, r0, #24
 800af64:	f103 0104 	add.w	r1, r3, #4
 800af68:	d52a      	bpl.n	800afc0 <_printf_i+0xa4>
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	6011      	str	r1, [r2, #0]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	da03      	bge.n	800af7a <_printf_i+0x5e>
 800af72:	222d      	movs	r2, #45	; 0x2d
 800af74:	425b      	negs	r3, r3
 800af76:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800af7a:	486f      	ldr	r0, [pc, #444]	; (800b138 <_printf_i+0x21c>)
 800af7c:	220a      	movs	r2, #10
 800af7e:	e039      	b.n	800aff4 <_printf_i+0xd8>
 800af80:	2973      	cmp	r1, #115	; 0x73
 800af82:	f000 809d 	beq.w	800b0c0 <_printf_i+0x1a4>
 800af86:	d808      	bhi.n	800af9a <_printf_i+0x7e>
 800af88:	296f      	cmp	r1, #111	; 0x6f
 800af8a:	d020      	beq.n	800afce <_printf_i+0xb2>
 800af8c:	2970      	cmp	r1, #112	; 0x70
 800af8e:	d1dd      	bne.n	800af4c <_printf_i+0x30>
 800af90:	6823      	ldr	r3, [r4, #0]
 800af92:	f043 0320 	orr.w	r3, r3, #32
 800af96:	6023      	str	r3, [r4, #0]
 800af98:	e003      	b.n	800afa2 <_printf_i+0x86>
 800af9a:	2975      	cmp	r1, #117	; 0x75
 800af9c:	d017      	beq.n	800afce <_printf_i+0xb2>
 800af9e:	2978      	cmp	r1, #120	; 0x78
 800afa0:	d1d4      	bne.n	800af4c <_printf_i+0x30>
 800afa2:	2378      	movs	r3, #120	; 0x78
 800afa4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800afa8:	4864      	ldr	r0, [pc, #400]	; (800b13c <_printf_i+0x220>)
 800afaa:	e055      	b.n	800b058 <_printf_i+0x13c>
 800afac:	6813      	ldr	r3, [r2, #0]
 800afae:	1d19      	adds	r1, r3, #4
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	6011      	str	r1, [r2, #0]
 800afb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800afb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800afbc:	2301      	movs	r3, #1
 800afbe:	e08c      	b.n	800b0da <_printf_i+0x1be>
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	6011      	str	r1, [r2, #0]
 800afc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800afc8:	bf18      	it	ne
 800afca:	b21b      	sxthne	r3, r3
 800afcc:	e7cf      	b.n	800af6e <_printf_i+0x52>
 800afce:	6813      	ldr	r3, [r2, #0]
 800afd0:	6825      	ldr	r5, [r4, #0]
 800afd2:	1d18      	adds	r0, r3, #4
 800afd4:	6010      	str	r0, [r2, #0]
 800afd6:	0628      	lsls	r0, r5, #24
 800afd8:	d501      	bpl.n	800afde <_printf_i+0xc2>
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	e002      	b.n	800afe4 <_printf_i+0xc8>
 800afde:	0668      	lsls	r0, r5, #25
 800afe0:	d5fb      	bpl.n	800afda <_printf_i+0xbe>
 800afe2:	881b      	ldrh	r3, [r3, #0]
 800afe4:	4854      	ldr	r0, [pc, #336]	; (800b138 <_printf_i+0x21c>)
 800afe6:	296f      	cmp	r1, #111	; 0x6f
 800afe8:	bf14      	ite	ne
 800afea:	220a      	movne	r2, #10
 800afec:	2208      	moveq	r2, #8
 800afee:	2100      	movs	r1, #0
 800aff0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aff4:	6865      	ldr	r5, [r4, #4]
 800aff6:	60a5      	str	r5, [r4, #8]
 800aff8:	2d00      	cmp	r5, #0
 800affa:	f2c0 8095 	blt.w	800b128 <_printf_i+0x20c>
 800affe:	6821      	ldr	r1, [r4, #0]
 800b000:	f021 0104 	bic.w	r1, r1, #4
 800b004:	6021      	str	r1, [r4, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d13d      	bne.n	800b086 <_printf_i+0x16a>
 800b00a:	2d00      	cmp	r5, #0
 800b00c:	f040 808e 	bne.w	800b12c <_printf_i+0x210>
 800b010:	4665      	mov	r5, ip
 800b012:	2a08      	cmp	r2, #8
 800b014:	d10b      	bne.n	800b02e <_printf_i+0x112>
 800b016:	6823      	ldr	r3, [r4, #0]
 800b018:	07db      	lsls	r3, r3, #31
 800b01a:	d508      	bpl.n	800b02e <_printf_i+0x112>
 800b01c:	6923      	ldr	r3, [r4, #16]
 800b01e:	6862      	ldr	r2, [r4, #4]
 800b020:	429a      	cmp	r2, r3
 800b022:	bfde      	ittt	le
 800b024:	2330      	movle	r3, #48	; 0x30
 800b026:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b02a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b02e:	ebac 0305 	sub.w	r3, ip, r5
 800b032:	6123      	str	r3, [r4, #16]
 800b034:	f8cd 8000 	str.w	r8, [sp]
 800b038:	463b      	mov	r3, r7
 800b03a:	aa03      	add	r2, sp, #12
 800b03c:	4621      	mov	r1, r4
 800b03e:	4630      	mov	r0, r6
 800b040:	f7ff fef6 	bl	800ae30 <_printf_common>
 800b044:	3001      	adds	r0, #1
 800b046:	d14d      	bne.n	800b0e4 <_printf_i+0x1c8>
 800b048:	f04f 30ff 	mov.w	r0, #4294967295
 800b04c:	b005      	add	sp, #20
 800b04e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b052:	4839      	ldr	r0, [pc, #228]	; (800b138 <_printf_i+0x21c>)
 800b054:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b058:	6813      	ldr	r3, [r2, #0]
 800b05a:	6821      	ldr	r1, [r4, #0]
 800b05c:	1d1d      	adds	r5, r3, #4
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6015      	str	r5, [r2, #0]
 800b062:	060a      	lsls	r2, r1, #24
 800b064:	d50b      	bpl.n	800b07e <_printf_i+0x162>
 800b066:	07ca      	lsls	r2, r1, #31
 800b068:	bf44      	itt	mi
 800b06a:	f041 0120 	orrmi.w	r1, r1, #32
 800b06e:	6021      	strmi	r1, [r4, #0]
 800b070:	b91b      	cbnz	r3, 800b07a <_printf_i+0x15e>
 800b072:	6822      	ldr	r2, [r4, #0]
 800b074:	f022 0220 	bic.w	r2, r2, #32
 800b078:	6022      	str	r2, [r4, #0]
 800b07a:	2210      	movs	r2, #16
 800b07c:	e7b7      	b.n	800afee <_printf_i+0xd2>
 800b07e:	064d      	lsls	r5, r1, #25
 800b080:	bf48      	it	mi
 800b082:	b29b      	uxthmi	r3, r3
 800b084:	e7ef      	b.n	800b066 <_printf_i+0x14a>
 800b086:	4665      	mov	r5, ip
 800b088:	fbb3 f1f2 	udiv	r1, r3, r2
 800b08c:	fb02 3311 	mls	r3, r2, r1, r3
 800b090:	5cc3      	ldrb	r3, [r0, r3]
 800b092:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b096:	460b      	mov	r3, r1
 800b098:	2900      	cmp	r1, #0
 800b09a:	d1f5      	bne.n	800b088 <_printf_i+0x16c>
 800b09c:	e7b9      	b.n	800b012 <_printf_i+0xf6>
 800b09e:	6813      	ldr	r3, [r2, #0]
 800b0a0:	6825      	ldr	r5, [r4, #0]
 800b0a2:	6961      	ldr	r1, [r4, #20]
 800b0a4:	1d18      	adds	r0, r3, #4
 800b0a6:	6010      	str	r0, [r2, #0]
 800b0a8:	0628      	lsls	r0, r5, #24
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	d501      	bpl.n	800b0b2 <_printf_i+0x196>
 800b0ae:	6019      	str	r1, [r3, #0]
 800b0b0:	e002      	b.n	800b0b8 <_printf_i+0x19c>
 800b0b2:	066a      	lsls	r2, r5, #25
 800b0b4:	d5fb      	bpl.n	800b0ae <_printf_i+0x192>
 800b0b6:	8019      	strh	r1, [r3, #0]
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	6123      	str	r3, [r4, #16]
 800b0bc:	4665      	mov	r5, ip
 800b0be:	e7b9      	b.n	800b034 <_printf_i+0x118>
 800b0c0:	6813      	ldr	r3, [r2, #0]
 800b0c2:	1d19      	adds	r1, r3, #4
 800b0c4:	6011      	str	r1, [r2, #0]
 800b0c6:	681d      	ldr	r5, [r3, #0]
 800b0c8:	6862      	ldr	r2, [r4, #4]
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	4628      	mov	r0, r5
 800b0ce:	f7f5 f887 	bl	80001e0 <memchr>
 800b0d2:	b108      	cbz	r0, 800b0d8 <_printf_i+0x1bc>
 800b0d4:	1b40      	subs	r0, r0, r5
 800b0d6:	6060      	str	r0, [r4, #4]
 800b0d8:	6863      	ldr	r3, [r4, #4]
 800b0da:	6123      	str	r3, [r4, #16]
 800b0dc:	2300      	movs	r3, #0
 800b0de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0e2:	e7a7      	b.n	800b034 <_printf_i+0x118>
 800b0e4:	6923      	ldr	r3, [r4, #16]
 800b0e6:	462a      	mov	r2, r5
 800b0e8:	4639      	mov	r1, r7
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	47c0      	blx	r8
 800b0ee:	3001      	adds	r0, #1
 800b0f0:	d0aa      	beq.n	800b048 <_printf_i+0x12c>
 800b0f2:	6823      	ldr	r3, [r4, #0]
 800b0f4:	079b      	lsls	r3, r3, #30
 800b0f6:	d413      	bmi.n	800b120 <_printf_i+0x204>
 800b0f8:	68e0      	ldr	r0, [r4, #12]
 800b0fa:	9b03      	ldr	r3, [sp, #12]
 800b0fc:	4298      	cmp	r0, r3
 800b0fe:	bfb8      	it	lt
 800b100:	4618      	movlt	r0, r3
 800b102:	e7a3      	b.n	800b04c <_printf_i+0x130>
 800b104:	2301      	movs	r3, #1
 800b106:	464a      	mov	r2, r9
 800b108:	4639      	mov	r1, r7
 800b10a:	4630      	mov	r0, r6
 800b10c:	47c0      	blx	r8
 800b10e:	3001      	adds	r0, #1
 800b110:	d09a      	beq.n	800b048 <_printf_i+0x12c>
 800b112:	3501      	adds	r5, #1
 800b114:	68e3      	ldr	r3, [r4, #12]
 800b116:	9a03      	ldr	r2, [sp, #12]
 800b118:	1a9b      	subs	r3, r3, r2
 800b11a:	42ab      	cmp	r3, r5
 800b11c:	dcf2      	bgt.n	800b104 <_printf_i+0x1e8>
 800b11e:	e7eb      	b.n	800b0f8 <_printf_i+0x1dc>
 800b120:	2500      	movs	r5, #0
 800b122:	f104 0919 	add.w	r9, r4, #25
 800b126:	e7f5      	b.n	800b114 <_printf_i+0x1f8>
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d1ac      	bne.n	800b086 <_printf_i+0x16a>
 800b12c:	7803      	ldrb	r3, [r0, #0]
 800b12e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b132:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b136:	e76c      	b.n	800b012 <_printf_i+0xf6>
 800b138:	0800edc2 	.word	0x0800edc2
 800b13c:	0800edd3 	.word	0x0800edd3

0800b140 <_scanf_float>:
 800b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b144:	469a      	mov	sl, r3
 800b146:	688b      	ldr	r3, [r1, #8]
 800b148:	4616      	mov	r6, r2
 800b14a:	1e5a      	subs	r2, r3, #1
 800b14c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b150:	b087      	sub	sp, #28
 800b152:	bf83      	ittte	hi
 800b154:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800b158:	189b      	addhi	r3, r3, r2
 800b15a:	9301      	strhi	r3, [sp, #4]
 800b15c:	2300      	movls	r3, #0
 800b15e:	bf86      	itte	hi
 800b160:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b164:	608b      	strhi	r3, [r1, #8]
 800b166:	9301      	strls	r3, [sp, #4]
 800b168:	680b      	ldr	r3, [r1, #0]
 800b16a:	4688      	mov	r8, r1
 800b16c:	f04f 0b00 	mov.w	fp, #0
 800b170:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b174:	f848 3b1c 	str.w	r3, [r8], #28
 800b178:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800b17c:	4607      	mov	r7, r0
 800b17e:	460c      	mov	r4, r1
 800b180:	4645      	mov	r5, r8
 800b182:	465a      	mov	r2, fp
 800b184:	46d9      	mov	r9, fp
 800b186:	f8cd b008 	str.w	fp, [sp, #8]
 800b18a:	68a1      	ldr	r1, [r4, #8]
 800b18c:	b181      	cbz	r1, 800b1b0 <_scanf_float+0x70>
 800b18e:	6833      	ldr	r3, [r6, #0]
 800b190:	781b      	ldrb	r3, [r3, #0]
 800b192:	2b49      	cmp	r3, #73	; 0x49
 800b194:	d071      	beq.n	800b27a <_scanf_float+0x13a>
 800b196:	d84d      	bhi.n	800b234 <_scanf_float+0xf4>
 800b198:	2b39      	cmp	r3, #57	; 0x39
 800b19a:	d840      	bhi.n	800b21e <_scanf_float+0xde>
 800b19c:	2b31      	cmp	r3, #49	; 0x31
 800b19e:	f080 8088 	bcs.w	800b2b2 <_scanf_float+0x172>
 800b1a2:	2b2d      	cmp	r3, #45	; 0x2d
 800b1a4:	f000 8090 	beq.w	800b2c8 <_scanf_float+0x188>
 800b1a8:	d815      	bhi.n	800b1d6 <_scanf_float+0x96>
 800b1aa:	2b2b      	cmp	r3, #43	; 0x2b
 800b1ac:	f000 808c 	beq.w	800b2c8 <_scanf_float+0x188>
 800b1b0:	f1b9 0f00 	cmp.w	r9, #0
 800b1b4:	d003      	beq.n	800b1be <_scanf_float+0x7e>
 800b1b6:	6823      	ldr	r3, [r4, #0]
 800b1b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b1bc:	6023      	str	r3, [r4, #0]
 800b1be:	3a01      	subs	r2, #1
 800b1c0:	2a01      	cmp	r2, #1
 800b1c2:	f200 80ea 	bhi.w	800b39a <_scanf_float+0x25a>
 800b1c6:	4545      	cmp	r5, r8
 800b1c8:	f200 80dc 	bhi.w	800b384 <_scanf_float+0x244>
 800b1cc:	2601      	movs	r6, #1
 800b1ce:	4630      	mov	r0, r6
 800b1d0:	b007      	add	sp, #28
 800b1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d6:	2b2e      	cmp	r3, #46	; 0x2e
 800b1d8:	f000 809f 	beq.w	800b31a <_scanf_float+0x1da>
 800b1dc:	2b30      	cmp	r3, #48	; 0x30
 800b1de:	d1e7      	bne.n	800b1b0 <_scanf_float+0x70>
 800b1e0:	6820      	ldr	r0, [r4, #0]
 800b1e2:	f410 7f80 	tst.w	r0, #256	; 0x100
 800b1e6:	d064      	beq.n	800b2b2 <_scanf_float+0x172>
 800b1e8:	9b01      	ldr	r3, [sp, #4]
 800b1ea:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800b1ee:	6020      	str	r0, [r4, #0]
 800b1f0:	f109 0901 	add.w	r9, r9, #1
 800b1f4:	b11b      	cbz	r3, 800b1fe <_scanf_float+0xbe>
 800b1f6:	3b01      	subs	r3, #1
 800b1f8:	3101      	adds	r1, #1
 800b1fa:	9301      	str	r3, [sp, #4]
 800b1fc:	60a1      	str	r1, [r4, #8]
 800b1fe:	68a3      	ldr	r3, [r4, #8]
 800b200:	3b01      	subs	r3, #1
 800b202:	60a3      	str	r3, [r4, #8]
 800b204:	6923      	ldr	r3, [r4, #16]
 800b206:	3301      	adds	r3, #1
 800b208:	6123      	str	r3, [r4, #16]
 800b20a:	6873      	ldr	r3, [r6, #4]
 800b20c:	3b01      	subs	r3, #1
 800b20e:	2b00      	cmp	r3, #0
 800b210:	6073      	str	r3, [r6, #4]
 800b212:	f340 80ac 	ble.w	800b36e <_scanf_float+0x22e>
 800b216:	6833      	ldr	r3, [r6, #0]
 800b218:	3301      	adds	r3, #1
 800b21a:	6033      	str	r3, [r6, #0]
 800b21c:	e7b5      	b.n	800b18a <_scanf_float+0x4a>
 800b21e:	2b45      	cmp	r3, #69	; 0x45
 800b220:	f000 8085 	beq.w	800b32e <_scanf_float+0x1ee>
 800b224:	2b46      	cmp	r3, #70	; 0x46
 800b226:	d06a      	beq.n	800b2fe <_scanf_float+0x1be>
 800b228:	2b41      	cmp	r3, #65	; 0x41
 800b22a:	d1c1      	bne.n	800b1b0 <_scanf_float+0x70>
 800b22c:	2a01      	cmp	r2, #1
 800b22e:	d1bf      	bne.n	800b1b0 <_scanf_float+0x70>
 800b230:	2202      	movs	r2, #2
 800b232:	e046      	b.n	800b2c2 <_scanf_float+0x182>
 800b234:	2b65      	cmp	r3, #101	; 0x65
 800b236:	d07a      	beq.n	800b32e <_scanf_float+0x1ee>
 800b238:	d818      	bhi.n	800b26c <_scanf_float+0x12c>
 800b23a:	2b54      	cmp	r3, #84	; 0x54
 800b23c:	d066      	beq.n	800b30c <_scanf_float+0x1cc>
 800b23e:	d811      	bhi.n	800b264 <_scanf_float+0x124>
 800b240:	2b4e      	cmp	r3, #78	; 0x4e
 800b242:	d1b5      	bne.n	800b1b0 <_scanf_float+0x70>
 800b244:	2a00      	cmp	r2, #0
 800b246:	d146      	bne.n	800b2d6 <_scanf_float+0x196>
 800b248:	f1b9 0f00 	cmp.w	r9, #0
 800b24c:	d145      	bne.n	800b2da <_scanf_float+0x19a>
 800b24e:	6821      	ldr	r1, [r4, #0]
 800b250:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b254:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b258:	d13f      	bne.n	800b2da <_scanf_float+0x19a>
 800b25a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b25e:	6021      	str	r1, [r4, #0]
 800b260:	2201      	movs	r2, #1
 800b262:	e02e      	b.n	800b2c2 <_scanf_float+0x182>
 800b264:	2b59      	cmp	r3, #89	; 0x59
 800b266:	d01e      	beq.n	800b2a6 <_scanf_float+0x166>
 800b268:	2b61      	cmp	r3, #97	; 0x61
 800b26a:	e7de      	b.n	800b22a <_scanf_float+0xea>
 800b26c:	2b6e      	cmp	r3, #110	; 0x6e
 800b26e:	d0e9      	beq.n	800b244 <_scanf_float+0x104>
 800b270:	d815      	bhi.n	800b29e <_scanf_float+0x15e>
 800b272:	2b66      	cmp	r3, #102	; 0x66
 800b274:	d043      	beq.n	800b2fe <_scanf_float+0x1be>
 800b276:	2b69      	cmp	r3, #105	; 0x69
 800b278:	d19a      	bne.n	800b1b0 <_scanf_float+0x70>
 800b27a:	f1bb 0f00 	cmp.w	fp, #0
 800b27e:	d138      	bne.n	800b2f2 <_scanf_float+0x1b2>
 800b280:	f1b9 0f00 	cmp.w	r9, #0
 800b284:	d197      	bne.n	800b1b6 <_scanf_float+0x76>
 800b286:	6821      	ldr	r1, [r4, #0]
 800b288:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b28c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b290:	d195      	bne.n	800b1be <_scanf_float+0x7e>
 800b292:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b296:	6021      	str	r1, [r4, #0]
 800b298:	f04f 0b01 	mov.w	fp, #1
 800b29c:	e011      	b.n	800b2c2 <_scanf_float+0x182>
 800b29e:	2b74      	cmp	r3, #116	; 0x74
 800b2a0:	d034      	beq.n	800b30c <_scanf_float+0x1cc>
 800b2a2:	2b79      	cmp	r3, #121	; 0x79
 800b2a4:	d184      	bne.n	800b1b0 <_scanf_float+0x70>
 800b2a6:	f1bb 0f07 	cmp.w	fp, #7
 800b2aa:	d181      	bne.n	800b1b0 <_scanf_float+0x70>
 800b2ac:	f04f 0b08 	mov.w	fp, #8
 800b2b0:	e007      	b.n	800b2c2 <_scanf_float+0x182>
 800b2b2:	eb12 0f0b 	cmn.w	r2, fp
 800b2b6:	f47f af7b 	bne.w	800b1b0 <_scanf_float+0x70>
 800b2ba:	6821      	ldr	r1, [r4, #0]
 800b2bc:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800b2c0:	6021      	str	r1, [r4, #0]
 800b2c2:	702b      	strb	r3, [r5, #0]
 800b2c4:	3501      	adds	r5, #1
 800b2c6:	e79a      	b.n	800b1fe <_scanf_float+0xbe>
 800b2c8:	6821      	ldr	r1, [r4, #0]
 800b2ca:	0608      	lsls	r0, r1, #24
 800b2cc:	f57f af70 	bpl.w	800b1b0 <_scanf_float+0x70>
 800b2d0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b2d4:	e7f4      	b.n	800b2c0 <_scanf_float+0x180>
 800b2d6:	2a02      	cmp	r2, #2
 800b2d8:	d047      	beq.n	800b36a <_scanf_float+0x22a>
 800b2da:	f1bb 0f01 	cmp.w	fp, #1
 800b2de:	d003      	beq.n	800b2e8 <_scanf_float+0x1a8>
 800b2e0:	f1bb 0f04 	cmp.w	fp, #4
 800b2e4:	f47f af64 	bne.w	800b1b0 <_scanf_float+0x70>
 800b2e8:	f10b 0b01 	add.w	fp, fp, #1
 800b2ec:	fa5f fb8b 	uxtb.w	fp, fp
 800b2f0:	e7e7      	b.n	800b2c2 <_scanf_float+0x182>
 800b2f2:	f1bb 0f03 	cmp.w	fp, #3
 800b2f6:	d0f7      	beq.n	800b2e8 <_scanf_float+0x1a8>
 800b2f8:	f1bb 0f05 	cmp.w	fp, #5
 800b2fc:	e7f2      	b.n	800b2e4 <_scanf_float+0x1a4>
 800b2fe:	f1bb 0f02 	cmp.w	fp, #2
 800b302:	f47f af55 	bne.w	800b1b0 <_scanf_float+0x70>
 800b306:	f04f 0b03 	mov.w	fp, #3
 800b30a:	e7da      	b.n	800b2c2 <_scanf_float+0x182>
 800b30c:	f1bb 0f06 	cmp.w	fp, #6
 800b310:	f47f af4e 	bne.w	800b1b0 <_scanf_float+0x70>
 800b314:	f04f 0b07 	mov.w	fp, #7
 800b318:	e7d3      	b.n	800b2c2 <_scanf_float+0x182>
 800b31a:	6821      	ldr	r1, [r4, #0]
 800b31c:	0588      	lsls	r0, r1, #22
 800b31e:	f57f af47 	bpl.w	800b1b0 <_scanf_float+0x70>
 800b322:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800b326:	6021      	str	r1, [r4, #0]
 800b328:	f8cd 9008 	str.w	r9, [sp, #8]
 800b32c:	e7c9      	b.n	800b2c2 <_scanf_float+0x182>
 800b32e:	6821      	ldr	r1, [r4, #0]
 800b330:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800b334:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b338:	d006      	beq.n	800b348 <_scanf_float+0x208>
 800b33a:	0548      	lsls	r0, r1, #21
 800b33c:	f57f af38 	bpl.w	800b1b0 <_scanf_float+0x70>
 800b340:	f1b9 0f00 	cmp.w	r9, #0
 800b344:	f43f af3b 	beq.w	800b1be <_scanf_float+0x7e>
 800b348:	0588      	lsls	r0, r1, #22
 800b34a:	bf58      	it	pl
 800b34c:	9802      	ldrpl	r0, [sp, #8]
 800b34e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b352:	bf58      	it	pl
 800b354:	eba9 0000 	subpl.w	r0, r9, r0
 800b358:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800b35c:	bf58      	it	pl
 800b35e:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800b362:	6021      	str	r1, [r4, #0]
 800b364:	f04f 0900 	mov.w	r9, #0
 800b368:	e7ab      	b.n	800b2c2 <_scanf_float+0x182>
 800b36a:	2203      	movs	r2, #3
 800b36c:	e7a9      	b.n	800b2c2 <_scanf_float+0x182>
 800b36e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b372:	9205      	str	r2, [sp, #20]
 800b374:	4631      	mov	r1, r6
 800b376:	4638      	mov	r0, r7
 800b378:	4798      	blx	r3
 800b37a:	9a05      	ldr	r2, [sp, #20]
 800b37c:	2800      	cmp	r0, #0
 800b37e:	f43f af04 	beq.w	800b18a <_scanf_float+0x4a>
 800b382:	e715      	b.n	800b1b0 <_scanf_float+0x70>
 800b384:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b388:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b38c:	4632      	mov	r2, r6
 800b38e:	4638      	mov	r0, r7
 800b390:	4798      	blx	r3
 800b392:	6923      	ldr	r3, [r4, #16]
 800b394:	3b01      	subs	r3, #1
 800b396:	6123      	str	r3, [r4, #16]
 800b398:	e715      	b.n	800b1c6 <_scanf_float+0x86>
 800b39a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800b39e:	2b06      	cmp	r3, #6
 800b3a0:	d80a      	bhi.n	800b3b8 <_scanf_float+0x278>
 800b3a2:	f1bb 0f02 	cmp.w	fp, #2
 800b3a6:	d968      	bls.n	800b47a <_scanf_float+0x33a>
 800b3a8:	f1ab 0b03 	sub.w	fp, fp, #3
 800b3ac:	fa5f fb8b 	uxtb.w	fp, fp
 800b3b0:	eba5 0b0b 	sub.w	fp, r5, fp
 800b3b4:	455d      	cmp	r5, fp
 800b3b6:	d14b      	bne.n	800b450 <_scanf_float+0x310>
 800b3b8:	6823      	ldr	r3, [r4, #0]
 800b3ba:	05da      	lsls	r2, r3, #23
 800b3bc:	d51f      	bpl.n	800b3fe <_scanf_float+0x2be>
 800b3be:	055b      	lsls	r3, r3, #21
 800b3c0:	d468      	bmi.n	800b494 <_scanf_float+0x354>
 800b3c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b3c6:	6923      	ldr	r3, [r4, #16]
 800b3c8:	2965      	cmp	r1, #101	; 0x65
 800b3ca:	f103 33ff 	add.w	r3, r3, #4294967295
 800b3ce:	f105 3bff 	add.w	fp, r5, #4294967295
 800b3d2:	6123      	str	r3, [r4, #16]
 800b3d4:	d00d      	beq.n	800b3f2 <_scanf_float+0x2b2>
 800b3d6:	2945      	cmp	r1, #69	; 0x45
 800b3d8:	d00b      	beq.n	800b3f2 <_scanf_float+0x2b2>
 800b3da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b3de:	4632      	mov	r2, r6
 800b3e0:	4638      	mov	r0, r7
 800b3e2:	4798      	blx	r3
 800b3e4:	6923      	ldr	r3, [r4, #16]
 800b3e6:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800b3ea:	3b01      	subs	r3, #1
 800b3ec:	f1a5 0b02 	sub.w	fp, r5, #2
 800b3f0:	6123      	str	r3, [r4, #16]
 800b3f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b3f6:	4632      	mov	r2, r6
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	4798      	blx	r3
 800b3fc:	465d      	mov	r5, fp
 800b3fe:	6826      	ldr	r6, [r4, #0]
 800b400:	f016 0610 	ands.w	r6, r6, #16
 800b404:	d17a      	bne.n	800b4fc <_scanf_float+0x3bc>
 800b406:	702e      	strb	r6, [r5, #0]
 800b408:	6823      	ldr	r3, [r4, #0]
 800b40a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b40e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b412:	d142      	bne.n	800b49a <_scanf_float+0x35a>
 800b414:	9b02      	ldr	r3, [sp, #8]
 800b416:	eba9 0303 	sub.w	r3, r9, r3
 800b41a:	425a      	negs	r2, r3
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d149      	bne.n	800b4b4 <_scanf_float+0x374>
 800b420:	2200      	movs	r2, #0
 800b422:	4641      	mov	r1, r8
 800b424:	4638      	mov	r0, r7
 800b426:	f000 ff1f 	bl	800c268 <_strtod_r>
 800b42a:	6825      	ldr	r5, [r4, #0]
 800b42c:	f8da 3000 	ldr.w	r3, [sl]
 800b430:	f015 0f02 	tst.w	r5, #2
 800b434:	f103 0204 	add.w	r2, r3, #4
 800b438:	ec59 8b10 	vmov	r8, r9, d0
 800b43c:	f8ca 2000 	str.w	r2, [sl]
 800b440:	d043      	beq.n	800b4ca <_scanf_float+0x38a>
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	e9c3 8900 	strd	r8, r9, [r3]
 800b448:	68e3      	ldr	r3, [r4, #12]
 800b44a:	3301      	adds	r3, #1
 800b44c:	60e3      	str	r3, [r4, #12]
 800b44e:	e6be      	b.n	800b1ce <_scanf_float+0x8e>
 800b450:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b454:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b458:	4632      	mov	r2, r6
 800b45a:	4638      	mov	r0, r7
 800b45c:	4798      	blx	r3
 800b45e:	6923      	ldr	r3, [r4, #16]
 800b460:	3b01      	subs	r3, #1
 800b462:	6123      	str	r3, [r4, #16]
 800b464:	e7a6      	b.n	800b3b4 <_scanf_float+0x274>
 800b466:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b46a:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b46e:	4632      	mov	r2, r6
 800b470:	4638      	mov	r0, r7
 800b472:	4798      	blx	r3
 800b474:	6923      	ldr	r3, [r4, #16]
 800b476:	3b01      	subs	r3, #1
 800b478:	6123      	str	r3, [r4, #16]
 800b47a:	4545      	cmp	r5, r8
 800b47c:	d8f3      	bhi.n	800b466 <_scanf_float+0x326>
 800b47e:	e6a5      	b.n	800b1cc <_scanf_float+0x8c>
 800b480:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b484:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b488:	4632      	mov	r2, r6
 800b48a:	4638      	mov	r0, r7
 800b48c:	4798      	blx	r3
 800b48e:	6923      	ldr	r3, [r4, #16]
 800b490:	3b01      	subs	r3, #1
 800b492:	6123      	str	r3, [r4, #16]
 800b494:	4545      	cmp	r5, r8
 800b496:	d8f3      	bhi.n	800b480 <_scanf_float+0x340>
 800b498:	e698      	b.n	800b1cc <_scanf_float+0x8c>
 800b49a:	9b03      	ldr	r3, [sp, #12]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d0bf      	beq.n	800b420 <_scanf_float+0x2e0>
 800b4a0:	9904      	ldr	r1, [sp, #16]
 800b4a2:	230a      	movs	r3, #10
 800b4a4:	4632      	mov	r2, r6
 800b4a6:	3101      	adds	r1, #1
 800b4a8:	4638      	mov	r0, r7
 800b4aa:	f000 ff69 	bl	800c380 <_strtol_r>
 800b4ae:	9b03      	ldr	r3, [sp, #12]
 800b4b0:	9d04      	ldr	r5, [sp, #16]
 800b4b2:	1ac2      	subs	r2, r0, r3
 800b4b4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b4b8:	429d      	cmp	r5, r3
 800b4ba:	bf28      	it	cs
 800b4bc:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800b4c0:	490f      	ldr	r1, [pc, #60]	; (800b500 <_scanf_float+0x3c0>)
 800b4c2:	4628      	mov	r0, r5
 800b4c4:	f000 f8a0 	bl	800b608 <siprintf>
 800b4c8:	e7aa      	b.n	800b420 <_scanf_float+0x2e0>
 800b4ca:	f015 0504 	ands.w	r5, r5, #4
 800b4ce:	d1b8      	bne.n	800b442 <_scanf_float+0x302>
 800b4d0:	681f      	ldr	r7, [r3, #0]
 800b4d2:	ee10 2a10 	vmov	r2, s0
 800b4d6:	464b      	mov	r3, r9
 800b4d8:	ee10 0a10 	vmov	r0, s0
 800b4dc:	4649      	mov	r1, r9
 800b4de:	f7f5 fb25 	bl	8000b2c <__aeabi_dcmpun>
 800b4e2:	b128      	cbz	r0, 800b4f0 <_scanf_float+0x3b0>
 800b4e4:	4628      	mov	r0, r5
 800b4e6:	f000 f889 	bl	800b5fc <nanf>
 800b4ea:	ed87 0a00 	vstr	s0, [r7]
 800b4ee:	e7ab      	b.n	800b448 <_scanf_float+0x308>
 800b4f0:	4640      	mov	r0, r8
 800b4f2:	4649      	mov	r1, r9
 800b4f4:	f7f5 fb78 	bl	8000be8 <__aeabi_d2f>
 800b4f8:	6038      	str	r0, [r7, #0]
 800b4fa:	e7a5      	b.n	800b448 <_scanf_float+0x308>
 800b4fc:	2600      	movs	r6, #0
 800b4fe:	e666      	b.n	800b1ce <_scanf_float+0x8e>
 800b500:	0800ede4 	.word	0x0800ede4

0800b504 <iprintf>:
 800b504:	b40f      	push	{r0, r1, r2, r3}
 800b506:	4b0a      	ldr	r3, [pc, #40]	; (800b530 <iprintf+0x2c>)
 800b508:	b513      	push	{r0, r1, r4, lr}
 800b50a:	681c      	ldr	r4, [r3, #0]
 800b50c:	b124      	cbz	r4, 800b518 <iprintf+0x14>
 800b50e:	69a3      	ldr	r3, [r4, #24]
 800b510:	b913      	cbnz	r3, 800b518 <iprintf+0x14>
 800b512:	4620      	mov	r0, r4
 800b514:	f001 ff3c 	bl	800d390 <__sinit>
 800b518:	ab05      	add	r3, sp, #20
 800b51a:	9a04      	ldr	r2, [sp, #16]
 800b51c:	68a1      	ldr	r1, [r4, #8]
 800b51e:	9301      	str	r3, [sp, #4]
 800b520:	4620      	mov	r0, r4
 800b522:	f003 f9a9 	bl	800e878 <_vfiprintf_r>
 800b526:	b002      	add	sp, #8
 800b528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b52c:	b004      	add	sp, #16
 800b52e:	4770      	bx	lr
 800b530:	20000040 	.word	0x20000040

0800b534 <_puts_r>:
 800b534:	b570      	push	{r4, r5, r6, lr}
 800b536:	460e      	mov	r6, r1
 800b538:	4605      	mov	r5, r0
 800b53a:	b118      	cbz	r0, 800b544 <_puts_r+0x10>
 800b53c:	6983      	ldr	r3, [r0, #24]
 800b53e:	b90b      	cbnz	r3, 800b544 <_puts_r+0x10>
 800b540:	f001 ff26 	bl	800d390 <__sinit>
 800b544:	69ab      	ldr	r3, [r5, #24]
 800b546:	68ac      	ldr	r4, [r5, #8]
 800b548:	b913      	cbnz	r3, 800b550 <_puts_r+0x1c>
 800b54a:	4628      	mov	r0, r5
 800b54c:	f001 ff20 	bl	800d390 <__sinit>
 800b550:	4b23      	ldr	r3, [pc, #140]	; (800b5e0 <_puts_r+0xac>)
 800b552:	429c      	cmp	r4, r3
 800b554:	d117      	bne.n	800b586 <_puts_r+0x52>
 800b556:	686c      	ldr	r4, [r5, #4]
 800b558:	89a3      	ldrh	r3, [r4, #12]
 800b55a:	071b      	lsls	r3, r3, #28
 800b55c:	d51d      	bpl.n	800b59a <_puts_r+0x66>
 800b55e:	6923      	ldr	r3, [r4, #16]
 800b560:	b1db      	cbz	r3, 800b59a <_puts_r+0x66>
 800b562:	3e01      	subs	r6, #1
 800b564:	68a3      	ldr	r3, [r4, #8]
 800b566:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b56a:	3b01      	subs	r3, #1
 800b56c:	60a3      	str	r3, [r4, #8]
 800b56e:	b9e9      	cbnz	r1, 800b5ac <_puts_r+0x78>
 800b570:	2b00      	cmp	r3, #0
 800b572:	da2e      	bge.n	800b5d2 <_puts_r+0x9e>
 800b574:	4622      	mov	r2, r4
 800b576:	210a      	movs	r1, #10
 800b578:	4628      	mov	r0, r5
 800b57a:	f000 ff13 	bl	800c3a4 <__swbuf_r>
 800b57e:	3001      	adds	r0, #1
 800b580:	d011      	beq.n	800b5a6 <_puts_r+0x72>
 800b582:	200a      	movs	r0, #10
 800b584:	e011      	b.n	800b5aa <_puts_r+0x76>
 800b586:	4b17      	ldr	r3, [pc, #92]	; (800b5e4 <_puts_r+0xb0>)
 800b588:	429c      	cmp	r4, r3
 800b58a:	d101      	bne.n	800b590 <_puts_r+0x5c>
 800b58c:	68ac      	ldr	r4, [r5, #8]
 800b58e:	e7e3      	b.n	800b558 <_puts_r+0x24>
 800b590:	4b15      	ldr	r3, [pc, #84]	; (800b5e8 <_puts_r+0xb4>)
 800b592:	429c      	cmp	r4, r3
 800b594:	bf08      	it	eq
 800b596:	68ec      	ldreq	r4, [r5, #12]
 800b598:	e7de      	b.n	800b558 <_puts_r+0x24>
 800b59a:	4621      	mov	r1, r4
 800b59c:	4628      	mov	r0, r5
 800b59e:	f000 ff53 	bl	800c448 <__swsetup_r>
 800b5a2:	2800      	cmp	r0, #0
 800b5a4:	d0dd      	beq.n	800b562 <_puts_r+0x2e>
 800b5a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b5aa:	bd70      	pop	{r4, r5, r6, pc}
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	da04      	bge.n	800b5ba <_puts_r+0x86>
 800b5b0:	69a2      	ldr	r2, [r4, #24]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	dc06      	bgt.n	800b5c4 <_puts_r+0x90>
 800b5b6:	290a      	cmp	r1, #10
 800b5b8:	d004      	beq.n	800b5c4 <_puts_r+0x90>
 800b5ba:	6823      	ldr	r3, [r4, #0]
 800b5bc:	1c5a      	adds	r2, r3, #1
 800b5be:	6022      	str	r2, [r4, #0]
 800b5c0:	7019      	strb	r1, [r3, #0]
 800b5c2:	e7cf      	b.n	800b564 <_puts_r+0x30>
 800b5c4:	4622      	mov	r2, r4
 800b5c6:	4628      	mov	r0, r5
 800b5c8:	f000 feec 	bl	800c3a4 <__swbuf_r>
 800b5cc:	3001      	adds	r0, #1
 800b5ce:	d1c9      	bne.n	800b564 <_puts_r+0x30>
 800b5d0:	e7e9      	b.n	800b5a6 <_puts_r+0x72>
 800b5d2:	6823      	ldr	r3, [r4, #0]
 800b5d4:	200a      	movs	r0, #10
 800b5d6:	1c5a      	adds	r2, r3, #1
 800b5d8:	6022      	str	r2, [r4, #0]
 800b5da:	7018      	strb	r0, [r3, #0]
 800b5dc:	e7e5      	b.n	800b5aa <_puts_r+0x76>
 800b5de:	bf00      	nop
 800b5e0:	0800ee70 	.word	0x0800ee70
 800b5e4:	0800ee90 	.word	0x0800ee90
 800b5e8:	0800ee50 	.word	0x0800ee50

0800b5ec <puts>:
 800b5ec:	4b02      	ldr	r3, [pc, #8]	; (800b5f8 <puts+0xc>)
 800b5ee:	4601      	mov	r1, r0
 800b5f0:	6818      	ldr	r0, [r3, #0]
 800b5f2:	f7ff bf9f 	b.w	800b534 <_puts_r>
 800b5f6:	bf00      	nop
 800b5f8:	20000040 	.word	0x20000040

0800b5fc <nanf>:
 800b5fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b604 <nanf+0x8>
 800b600:	4770      	bx	lr
 800b602:	bf00      	nop
 800b604:	7fc00000 	.word	0x7fc00000

0800b608 <siprintf>:
 800b608:	b40e      	push	{r1, r2, r3}
 800b60a:	b500      	push	{lr}
 800b60c:	b09c      	sub	sp, #112	; 0x70
 800b60e:	ab1d      	add	r3, sp, #116	; 0x74
 800b610:	9002      	str	r0, [sp, #8]
 800b612:	9006      	str	r0, [sp, #24]
 800b614:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b618:	4809      	ldr	r0, [pc, #36]	; (800b640 <siprintf+0x38>)
 800b61a:	9107      	str	r1, [sp, #28]
 800b61c:	9104      	str	r1, [sp, #16]
 800b61e:	4909      	ldr	r1, [pc, #36]	; (800b644 <siprintf+0x3c>)
 800b620:	f853 2b04 	ldr.w	r2, [r3], #4
 800b624:	9105      	str	r1, [sp, #20]
 800b626:	6800      	ldr	r0, [r0, #0]
 800b628:	9301      	str	r3, [sp, #4]
 800b62a:	a902      	add	r1, sp, #8
 800b62c:	f003 f802 	bl	800e634 <_svfiprintf_r>
 800b630:	9b02      	ldr	r3, [sp, #8]
 800b632:	2200      	movs	r2, #0
 800b634:	701a      	strb	r2, [r3, #0]
 800b636:	b01c      	add	sp, #112	; 0x70
 800b638:	f85d eb04 	ldr.w	lr, [sp], #4
 800b63c:	b003      	add	sp, #12
 800b63e:	4770      	bx	lr
 800b640:	20000040 	.word	0x20000040
 800b644:	ffff0208 	.word	0xffff0208

0800b648 <sulp>:
 800b648:	b570      	push	{r4, r5, r6, lr}
 800b64a:	4604      	mov	r4, r0
 800b64c:	460d      	mov	r5, r1
 800b64e:	ec45 4b10 	vmov	d0, r4, r5
 800b652:	4616      	mov	r6, r2
 800b654:	f002 fdaa 	bl	800e1ac <__ulp>
 800b658:	ec51 0b10 	vmov	r0, r1, d0
 800b65c:	b17e      	cbz	r6, 800b67e <sulp+0x36>
 800b65e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b662:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b666:	2b00      	cmp	r3, #0
 800b668:	dd09      	ble.n	800b67e <sulp+0x36>
 800b66a:	051b      	lsls	r3, r3, #20
 800b66c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b670:	2400      	movs	r4, #0
 800b672:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b676:	4622      	mov	r2, r4
 800b678:	462b      	mov	r3, r5
 800b67a:	f7f4 ffbd 	bl	80005f8 <__aeabi_dmul>
 800b67e:	bd70      	pop	{r4, r5, r6, pc}

0800b680 <_strtod_l>:
 800b680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b684:	461f      	mov	r7, r3
 800b686:	b0a1      	sub	sp, #132	; 0x84
 800b688:	2300      	movs	r3, #0
 800b68a:	4681      	mov	r9, r0
 800b68c:	4638      	mov	r0, r7
 800b68e:	460e      	mov	r6, r1
 800b690:	9217      	str	r2, [sp, #92]	; 0x5c
 800b692:	931c      	str	r3, [sp, #112]	; 0x70
 800b694:	f002 fa2f 	bl	800daf6 <__localeconv_l>
 800b698:	4680      	mov	r8, r0
 800b69a:	6800      	ldr	r0, [r0, #0]
 800b69c:	f7f4 fd98 	bl	80001d0 <strlen>
 800b6a0:	f04f 0a00 	mov.w	sl, #0
 800b6a4:	4604      	mov	r4, r0
 800b6a6:	f04f 0b00 	mov.w	fp, #0
 800b6aa:	961b      	str	r6, [sp, #108]	; 0x6c
 800b6ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b6ae:	781a      	ldrb	r2, [r3, #0]
 800b6b0:	2a0d      	cmp	r2, #13
 800b6b2:	d832      	bhi.n	800b71a <_strtod_l+0x9a>
 800b6b4:	2a09      	cmp	r2, #9
 800b6b6:	d236      	bcs.n	800b726 <_strtod_l+0xa6>
 800b6b8:	2a00      	cmp	r2, #0
 800b6ba:	d03e      	beq.n	800b73a <_strtod_l+0xba>
 800b6bc:	2300      	movs	r3, #0
 800b6be:	930d      	str	r3, [sp, #52]	; 0x34
 800b6c0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b6c2:	782b      	ldrb	r3, [r5, #0]
 800b6c4:	2b30      	cmp	r3, #48	; 0x30
 800b6c6:	f040 80ac 	bne.w	800b822 <_strtod_l+0x1a2>
 800b6ca:	786b      	ldrb	r3, [r5, #1]
 800b6cc:	2b58      	cmp	r3, #88	; 0x58
 800b6ce:	d001      	beq.n	800b6d4 <_strtod_l+0x54>
 800b6d0:	2b78      	cmp	r3, #120	; 0x78
 800b6d2:	d167      	bne.n	800b7a4 <_strtod_l+0x124>
 800b6d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6d6:	9301      	str	r3, [sp, #4]
 800b6d8:	ab1c      	add	r3, sp, #112	; 0x70
 800b6da:	9300      	str	r3, [sp, #0]
 800b6dc:	9702      	str	r7, [sp, #8]
 800b6de:	ab1d      	add	r3, sp, #116	; 0x74
 800b6e0:	4a88      	ldr	r2, [pc, #544]	; (800b904 <_strtod_l+0x284>)
 800b6e2:	a91b      	add	r1, sp, #108	; 0x6c
 800b6e4:	4648      	mov	r0, r9
 800b6e6:	f001 ff2c 	bl	800d542 <__gethex>
 800b6ea:	f010 0407 	ands.w	r4, r0, #7
 800b6ee:	4606      	mov	r6, r0
 800b6f0:	d005      	beq.n	800b6fe <_strtod_l+0x7e>
 800b6f2:	2c06      	cmp	r4, #6
 800b6f4:	d12b      	bne.n	800b74e <_strtod_l+0xce>
 800b6f6:	3501      	adds	r5, #1
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	951b      	str	r5, [sp, #108]	; 0x6c
 800b6fc:	930d      	str	r3, [sp, #52]	; 0x34
 800b6fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b700:	2b00      	cmp	r3, #0
 800b702:	f040 859a 	bne.w	800c23a <_strtod_l+0xbba>
 800b706:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b708:	b1e3      	cbz	r3, 800b744 <_strtod_l+0xc4>
 800b70a:	4652      	mov	r2, sl
 800b70c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b710:	ec43 2b10 	vmov	d0, r2, r3
 800b714:	b021      	add	sp, #132	; 0x84
 800b716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b71a:	2a2b      	cmp	r2, #43	; 0x2b
 800b71c:	d015      	beq.n	800b74a <_strtod_l+0xca>
 800b71e:	2a2d      	cmp	r2, #45	; 0x2d
 800b720:	d004      	beq.n	800b72c <_strtod_l+0xac>
 800b722:	2a20      	cmp	r2, #32
 800b724:	d1ca      	bne.n	800b6bc <_strtod_l+0x3c>
 800b726:	3301      	adds	r3, #1
 800b728:	931b      	str	r3, [sp, #108]	; 0x6c
 800b72a:	e7bf      	b.n	800b6ac <_strtod_l+0x2c>
 800b72c:	2201      	movs	r2, #1
 800b72e:	920d      	str	r2, [sp, #52]	; 0x34
 800b730:	1c5a      	adds	r2, r3, #1
 800b732:	921b      	str	r2, [sp, #108]	; 0x6c
 800b734:	785b      	ldrb	r3, [r3, #1]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d1c2      	bne.n	800b6c0 <_strtod_l+0x40>
 800b73a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b73c:	961b      	str	r6, [sp, #108]	; 0x6c
 800b73e:	2b00      	cmp	r3, #0
 800b740:	f040 8579 	bne.w	800c236 <_strtod_l+0xbb6>
 800b744:	4652      	mov	r2, sl
 800b746:	465b      	mov	r3, fp
 800b748:	e7e2      	b.n	800b710 <_strtod_l+0x90>
 800b74a:	2200      	movs	r2, #0
 800b74c:	e7ef      	b.n	800b72e <_strtod_l+0xae>
 800b74e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b750:	b13a      	cbz	r2, 800b762 <_strtod_l+0xe2>
 800b752:	2135      	movs	r1, #53	; 0x35
 800b754:	a81e      	add	r0, sp, #120	; 0x78
 800b756:	f002 fe21 	bl	800e39c <__copybits>
 800b75a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b75c:	4648      	mov	r0, r9
 800b75e:	f002 fa8d 	bl	800dc7c <_Bfree>
 800b762:	3c01      	subs	r4, #1
 800b764:	2c04      	cmp	r4, #4
 800b766:	d806      	bhi.n	800b776 <_strtod_l+0xf6>
 800b768:	e8df f004 	tbb	[pc, r4]
 800b76c:	1714030a 	.word	0x1714030a
 800b770:	0a          	.byte	0x0a
 800b771:	00          	.byte	0x00
 800b772:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800b776:	0730      	lsls	r0, r6, #28
 800b778:	d5c1      	bpl.n	800b6fe <_strtod_l+0x7e>
 800b77a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b77e:	e7be      	b.n	800b6fe <_strtod_l+0x7e>
 800b780:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800b784:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b786:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b78a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b78e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b792:	e7f0      	b.n	800b776 <_strtod_l+0xf6>
 800b794:	f8df b170 	ldr.w	fp, [pc, #368]	; 800b908 <_strtod_l+0x288>
 800b798:	e7ed      	b.n	800b776 <_strtod_l+0xf6>
 800b79a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b79e:	f04f 3aff 	mov.w	sl, #4294967295
 800b7a2:	e7e8      	b.n	800b776 <_strtod_l+0xf6>
 800b7a4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b7a6:	1c5a      	adds	r2, r3, #1
 800b7a8:	921b      	str	r2, [sp, #108]	; 0x6c
 800b7aa:	785b      	ldrb	r3, [r3, #1]
 800b7ac:	2b30      	cmp	r3, #48	; 0x30
 800b7ae:	d0f9      	beq.n	800b7a4 <_strtod_l+0x124>
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d0a4      	beq.n	800b6fe <_strtod_l+0x7e>
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	2500      	movs	r5, #0
 800b7b8:	9306      	str	r3, [sp, #24]
 800b7ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b7bc:	9308      	str	r3, [sp, #32]
 800b7be:	9507      	str	r5, [sp, #28]
 800b7c0:	9505      	str	r5, [sp, #20]
 800b7c2:	220a      	movs	r2, #10
 800b7c4:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b7c6:	7807      	ldrb	r7, [r0, #0]
 800b7c8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800b7cc:	b2d9      	uxtb	r1, r3
 800b7ce:	2909      	cmp	r1, #9
 800b7d0:	d929      	bls.n	800b826 <_strtod_l+0x1a6>
 800b7d2:	4622      	mov	r2, r4
 800b7d4:	f8d8 1000 	ldr.w	r1, [r8]
 800b7d8:	f003 f9b7 	bl	800eb4a <strncmp>
 800b7dc:	2800      	cmp	r0, #0
 800b7de:	d031      	beq.n	800b844 <_strtod_l+0x1c4>
 800b7e0:	2000      	movs	r0, #0
 800b7e2:	9c05      	ldr	r4, [sp, #20]
 800b7e4:	9004      	str	r0, [sp, #16]
 800b7e6:	463b      	mov	r3, r7
 800b7e8:	4602      	mov	r2, r0
 800b7ea:	2b65      	cmp	r3, #101	; 0x65
 800b7ec:	d001      	beq.n	800b7f2 <_strtod_l+0x172>
 800b7ee:	2b45      	cmp	r3, #69	; 0x45
 800b7f0:	d114      	bne.n	800b81c <_strtod_l+0x19c>
 800b7f2:	b924      	cbnz	r4, 800b7fe <_strtod_l+0x17e>
 800b7f4:	b910      	cbnz	r0, 800b7fc <_strtod_l+0x17c>
 800b7f6:	9b06      	ldr	r3, [sp, #24]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d09e      	beq.n	800b73a <_strtod_l+0xba>
 800b7fc:	2400      	movs	r4, #0
 800b7fe:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800b800:	1c73      	adds	r3, r6, #1
 800b802:	931b      	str	r3, [sp, #108]	; 0x6c
 800b804:	7873      	ldrb	r3, [r6, #1]
 800b806:	2b2b      	cmp	r3, #43	; 0x2b
 800b808:	d078      	beq.n	800b8fc <_strtod_l+0x27c>
 800b80a:	2b2d      	cmp	r3, #45	; 0x2d
 800b80c:	d070      	beq.n	800b8f0 <_strtod_l+0x270>
 800b80e:	f04f 0c00 	mov.w	ip, #0
 800b812:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800b816:	2f09      	cmp	r7, #9
 800b818:	d97c      	bls.n	800b914 <_strtod_l+0x294>
 800b81a:	961b      	str	r6, [sp, #108]	; 0x6c
 800b81c:	f04f 0e00 	mov.w	lr, #0
 800b820:	e09a      	b.n	800b958 <_strtod_l+0x2d8>
 800b822:	2300      	movs	r3, #0
 800b824:	e7c7      	b.n	800b7b6 <_strtod_l+0x136>
 800b826:	9905      	ldr	r1, [sp, #20]
 800b828:	2908      	cmp	r1, #8
 800b82a:	bfdd      	ittte	le
 800b82c:	9907      	ldrle	r1, [sp, #28]
 800b82e:	fb02 3301 	mlale	r3, r2, r1, r3
 800b832:	9307      	strle	r3, [sp, #28]
 800b834:	fb02 3505 	mlagt	r5, r2, r5, r3
 800b838:	9b05      	ldr	r3, [sp, #20]
 800b83a:	3001      	adds	r0, #1
 800b83c:	3301      	adds	r3, #1
 800b83e:	9305      	str	r3, [sp, #20]
 800b840:	901b      	str	r0, [sp, #108]	; 0x6c
 800b842:	e7bf      	b.n	800b7c4 <_strtod_l+0x144>
 800b844:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b846:	191a      	adds	r2, r3, r4
 800b848:	921b      	str	r2, [sp, #108]	; 0x6c
 800b84a:	9a05      	ldr	r2, [sp, #20]
 800b84c:	5d1b      	ldrb	r3, [r3, r4]
 800b84e:	2a00      	cmp	r2, #0
 800b850:	d037      	beq.n	800b8c2 <_strtod_l+0x242>
 800b852:	9c05      	ldr	r4, [sp, #20]
 800b854:	4602      	mov	r2, r0
 800b856:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b85a:	2909      	cmp	r1, #9
 800b85c:	d913      	bls.n	800b886 <_strtod_l+0x206>
 800b85e:	2101      	movs	r1, #1
 800b860:	9104      	str	r1, [sp, #16]
 800b862:	e7c2      	b.n	800b7ea <_strtod_l+0x16a>
 800b864:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b866:	1c5a      	adds	r2, r3, #1
 800b868:	921b      	str	r2, [sp, #108]	; 0x6c
 800b86a:	785b      	ldrb	r3, [r3, #1]
 800b86c:	3001      	adds	r0, #1
 800b86e:	2b30      	cmp	r3, #48	; 0x30
 800b870:	d0f8      	beq.n	800b864 <_strtod_l+0x1e4>
 800b872:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800b876:	2a08      	cmp	r2, #8
 800b878:	f200 84e4 	bhi.w	800c244 <_strtod_l+0xbc4>
 800b87c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b87e:	9208      	str	r2, [sp, #32]
 800b880:	4602      	mov	r2, r0
 800b882:	2000      	movs	r0, #0
 800b884:	4604      	mov	r4, r0
 800b886:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800b88a:	f100 0101 	add.w	r1, r0, #1
 800b88e:	d012      	beq.n	800b8b6 <_strtod_l+0x236>
 800b890:	440a      	add	r2, r1
 800b892:	eb00 0c04 	add.w	ip, r0, r4
 800b896:	4621      	mov	r1, r4
 800b898:	270a      	movs	r7, #10
 800b89a:	458c      	cmp	ip, r1
 800b89c:	d113      	bne.n	800b8c6 <_strtod_l+0x246>
 800b89e:	1821      	adds	r1, r4, r0
 800b8a0:	2908      	cmp	r1, #8
 800b8a2:	f104 0401 	add.w	r4, r4, #1
 800b8a6:	4404      	add	r4, r0
 800b8a8:	dc19      	bgt.n	800b8de <_strtod_l+0x25e>
 800b8aa:	9b07      	ldr	r3, [sp, #28]
 800b8ac:	210a      	movs	r1, #10
 800b8ae:	fb01 e303 	mla	r3, r1, r3, lr
 800b8b2:	9307      	str	r3, [sp, #28]
 800b8b4:	2100      	movs	r1, #0
 800b8b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b8b8:	1c58      	adds	r0, r3, #1
 800b8ba:	901b      	str	r0, [sp, #108]	; 0x6c
 800b8bc:	785b      	ldrb	r3, [r3, #1]
 800b8be:	4608      	mov	r0, r1
 800b8c0:	e7c9      	b.n	800b856 <_strtod_l+0x1d6>
 800b8c2:	9805      	ldr	r0, [sp, #20]
 800b8c4:	e7d3      	b.n	800b86e <_strtod_l+0x1ee>
 800b8c6:	2908      	cmp	r1, #8
 800b8c8:	f101 0101 	add.w	r1, r1, #1
 800b8cc:	dc03      	bgt.n	800b8d6 <_strtod_l+0x256>
 800b8ce:	9b07      	ldr	r3, [sp, #28]
 800b8d0:	437b      	muls	r3, r7
 800b8d2:	9307      	str	r3, [sp, #28]
 800b8d4:	e7e1      	b.n	800b89a <_strtod_l+0x21a>
 800b8d6:	2910      	cmp	r1, #16
 800b8d8:	bfd8      	it	le
 800b8da:	437d      	mulle	r5, r7
 800b8dc:	e7dd      	b.n	800b89a <_strtod_l+0x21a>
 800b8de:	2c10      	cmp	r4, #16
 800b8e0:	bfdc      	itt	le
 800b8e2:	210a      	movle	r1, #10
 800b8e4:	fb01 e505 	mlale	r5, r1, r5, lr
 800b8e8:	e7e4      	b.n	800b8b4 <_strtod_l+0x234>
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	9304      	str	r3, [sp, #16]
 800b8ee:	e781      	b.n	800b7f4 <_strtod_l+0x174>
 800b8f0:	f04f 0c01 	mov.w	ip, #1
 800b8f4:	1cb3      	adds	r3, r6, #2
 800b8f6:	931b      	str	r3, [sp, #108]	; 0x6c
 800b8f8:	78b3      	ldrb	r3, [r6, #2]
 800b8fa:	e78a      	b.n	800b812 <_strtod_l+0x192>
 800b8fc:	f04f 0c00 	mov.w	ip, #0
 800b900:	e7f8      	b.n	800b8f4 <_strtod_l+0x274>
 800b902:	bf00      	nop
 800b904:	0800edec 	.word	0x0800edec
 800b908:	7ff00000 	.word	0x7ff00000
 800b90c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b90e:	1c5f      	adds	r7, r3, #1
 800b910:	971b      	str	r7, [sp, #108]	; 0x6c
 800b912:	785b      	ldrb	r3, [r3, #1]
 800b914:	2b30      	cmp	r3, #48	; 0x30
 800b916:	d0f9      	beq.n	800b90c <_strtod_l+0x28c>
 800b918:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800b91c:	2f08      	cmp	r7, #8
 800b91e:	f63f af7d 	bhi.w	800b81c <_strtod_l+0x19c>
 800b922:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800b926:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b928:	930a      	str	r3, [sp, #40]	; 0x28
 800b92a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b92c:	1c5f      	adds	r7, r3, #1
 800b92e:	971b      	str	r7, [sp, #108]	; 0x6c
 800b930:	785b      	ldrb	r3, [r3, #1]
 800b932:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800b936:	f1b8 0f09 	cmp.w	r8, #9
 800b93a:	d937      	bls.n	800b9ac <_strtod_l+0x32c>
 800b93c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b93e:	1a7f      	subs	r7, r7, r1
 800b940:	2f08      	cmp	r7, #8
 800b942:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b946:	dc37      	bgt.n	800b9b8 <_strtod_l+0x338>
 800b948:	45be      	cmp	lr, r7
 800b94a:	bfa8      	it	ge
 800b94c:	46be      	movge	lr, r7
 800b94e:	f1bc 0f00 	cmp.w	ip, #0
 800b952:	d001      	beq.n	800b958 <_strtod_l+0x2d8>
 800b954:	f1ce 0e00 	rsb	lr, lr, #0
 800b958:	2c00      	cmp	r4, #0
 800b95a:	d151      	bne.n	800ba00 <_strtod_l+0x380>
 800b95c:	2800      	cmp	r0, #0
 800b95e:	f47f aece 	bne.w	800b6fe <_strtod_l+0x7e>
 800b962:	9a06      	ldr	r2, [sp, #24]
 800b964:	2a00      	cmp	r2, #0
 800b966:	f47f aeca 	bne.w	800b6fe <_strtod_l+0x7e>
 800b96a:	9a04      	ldr	r2, [sp, #16]
 800b96c:	2a00      	cmp	r2, #0
 800b96e:	f47f aee4 	bne.w	800b73a <_strtod_l+0xba>
 800b972:	2b4e      	cmp	r3, #78	; 0x4e
 800b974:	d027      	beq.n	800b9c6 <_strtod_l+0x346>
 800b976:	dc21      	bgt.n	800b9bc <_strtod_l+0x33c>
 800b978:	2b49      	cmp	r3, #73	; 0x49
 800b97a:	f47f aede 	bne.w	800b73a <_strtod_l+0xba>
 800b97e:	49a0      	ldr	r1, [pc, #640]	; (800bc00 <_strtod_l+0x580>)
 800b980:	a81b      	add	r0, sp, #108	; 0x6c
 800b982:	f002 f811 	bl	800d9a8 <__match>
 800b986:	2800      	cmp	r0, #0
 800b988:	f43f aed7 	beq.w	800b73a <_strtod_l+0xba>
 800b98c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b98e:	499d      	ldr	r1, [pc, #628]	; (800bc04 <_strtod_l+0x584>)
 800b990:	3b01      	subs	r3, #1
 800b992:	a81b      	add	r0, sp, #108	; 0x6c
 800b994:	931b      	str	r3, [sp, #108]	; 0x6c
 800b996:	f002 f807 	bl	800d9a8 <__match>
 800b99a:	b910      	cbnz	r0, 800b9a2 <_strtod_l+0x322>
 800b99c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b99e:	3301      	adds	r3, #1
 800b9a0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b9a2:	f8df b274 	ldr.w	fp, [pc, #628]	; 800bc18 <_strtod_l+0x598>
 800b9a6:	f04f 0a00 	mov.w	sl, #0
 800b9aa:	e6a8      	b.n	800b6fe <_strtod_l+0x7e>
 800b9ac:	210a      	movs	r1, #10
 800b9ae:	fb01 3e0e 	mla	lr, r1, lr, r3
 800b9b2:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b9b6:	e7b8      	b.n	800b92a <_strtod_l+0x2aa>
 800b9b8:	46be      	mov	lr, r7
 800b9ba:	e7c8      	b.n	800b94e <_strtod_l+0x2ce>
 800b9bc:	2b69      	cmp	r3, #105	; 0x69
 800b9be:	d0de      	beq.n	800b97e <_strtod_l+0x2fe>
 800b9c0:	2b6e      	cmp	r3, #110	; 0x6e
 800b9c2:	f47f aeba 	bne.w	800b73a <_strtod_l+0xba>
 800b9c6:	4990      	ldr	r1, [pc, #576]	; (800bc08 <_strtod_l+0x588>)
 800b9c8:	a81b      	add	r0, sp, #108	; 0x6c
 800b9ca:	f001 ffed 	bl	800d9a8 <__match>
 800b9ce:	2800      	cmp	r0, #0
 800b9d0:	f43f aeb3 	beq.w	800b73a <_strtod_l+0xba>
 800b9d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b9d6:	781b      	ldrb	r3, [r3, #0]
 800b9d8:	2b28      	cmp	r3, #40	; 0x28
 800b9da:	d10e      	bne.n	800b9fa <_strtod_l+0x37a>
 800b9dc:	aa1e      	add	r2, sp, #120	; 0x78
 800b9de:	498b      	ldr	r1, [pc, #556]	; (800bc0c <_strtod_l+0x58c>)
 800b9e0:	a81b      	add	r0, sp, #108	; 0x6c
 800b9e2:	f001 fff5 	bl	800d9d0 <__hexnan>
 800b9e6:	2805      	cmp	r0, #5
 800b9e8:	d107      	bne.n	800b9fa <_strtod_l+0x37a>
 800b9ea:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b9ec:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800b9f0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b9f4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b9f8:	e681      	b.n	800b6fe <_strtod_l+0x7e>
 800b9fa:	f8df b224 	ldr.w	fp, [pc, #548]	; 800bc20 <_strtod_l+0x5a0>
 800b9fe:	e7d2      	b.n	800b9a6 <_strtod_l+0x326>
 800ba00:	ebae 0302 	sub.w	r3, lr, r2
 800ba04:	9306      	str	r3, [sp, #24]
 800ba06:	9b05      	ldr	r3, [sp, #20]
 800ba08:	9807      	ldr	r0, [sp, #28]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	bf08      	it	eq
 800ba0e:	4623      	moveq	r3, r4
 800ba10:	2c10      	cmp	r4, #16
 800ba12:	9305      	str	r3, [sp, #20]
 800ba14:	46a0      	mov	r8, r4
 800ba16:	bfa8      	it	ge
 800ba18:	f04f 0810 	movge.w	r8, #16
 800ba1c:	f7f4 fd72 	bl	8000504 <__aeabi_ui2d>
 800ba20:	2c09      	cmp	r4, #9
 800ba22:	4682      	mov	sl, r0
 800ba24:	468b      	mov	fp, r1
 800ba26:	dc13      	bgt.n	800ba50 <_strtod_l+0x3d0>
 800ba28:	9b06      	ldr	r3, [sp, #24]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	f43f ae67 	beq.w	800b6fe <_strtod_l+0x7e>
 800ba30:	9b06      	ldr	r3, [sp, #24]
 800ba32:	dd7a      	ble.n	800bb2a <_strtod_l+0x4aa>
 800ba34:	2b16      	cmp	r3, #22
 800ba36:	dc61      	bgt.n	800bafc <_strtod_l+0x47c>
 800ba38:	4a75      	ldr	r2, [pc, #468]	; (800bc10 <_strtod_l+0x590>)
 800ba3a:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800ba3e:	e9de 0100 	ldrd	r0, r1, [lr]
 800ba42:	4652      	mov	r2, sl
 800ba44:	465b      	mov	r3, fp
 800ba46:	f7f4 fdd7 	bl	80005f8 <__aeabi_dmul>
 800ba4a:	4682      	mov	sl, r0
 800ba4c:	468b      	mov	fp, r1
 800ba4e:	e656      	b.n	800b6fe <_strtod_l+0x7e>
 800ba50:	4b6f      	ldr	r3, [pc, #444]	; (800bc10 <_strtod_l+0x590>)
 800ba52:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ba56:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ba5a:	f7f4 fdcd 	bl	80005f8 <__aeabi_dmul>
 800ba5e:	4606      	mov	r6, r0
 800ba60:	4628      	mov	r0, r5
 800ba62:	460f      	mov	r7, r1
 800ba64:	f7f4 fd4e 	bl	8000504 <__aeabi_ui2d>
 800ba68:	4602      	mov	r2, r0
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	4630      	mov	r0, r6
 800ba6e:	4639      	mov	r1, r7
 800ba70:	f7f4 fc0c 	bl	800028c <__adddf3>
 800ba74:	2c0f      	cmp	r4, #15
 800ba76:	4682      	mov	sl, r0
 800ba78:	468b      	mov	fp, r1
 800ba7a:	ddd5      	ble.n	800ba28 <_strtod_l+0x3a8>
 800ba7c:	9b06      	ldr	r3, [sp, #24]
 800ba7e:	eba4 0808 	sub.w	r8, r4, r8
 800ba82:	4498      	add	r8, r3
 800ba84:	f1b8 0f00 	cmp.w	r8, #0
 800ba88:	f340 8096 	ble.w	800bbb8 <_strtod_l+0x538>
 800ba8c:	f018 030f 	ands.w	r3, r8, #15
 800ba90:	d00a      	beq.n	800baa8 <_strtod_l+0x428>
 800ba92:	495f      	ldr	r1, [pc, #380]	; (800bc10 <_strtod_l+0x590>)
 800ba94:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ba98:	4652      	mov	r2, sl
 800ba9a:	465b      	mov	r3, fp
 800ba9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800baa0:	f7f4 fdaa 	bl	80005f8 <__aeabi_dmul>
 800baa4:	4682      	mov	sl, r0
 800baa6:	468b      	mov	fp, r1
 800baa8:	f038 080f 	bics.w	r8, r8, #15
 800baac:	d073      	beq.n	800bb96 <_strtod_l+0x516>
 800baae:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800bab2:	dd47      	ble.n	800bb44 <_strtod_l+0x4c4>
 800bab4:	2400      	movs	r4, #0
 800bab6:	46a0      	mov	r8, r4
 800bab8:	9407      	str	r4, [sp, #28]
 800baba:	9405      	str	r4, [sp, #20]
 800babc:	2322      	movs	r3, #34	; 0x22
 800babe:	f8df b158 	ldr.w	fp, [pc, #344]	; 800bc18 <_strtod_l+0x598>
 800bac2:	f8c9 3000 	str.w	r3, [r9]
 800bac6:	f04f 0a00 	mov.w	sl, #0
 800baca:	9b07      	ldr	r3, [sp, #28]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	f43f ae16 	beq.w	800b6fe <_strtod_l+0x7e>
 800bad2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bad4:	4648      	mov	r0, r9
 800bad6:	f002 f8d1 	bl	800dc7c <_Bfree>
 800bada:	9905      	ldr	r1, [sp, #20]
 800badc:	4648      	mov	r0, r9
 800bade:	f002 f8cd 	bl	800dc7c <_Bfree>
 800bae2:	4641      	mov	r1, r8
 800bae4:	4648      	mov	r0, r9
 800bae6:	f002 f8c9 	bl	800dc7c <_Bfree>
 800baea:	9907      	ldr	r1, [sp, #28]
 800baec:	4648      	mov	r0, r9
 800baee:	f002 f8c5 	bl	800dc7c <_Bfree>
 800baf2:	4621      	mov	r1, r4
 800baf4:	4648      	mov	r0, r9
 800baf6:	f002 f8c1 	bl	800dc7c <_Bfree>
 800bafa:	e600      	b.n	800b6fe <_strtod_l+0x7e>
 800bafc:	9a06      	ldr	r2, [sp, #24]
 800bafe:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800bb02:	4293      	cmp	r3, r2
 800bb04:	dbba      	blt.n	800ba7c <_strtod_l+0x3fc>
 800bb06:	4d42      	ldr	r5, [pc, #264]	; (800bc10 <_strtod_l+0x590>)
 800bb08:	f1c4 040f 	rsb	r4, r4, #15
 800bb0c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800bb10:	4652      	mov	r2, sl
 800bb12:	465b      	mov	r3, fp
 800bb14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb18:	f7f4 fd6e 	bl	80005f8 <__aeabi_dmul>
 800bb1c:	9b06      	ldr	r3, [sp, #24]
 800bb1e:	1b1c      	subs	r4, r3, r4
 800bb20:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800bb24:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bb28:	e78d      	b.n	800ba46 <_strtod_l+0x3c6>
 800bb2a:	f113 0f16 	cmn.w	r3, #22
 800bb2e:	dba5      	blt.n	800ba7c <_strtod_l+0x3fc>
 800bb30:	4a37      	ldr	r2, [pc, #220]	; (800bc10 <_strtod_l+0x590>)
 800bb32:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800bb36:	e9d2 2300 	ldrd	r2, r3, [r2]
 800bb3a:	4650      	mov	r0, sl
 800bb3c:	4659      	mov	r1, fp
 800bb3e:	f7f4 fe85 	bl	800084c <__aeabi_ddiv>
 800bb42:	e782      	b.n	800ba4a <_strtod_l+0x3ca>
 800bb44:	2300      	movs	r3, #0
 800bb46:	4e33      	ldr	r6, [pc, #204]	; (800bc14 <_strtod_l+0x594>)
 800bb48:	ea4f 1828 	mov.w	r8, r8, asr #4
 800bb4c:	4650      	mov	r0, sl
 800bb4e:	4659      	mov	r1, fp
 800bb50:	461d      	mov	r5, r3
 800bb52:	f1b8 0f01 	cmp.w	r8, #1
 800bb56:	dc21      	bgt.n	800bb9c <_strtod_l+0x51c>
 800bb58:	b10b      	cbz	r3, 800bb5e <_strtod_l+0x4de>
 800bb5a:	4682      	mov	sl, r0
 800bb5c:	468b      	mov	fp, r1
 800bb5e:	4b2d      	ldr	r3, [pc, #180]	; (800bc14 <_strtod_l+0x594>)
 800bb60:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800bb64:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800bb68:	4652      	mov	r2, sl
 800bb6a:	465b      	mov	r3, fp
 800bb6c:	e9d5 0100 	ldrd	r0, r1, [r5]
 800bb70:	f7f4 fd42 	bl	80005f8 <__aeabi_dmul>
 800bb74:	4b28      	ldr	r3, [pc, #160]	; (800bc18 <_strtod_l+0x598>)
 800bb76:	460a      	mov	r2, r1
 800bb78:	400b      	ands	r3, r1
 800bb7a:	4928      	ldr	r1, [pc, #160]	; (800bc1c <_strtod_l+0x59c>)
 800bb7c:	428b      	cmp	r3, r1
 800bb7e:	4682      	mov	sl, r0
 800bb80:	d898      	bhi.n	800bab4 <_strtod_l+0x434>
 800bb82:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800bb86:	428b      	cmp	r3, r1
 800bb88:	bf86      	itte	hi
 800bb8a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800bc24 <_strtod_l+0x5a4>
 800bb8e:	f04f 3aff 	movhi.w	sl, #4294967295
 800bb92:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800bb96:	2300      	movs	r3, #0
 800bb98:	9304      	str	r3, [sp, #16]
 800bb9a:	e077      	b.n	800bc8c <_strtod_l+0x60c>
 800bb9c:	f018 0f01 	tst.w	r8, #1
 800bba0:	d006      	beq.n	800bbb0 <_strtod_l+0x530>
 800bba2:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800bba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbaa:	f7f4 fd25 	bl	80005f8 <__aeabi_dmul>
 800bbae:	2301      	movs	r3, #1
 800bbb0:	3501      	adds	r5, #1
 800bbb2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bbb6:	e7cc      	b.n	800bb52 <_strtod_l+0x4d2>
 800bbb8:	d0ed      	beq.n	800bb96 <_strtod_l+0x516>
 800bbba:	f1c8 0800 	rsb	r8, r8, #0
 800bbbe:	f018 020f 	ands.w	r2, r8, #15
 800bbc2:	d00a      	beq.n	800bbda <_strtod_l+0x55a>
 800bbc4:	4b12      	ldr	r3, [pc, #72]	; (800bc10 <_strtod_l+0x590>)
 800bbc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbca:	4650      	mov	r0, sl
 800bbcc:	4659      	mov	r1, fp
 800bbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd2:	f7f4 fe3b 	bl	800084c <__aeabi_ddiv>
 800bbd6:	4682      	mov	sl, r0
 800bbd8:	468b      	mov	fp, r1
 800bbda:	ea5f 1828 	movs.w	r8, r8, asr #4
 800bbde:	d0da      	beq.n	800bb96 <_strtod_l+0x516>
 800bbe0:	f1b8 0f1f 	cmp.w	r8, #31
 800bbe4:	dd20      	ble.n	800bc28 <_strtod_l+0x5a8>
 800bbe6:	2400      	movs	r4, #0
 800bbe8:	46a0      	mov	r8, r4
 800bbea:	9407      	str	r4, [sp, #28]
 800bbec:	9405      	str	r4, [sp, #20]
 800bbee:	2322      	movs	r3, #34	; 0x22
 800bbf0:	f04f 0a00 	mov.w	sl, #0
 800bbf4:	f04f 0b00 	mov.w	fp, #0
 800bbf8:	f8c9 3000 	str.w	r3, [r9]
 800bbfc:	e765      	b.n	800baca <_strtod_l+0x44a>
 800bbfe:	bf00      	nop
 800bc00:	0800edb5 	.word	0x0800edb5
 800bc04:	0800ee43 	.word	0x0800ee43
 800bc08:	0800edbd 	.word	0x0800edbd
 800bc0c:	0800ee00 	.word	0x0800ee00
 800bc10:	0800eee8 	.word	0x0800eee8
 800bc14:	0800eec0 	.word	0x0800eec0
 800bc18:	7ff00000 	.word	0x7ff00000
 800bc1c:	7ca00000 	.word	0x7ca00000
 800bc20:	fff80000 	.word	0xfff80000
 800bc24:	7fefffff 	.word	0x7fefffff
 800bc28:	f018 0310 	ands.w	r3, r8, #16
 800bc2c:	bf18      	it	ne
 800bc2e:	236a      	movne	r3, #106	; 0x6a
 800bc30:	4da0      	ldr	r5, [pc, #640]	; (800beb4 <_strtod_l+0x834>)
 800bc32:	9304      	str	r3, [sp, #16]
 800bc34:	4650      	mov	r0, sl
 800bc36:	4659      	mov	r1, fp
 800bc38:	2300      	movs	r3, #0
 800bc3a:	f1b8 0f00 	cmp.w	r8, #0
 800bc3e:	f300 810a 	bgt.w	800be56 <_strtod_l+0x7d6>
 800bc42:	b10b      	cbz	r3, 800bc48 <_strtod_l+0x5c8>
 800bc44:	4682      	mov	sl, r0
 800bc46:	468b      	mov	fp, r1
 800bc48:	9b04      	ldr	r3, [sp, #16]
 800bc4a:	b1bb      	cbz	r3, 800bc7c <_strtod_l+0x5fc>
 800bc4c:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800bc50:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	4659      	mov	r1, fp
 800bc58:	dd10      	ble.n	800bc7c <_strtod_l+0x5fc>
 800bc5a:	2b1f      	cmp	r3, #31
 800bc5c:	f340 8107 	ble.w	800be6e <_strtod_l+0x7ee>
 800bc60:	2b34      	cmp	r3, #52	; 0x34
 800bc62:	bfde      	ittt	le
 800bc64:	3b20      	suble	r3, #32
 800bc66:	f04f 32ff 	movle.w	r2, #4294967295
 800bc6a:	fa02 f303 	lslle.w	r3, r2, r3
 800bc6e:	f04f 0a00 	mov.w	sl, #0
 800bc72:	bfcc      	ite	gt
 800bc74:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800bc78:	ea03 0b01 	andle.w	fp, r3, r1
 800bc7c:	2200      	movs	r2, #0
 800bc7e:	2300      	movs	r3, #0
 800bc80:	4650      	mov	r0, sl
 800bc82:	4659      	mov	r1, fp
 800bc84:	f7f4 ff20 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc88:	2800      	cmp	r0, #0
 800bc8a:	d1ac      	bne.n	800bbe6 <_strtod_l+0x566>
 800bc8c:	9b07      	ldr	r3, [sp, #28]
 800bc8e:	9300      	str	r3, [sp, #0]
 800bc90:	9a05      	ldr	r2, [sp, #20]
 800bc92:	9908      	ldr	r1, [sp, #32]
 800bc94:	4623      	mov	r3, r4
 800bc96:	4648      	mov	r0, r9
 800bc98:	f002 f842 	bl	800dd20 <__s2b>
 800bc9c:	9007      	str	r0, [sp, #28]
 800bc9e:	2800      	cmp	r0, #0
 800bca0:	f43f af08 	beq.w	800bab4 <_strtod_l+0x434>
 800bca4:	9a06      	ldr	r2, [sp, #24]
 800bca6:	9b06      	ldr	r3, [sp, #24]
 800bca8:	2a00      	cmp	r2, #0
 800bcaa:	f1c3 0300 	rsb	r3, r3, #0
 800bcae:	bfa8      	it	ge
 800bcb0:	2300      	movge	r3, #0
 800bcb2:	930e      	str	r3, [sp, #56]	; 0x38
 800bcb4:	2400      	movs	r4, #0
 800bcb6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bcba:	9316      	str	r3, [sp, #88]	; 0x58
 800bcbc:	46a0      	mov	r8, r4
 800bcbe:	9b07      	ldr	r3, [sp, #28]
 800bcc0:	4648      	mov	r0, r9
 800bcc2:	6859      	ldr	r1, [r3, #4]
 800bcc4:	f001 ffa6 	bl	800dc14 <_Balloc>
 800bcc8:	9005      	str	r0, [sp, #20]
 800bcca:	2800      	cmp	r0, #0
 800bccc:	f43f aef6 	beq.w	800babc <_strtod_l+0x43c>
 800bcd0:	9b07      	ldr	r3, [sp, #28]
 800bcd2:	691a      	ldr	r2, [r3, #16]
 800bcd4:	3202      	adds	r2, #2
 800bcd6:	f103 010c 	add.w	r1, r3, #12
 800bcda:	0092      	lsls	r2, r2, #2
 800bcdc:	300c      	adds	r0, #12
 800bcde:	f7fe fdbf 	bl	800a860 <memcpy>
 800bce2:	aa1e      	add	r2, sp, #120	; 0x78
 800bce4:	a91d      	add	r1, sp, #116	; 0x74
 800bce6:	ec4b ab10 	vmov	d0, sl, fp
 800bcea:	4648      	mov	r0, r9
 800bcec:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bcf0:	f002 fad2 	bl	800e298 <__d2b>
 800bcf4:	901c      	str	r0, [sp, #112]	; 0x70
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f43f aee0 	beq.w	800babc <_strtod_l+0x43c>
 800bcfc:	2101      	movs	r1, #1
 800bcfe:	4648      	mov	r0, r9
 800bd00:	f002 f89a 	bl	800de38 <__i2b>
 800bd04:	4680      	mov	r8, r0
 800bd06:	2800      	cmp	r0, #0
 800bd08:	f43f aed8 	beq.w	800babc <_strtod_l+0x43c>
 800bd0c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800bd0e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800bd10:	2e00      	cmp	r6, #0
 800bd12:	bfab      	itete	ge
 800bd14:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800bd16:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800bd18:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800bd1a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800bd1c:	bfac      	ite	ge
 800bd1e:	18f7      	addge	r7, r6, r3
 800bd20:	1b9d      	sublt	r5, r3, r6
 800bd22:	9b04      	ldr	r3, [sp, #16]
 800bd24:	1af6      	subs	r6, r6, r3
 800bd26:	4416      	add	r6, r2
 800bd28:	4b63      	ldr	r3, [pc, #396]	; (800beb8 <_strtod_l+0x838>)
 800bd2a:	3e01      	subs	r6, #1
 800bd2c:	429e      	cmp	r6, r3
 800bd2e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bd32:	f280 80af 	bge.w	800be94 <_strtod_l+0x814>
 800bd36:	1b9b      	subs	r3, r3, r6
 800bd38:	2b1f      	cmp	r3, #31
 800bd3a:	eba2 0203 	sub.w	r2, r2, r3
 800bd3e:	f04f 0101 	mov.w	r1, #1
 800bd42:	f300 809b 	bgt.w	800be7c <_strtod_l+0x7fc>
 800bd46:	fa01 f303 	lsl.w	r3, r1, r3
 800bd4a:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	930a      	str	r3, [sp, #40]	; 0x28
 800bd50:	18be      	adds	r6, r7, r2
 800bd52:	9b04      	ldr	r3, [sp, #16]
 800bd54:	42b7      	cmp	r7, r6
 800bd56:	4415      	add	r5, r2
 800bd58:	441d      	add	r5, r3
 800bd5a:	463b      	mov	r3, r7
 800bd5c:	bfa8      	it	ge
 800bd5e:	4633      	movge	r3, r6
 800bd60:	42ab      	cmp	r3, r5
 800bd62:	bfa8      	it	ge
 800bd64:	462b      	movge	r3, r5
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	bfc2      	ittt	gt
 800bd6a:	1af6      	subgt	r6, r6, r3
 800bd6c:	1aed      	subgt	r5, r5, r3
 800bd6e:	1aff      	subgt	r7, r7, r3
 800bd70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd72:	b1bb      	cbz	r3, 800bda4 <_strtod_l+0x724>
 800bd74:	4641      	mov	r1, r8
 800bd76:	461a      	mov	r2, r3
 800bd78:	4648      	mov	r0, r9
 800bd7a:	f002 f8fd 	bl	800df78 <__pow5mult>
 800bd7e:	4680      	mov	r8, r0
 800bd80:	2800      	cmp	r0, #0
 800bd82:	f43f ae9b 	beq.w	800babc <_strtod_l+0x43c>
 800bd86:	4601      	mov	r1, r0
 800bd88:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800bd8a:	4648      	mov	r0, r9
 800bd8c:	f002 f85d 	bl	800de4a <__multiply>
 800bd90:	900c      	str	r0, [sp, #48]	; 0x30
 800bd92:	2800      	cmp	r0, #0
 800bd94:	f43f ae92 	beq.w	800babc <_strtod_l+0x43c>
 800bd98:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bd9a:	4648      	mov	r0, r9
 800bd9c:	f001 ff6e 	bl	800dc7c <_Bfree>
 800bda0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bda2:	931c      	str	r3, [sp, #112]	; 0x70
 800bda4:	2e00      	cmp	r6, #0
 800bda6:	dc7a      	bgt.n	800be9e <_strtod_l+0x81e>
 800bda8:	9b06      	ldr	r3, [sp, #24]
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	dd08      	ble.n	800bdc0 <_strtod_l+0x740>
 800bdae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bdb0:	9905      	ldr	r1, [sp, #20]
 800bdb2:	4648      	mov	r0, r9
 800bdb4:	f002 f8e0 	bl	800df78 <__pow5mult>
 800bdb8:	9005      	str	r0, [sp, #20]
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	f43f ae7e 	beq.w	800babc <_strtod_l+0x43c>
 800bdc0:	2d00      	cmp	r5, #0
 800bdc2:	dd08      	ble.n	800bdd6 <_strtod_l+0x756>
 800bdc4:	462a      	mov	r2, r5
 800bdc6:	9905      	ldr	r1, [sp, #20]
 800bdc8:	4648      	mov	r0, r9
 800bdca:	f002 f923 	bl	800e014 <__lshift>
 800bdce:	9005      	str	r0, [sp, #20]
 800bdd0:	2800      	cmp	r0, #0
 800bdd2:	f43f ae73 	beq.w	800babc <_strtod_l+0x43c>
 800bdd6:	2f00      	cmp	r7, #0
 800bdd8:	dd08      	ble.n	800bdec <_strtod_l+0x76c>
 800bdda:	4641      	mov	r1, r8
 800bddc:	463a      	mov	r2, r7
 800bdde:	4648      	mov	r0, r9
 800bde0:	f002 f918 	bl	800e014 <__lshift>
 800bde4:	4680      	mov	r8, r0
 800bde6:	2800      	cmp	r0, #0
 800bde8:	f43f ae68 	beq.w	800babc <_strtod_l+0x43c>
 800bdec:	9a05      	ldr	r2, [sp, #20]
 800bdee:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bdf0:	4648      	mov	r0, r9
 800bdf2:	f002 f97d 	bl	800e0f0 <__mdiff>
 800bdf6:	4604      	mov	r4, r0
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	f43f ae5f 	beq.w	800babc <_strtod_l+0x43c>
 800bdfe:	68c3      	ldr	r3, [r0, #12]
 800be00:	930c      	str	r3, [sp, #48]	; 0x30
 800be02:	2300      	movs	r3, #0
 800be04:	60c3      	str	r3, [r0, #12]
 800be06:	4641      	mov	r1, r8
 800be08:	f002 f958 	bl	800e0bc <__mcmp>
 800be0c:	2800      	cmp	r0, #0
 800be0e:	da55      	bge.n	800bebc <_strtod_l+0x83c>
 800be10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be12:	b9e3      	cbnz	r3, 800be4e <_strtod_l+0x7ce>
 800be14:	f1ba 0f00 	cmp.w	sl, #0
 800be18:	d119      	bne.n	800be4e <_strtod_l+0x7ce>
 800be1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800be1e:	b9b3      	cbnz	r3, 800be4e <_strtod_l+0x7ce>
 800be20:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800be24:	0d1b      	lsrs	r3, r3, #20
 800be26:	051b      	lsls	r3, r3, #20
 800be28:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800be2c:	d90f      	bls.n	800be4e <_strtod_l+0x7ce>
 800be2e:	6963      	ldr	r3, [r4, #20]
 800be30:	b913      	cbnz	r3, 800be38 <_strtod_l+0x7b8>
 800be32:	6923      	ldr	r3, [r4, #16]
 800be34:	2b01      	cmp	r3, #1
 800be36:	dd0a      	ble.n	800be4e <_strtod_l+0x7ce>
 800be38:	4621      	mov	r1, r4
 800be3a:	2201      	movs	r2, #1
 800be3c:	4648      	mov	r0, r9
 800be3e:	f002 f8e9 	bl	800e014 <__lshift>
 800be42:	4641      	mov	r1, r8
 800be44:	4604      	mov	r4, r0
 800be46:	f002 f939 	bl	800e0bc <__mcmp>
 800be4a:	2800      	cmp	r0, #0
 800be4c:	dc67      	bgt.n	800bf1e <_strtod_l+0x89e>
 800be4e:	9b04      	ldr	r3, [sp, #16]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d171      	bne.n	800bf38 <_strtod_l+0x8b8>
 800be54:	e63d      	b.n	800bad2 <_strtod_l+0x452>
 800be56:	f018 0f01 	tst.w	r8, #1
 800be5a:	d004      	beq.n	800be66 <_strtod_l+0x7e6>
 800be5c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800be60:	f7f4 fbca 	bl	80005f8 <__aeabi_dmul>
 800be64:	2301      	movs	r3, #1
 800be66:	ea4f 0868 	mov.w	r8, r8, asr #1
 800be6a:	3508      	adds	r5, #8
 800be6c:	e6e5      	b.n	800bc3a <_strtod_l+0x5ba>
 800be6e:	f04f 32ff 	mov.w	r2, #4294967295
 800be72:	fa02 f303 	lsl.w	r3, r2, r3
 800be76:	ea03 0a0a 	and.w	sl, r3, sl
 800be7a:	e6ff      	b.n	800bc7c <_strtod_l+0x5fc>
 800be7c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800be80:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800be84:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800be88:	36e2      	adds	r6, #226	; 0xe2
 800be8a:	fa01 f306 	lsl.w	r3, r1, r6
 800be8e:	930a      	str	r3, [sp, #40]	; 0x28
 800be90:	910f      	str	r1, [sp, #60]	; 0x3c
 800be92:	e75d      	b.n	800bd50 <_strtod_l+0x6d0>
 800be94:	2300      	movs	r3, #0
 800be96:	930a      	str	r3, [sp, #40]	; 0x28
 800be98:	2301      	movs	r3, #1
 800be9a:	930f      	str	r3, [sp, #60]	; 0x3c
 800be9c:	e758      	b.n	800bd50 <_strtod_l+0x6d0>
 800be9e:	4632      	mov	r2, r6
 800bea0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bea2:	4648      	mov	r0, r9
 800bea4:	f002 f8b6 	bl	800e014 <__lshift>
 800bea8:	901c      	str	r0, [sp, #112]	; 0x70
 800beaa:	2800      	cmp	r0, #0
 800beac:	f47f af7c 	bne.w	800bda8 <_strtod_l+0x728>
 800beb0:	e604      	b.n	800babc <_strtod_l+0x43c>
 800beb2:	bf00      	nop
 800beb4:	0800ee18 	.word	0x0800ee18
 800beb8:	fffffc02 	.word	0xfffffc02
 800bebc:	465d      	mov	r5, fp
 800bebe:	f040 8086 	bne.w	800bfce <_strtod_l+0x94e>
 800bec2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bec4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bec8:	b32a      	cbz	r2, 800bf16 <_strtod_l+0x896>
 800beca:	4aaf      	ldr	r2, [pc, #700]	; (800c188 <_strtod_l+0xb08>)
 800becc:	4293      	cmp	r3, r2
 800bece:	d153      	bne.n	800bf78 <_strtod_l+0x8f8>
 800bed0:	9b04      	ldr	r3, [sp, #16]
 800bed2:	4650      	mov	r0, sl
 800bed4:	b1d3      	cbz	r3, 800bf0c <_strtod_l+0x88c>
 800bed6:	4aad      	ldr	r2, [pc, #692]	; (800c18c <_strtod_l+0xb0c>)
 800bed8:	402a      	ands	r2, r5
 800beda:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800bede:	f04f 31ff 	mov.w	r1, #4294967295
 800bee2:	d816      	bhi.n	800bf12 <_strtod_l+0x892>
 800bee4:	0d12      	lsrs	r2, r2, #20
 800bee6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800beea:	fa01 f303 	lsl.w	r3, r1, r3
 800beee:	4298      	cmp	r0, r3
 800bef0:	d142      	bne.n	800bf78 <_strtod_l+0x8f8>
 800bef2:	4ba7      	ldr	r3, [pc, #668]	; (800c190 <_strtod_l+0xb10>)
 800bef4:	429d      	cmp	r5, r3
 800bef6:	d102      	bne.n	800befe <_strtod_l+0x87e>
 800bef8:	3001      	adds	r0, #1
 800befa:	f43f addf 	beq.w	800babc <_strtod_l+0x43c>
 800befe:	4ba3      	ldr	r3, [pc, #652]	; (800c18c <_strtod_l+0xb0c>)
 800bf00:	402b      	ands	r3, r5
 800bf02:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800bf06:	f04f 0a00 	mov.w	sl, #0
 800bf0a:	e7a0      	b.n	800be4e <_strtod_l+0x7ce>
 800bf0c:	f04f 33ff 	mov.w	r3, #4294967295
 800bf10:	e7ed      	b.n	800beee <_strtod_l+0x86e>
 800bf12:	460b      	mov	r3, r1
 800bf14:	e7eb      	b.n	800beee <_strtod_l+0x86e>
 800bf16:	bb7b      	cbnz	r3, 800bf78 <_strtod_l+0x8f8>
 800bf18:	f1ba 0f00 	cmp.w	sl, #0
 800bf1c:	d12c      	bne.n	800bf78 <_strtod_l+0x8f8>
 800bf1e:	9904      	ldr	r1, [sp, #16]
 800bf20:	4a9a      	ldr	r2, [pc, #616]	; (800c18c <_strtod_l+0xb0c>)
 800bf22:	465b      	mov	r3, fp
 800bf24:	b1f1      	cbz	r1, 800bf64 <_strtod_l+0x8e4>
 800bf26:	ea02 010b 	and.w	r1, r2, fp
 800bf2a:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bf2e:	dc19      	bgt.n	800bf64 <_strtod_l+0x8e4>
 800bf30:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bf34:	f77f ae5b 	ble.w	800bbee <_strtod_l+0x56e>
 800bf38:	4a96      	ldr	r2, [pc, #600]	; (800c194 <_strtod_l+0xb14>)
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800bf40:	4650      	mov	r0, sl
 800bf42:	4659      	mov	r1, fp
 800bf44:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800bf48:	f7f4 fb56 	bl	80005f8 <__aeabi_dmul>
 800bf4c:	4682      	mov	sl, r0
 800bf4e:	468b      	mov	fp, r1
 800bf50:	2900      	cmp	r1, #0
 800bf52:	f47f adbe 	bne.w	800bad2 <_strtod_l+0x452>
 800bf56:	2800      	cmp	r0, #0
 800bf58:	f47f adbb 	bne.w	800bad2 <_strtod_l+0x452>
 800bf5c:	2322      	movs	r3, #34	; 0x22
 800bf5e:	f8c9 3000 	str.w	r3, [r9]
 800bf62:	e5b6      	b.n	800bad2 <_strtod_l+0x452>
 800bf64:	4013      	ands	r3, r2
 800bf66:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bf6a:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bf6e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bf72:	f04f 3aff 	mov.w	sl, #4294967295
 800bf76:	e76a      	b.n	800be4e <_strtod_l+0x7ce>
 800bf78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf7a:	b193      	cbz	r3, 800bfa2 <_strtod_l+0x922>
 800bf7c:	422b      	tst	r3, r5
 800bf7e:	f43f af66 	beq.w	800be4e <_strtod_l+0x7ce>
 800bf82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bf84:	9a04      	ldr	r2, [sp, #16]
 800bf86:	4650      	mov	r0, sl
 800bf88:	4659      	mov	r1, fp
 800bf8a:	b173      	cbz	r3, 800bfaa <_strtod_l+0x92a>
 800bf8c:	f7ff fb5c 	bl	800b648 <sulp>
 800bf90:	4602      	mov	r2, r0
 800bf92:	460b      	mov	r3, r1
 800bf94:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bf98:	f7f4 f978 	bl	800028c <__adddf3>
 800bf9c:	4682      	mov	sl, r0
 800bf9e:	468b      	mov	fp, r1
 800bfa0:	e755      	b.n	800be4e <_strtod_l+0x7ce>
 800bfa2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bfa4:	ea13 0f0a 	tst.w	r3, sl
 800bfa8:	e7e9      	b.n	800bf7e <_strtod_l+0x8fe>
 800bfaa:	f7ff fb4d 	bl	800b648 <sulp>
 800bfae:	4602      	mov	r2, r0
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bfb6:	f7f4 f967 	bl	8000288 <__aeabi_dsub>
 800bfba:	2200      	movs	r2, #0
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	4682      	mov	sl, r0
 800bfc0:	468b      	mov	fp, r1
 800bfc2:	f7f4 fd81 	bl	8000ac8 <__aeabi_dcmpeq>
 800bfc6:	2800      	cmp	r0, #0
 800bfc8:	f47f ae11 	bne.w	800bbee <_strtod_l+0x56e>
 800bfcc:	e73f      	b.n	800be4e <_strtod_l+0x7ce>
 800bfce:	4641      	mov	r1, r8
 800bfd0:	4620      	mov	r0, r4
 800bfd2:	f002 f9b0 	bl	800e336 <__ratio>
 800bfd6:	ec57 6b10 	vmov	r6, r7, d0
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bfe0:	ee10 0a10 	vmov	r0, s0
 800bfe4:	4639      	mov	r1, r7
 800bfe6:	f7f4 fd83 	bl	8000af0 <__aeabi_dcmple>
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d077      	beq.n	800c0de <_strtod_l+0xa5e>
 800bfee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d04a      	beq.n	800c08a <_strtod_l+0xa0a>
 800bff4:	4b68      	ldr	r3, [pc, #416]	; (800c198 <_strtod_l+0xb18>)
 800bff6:	2200      	movs	r2, #0
 800bff8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bffc:	4f66      	ldr	r7, [pc, #408]	; (800c198 <_strtod_l+0xb18>)
 800bffe:	2600      	movs	r6, #0
 800c000:	4b62      	ldr	r3, [pc, #392]	; (800c18c <_strtod_l+0xb0c>)
 800c002:	402b      	ands	r3, r5
 800c004:	930f      	str	r3, [sp, #60]	; 0x3c
 800c006:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c008:	4b64      	ldr	r3, [pc, #400]	; (800c19c <_strtod_l+0xb1c>)
 800c00a:	429a      	cmp	r2, r3
 800c00c:	f040 80ce 	bne.w	800c1ac <_strtod_l+0xb2c>
 800c010:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c014:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c018:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800c01c:	ec4b ab10 	vmov	d0, sl, fp
 800c020:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c024:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c028:	f002 f8c0 	bl	800e1ac <__ulp>
 800c02c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c030:	ec53 2b10 	vmov	r2, r3, d0
 800c034:	f7f4 fae0 	bl	80005f8 <__aeabi_dmul>
 800c038:	4652      	mov	r2, sl
 800c03a:	465b      	mov	r3, fp
 800c03c:	f7f4 f926 	bl	800028c <__adddf3>
 800c040:	460b      	mov	r3, r1
 800c042:	4952      	ldr	r1, [pc, #328]	; (800c18c <_strtod_l+0xb0c>)
 800c044:	4a56      	ldr	r2, [pc, #344]	; (800c1a0 <_strtod_l+0xb20>)
 800c046:	4019      	ands	r1, r3
 800c048:	4291      	cmp	r1, r2
 800c04a:	4682      	mov	sl, r0
 800c04c:	d95b      	bls.n	800c106 <_strtod_l+0xa86>
 800c04e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c050:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c054:	4293      	cmp	r3, r2
 800c056:	d103      	bne.n	800c060 <_strtod_l+0x9e0>
 800c058:	9b08      	ldr	r3, [sp, #32]
 800c05a:	3301      	adds	r3, #1
 800c05c:	f43f ad2e 	beq.w	800babc <_strtod_l+0x43c>
 800c060:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800c190 <_strtod_l+0xb10>
 800c064:	f04f 3aff 	mov.w	sl, #4294967295
 800c068:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c06a:	4648      	mov	r0, r9
 800c06c:	f001 fe06 	bl	800dc7c <_Bfree>
 800c070:	9905      	ldr	r1, [sp, #20]
 800c072:	4648      	mov	r0, r9
 800c074:	f001 fe02 	bl	800dc7c <_Bfree>
 800c078:	4641      	mov	r1, r8
 800c07a:	4648      	mov	r0, r9
 800c07c:	f001 fdfe 	bl	800dc7c <_Bfree>
 800c080:	4621      	mov	r1, r4
 800c082:	4648      	mov	r0, r9
 800c084:	f001 fdfa 	bl	800dc7c <_Bfree>
 800c088:	e619      	b.n	800bcbe <_strtod_l+0x63e>
 800c08a:	f1ba 0f00 	cmp.w	sl, #0
 800c08e:	d11a      	bne.n	800c0c6 <_strtod_l+0xa46>
 800c090:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c094:	b9eb      	cbnz	r3, 800c0d2 <_strtod_l+0xa52>
 800c096:	2200      	movs	r2, #0
 800c098:	4b3f      	ldr	r3, [pc, #252]	; (800c198 <_strtod_l+0xb18>)
 800c09a:	4630      	mov	r0, r6
 800c09c:	4639      	mov	r1, r7
 800c09e:	f7f4 fd1d 	bl	8000adc <__aeabi_dcmplt>
 800c0a2:	b9c8      	cbnz	r0, 800c0d8 <_strtod_l+0xa58>
 800c0a4:	4630      	mov	r0, r6
 800c0a6:	4639      	mov	r1, r7
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	4b3e      	ldr	r3, [pc, #248]	; (800c1a4 <_strtod_l+0xb24>)
 800c0ac:	f7f4 faa4 	bl	80005f8 <__aeabi_dmul>
 800c0b0:	4606      	mov	r6, r0
 800c0b2:	460f      	mov	r7, r1
 800c0b4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c0b8:	9618      	str	r6, [sp, #96]	; 0x60
 800c0ba:	9319      	str	r3, [sp, #100]	; 0x64
 800c0bc:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800c0c0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c0c4:	e79c      	b.n	800c000 <_strtod_l+0x980>
 800c0c6:	f1ba 0f01 	cmp.w	sl, #1
 800c0ca:	d102      	bne.n	800c0d2 <_strtod_l+0xa52>
 800c0cc:	2d00      	cmp	r5, #0
 800c0ce:	f43f ad8e 	beq.w	800bbee <_strtod_l+0x56e>
 800c0d2:	2200      	movs	r2, #0
 800c0d4:	4b34      	ldr	r3, [pc, #208]	; (800c1a8 <_strtod_l+0xb28>)
 800c0d6:	e78f      	b.n	800bff8 <_strtod_l+0x978>
 800c0d8:	2600      	movs	r6, #0
 800c0da:	4f32      	ldr	r7, [pc, #200]	; (800c1a4 <_strtod_l+0xb24>)
 800c0dc:	e7ea      	b.n	800c0b4 <_strtod_l+0xa34>
 800c0de:	4b31      	ldr	r3, [pc, #196]	; (800c1a4 <_strtod_l+0xb24>)
 800c0e0:	4630      	mov	r0, r6
 800c0e2:	4639      	mov	r1, r7
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	f7f4 fa87 	bl	80005f8 <__aeabi_dmul>
 800c0ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0ec:	4606      	mov	r6, r0
 800c0ee:	460f      	mov	r7, r1
 800c0f0:	b933      	cbnz	r3, 800c100 <_strtod_l+0xa80>
 800c0f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0f6:	9010      	str	r0, [sp, #64]	; 0x40
 800c0f8:	9311      	str	r3, [sp, #68]	; 0x44
 800c0fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c0fe:	e7df      	b.n	800c0c0 <_strtod_l+0xa40>
 800c100:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c104:	e7f9      	b.n	800c0fa <_strtod_l+0xa7a>
 800c106:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c10a:	9b04      	ldr	r3, [sp, #16]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d1ab      	bne.n	800c068 <_strtod_l+0x9e8>
 800c110:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c114:	0d1b      	lsrs	r3, r3, #20
 800c116:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c118:	051b      	lsls	r3, r3, #20
 800c11a:	429a      	cmp	r2, r3
 800c11c:	465d      	mov	r5, fp
 800c11e:	d1a3      	bne.n	800c068 <_strtod_l+0x9e8>
 800c120:	4639      	mov	r1, r7
 800c122:	4630      	mov	r0, r6
 800c124:	f7f4 fd18 	bl	8000b58 <__aeabi_d2iz>
 800c128:	f7f4 f9fc 	bl	8000524 <__aeabi_i2d>
 800c12c:	460b      	mov	r3, r1
 800c12e:	4602      	mov	r2, r0
 800c130:	4639      	mov	r1, r7
 800c132:	4630      	mov	r0, r6
 800c134:	f7f4 f8a8 	bl	8000288 <__aeabi_dsub>
 800c138:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c13a:	4606      	mov	r6, r0
 800c13c:	460f      	mov	r7, r1
 800c13e:	b933      	cbnz	r3, 800c14e <_strtod_l+0xace>
 800c140:	f1ba 0f00 	cmp.w	sl, #0
 800c144:	d103      	bne.n	800c14e <_strtod_l+0xace>
 800c146:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800c14a:	2d00      	cmp	r5, #0
 800c14c:	d06d      	beq.n	800c22a <_strtod_l+0xbaa>
 800c14e:	a30a      	add	r3, pc, #40	; (adr r3, 800c178 <_strtod_l+0xaf8>)
 800c150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c154:	4630      	mov	r0, r6
 800c156:	4639      	mov	r1, r7
 800c158:	f7f4 fcc0 	bl	8000adc <__aeabi_dcmplt>
 800c15c:	2800      	cmp	r0, #0
 800c15e:	f47f acb8 	bne.w	800bad2 <_strtod_l+0x452>
 800c162:	a307      	add	r3, pc, #28	; (adr r3, 800c180 <_strtod_l+0xb00>)
 800c164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c168:	4630      	mov	r0, r6
 800c16a:	4639      	mov	r1, r7
 800c16c:	f7f4 fcd4 	bl	8000b18 <__aeabi_dcmpgt>
 800c170:	2800      	cmp	r0, #0
 800c172:	f43f af79 	beq.w	800c068 <_strtod_l+0x9e8>
 800c176:	e4ac      	b.n	800bad2 <_strtod_l+0x452>
 800c178:	94a03595 	.word	0x94a03595
 800c17c:	3fdfffff 	.word	0x3fdfffff
 800c180:	35afe535 	.word	0x35afe535
 800c184:	3fe00000 	.word	0x3fe00000
 800c188:	000fffff 	.word	0x000fffff
 800c18c:	7ff00000 	.word	0x7ff00000
 800c190:	7fefffff 	.word	0x7fefffff
 800c194:	39500000 	.word	0x39500000
 800c198:	3ff00000 	.word	0x3ff00000
 800c19c:	7fe00000 	.word	0x7fe00000
 800c1a0:	7c9fffff 	.word	0x7c9fffff
 800c1a4:	3fe00000 	.word	0x3fe00000
 800c1a8:	bff00000 	.word	0xbff00000
 800c1ac:	9b04      	ldr	r3, [sp, #16]
 800c1ae:	b333      	cbz	r3, 800c1fe <_strtod_l+0xb7e>
 800c1b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c1b2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c1b6:	d822      	bhi.n	800c1fe <_strtod_l+0xb7e>
 800c1b8:	a327      	add	r3, pc, #156	; (adr r3, 800c258 <_strtod_l+0xbd8>)
 800c1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1be:	4630      	mov	r0, r6
 800c1c0:	4639      	mov	r1, r7
 800c1c2:	f7f4 fc95 	bl	8000af0 <__aeabi_dcmple>
 800c1c6:	b1a0      	cbz	r0, 800c1f2 <_strtod_l+0xb72>
 800c1c8:	4639      	mov	r1, r7
 800c1ca:	4630      	mov	r0, r6
 800c1cc:	f7f4 fcec 	bl	8000ba8 <__aeabi_d2uiz>
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	bf08      	it	eq
 800c1d4:	2001      	moveq	r0, #1
 800c1d6:	f7f4 f995 	bl	8000504 <__aeabi_ui2d>
 800c1da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1dc:	4606      	mov	r6, r0
 800c1de:	460f      	mov	r7, r1
 800c1e0:	bb03      	cbnz	r3, 800c224 <_strtod_l+0xba4>
 800c1e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c1e6:	9012      	str	r0, [sp, #72]	; 0x48
 800c1e8:	9313      	str	r3, [sp, #76]	; 0x4c
 800c1ea:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c1ee:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c1f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c1f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c1f6:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c1fa:	1a9b      	subs	r3, r3, r2
 800c1fc:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1fe:	ed9d 0b08 	vldr	d0, [sp, #32]
 800c202:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800c206:	f001 ffd1 	bl	800e1ac <__ulp>
 800c20a:	4650      	mov	r0, sl
 800c20c:	ec53 2b10 	vmov	r2, r3, d0
 800c210:	4659      	mov	r1, fp
 800c212:	f7f4 f9f1 	bl	80005f8 <__aeabi_dmul>
 800c216:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c21a:	f7f4 f837 	bl	800028c <__adddf3>
 800c21e:	4682      	mov	sl, r0
 800c220:	468b      	mov	fp, r1
 800c222:	e772      	b.n	800c10a <_strtod_l+0xa8a>
 800c224:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800c228:	e7df      	b.n	800c1ea <_strtod_l+0xb6a>
 800c22a:	a30d      	add	r3, pc, #52	; (adr r3, 800c260 <_strtod_l+0xbe0>)
 800c22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c230:	f7f4 fc54 	bl	8000adc <__aeabi_dcmplt>
 800c234:	e79c      	b.n	800c170 <_strtod_l+0xaf0>
 800c236:	2300      	movs	r3, #0
 800c238:	930d      	str	r3, [sp, #52]	; 0x34
 800c23a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c23c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c23e:	6013      	str	r3, [r2, #0]
 800c240:	f7ff ba61 	b.w	800b706 <_strtod_l+0x86>
 800c244:	2b65      	cmp	r3, #101	; 0x65
 800c246:	f04f 0200 	mov.w	r2, #0
 800c24a:	f43f ab4e 	beq.w	800b8ea <_strtod_l+0x26a>
 800c24e:	2101      	movs	r1, #1
 800c250:	4614      	mov	r4, r2
 800c252:	9104      	str	r1, [sp, #16]
 800c254:	f7ff bacb 	b.w	800b7ee <_strtod_l+0x16e>
 800c258:	ffc00000 	.word	0xffc00000
 800c25c:	41dfffff 	.word	0x41dfffff
 800c260:	94a03595 	.word	0x94a03595
 800c264:	3fcfffff 	.word	0x3fcfffff

0800c268 <_strtod_r>:
 800c268:	4b05      	ldr	r3, [pc, #20]	; (800c280 <_strtod_r+0x18>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	b410      	push	{r4}
 800c26e:	6a1b      	ldr	r3, [r3, #32]
 800c270:	4c04      	ldr	r4, [pc, #16]	; (800c284 <_strtod_r+0x1c>)
 800c272:	2b00      	cmp	r3, #0
 800c274:	bf08      	it	eq
 800c276:	4623      	moveq	r3, r4
 800c278:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c27c:	f7ff ba00 	b.w	800b680 <_strtod_l>
 800c280:	20000040 	.word	0x20000040
 800c284:	200000a4 	.word	0x200000a4

0800c288 <_strtol_l.isra.0>:
 800c288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c28c:	4680      	mov	r8, r0
 800c28e:	4689      	mov	r9, r1
 800c290:	4692      	mov	sl, r2
 800c292:	461e      	mov	r6, r3
 800c294:	460f      	mov	r7, r1
 800c296:	463d      	mov	r5, r7
 800c298:	9808      	ldr	r0, [sp, #32]
 800c29a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c29e:	f001 fc27 	bl	800daf0 <__locale_ctype_ptr_l>
 800c2a2:	4420      	add	r0, r4
 800c2a4:	7843      	ldrb	r3, [r0, #1]
 800c2a6:	f013 0308 	ands.w	r3, r3, #8
 800c2aa:	d132      	bne.n	800c312 <_strtol_l.isra.0+0x8a>
 800c2ac:	2c2d      	cmp	r4, #45	; 0x2d
 800c2ae:	d132      	bne.n	800c316 <_strtol_l.isra.0+0x8e>
 800c2b0:	787c      	ldrb	r4, [r7, #1]
 800c2b2:	1cbd      	adds	r5, r7, #2
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	2e00      	cmp	r6, #0
 800c2b8:	d05d      	beq.n	800c376 <_strtol_l.isra.0+0xee>
 800c2ba:	2e10      	cmp	r6, #16
 800c2bc:	d109      	bne.n	800c2d2 <_strtol_l.isra.0+0x4a>
 800c2be:	2c30      	cmp	r4, #48	; 0x30
 800c2c0:	d107      	bne.n	800c2d2 <_strtol_l.isra.0+0x4a>
 800c2c2:	782b      	ldrb	r3, [r5, #0]
 800c2c4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c2c8:	2b58      	cmp	r3, #88	; 0x58
 800c2ca:	d14f      	bne.n	800c36c <_strtol_l.isra.0+0xe4>
 800c2cc:	786c      	ldrb	r4, [r5, #1]
 800c2ce:	2610      	movs	r6, #16
 800c2d0:	3502      	adds	r5, #2
 800c2d2:	2a00      	cmp	r2, #0
 800c2d4:	bf14      	ite	ne
 800c2d6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c2da:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c2de:	2700      	movs	r7, #0
 800c2e0:	fbb1 fcf6 	udiv	ip, r1, r6
 800c2e4:	4638      	mov	r0, r7
 800c2e6:	fb06 1e1c 	mls	lr, r6, ip, r1
 800c2ea:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c2ee:	2b09      	cmp	r3, #9
 800c2f0:	d817      	bhi.n	800c322 <_strtol_l.isra.0+0x9a>
 800c2f2:	461c      	mov	r4, r3
 800c2f4:	42a6      	cmp	r6, r4
 800c2f6:	dd23      	ble.n	800c340 <_strtol_l.isra.0+0xb8>
 800c2f8:	1c7b      	adds	r3, r7, #1
 800c2fa:	d007      	beq.n	800c30c <_strtol_l.isra.0+0x84>
 800c2fc:	4584      	cmp	ip, r0
 800c2fe:	d31c      	bcc.n	800c33a <_strtol_l.isra.0+0xb2>
 800c300:	d101      	bne.n	800c306 <_strtol_l.isra.0+0x7e>
 800c302:	45a6      	cmp	lr, r4
 800c304:	db19      	blt.n	800c33a <_strtol_l.isra.0+0xb2>
 800c306:	fb00 4006 	mla	r0, r0, r6, r4
 800c30a:	2701      	movs	r7, #1
 800c30c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c310:	e7eb      	b.n	800c2ea <_strtol_l.isra.0+0x62>
 800c312:	462f      	mov	r7, r5
 800c314:	e7bf      	b.n	800c296 <_strtol_l.isra.0+0xe>
 800c316:	2c2b      	cmp	r4, #43	; 0x2b
 800c318:	bf04      	itt	eq
 800c31a:	1cbd      	addeq	r5, r7, #2
 800c31c:	787c      	ldrbeq	r4, [r7, #1]
 800c31e:	461a      	mov	r2, r3
 800c320:	e7c9      	b.n	800c2b6 <_strtol_l.isra.0+0x2e>
 800c322:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c326:	2b19      	cmp	r3, #25
 800c328:	d801      	bhi.n	800c32e <_strtol_l.isra.0+0xa6>
 800c32a:	3c37      	subs	r4, #55	; 0x37
 800c32c:	e7e2      	b.n	800c2f4 <_strtol_l.isra.0+0x6c>
 800c32e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c332:	2b19      	cmp	r3, #25
 800c334:	d804      	bhi.n	800c340 <_strtol_l.isra.0+0xb8>
 800c336:	3c57      	subs	r4, #87	; 0x57
 800c338:	e7dc      	b.n	800c2f4 <_strtol_l.isra.0+0x6c>
 800c33a:	f04f 37ff 	mov.w	r7, #4294967295
 800c33e:	e7e5      	b.n	800c30c <_strtol_l.isra.0+0x84>
 800c340:	1c7b      	adds	r3, r7, #1
 800c342:	d108      	bne.n	800c356 <_strtol_l.isra.0+0xce>
 800c344:	2322      	movs	r3, #34	; 0x22
 800c346:	f8c8 3000 	str.w	r3, [r8]
 800c34a:	4608      	mov	r0, r1
 800c34c:	f1ba 0f00 	cmp.w	sl, #0
 800c350:	d107      	bne.n	800c362 <_strtol_l.isra.0+0xda>
 800c352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c356:	b102      	cbz	r2, 800c35a <_strtol_l.isra.0+0xd2>
 800c358:	4240      	negs	r0, r0
 800c35a:	f1ba 0f00 	cmp.w	sl, #0
 800c35e:	d0f8      	beq.n	800c352 <_strtol_l.isra.0+0xca>
 800c360:	b10f      	cbz	r7, 800c366 <_strtol_l.isra.0+0xde>
 800c362:	f105 39ff 	add.w	r9, r5, #4294967295
 800c366:	f8ca 9000 	str.w	r9, [sl]
 800c36a:	e7f2      	b.n	800c352 <_strtol_l.isra.0+0xca>
 800c36c:	2430      	movs	r4, #48	; 0x30
 800c36e:	2e00      	cmp	r6, #0
 800c370:	d1af      	bne.n	800c2d2 <_strtol_l.isra.0+0x4a>
 800c372:	2608      	movs	r6, #8
 800c374:	e7ad      	b.n	800c2d2 <_strtol_l.isra.0+0x4a>
 800c376:	2c30      	cmp	r4, #48	; 0x30
 800c378:	d0a3      	beq.n	800c2c2 <_strtol_l.isra.0+0x3a>
 800c37a:	260a      	movs	r6, #10
 800c37c:	e7a9      	b.n	800c2d2 <_strtol_l.isra.0+0x4a>
	...

0800c380 <_strtol_r>:
 800c380:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c382:	4c06      	ldr	r4, [pc, #24]	; (800c39c <_strtol_r+0x1c>)
 800c384:	4d06      	ldr	r5, [pc, #24]	; (800c3a0 <_strtol_r+0x20>)
 800c386:	6824      	ldr	r4, [r4, #0]
 800c388:	6a24      	ldr	r4, [r4, #32]
 800c38a:	2c00      	cmp	r4, #0
 800c38c:	bf08      	it	eq
 800c38e:	462c      	moveq	r4, r5
 800c390:	9400      	str	r4, [sp, #0]
 800c392:	f7ff ff79 	bl	800c288 <_strtol_l.isra.0>
 800c396:	b003      	add	sp, #12
 800c398:	bd30      	pop	{r4, r5, pc}
 800c39a:	bf00      	nop
 800c39c:	20000040 	.word	0x20000040
 800c3a0:	200000a4 	.word	0x200000a4

0800c3a4 <__swbuf_r>:
 800c3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3a6:	460e      	mov	r6, r1
 800c3a8:	4614      	mov	r4, r2
 800c3aa:	4605      	mov	r5, r0
 800c3ac:	b118      	cbz	r0, 800c3b6 <__swbuf_r+0x12>
 800c3ae:	6983      	ldr	r3, [r0, #24]
 800c3b0:	b90b      	cbnz	r3, 800c3b6 <__swbuf_r+0x12>
 800c3b2:	f000 ffed 	bl	800d390 <__sinit>
 800c3b6:	4b21      	ldr	r3, [pc, #132]	; (800c43c <__swbuf_r+0x98>)
 800c3b8:	429c      	cmp	r4, r3
 800c3ba:	d12a      	bne.n	800c412 <__swbuf_r+0x6e>
 800c3bc:	686c      	ldr	r4, [r5, #4]
 800c3be:	69a3      	ldr	r3, [r4, #24]
 800c3c0:	60a3      	str	r3, [r4, #8]
 800c3c2:	89a3      	ldrh	r3, [r4, #12]
 800c3c4:	071a      	lsls	r2, r3, #28
 800c3c6:	d52e      	bpl.n	800c426 <__swbuf_r+0x82>
 800c3c8:	6923      	ldr	r3, [r4, #16]
 800c3ca:	b363      	cbz	r3, 800c426 <__swbuf_r+0x82>
 800c3cc:	6923      	ldr	r3, [r4, #16]
 800c3ce:	6820      	ldr	r0, [r4, #0]
 800c3d0:	1ac0      	subs	r0, r0, r3
 800c3d2:	6963      	ldr	r3, [r4, #20]
 800c3d4:	b2f6      	uxtb	r6, r6
 800c3d6:	4283      	cmp	r3, r0
 800c3d8:	4637      	mov	r7, r6
 800c3da:	dc04      	bgt.n	800c3e6 <__swbuf_r+0x42>
 800c3dc:	4621      	mov	r1, r4
 800c3de:	4628      	mov	r0, r5
 800c3e0:	f000 ff6c 	bl	800d2bc <_fflush_r>
 800c3e4:	bb28      	cbnz	r0, 800c432 <__swbuf_r+0x8e>
 800c3e6:	68a3      	ldr	r3, [r4, #8]
 800c3e8:	3b01      	subs	r3, #1
 800c3ea:	60a3      	str	r3, [r4, #8]
 800c3ec:	6823      	ldr	r3, [r4, #0]
 800c3ee:	1c5a      	adds	r2, r3, #1
 800c3f0:	6022      	str	r2, [r4, #0]
 800c3f2:	701e      	strb	r6, [r3, #0]
 800c3f4:	6963      	ldr	r3, [r4, #20]
 800c3f6:	3001      	adds	r0, #1
 800c3f8:	4283      	cmp	r3, r0
 800c3fa:	d004      	beq.n	800c406 <__swbuf_r+0x62>
 800c3fc:	89a3      	ldrh	r3, [r4, #12]
 800c3fe:	07db      	lsls	r3, r3, #31
 800c400:	d519      	bpl.n	800c436 <__swbuf_r+0x92>
 800c402:	2e0a      	cmp	r6, #10
 800c404:	d117      	bne.n	800c436 <__swbuf_r+0x92>
 800c406:	4621      	mov	r1, r4
 800c408:	4628      	mov	r0, r5
 800c40a:	f000 ff57 	bl	800d2bc <_fflush_r>
 800c40e:	b190      	cbz	r0, 800c436 <__swbuf_r+0x92>
 800c410:	e00f      	b.n	800c432 <__swbuf_r+0x8e>
 800c412:	4b0b      	ldr	r3, [pc, #44]	; (800c440 <__swbuf_r+0x9c>)
 800c414:	429c      	cmp	r4, r3
 800c416:	d101      	bne.n	800c41c <__swbuf_r+0x78>
 800c418:	68ac      	ldr	r4, [r5, #8]
 800c41a:	e7d0      	b.n	800c3be <__swbuf_r+0x1a>
 800c41c:	4b09      	ldr	r3, [pc, #36]	; (800c444 <__swbuf_r+0xa0>)
 800c41e:	429c      	cmp	r4, r3
 800c420:	bf08      	it	eq
 800c422:	68ec      	ldreq	r4, [r5, #12]
 800c424:	e7cb      	b.n	800c3be <__swbuf_r+0x1a>
 800c426:	4621      	mov	r1, r4
 800c428:	4628      	mov	r0, r5
 800c42a:	f000 f80d 	bl	800c448 <__swsetup_r>
 800c42e:	2800      	cmp	r0, #0
 800c430:	d0cc      	beq.n	800c3cc <__swbuf_r+0x28>
 800c432:	f04f 37ff 	mov.w	r7, #4294967295
 800c436:	4638      	mov	r0, r7
 800c438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c43a:	bf00      	nop
 800c43c:	0800ee70 	.word	0x0800ee70
 800c440:	0800ee90 	.word	0x0800ee90
 800c444:	0800ee50 	.word	0x0800ee50

0800c448 <__swsetup_r>:
 800c448:	4b32      	ldr	r3, [pc, #200]	; (800c514 <__swsetup_r+0xcc>)
 800c44a:	b570      	push	{r4, r5, r6, lr}
 800c44c:	681d      	ldr	r5, [r3, #0]
 800c44e:	4606      	mov	r6, r0
 800c450:	460c      	mov	r4, r1
 800c452:	b125      	cbz	r5, 800c45e <__swsetup_r+0x16>
 800c454:	69ab      	ldr	r3, [r5, #24]
 800c456:	b913      	cbnz	r3, 800c45e <__swsetup_r+0x16>
 800c458:	4628      	mov	r0, r5
 800c45a:	f000 ff99 	bl	800d390 <__sinit>
 800c45e:	4b2e      	ldr	r3, [pc, #184]	; (800c518 <__swsetup_r+0xd0>)
 800c460:	429c      	cmp	r4, r3
 800c462:	d10f      	bne.n	800c484 <__swsetup_r+0x3c>
 800c464:	686c      	ldr	r4, [r5, #4]
 800c466:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c46a:	b29a      	uxth	r2, r3
 800c46c:	0715      	lsls	r5, r2, #28
 800c46e:	d42c      	bmi.n	800c4ca <__swsetup_r+0x82>
 800c470:	06d0      	lsls	r0, r2, #27
 800c472:	d411      	bmi.n	800c498 <__swsetup_r+0x50>
 800c474:	2209      	movs	r2, #9
 800c476:	6032      	str	r2, [r6, #0]
 800c478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c47c:	81a3      	strh	r3, [r4, #12]
 800c47e:	f04f 30ff 	mov.w	r0, #4294967295
 800c482:	e03e      	b.n	800c502 <__swsetup_r+0xba>
 800c484:	4b25      	ldr	r3, [pc, #148]	; (800c51c <__swsetup_r+0xd4>)
 800c486:	429c      	cmp	r4, r3
 800c488:	d101      	bne.n	800c48e <__swsetup_r+0x46>
 800c48a:	68ac      	ldr	r4, [r5, #8]
 800c48c:	e7eb      	b.n	800c466 <__swsetup_r+0x1e>
 800c48e:	4b24      	ldr	r3, [pc, #144]	; (800c520 <__swsetup_r+0xd8>)
 800c490:	429c      	cmp	r4, r3
 800c492:	bf08      	it	eq
 800c494:	68ec      	ldreq	r4, [r5, #12]
 800c496:	e7e6      	b.n	800c466 <__swsetup_r+0x1e>
 800c498:	0751      	lsls	r1, r2, #29
 800c49a:	d512      	bpl.n	800c4c2 <__swsetup_r+0x7a>
 800c49c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c49e:	b141      	cbz	r1, 800c4b2 <__swsetup_r+0x6a>
 800c4a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c4a4:	4299      	cmp	r1, r3
 800c4a6:	d002      	beq.n	800c4ae <__swsetup_r+0x66>
 800c4a8:	4630      	mov	r0, r6
 800c4aa:	f001 ffc1 	bl	800e430 <_free_r>
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	6363      	str	r3, [r4, #52]	; 0x34
 800c4b2:	89a3      	ldrh	r3, [r4, #12]
 800c4b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c4b8:	81a3      	strh	r3, [r4, #12]
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	6063      	str	r3, [r4, #4]
 800c4be:	6923      	ldr	r3, [r4, #16]
 800c4c0:	6023      	str	r3, [r4, #0]
 800c4c2:	89a3      	ldrh	r3, [r4, #12]
 800c4c4:	f043 0308 	orr.w	r3, r3, #8
 800c4c8:	81a3      	strh	r3, [r4, #12]
 800c4ca:	6923      	ldr	r3, [r4, #16]
 800c4cc:	b94b      	cbnz	r3, 800c4e2 <__swsetup_r+0x9a>
 800c4ce:	89a3      	ldrh	r3, [r4, #12]
 800c4d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c4d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c4d8:	d003      	beq.n	800c4e2 <__swsetup_r+0x9a>
 800c4da:	4621      	mov	r1, r4
 800c4dc:	4630      	mov	r0, r6
 800c4de:	f001 fb3f 	bl	800db60 <__smakebuf_r>
 800c4e2:	89a2      	ldrh	r2, [r4, #12]
 800c4e4:	f012 0301 	ands.w	r3, r2, #1
 800c4e8:	d00c      	beq.n	800c504 <__swsetup_r+0xbc>
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	60a3      	str	r3, [r4, #8]
 800c4ee:	6963      	ldr	r3, [r4, #20]
 800c4f0:	425b      	negs	r3, r3
 800c4f2:	61a3      	str	r3, [r4, #24]
 800c4f4:	6923      	ldr	r3, [r4, #16]
 800c4f6:	b953      	cbnz	r3, 800c50e <__swsetup_r+0xc6>
 800c4f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c500:	d1ba      	bne.n	800c478 <__swsetup_r+0x30>
 800c502:	bd70      	pop	{r4, r5, r6, pc}
 800c504:	0792      	lsls	r2, r2, #30
 800c506:	bf58      	it	pl
 800c508:	6963      	ldrpl	r3, [r4, #20]
 800c50a:	60a3      	str	r3, [r4, #8]
 800c50c:	e7f2      	b.n	800c4f4 <__swsetup_r+0xac>
 800c50e:	2000      	movs	r0, #0
 800c510:	e7f7      	b.n	800c502 <__swsetup_r+0xba>
 800c512:	bf00      	nop
 800c514:	20000040 	.word	0x20000040
 800c518:	0800ee70 	.word	0x0800ee70
 800c51c:	0800ee90 	.word	0x0800ee90
 800c520:	0800ee50 	.word	0x0800ee50

0800c524 <quorem>:
 800c524:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c528:	6903      	ldr	r3, [r0, #16]
 800c52a:	690c      	ldr	r4, [r1, #16]
 800c52c:	42a3      	cmp	r3, r4
 800c52e:	4680      	mov	r8, r0
 800c530:	f2c0 8082 	blt.w	800c638 <quorem+0x114>
 800c534:	3c01      	subs	r4, #1
 800c536:	f101 0714 	add.w	r7, r1, #20
 800c53a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c53e:	f100 0614 	add.w	r6, r0, #20
 800c542:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c546:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c54a:	eb06 030c 	add.w	r3, r6, ip
 800c54e:	3501      	adds	r5, #1
 800c550:	eb07 090c 	add.w	r9, r7, ip
 800c554:	9301      	str	r3, [sp, #4]
 800c556:	fbb0 f5f5 	udiv	r5, r0, r5
 800c55a:	b395      	cbz	r5, 800c5c2 <quorem+0x9e>
 800c55c:	f04f 0a00 	mov.w	sl, #0
 800c560:	4638      	mov	r0, r7
 800c562:	46b6      	mov	lr, r6
 800c564:	46d3      	mov	fp, sl
 800c566:	f850 2b04 	ldr.w	r2, [r0], #4
 800c56a:	b293      	uxth	r3, r2
 800c56c:	fb05 a303 	mla	r3, r5, r3, sl
 800c570:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c574:	b29b      	uxth	r3, r3
 800c576:	ebab 0303 	sub.w	r3, fp, r3
 800c57a:	0c12      	lsrs	r2, r2, #16
 800c57c:	f8de b000 	ldr.w	fp, [lr]
 800c580:	fb05 a202 	mla	r2, r5, r2, sl
 800c584:	fa13 f38b 	uxtah	r3, r3, fp
 800c588:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c58c:	fa1f fb82 	uxth.w	fp, r2
 800c590:	f8de 2000 	ldr.w	r2, [lr]
 800c594:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c598:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c59c:	b29b      	uxth	r3, r3
 800c59e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5a2:	4581      	cmp	r9, r0
 800c5a4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c5a8:	f84e 3b04 	str.w	r3, [lr], #4
 800c5ac:	d2db      	bcs.n	800c566 <quorem+0x42>
 800c5ae:	f856 300c 	ldr.w	r3, [r6, ip]
 800c5b2:	b933      	cbnz	r3, 800c5c2 <quorem+0x9e>
 800c5b4:	9b01      	ldr	r3, [sp, #4]
 800c5b6:	3b04      	subs	r3, #4
 800c5b8:	429e      	cmp	r6, r3
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	d330      	bcc.n	800c620 <quorem+0xfc>
 800c5be:	f8c8 4010 	str.w	r4, [r8, #16]
 800c5c2:	4640      	mov	r0, r8
 800c5c4:	f001 fd7a 	bl	800e0bc <__mcmp>
 800c5c8:	2800      	cmp	r0, #0
 800c5ca:	db25      	blt.n	800c618 <quorem+0xf4>
 800c5cc:	3501      	adds	r5, #1
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	f04f 0c00 	mov.w	ip, #0
 800c5d4:	f857 2b04 	ldr.w	r2, [r7], #4
 800c5d8:	f8d0 e000 	ldr.w	lr, [r0]
 800c5dc:	b293      	uxth	r3, r2
 800c5de:	ebac 0303 	sub.w	r3, ip, r3
 800c5e2:	0c12      	lsrs	r2, r2, #16
 800c5e4:	fa13 f38e 	uxtah	r3, r3, lr
 800c5e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c5ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c5f6:	45b9      	cmp	r9, r7
 800c5f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c5fc:	f840 3b04 	str.w	r3, [r0], #4
 800c600:	d2e8      	bcs.n	800c5d4 <quorem+0xb0>
 800c602:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c606:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c60a:	b92a      	cbnz	r2, 800c618 <quorem+0xf4>
 800c60c:	3b04      	subs	r3, #4
 800c60e:	429e      	cmp	r6, r3
 800c610:	461a      	mov	r2, r3
 800c612:	d30b      	bcc.n	800c62c <quorem+0x108>
 800c614:	f8c8 4010 	str.w	r4, [r8, #16]
 800c618:	4628      	mov	r0, r5
 800c61a:	b003      	add	sp, #12
 800c61c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c620:	6812      	ldr	r2, [r2, #0]
 800c622:	3b04      	subs	r3, #4
 800c624:	2a00      	cmp	r2, #0
 800c626:	d1ca      	bne.n	800c5be <quorem+0x9a>
 800c628:	3c01      	subs	r4, #1
 800c62a:	e7c5      	b.n	800c5b8 <quorem+0x94>
 800c62c:	6812      	ldr	r2, [r2, #0]
 800c62e:	3b04      	subs	r3, #4
 800c630:	2a00      	cmp	r2, #0
 800c632:	d1ef      	bne.n	800c614 <quorem+0xf0>
 800c634:	3c01      	subs	r4, #1
 800c636:	e7ea      	b.n	800c60e <quorem+0xea>
 800c638:	2000      	movs	r0, #0
 800c63a:	e7ee      	b.n	800c61a <quorem+0xf6>
 800c63c:	0000      	movs	r0, r0
	...

0800c640 <_dtoa_r>:
 800c640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c644:	ec57 6b10 	vmov	r6, r7, d0
 800c648:	b097      	sub	sp, #92	; 0x5c
 800c64a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c64c:	9106      	str	r1, [sp, #24]
 800c64e:	4604      	mov	r4, r0
 800c650:	920b      	str	r2, [sp, #44]	; 0x2c
 800c652:	9312      	str	r3, [sp, #72]	; 0x48
 800c654:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c658:	e9cd 6700 	strd	r6, r7, [sp]
 800c65c:	b93d      	cbnz	r5, 800c66e <_dtoa_r+0x2e>
 800c65e:	2010      	movs	r0, #16
 800c660:	f001 fabe 	bl	800dbe0 <malloc>
 800c664:	6260      	str	r0, [r4, #36]	; 0x24
 800c666:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c66a:	6005      	str	r5, [r0, #0]
 800c66c:	60c5      	str	r5, [r0, #12]
 800c66e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c670:	6819      	ldr	r1, [r3, #0]
 800c672:	b151      	cbz	r1, 800c68a <_dtoa_r+0x4a>
 800c674:	685a      	ldr	r2, [r3, #4]
 800c676:	604a      	str	r2, [r1, #4]
 800c678:	2301      	movs	r3, #1
 800c67a:	4093      	lsls	r3, r2
 800c67c:	608b      	str	r3, [r1, #8]
 800c67e:	4620      	mov	r0, r4
 800c680:	f001 fafc 	bl	800dc7c <_Bfree>
 800c684:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c686:	2200      	movs	r2, #0
 800c688:	601a      	str	r2, [r3, #0]
 800c68a:	1e3b      	subs	r3, r7, #0
 800c68c:	bfbb      	ittet	lt
 800c68e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c692:	9301      	strlt	r3, [sp, #4]
 800c694:	2300      	movge	r3, #0
 800c696:	2201      	movlt	r2, #1
 800c698:	bfac      	ite	ge
 800c69a:	f8c8 3000 	strge.w	r3, [r8]
 800c69e:	f8c8 2000 	strlt.w	r2, [r8]
 800c6a2:	4baf      	ldr	r3, [pc, #700]	; (800c960 <_dtoa_r+0x320>)
 800c6a4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c6a8:	ea33 0308 	bics.w	r3, r3, r8
 800c6ac:	d114      	bne.n	800c6d8 <_dtoa_r+0x98>
 800c6ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c6b0:	f242 730f 	movw	r3, #9999	; 0x270f
 800c6b4:	6013      	str	r3, [r2, #0]
 800c6b6:	9b00      	ldr	r3, [sp, #0]
 800c6b8:	b923      	cbnz	r3, 800c6c4 <_dtoa_r+0x84>
 800c6ba:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c6be:	2800      	cmp	r0, #0
 800c6c0:	f000 8542 	beq.w	800d148 <_dtoa_r+0xb08>
 800c6c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c6c6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c974 <_dtoa_r+0x334>
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	f000 8544 	beq.w	800d158 <_dtoa_r+0xb18>
 800c6d0:	f10b 0303 	add.w	r3, fp, #3
 800c6d4:	f000 bd3e 	b.w	800d154 <_dtoa_r+0xb14>
 800c6d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c6dc:	2200      	movs	r2, #0
 800c6de:	2300      	movs	r3, #0
 800c6e0:	4630      	mov	r0, r6
 800c6e2:	4639      	mov	r1, r7
 800c6e4:	f7f4 f9f0 	bl	8000ac8 <__aeabi_dcmpeq>
 800c6e8:	4681      	mov	r9, r0
 800c6ea:	b168      	cbz	r0, 800c708 <_dtoa_r+0xc8>
 800c6ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	6013      	str	r3, [r2, #0]
 800c6f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	f000 8524 	beq.w	800d142 <_dtoa_r+0xb02>
 800c6fa:	4b9a      	ldr	r3, [pc, #616]	; (800c964 <_dtoa_r+0x324>)
 800c6fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c6fe:	f103 3bff 	add.w	fp, r3, #4294967295
 800c702:	6013      	str	r3, [r2, #0]
 800c704:	f000 bd28 	b.w	800d158 <_dtoa_r+0xb18>
 800c708:	aa14      	add	r2, sp, #80	; 0x50
 800c70a:	a915      	add	r1, sp, #84	; 0x54
 800c70c:	ec47 6b10 	vmov	d0, r6, r7
 800c710:	4620      	mov	r0, r4
 800c712:	f001 fdc1 	bl	800e298 <__d2b>
 800c716:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c71a:	9004      	str	r0, [sp, #16]
 800c71c:	2d00      	cmp	r5, #0
 800c71e:	d07c      	beq.n	800c81a <_dtoa_r+0x1da>
 800c720:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c724:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800c728:	46b2      	mov	sl, r6
 800c72a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800c72e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c732:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800c736:	2200      	movs	r2, #0
 800c738:	4b8b      	ldr	r3, [pc, #556]	; (800c968 <_dtoa_r+0x328>)
 800c73a:	4650      	mov	r0, sl
 800c73c:	4659      	mov	r1, fp
 800c73e:	f7f3 fda3 	bl	8000288 <__aeabi_dsub>
 800c742:	a381      	add	r3, pc, #516	; (adr r3, 800c948 <_dtoa_r+0x308>)
 800c744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c748:	f7f3 ff56 	bl	80005f8 <__aeabi_dmul>
 800c74c:	a380      	add	r3, pc, #512	; (adr r3, 800c950 <_dtoa_r+0x310>)
 800c74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c752:	f7f3 fd9b 	bl	800028c <__adddf3>
 800c756:	4606      	mov	r6, r0
 800c758:	4628      	mov	r0, r5
 800c75a:	460f      	mov	r7, r1
 800c75c:	f7f3 fee2 	bl	8000524 <__aeabi_i2d>
 800c760:	a37d      	add	r3, pc, #500	; (adr r3, 800c958 <_dtoa_r+0x318>)
 800c762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c766:	f7f3 ff47 	bl	80005f8 <__aeabi_dmul>
 800c76a:	4602      	mov	r2, r0
 800c76c:	460b      	mov	r3, r1
 800c76e:	4630      	mov	r0, r6
 800c770:	4639      	mov	r1, r7
 800c772:	f7f3 fd8b 	bl	800028c <__adddf3>
 800c776:	4606      	mov	r6, r0
 800c778:	460f      	mov	r7, r1
 800c77a:	f7f4 f9ed 	bl	8000b58 <__aeabi_d2iz>
 800c77e:	2200      	movs	r2, #0
 800c780:	4682      	mov	sl, r0
 800c782:	2300      	movs	r3, #0
 800c784:	4630      	mov	r0, r6
 800c786:	4639      	mov	r1, r7
 800c788:	f7f4 f9a8 	bl	8000adc <__aeabi_dcmplt>
 800c78c:	b148      	cbz	r0, 800c7a2 <_dtoa_r+0x162>
 800c78e:	4650      	mov	r0, sl
 800c790:	f7f3 fec8 	bl	8000524 <__aeabi_i2d>
 800c794:	4632      	mov	r2, r6
 800c796:	463b      	mov	r3, r7
 800c798:	f7f4 f996 	bl	8000ac8 <__aeabi_dcmpeq>
 800c79c:	b908      	cbnz	r0, 800c7a2 <_dtoa_r+0x162>
 800c79e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c7a2:	f1ba 0f16 	cmp.w	sl, #22
 800c7a6:	d859      	bhi.n	800c85c <_dtoa_r+0x21c>
 800c7a8:	4970      	ldr	r1, [pc, #448]	; (800c96c <_dtoa_r+0x32c>)
 800c7aa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c7ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7b6:	f7f4 f9af 	bl	8000b18 <__aeabi_dcmpgt>
 800c7ba:	2800      	cmp	r0, #0
 800c7bc:	d050      	beq.n	800c860 <_dtoa_r+0x220>
 800c7be:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800c7c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c7c8:	1b5d      	subs	r5, r3, r5
 800c7ca:	f1b5 0801 	subs.w	r8, r5, #1
 800c7ce:	bf49      	itett	mi
 800c7d0:	f1c5 0301 	rsbmi	r3, r5, #1
 800c7d4:	2300      	movpl	r3, #0
 800c7d6:	9305      	strmi	r3, [sp, #20]
 800c7d8:	f04f 0800 	movmi.w	r8, #0
 800c7dc:	bf58      	it	pl
 800c7de:	9305      	strpl	r3, [sp, #20]
 800c7e0:	f1ba 0f00 	cmp.w	sl, #0
 800c7e4:	db3e      	blt.n	800c864 <_dtoa_r+0x224>
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	44d0      	add	r8, sl
 800c7ea:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c7ee:	9307      	str	r3, [sp, #28]
 800c7f0:	9b06      	ldr	r3, [sp, #24]
 800c7f2:	2b09      	cmp	r3, #9
 800c7f4:	f200 8090 	bhi.w	800c918 <_dtoa_r+0x2d8>
 800c7f8:	2b05      	cmp	r3, #5
 800c7fa:	bfc4      	itt	gt
 800c7fc:	3b04      	subgt	r3, #4
 800c7fe:	9306      	strgt	r3, [sp, #24]
 800c800:	9b06      	ldr	r3, [sp, #24]
 800c802:	f1a3 0302 	sub.w	r3, r3, #2
 800c806:	bfcc      	ite	gt
 800c808:	2500      	movgt	r5, #0
 800c80a:	2501      	movle	r5, #1
 800c80c:	2b03      	cmp	r3, #3
 800c80e:	f200 808f 	bhi.w	800c930 <_dtoa_r+0x2f0>
 800c812:	e8df f003 	tbb	[pc, r3]
 800c816:	7f7d      	.short	0x7f7d
 800c818:	7131      	.short	0x7131
 800c81a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800c81e:	441d      	add	r5, r3
 800c820:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800c824:	2820      	cmp	r0, #32
 800c826:	dd13      	ble.n	800c850 <_dtoa_r+0x210>
 800c828:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800c82c:	9b00      	ldr	r3, [sp, #0]
 800c82e:	fa08 f800 	lsl.w	r8, r8, r0
 800c832:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800c836:	fa23 f000 	lsr.w	r0, r3, r0
 800c83a:	ea48 0000 	orr.w	r0, r8, r0
 800c83e:	f7f3 fe61 	bl	8000504 <__aeabi_ui2d>
 800c842:	2301      	movs	r3, #1
 800c844:	4682      	mov	sl, r0
 800c846:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800c84a:	3d01      	subs	r5, #1
 800c84c:	9313      	str	r3, [sp, #76]	; 0x4c
 800c84e:	e772      	b.n	800c736 <_dtoa_r+0xf6>
 800c850:	9b00      	ldr	r3, [sp, #0]
 800c852:	f1c0 0020 	rsb	r0, r0, #32
 800c856:	fa03 f000 	lsl.w	r0, r3, r0
 800c85a:	e7f0      	b.n	800c83e <_dtoa_r+0x1fe>
 800c85c:	2301      	movs	r3, #1
 800c85e:	e7b1      	b.n	800c7c4 <_dtoa_r+0x184>
 800c860:	900f      	str	r0, [sp, #60]	; 0x3c
 800c862:	e7b0      	b.n	800c7c6 <_dtoa_r+0x186>
 800c864:	9b05      	ldr	r3, [sp, #20]
 800c866:	eba3 030a 	sub.w	r3, r3, sl
 800c86a:	9305      	str	r3, [sp, #20]
 800c86c:	f1ca 0300 	rsb	r3, sl, #0
 800c870:	9307      	str	r3, [sp, #28]
 800c872:	2300      	movs	r3, #0
 800c874:	930e      	str	r3, [sp, #56]	; 0x38
 800c876:	e7bb      	b.n	800c7f0 <_dtoa_r+0x1b0>
 800c878:	2301      	movs	r3, #1
 800c87a:	930a      	str	r3, [sp, #40]	; 0x28
 800c87c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c87e:	2b00      	cmp	r3, #0
 800c880:	dd59      	ble.n	800c936 <_dtoa_r+0x2f6>
 800c882:	9302      	str	r3, [sp, #8]
 800c884:	4699      	mov	r9, r3
 800c886:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c888:	2200      	movs	r2, #0
 800c88a:	6072      	str	r2, [r6, #4]
 800c88c:	2204      	movs	r2, #4
 800c88e:	f102 0014 	add.w	r0, r2, #20
 800c892:	4298      	cmp	r0, r3
 800c894:	6871      	ldr	r1, [r6, #4]
 800c896:	d953      	bls.n	800c940 <_dtoa_r+0x300>
 800c898:	4620      	mov	r0, r4
 800c89a:	f001 f9bb 	bl	800dc14 <_Balloc>
 800c89e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c8a0:	6030      	str	r0, [r6, #0]
 800c8a2:	f1b9 0f0e 	cmp.w	r9, #14
 800c8a6:	f8d3 b000 	ldr.w	fp, [r3]
 800c8aa:	f200 80e6 	bhi.w	800ca7a <_dtoa_r+0x43a>
 800c8ae:	2d00      	cmp	r5, #0
 800c8b0:	f000 80e3 	beq.w	800ca7a <_dtoa_r+0x43a>
 800c8b4:	ed9d 7b00 	vldr	d7, [sp]
 800c8b8:	f1ba 0f00 	cmp.w	sl, #0
 800c8bc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800c8c0:	dd74      	ble.n	800c9ac <_dtoa_r+0x36c>
 800c8c2:	4a2a      	ldr	r2, [pc, #168]	; (800c96c <_dtoa_r+0x32c>)
 800c8c4:	f00a 030f 	and.w	r3, sl, #15
 800c8c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c8cc:	ed93 7b00 	vldr	d7, [r3]
 800c8d0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800c8d4:	06f0      	lsls	r0, r6, #27
 800c8d6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c8da:	d565      	bpl.n	800c9a8 <_dtoa_r+0x368>
 800c8dc:	4b24      	ldr	r3, [pc, #144]	; (800c970 <_dtoa_r+0x330>)
 800c8de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c8e2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c8e6:	f7f3 ffb1 	bl	800084c <__aeabi_ddiv>
 800c8ea:	e9cd 0100 	strd	r0, r1, [sp]
 800c8ee:	f006 060f 	and.w	r6, r6, #15
 800c8f2:	2503      	movs	r5, #3
 800c8f4:	4f1e      	ldr	r7, [pc, #120]	; (800c970 <_dtoa_r+0x330>)
 800c8f6:	e04c      	b.n	800c992 <_dtoa_r+0x352>
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	930a      	str	r3, [sp, #40]	; 0x28
 800c8fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8fe:	4453      	add	r3, sl
 800c900:	f103 0901 	add.w	r9, r3, #1
 800c904:	9302      	str	r3, [sp, #8]
 800c906:	464b      	mov	r3, r9
 800c908:	2b01      	cmp	r3, #1
 800c90a:	bfb8      	it	lt
 800c90c:	2301      	movlt	r3, #1
 800c90e:	e7ba      	b.n	800c886 <_dtoa_r+0x246>
 800c910:	2300      	movs	r3, #0
 800c912:	e7b2      	b.n	800c87a <_dtoa_r+0x23a>
 800c914:	2300      	movs	r3, #0
 800c916:	e7f0      	b.n	800c8fa <_dtoa_r+0x2ba>
 800c918:	2501      	movs	r5, #1
 800c91a:	2300      	movs	r3, #0
 800c91c:	9306      	str	r3, [sp, #24]
 800c91e:	950a      	str	r5, [sp, #40]	; 0x28
 800c920:	f04f 33ff 	mov.w	r3, #4294967295
 800c924:	9302      	str	r3, [sp, #8]
 800c926:	4699      	mov	r9, r3
 800c928:	2200      	movs	r2, #0
 800c92a:	2312      	movs	r3, #18
 800c92c:	920b      	str	r2, [sp, #44]	; 0x2c
 800c92e:	e7aa      	b.n	800c886 <_dtoa_r+0x246>
 800c930:	2301      	movs	r3, #1
 800c932:	930a      	str	r3, [sp, #40]	; 0x28
 800c934:	e7f4      	b.n	800c920 <_dtoa_r+0x2e0>
 800c936:	2301      	movs	r3, #1
 800c938:	9302      	str	r3, [sp, #8]
 800c93a:	4699      	mov	r9, r3
 800c93c:	461a      	mov	r2, r3
 800c93e:	e7f5      	b.n	800c92c <_dtoa_r+0x2ec>
 800c940:	3101      	adds	r1, #1
 800c942:	6071      	str	r1, [r6, #4]
 800c944:	0052      	lsls	r2, r2, #1
 800c946:	e7a2      	b.n	800c88e <_dtoa_r+0x24e>
 800c948:	636f4361 	.word	0x636f4361
 800c94c:	3fd287a7 	.word	0x3fd287a7
 800c950:	8b60c8b3 	.word	0x8b60c8b3
 800c954:	3fc68a28 	.word	0x3fc68a28
 800c958:	509f79fb 	.word	0x509f79fb
 800c95c:	3fd34413 	.word	0x3fd34413
 800c960:	7ff00000 	.word	0x7ff00000
 800c964:	0800edc1 	.word	0x0800edc1
 800c968:	3ff80000 	.word	0x3ff80000
 800c96c:	0800eee8 	.word	0x0800eee8
 800c970:	0800eec0 	.word	0x0800eec0
 800c974:	0800ee49 	.word	0x0800ee49
 800c978:	07f1      	lsls	r1, r6, #31
 800c97a:	d508      	bpl.n	800c98e <_dtoa_r+0x34e>
 800c97c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c980:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c984:	f7f3 fe38 	bl	80005f8 <__aeabi_dmul>
 800c988:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c98c:	3501      	adds	r5, #1
 800c98e:	1076      	asrs	r6, r6, #1
 800c990:	3708      	adds	r7, #8
 800c992:	2e00      	cmp	r6, #0
 800c994:	d1f0      	bne.n	800c978 <_dtoa_r+0x338>
 800c996:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c99a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c99e:	f7f3 ff55 	bl	800084c <__aeabi_ddiv>
 800c9a2:	e9cd 0100 	strd	r0, r1, [sp]
 800c9a6:	e01a      	b.n	800c9de <_dtoa_r+0x39e>
 800c9a8:	2502      	movs	r5, #2
 800c9aa:	e7a3      	b.n	800c8f4 <_dtoa_r+0x2b4>
 800c9ac:	f000 80a0 	beq.w	800caf0 <_dtoa_r+0x4b0>
 800c9b0:	f1ca 0600 	rsb	r6, sl, #0
 800c9b4:	4b9f      	ldr	r3, [pc, #636]	; (800cc34 <_dtoa_r+0x5f4>)
 800c9b6:	4fa0      	ldr	r7, [pc, #640]	; (800cc38 <_dtoa_r+0x5f8>)
 800c9b8:	f006 020f 	and.w	r2, r6, #15
 800c9bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c9c8:	f7f3 fe16 	bl	80005f8 <__aeabi_dmul>
 800c9cc:	e9cd 0100 	strd	r0, r1, [sp]
 800c9d0:	1136      	asrs	r6, r6, #4
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	2502      	movs	r5, #2
 800c9d6:	2e00      	cmp	r6, #0
 800c9d8:	d17f      	bne.n	800cada <_dtoa_r+0x49a>
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d1e1      	bne.n	800c9a2 <_dtoa_r+0x362>
 800c9de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	f000 8087 	beq.w	800caf4 <_dtoa_r+0x4b4>
 800c9e6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c9ea:	2200      	movs	r2, #0
 800c9ec:	4b93      	ldr	r3, [pc, #588]	; (800cc3c <_dtoa_r+0x5fc>)
 800c9ee:	4630      	mov	r0, r6
 800c9f0:	4639      	mov	r1, r7
 800c9f2:	f7f4 f873 	bl	8000adc <__aeabi_dcmplt>
 800c9f6:	2800      	cmp	r0, #0
 800c9f8:	d07c      	beq.n	800caf4 <_dtoa_r+0x4b4>
 800c9fa:	f1b9 0f00 	cmp.w	r9, #0
 800c9fe:	d079      	beq.n	800caf4 <_dtoa_r+0x4b4>
 800ca00:	9b02      	ldr	r3, [sp, #8]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	dd35      	ble.n	800ca72 <_dtoa_r+0x432>
 800ca06:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ca0a:	9308      	str	r3, [sp, #32]
 800ca0c:	4639      	mov	r1, r7
 800ca0e:	2200      	movs	r2, #0
 800ca10:	4b8b      	ldr	r3, [pc, #556]	; (800cc40 <_dtoa_r+0x600>)
 800ca12:	4630      	mov	r0, r6
 800ca14:	f7f3 fdf0 	bl	80005f8 <__aeabi_dmul>
 800ca18:	e9cd 0100 	strd	r0, r1, [sp]
 800ca1c:	9f02      	ldr	r7, [sp, #8]
 800ca1e:	3501      	adds	r5, #1
 800ca20:	4628      	mov	r0, r5
 800ca22:	f7f3 fd7f 	bl	8000524 <__aeabi_i2d>
 800ca26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca2a:	f7f3 fde5 	bl	80005f8 <__aeabi_dmul>
 800ca2e:	2200      	movs	r2, #0
 800ca30:	4b84      	ldr	r3, [pc, #528]	; (800cc44 <_dtoa_r+0x604>)
 800ca32:	f7f3 fc2b 	bl	800028c <__adddf3>
 800ca36:	4605      	mov	r5, r0
 800ca38:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ca3c:	2f00      	cmp	r7, #0
 800ca3e:	d15d      	bne.n	800cafc <_dtoa_r+0x4bc>
 800ca40:	2200      	movs	r2, #0
 800ca42:	4b81      	ldr	r3, [pc, #516]	; (800cc48 <_dtoa_r+0x608>)
 800ca44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca48:	f7f3 fc1e 	bl	8000288 <__aeabi_dsub>
 800ca4c:	462a      	mov	r2, r5
 800ca4e:	4633      	mov	r3, r6
 800ca50:	e9cd 0100 	strd	r0, r1, [sp]
 800ca54:	f7f4 f860 	bl	8000b18 <__aeabi_dcmpgt>
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	f040 8288 	bne.w	800cf6e <_dtoa_r+0x92e>
 800ca5e:	462a      	mov	r2, r5
 800ca60:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ca64:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca68:	f7f4 f838 	bl	8000adc <__aeabi_dcmplt>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	f040 827c 	bne.w	800cf6a <_dtoa_r+0x92a>
 800ca72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ca76:	e9cd 2300 	strd	r2, r3, [sp]
 800ca7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	f2c0 8150 	blt.w	800cd22 <_dtoa_r+0x6e2>
 800ca82:	f1ba 0f0e 	cmp.w	sl, #14
 800ca86:	f300 814c 	bgt.w	800cd22 <_dtoa_r+0x6e2>
 800ca8a:	4b6a      	ldr	r3, [pc, #424]	; (800cc34 <_dtoa_r+0x5f4>)
 800ca8c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ca90:	ed93 7b00 	vldr	d7, [r3]
 800ca94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ca9c:	f280 80d8 	bge.w	800cc50 <_dtoa_r+0x610>
 800caa0:	f1b9 0f00 	cmp.w	r9, #0
 800caa4:	f300 80d4 	bgt.w	800cc50 <_dtoa_r+0x610>
 800caa8:	f040 825e 	bne.w	800cf68 <_dtoa_r+0x928>
 800caac:	2200      	movs	r2, #0
 800caae:	4b66      	ldr	r3, [pc, #408]	; (800cc48 <_dtoa_r+0x608>)
 800cab0:	ec51 0b17 	vmov	r0, r1, d7
 800cab4:	f7f3 fda0 	bl	80005f8 <__aeabi_dmul>
 800cab8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cabc:	f7f4 f822 	bl	8000b04 <__aeabi_dcmpge>
 800cac0:	464f      	mov	r7, r9
 800cac2:	464e      	mov	r6, r9
 800cac4:	2800      	cmp	r0, #0
 800cac6:	f040 8234 	bne.w	800cf32 <_dtoa_r+0x8f2>
 800caca:	2331      	movs	r3, #49	; 0x31
 800cacc:	f10b 0501 	add.w	r5, fp, #1
 800cad0:	f88b 3000 	strb.w	r3, [fp]
 800cad4:	f10a 0a01 	add.w	sl, sl, #1
 800cad8:	e22f      	b.n	800cf3a <_dtoa_r+0x8fa>
 800cada:	07f2      	lsls	r2, r6, #31
 800cadc:	d505      	bpl.n	800caea <_dtoa_r+0x4aa>
 800cade:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cae2:	f7f3 fd89 	bl	80005f8 <__aeabi_dmul>
 800cae6:	3501      	adds	r5, #1
 800cae8:	2301      	movs	r3, #1
 800caea:	1076      	asrs	r6, r6, #1
 800caec:	3708      	adds	r7, #8
 800caee:	e772      	b.n	800c9d6 <_dtoa_r+0x396>
 800caf0:	2502      	movs	r5, #2
 800caf2:	e774      	b.n	800c9de <_dtoa_r+0x39e>
 800caf4:	f8cd a020 	str.w	sl, [sp, #32]
 800caf8:	464f      	mov	r7, r9
 800cafa:	e791      	b.n	800ca20 <_dtoa_r+0x3e0>
 800cafc:	4b4d      	ldr	r3, [pc, #308]	; (800cc34 <_dtoa_r+0x5f4>)
 800cafe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb02:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800cb06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d047      	beq.n	800cb9c <_dtoa_r+0x55c>
 800cb0c:	4602      	mov	r2, r0
 800cb0e:	460b      	mov	r3, r1
 800cb10:	2000      	movs	r0, #0
 800cb12:	494e      	ldr	r1, [pc, #312]	; (800cc4c <_dtoa_r+0x60c>)
 800cb14:	f7f3 fe9a 	bl	800084c <__aeabi_ddiv>
 800cb18:	462a      	mov	r2, r5
 800cb1a:	4633      	mov	r3, r6
 800cb1c:	f7f3 fbb4 	bl	8000288 <__aeabi_dsub>
 800cb20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cb24:	465d      	mov	r5, fp
 800cb26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb2a:	f7f4 f815 	bl	8000b58 <__aeabi_d2iz>
 800cb2e:	4606      	mov	r6, r0
 800cb30:	f7f3 fcf8 	bl	8000524 <__aeabi_i2d>
 800cb34:	4602      	mov	r2, r0
 800cb36:	460b      	mov	r3, r1
 800cb38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb3c:	f7f3 fba4 	bl	8000288 <__aeabi_dsub>
 800cb40:	3630      	adds	r6, #48	; 0x30
 800cb42:	f805 6b01 	strb.w	r6, [r5], #1
 800cb46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cb4a:	e9cd 0100 	strd	r0, r1, [sp]
 800cb4e:	f7f3 ffc5 	bl	8000adc <__aeabi_dcmplt>
 800cb52:	2800      	cmp	r0, #0
 800cb54:	d163      	bne.n	800cc1e <_dtoa_r+0x5de>
 800cb56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb5a:	2000      	movs	r0, #0
 800cb5c:	4937      	ldr	r1, [pc, #220]	; (800cc3c <_dtoa_r+0x5fc>)
 800cb5e:	f7f3 fb93 	bl	8000288 <__aeabi_dsub>
 800cb62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cb66:	f7f3 ffb9 	bl	8000adc <__aeabi_dcmplt>
 800cb6a:	2800      	cmp	r0, #0
 800cb6c:	f040 80b7 	bne.w	800ccde <_dtoa_r+0x69e>
 800cb70:	eba5 030b 	sub.w	r3, r5, fp
 800cb74:	429f      	cmp	r7, r3
 800cb76:	f77f af7c 	ble.w	800ca72 <_dtoa_r+0x432>
 800cb7a:	2200      	movs	r2, #0
 800cb7c:	4b30      	ldr	r3, [pc, #192]	; (800cc40 <_dtoa_r+0x600>)
 800cb7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cb82:	f7f3 fd39 	bl	80005f8 <__aeabi_dmul>
 800cb86:	2200      	movs	r2, #0
 800cb88:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cb8c:	4b2c      	ldr	r3, [pc, #176]	; (800cc40 <_dtoa_r+0x600>)
 800cb8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb92:	f7f3 fd31 	bl	80005f8 <__aeabi_dmul>
 800cb96:	e9cd 0100 	strd	r0, r1, [sp]
 800cb9a:	e7c4      	b.n	800cb26 <_dtoa_r+0x4e6>
 800cb9c:	462a      	mov	r2, r5
 800cb9e:	4633      	mov	r3, r6
 800cba0:	f7f3 fd2a 	bl	80005f8 <__aeabi_dmul>
 800cba4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800cba8:	eb0b 0507 	add.w	r5, fp, r7
 800cbac:	465e      	mov	r6, fp
 800cbae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cbb2:	f7f3 ffd1 	bl	8000b58 <__aeabi_d2iz>
 800cbb6:	4607      	mov	r7, r0
 800cbb8:	f7f3 fcb4 	bl	8000524 <__aeabi_i2d>
 800cbbc:	3730      	adds	r7, #48	; 0x30
 800cbbe:	4602      	mov	r2, r0
 800cbc0:	460b      	mov	r3, r1
 800cbc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cbc6:	f7f3 fb5f 	bl	8000288 <__aeabi_dsub>
 800cbca:	f806 7b01 	strb.w	r7, [r6], #1
 800cbce:	42ae      	cmp	r6, r5
 800cbd0:	e9cd 0100 	strd	r0, r1, [sp]
 800cbd4:	f04f 0200 	mov.w	r2, #0
 800cbd8:	d126      	bne.n	800cc28 <_dtoa_r+0x5e8>
 800cbda:	4b1c      	ldr	r3, [pc, #112]	; (800cc4c <_dtoa_r+0x60c>)
 800cbdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800cbe0:	f7f3 fb54 	bl	800028c <__adddf3>
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	460b      	mov	r3, r1
 800cbe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cbec:	f7f3 ff94 	bl	8000b18 <__aeabi_dcmpgt>
 800cbf0:	2800      	cmp	r0, #0
 800cbf2:	d174      	bne.n	800ccde <_dtoa_r+0x69e>
 800cbf4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800cbf8:	2000      	movs	r0, #0
 800cbfa:	4914      	ldr	r1, [pc, #80]	; (800cc4c <_dtoa_r+0x60c>)
 800cbfc:	f7f3 fb44 	bl	8000288 <__aeabi_dsub>
 800cc00:	4602      	mov	r2, r0
 800cc02:	460b      	mov	r3, r1
 800cc04:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cc08:	f7f3 ff68 	bl	8000adc <__aeabi_dcmplt>
 800cc0c:	2800      	cmp	r0, #0
 800cc0e:	f43f af30 	beq.w	800ca72 <_dtoa_r+0x432>
 800cc12:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cc16:	2b30      	cmp	r3, #48	; 0x30
 800cc18:	f105 32ff 	add.w	r2, r5, #4294967295
 800cc1c:	d002      	beq.n	800cc24 <_dtoa_r+0x5e4>
 800cc1e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cc22:	e04a      	b.n	800ccba <_dtoa_r+0x67a>
 800cc24:	4615      	mov	r5, r2
 800cc26:	e7f4      	b.n	800cc12 <_dtoa_r+0x5d2>
 800cc28:	4b05      	ldr	r3, [pc, #20]	; (800cc40 <_dtoa_r+0x600>)
 800cc2a:	f7f3 fce5 	bl	80005f8 <__aeabi_dmul>
 800cc2e:	e9cd 0100 	strd	r0, r1, [sp]
 800cc32:	e7bc      	b.n	800cbae <_dtoa_r+0x56e>
 800cc34:	0800eee8 	.word	0x0800eee8
 800cc38:	0800eec0 	.word	0x0800eec0
 800cc3c:	3ff00000 	.word	0x3ff00000
 800cc40:	40240000 	.word	0x40240000
 800cc44:	401c0000 	.word	0x401c0000
 800cc48:	40140000 	.word	0x40140000
 800cc4c:	3fe00000 	.word	0x3fe00000
 800cc50:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cc54:	465d      	mov	r5, fp
 800cc56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc5a:	4630      	mov	r0, r6
 800cc5c:	4639      	mov	r1, r7
 800cc5e:	f7f3 fdf5 	bl	800084c <__aeabi_ddiv>
 800cc62:	f7f3 ff79 	bl	8000b58 <__aeabi_d2iz>
 800cc66:	4680      	mov	r8, r0
 800cc68:	f7f3 fc5c 	bl	8000524 <__aeabi_i2d>
 800cc6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc70:	f7f3 fcc2 	bl	80005f8 <__aeabi_dmul>
 800cc74:	4602      	mov	r2, r0
 800cc76:	460b      	mov	r3, r1
 800cc78:	4630      	mov	r0, r6
 800cc7a:	4639      	mov	r1, r7
 800cc7c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800cc80:	f7f3 fb02 	bl	8000288 <__aeabi_dsub>
 800cc84:	f805 6b01 	strb.w	r6, [r5], #1
 800cc88:	eba5 060b 	sub.w	r6, r5, fp
 800cc8c:	45b1      	cmp	r9, r6
 800cc8e:	4602      	mov	r2, r0
 800cc90:	460b      	mov	r3, r1
 800cc92:	d139      	bne.n	800cd08 <_dtoa_r+0x6c8>
 800cc94:	f7f3 fafa 	bl	800028c <__adddf3>
 800cc98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc9c:	4606      	mov	r6, r0
 800cc9e:	460f      	mov	r7, r1
 800cca0:	f7f3 ff3a 	bl	8000b18 <__aeabi_dcmpgt>
 800cca4:	b9c8      	cbnz	r0, 800ccda <_dtoa_r+0x69a>
 800cca6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ccaa:	4630      	mov	r0, r6
 800ccac:	4639      	mov	r1, r7
 800ccae:	f7f3 ff0b 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccb2:	b110      	cbz	r0, 800ccba <_dtoa_r+0x67a>
 800ccb4:	f018 0f01 	tst.w	r8, #1
 800ccb8:	d10f      	bne.n	800ccda <_dtoa_r+0x69a>
 800ccba:	9904      	ldr	r1, [sp, #16]
 800ccbc:	4620      	mov	r0, r4
 800ccbe:	f000 ffdd 	bl	800dc7c <_Bfree>
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ccc6:	702b      	strb	r3, [r5, #0]
 800ccc8:	f10a 0301 	add.w	r3, sl, #1
 800cccc:	6013      	str	r3, [r2, #0]
 800ccce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	f000 8241 	beq.w	800d158 <_dtoa_r+0xb18>
 800ccd6:	601d      	str	r5, [r3, #0]
 800ccd8:	e23e      	b.n	800d158 <_dtoa_r+0xb18>
 800ccda:	f8cd a020 	str.w	sl, [sp, #32]
 800ccde:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cce2:	2a39      	cmp	r2, #57	; 0x39
 800cce4:	f105 33ff 	add.w	r3, r5, #4294967295
 800cce8:	d108      	bne.n	800ccfc <_dtoa_r+0x6bc>
 800ccea:	459b      	cmp	fp, r3
 800ccec:	d10a      	bne.n	800cd04 <_dtoa_r+0x6c4>
 800ccee:	9b08      	ldr	r3, [sp, #32]
 800ccf0:	3301      	adds	r3, #1
 800ccf2:	9308      	str	r3, [sp, #32]
 800ccf4:	2330      	movs	r3, #48	; 0x30
 800ccf6:	f88b 3000 	strb.w	r3, [fp]
 800ccfa:	465b      	mov	r3, fp
 800ccfc:	781a      	ldrb	r2, [r3, #0]
 800ccfe:	3201      	adds	r2, #1
 800cd00:	701a      	strb	r2, [r3, #0]
 800cd02:	e78c      	b.n	800cc1e <_dtoa_r+0x5de>
 800cd04:	461d      	mov	r5, r3
 800cd06:	e7ea      	b.n	800ccde <_dtoa_r+0x69e>
 800cd08:	2200      	movs	r2, #0
 800cd0a:	4b9b      	ldr	r3, [pc, #620]	; (800cf78 <_dtoa_r+0x938>)
 800cd0c:	f7f3 fc74 	bl	80005f8 <__aeabi_dmul>
 800cd10:	2200      	movs	r2, #0
 800cd12:	2300      	movs	r3, #0
 800cd14:	4606      	mov	r6, r0
 800cd16:	460f      	mov	r7, r1
 800cd18:	f7f3 fed6 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	d09a      	beq.n	800cc56 <_dtoa_r+0x616>
 800cd20:	e7cb      	b.n	800ccba <_dtoa_r+0x67a>
 800cd22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd24:	2a00      	cmp	r2, #0
 800cd26:	f000 808b 	beq.w	800ce40 <_dtoa_r+0x800>
 800cd2a:	9a06      	ldr	r2, [sp, #24]
 800cd2c:	2a01      	cmp	r2, #1
 800cd2e:	dc6e      	bgt.n	800ce0e <_dtoa_r+0x7ce>
 800cd30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cd32:	2a00      	cmp	r2, #0
 800cd34:	d067      	beq.n	800ce06 <_dtoa_r+0x7c6>
 800cd36:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cd3a:	9f07      	ldr	r7, [sp, #28]
 800cd3c:	9d05      	ldr	r5, [sp, #20]
 800cd3e:	9a05      	ldr	r2, [sp, #20]
 800cd40:	2101      	movs	r1, #1
 800cd42:	441a      	add	r2, r3
 800cd44:	4620      	mov	r0, r4
 800cd46:	9205      	str	r2, [sp, #20]
 800cd48:	4498      	add	r8, r3
 800cd4a:	f001 f875 	bl	800de38 <__i2b>
 800cd4e:	4606      	mov	r6, r0
 800cd50:	2d00      	cmp	r5, #0
 800cd52:	dd0c      	ble.n	800cd6e <_dtoa_r+0x72e>
 800cd54:	f1b8 0f00 	cmp.w	r8, #0
 800cd58:	dd09      	ble.n	800cd6e <_dtoa_r+0x72e>
 800cd5a:	4545      	cmp	r5, r8
 800cd5c:	9a05      	ldr	r2, [sp, #20]
 800cd5e:	462b      	mov	r3, r5
 800cd60:	bfa8      	it	ge
 800cd62:	4643      	movge	r3, r8
 800cd64:	1ad2      	subs	r2, r2, r3
 800cd66:	9205      	str	r2, [sp, #20]
 800cd68:	1aed      	subs	r5, r5, r3
 800cd6a:	eba8 0803 	sub.w	r8, r8, r3
 800cd6e:	9b07      	ldr	r3, [sp, #28]
 800cd70:	b1eb      	cbz	r3, 800cdae <_dtoa_r+0x76e>
 800cd72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d067      	beq.n	800ce48 <_dtoa_r+0x808>
 800cd78:	b18f      	cbz	r7, 800cd9e <_dtoa_r+0x75e>
 800cd7a:	4631      	mov	r1, r6
 800cd7c:	463a      	mov	r2, r7
 800cd7e:	4620      	mov	r0, r4
 800cd80:	f001 f8fa 	bl	800df78 <__pow5mult>
 800cd84:	9a04      	ldr	r2, [sp, #16]
 800cd86:	4601      	mov	r1, r0
 800cd88:	4606      	mov	r6, r0
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	f001 f85d 	bl	800de4a <__multiply>
 800cd90:	9904      	ldr	r1, [sp, #16]
 800cd92:	9008      	str	r0, [sp, #32]
 800cd94:	4620      	mov	r0, r4
 800cd96:	f000 ff71 	bl	800dc7c <_Bfree>
 800cd9a:	9b08      	ldr	r3, [sp, #32]
 800cd9c:	9304      	str	r3, [sp, #16]
 800cd9e:	9b07      	ldr	r3, [sp, #28]
 800cda0:	1bda      	subs	r2, r3, r7
 800cda2:	d004      	beq.n	800cdae <_dtoa_r+0x76e>
 800cda4:	9904      	ldr	r1, [sp, #16]
 800cda6:	4620      	mov	r0, r4
 800cda8:	f001 f8e6 	bl	800df78 <__pow5mult>
 800cdac:	9004      	str	r0, [sp, #16]
 800cdae:	2101      	movs	r1, #1
 800cdb0:	4620      	mov	r0, r4
 800cdb2:	f001 f841 	bl	800de38 <__i2b>
 800cdb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdb8:	4607      	mov	r7, r0
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	f000 81d0 	beq.w	800d160 <_dtoa_r+0xb20>
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	4601      	mov	r1, r0
 800cdc4:	4620      	mov	r0, r4
 800cdc6:	f001 f8d7 	bl	800df78 <__pow5mult>
 800cdca:	9b06      	ldr	r3, [sp, #24]
 800cdcc:	2b01      	cmp	r3, #1
 800cdce:	4607      	mov	r7, r0
 800cdd0:	dc40      	bgt.n	800ce54 <_dtoa_r+0x814>
 800cdd2:	9b00      	ldr	r3, [sp, #0]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d139      	bne.n	800ce4c <_dtoa_r+0x80c>
 800cdd8:	9b01      	ldr	r3, [sp, #4]
 800cdda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d136      	bne.n	800ce50 <_dtoa_r+0x810>
 800cde2:	9b01      	ldr	r3, [sp, #4]
 800cde4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cde8:	0d1b      	lsrs	r3, r3, #20
 800cdea:	051b      	lsls	r3, r3, #20
 800cdec:	b12b      	cbz	r3, 800cdfa <_dtoa_r+0x7ba>
 800cdee:	9b05      	ldr	r3, [sp, #20]
 800cdf0:	3301      	adds	r3, #1
 800cdf2:	9305      	str	r3, [sp, #20]
 800cdf4:	f108 0801 	add.w	r8, r8, #1
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	9307      	str	r3, [sp, #28]
 800cdfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d12a      	bne.n	800ce58 <_dtoa_r+0x818>
 800ce02:	2001      	movs	r0, #1
 800ce04:	e030      	b.n	800ce68 <_dtoa_r+0x828>
 800ce06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ce08:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ce0c:	e795      	b.n	800cd3a <_dtoa_r+0x6fa>
 800ce0e:	9b07      	ldr	r3, [sp, #28]
 800ce10:	f109 37ff 	add.w	r7, r9, #4294967295
 800ce14:	42bb      	cmp	r3, r7
 800ce16:	bfbf      	itttt	lt
 800ce18:	9b07      	ldrlt	r3, [sp, #28]
 800ce1a:	9707      	strlt	r7, [sp, #28]
 800ce1c:	1afa      	sublt	r2, r7, r3
 800ce1e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ce20:	bfbb      	ittet	lt
 800ce22:	189b      	addlt	r3, r3, r2
 800ce24:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ce26:	1bdf      	subge	r7, r3, r7
 800ce28:	2700      	movlt	r7, #0
 800ce2a:	f1b9 0f00 	cmp.w	r9, #0
 800ce2e:	bfb5      	itete	lt
 800ce30:	9b05      	ldrlt	r3, [sp, #20]
 800ce32:	9d05      	ldrge	r5, [sp, #20]
 800ce34:	eba3 0509 	sublt.w	r5, r3, r9
 800ce38:	464b      	movge	r3, r9
 800ce3a:	bfb8      	it	lt
 800ce3c:	2300      	movlt	r3, #0
 800ce3e:	e77e      	b.n	800cd3e <_dtoa_r+0x6fe>
 800ce40:	9f07      	ldr	r7, [sp, #28]
 800ce42:	9d05      	ldr	r5, [sp, #20]
 800ce44:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ce46:	e783      	b.n	800cd50 <_dtoa_r+0x710>
 800ce48:	9a07      	ldr	r2, [sp, #28]
 800ce4a:	e7ab      	b.n	800cda4 <_dtoa_r+0x764>
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	e7d4      	b.n	800cdfa <_dtoa_r+0x7ba>
 800ce50:	9b00      	ldr	r3, [sp, #0]
 800ce52:	e7d2      	b.n	800cdfa <_dtoa_r+0x7ba>
 800ce54:	2300      	movs	r3, #0
 800ce56:	9307      	str	r3, [sp, #28]
 800ce58:	693b      	ldr	r3, [r7, #16]
 800ce5a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800ce5e:	6918      	ldr	r0, [r3, #16]
 800ce60:	f000 ff9c 	bl	800dd9c <__hi0bits>
 800ce64:	f1c0 0020 	rsb	r0, r0, #32
 800ce68:	4440      	add	r0, r8
 800ce6a:	f010 001f 	ands.w	r0, r0, #31
 800ce6e:	d047      	beq.n	800cf00 <_dtoa_r+0x8c0>
 800ce70:	f1c0 0320 	rsb	r3, r0, #32
 800ce74:	2b04      	cmp	r3, #4
 800ce76:	dd3b      	ble.n	800cef0 <_dtoa_r+0x8b0>
 800ce78:	9b05      	ldr	r3, [sp, #20]
 800ce7a:	f1c0 001c 	rsb	r0, r0, #28
 800ce7e:	4403      	add	r3, r0
 800ce80:	9305      	str	r3, [sp, #20]
 800ce82:	4405      	add	r5, r0
 800ce84:	4480      	add	r8, r0
 800ce86:	9b05      	ldr	r3, [sp, #20]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	dd05      	ble.n	800ce98 <_dtoa_r+0x858>
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	9904      	ldr	r1, [sp, #16]
 800ce90:	4620      	mov	r0, r4
 800ce92:	f001 f8bf 	bl	800e014 <__lshift>
 800ce96:	9004      	str	r0, [sp, #16]
 800ce98:	f1b8 0f00 	cmp.w	r8, #0
 800ce9c:	dd05      	ble.n	800ceaa <_dtoa_r+0x86a>
 800ce9e:	4639      	mov	r1, r7
 800cea0:	4642      	mov	r2, r8
 800cea2:	4620      	mov	r0, r4
 800cea4:	f001 f8b6 	bl	800e014 <__lshift>
 800cea8:	4607      	mov	r7, r0
 800ceaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ceac:	b353      	cbz	r3, 800cf04 <_dtoa_r+0x8c4>
 800ceae:	4639      	mov	r1, r7
 800ceb0:	9804      	ldr	r0, [sp, #16]
 800ceb2:	f001 f903 	bl	800e0bc <__mcmp>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	da24      	bge.n	800cf04 <_dtoa_r+0x8c4>
 800ceba:	2300      	movs	r3, #0
 800cebc:	220a      	movs	r2, #10
 800cebe:	9904      	ldr	r1, [sp, #16]
 800cec0:	4620      	mov	r0, r4
 800cec2:	f000 fef2 	bl	800dcaa <__multadd>
 800cec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cec8:	9004      	str	r0, [sp, #16]
 800ceca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cece:	2b00      	cmp	r3, #0
 800ced0:	f000 814d 	beq.w	800d16e <_dtoa_r+0xb2e>
 800ced4:	2300      	movs	r3, #0
 800ced6:	4631      	mov	r1, r6
 800ced8:	220a      	movs	r2, #10
 800ceda:	4620      	mov	r0, r4
 800cedc:	f000 fee5 	bl	800dcaa <__multadd>
 800cee0:	9b02      	ldr	r3, [sp, #8]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	4606      	mov	r6, r0
 800cee6:	dc4f      	bgt.n	800cf88 <_dtoa_r+0x948>
 800cee8:	9b06      	ldr	r3, [sp, #24]
 800ceea:	2b02      	cmp	r3, #2
 800ceec:	dd4c      	ble.n	800cf88 <_dtoa_r+0x948>
 800ceee:	e011      	b.n	800cf14 <_dtoa_r+0x8d4>
 800cef0:	d0c9      	beq.n	800ce86 <_dtoa_r+0x846>
 800cef2:	9a05      	ldr	r2, [sp, #20]
 800cef4:	331c      	adds	r3, #28
 800cef6:	441a      	add	r2, r3
 800cef8:	9205      	str	r2, [sp, #20]
 800cefa:	441d      	add	r5, r3
 800cefc:	4498      	add	r8, r3
 800cefe:	e7c2      	b.n	800ce86 <_dtoa_r+0x846>
 800cf00:	4603      	mov	r3, r0
 800cf02:	e7f6      	b.n	800cef2 <_dtoa_r+0x8b2>
 800cf04:	f1b9 0f00 	cmp.w	r9, #0
 800cf08:	dc38      	bgt.n	800cf7c <_dtoa_r+0x93c>
 800cf0a:	9b06      	ldr	r3, [sp, #24]
 800cf0c:	2b02      	cmp	r3, #2
 800cf0e:	dd35      	ble.n	800cf7c <_dtoa_r+0x93c>
 800cf10:	f8cd 9008 	str.w	r9, [sp, #8]
 800cf14:	9b02      	ldr	r3, [sp, #8]
 800cf16:	b963      	cbnz	r3, 800cf32 <_dtoa_r+0x8f2>
 800cf18:	4639      	mov	r1, r7
 800cf1a:	2205      	movs	r2, #5
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	f000 fec4 	bl	800dcaa <__multadd>
 800cf22:	4601      	mov	r1, r0
 800cf24:	4607      	mov	r7, r0
 800cf26:	9804      	ldr	r0, [sp, #16]
 800cf28:	f001 f8c8 	bl	800e0bc <__mcmp>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	f73f adcc 	bgt.w	800caca <_dtoa_r+0x48a>
 800cf32:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf34:	465d      	mov	r5, fp
 800cf36:	ea6f 0a03 	mvn.w	sl, r3
 800cf3a:	f04f 0900 	mov.w	r9, #0
 800cf3e:	4639      	mov	r1, r7
 800cf40:	4620      	mov	r0, r4
 800cf42:	f000 fe9b 	bl	800dc7c <_Bfree>
 800cf46:	2e00      	cmp	r6, #0
 800cf48:	f43f aeb7 	beq.w	800ccba <_dtoa_r+0x67a>
 800cf4c:	f1b9 0f00 	cmp.w	r9, #0
 800cf50:	d005      	beq.n	800cf5e <_dtoa_r+0x91e>
 800cf52:	45b1      	cmp	r9, r6
 800cf54:	d003      	beq.n	800cf5e <_dtoa_r+0x91e>
 800cf56:	4649      	mov	r1, r9
 800cf58:	4620      	mov	r0, r4
 800cf5a:	f000 fe8f 	bl	800dc7c <_Bfree>
 800cf5e:	4631      	mov	r1, r6
 800cf60:	4620      	mov	r0, r4
 800cf62:	f000 fe8b 	bl	800dc7c <_Bfree>
 800cf66:	e6a8      	b.n	800ccba <_dtoa_r+0x67a>
 800cf68:	2700      	movs	r7, #0
 800cf6a:	463e      	mov	r6, r7
 800cf6c:	e7e1      	b.n	800cf32 <_dtoa_r+0x8f2>
 800cf6e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cf72:	463e      	mov	r6, r7
 800cf74:	e5a9      	b.n	800caca <_dtoa_r+0x48a>
 800cf76:	bf00      	nop
 800cf78:	40240000 	.word	0x40240000
 800cf7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf7e:	f8cd 9008 	str.w	r9, [sp, #8]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	f000 80fa 	beq.w	800d17c <_dtoa_r+0xb3c>
 800cf88:	2d00      	cmp	r5, #0
 800cf8a:	dd05      	ble.n	800cf98 <_dtoa_r+0x958>
 800cf8c:	4631      	mov	r1, r6
 800cf8e:	462a      	mov	r2, r5
 800cf90:	4620      	mov	r0, r4
 800cf92:	f001 f83f 	bl	800e014 <__lshift>
 800cf96:	4606      	mov	r6, r0
 800cf98:	9b07      	ldr	r3, [sp, #28]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d04c      	beq.n	800d038 <_dtoa_r+0x9f8>
 800cf9e:	6871      	ldr	r1, [r6, #4]
 800cfa0:	4620      	mov	r0, r4
 800cfa2:	f000 fe37 	bl	800dc14 <_Balloc>
 800cfa6:	6932      	ldr	r2, [r6, #16]
 800cfa8:	3202      	adds	r2, #2
 800cfaa:	4605      	mov	r5, r0
 800cfac:	0092      	lsls	r2, r2, #2
 800cfae:	f106 010c 	add.w	r1, r6, #12
 800cfb2:	300c      	adds	r0, #12
 800cfb4:	f7fd fc54 	bl	800a860 <memcpy>
 800cfb8:	2201      	movs	r2, #1
 800cfba:	4629      	mov	r1, r5
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	f001 f829 	bl	800e014 <__lshift>
 800cfc2:	9b00      	ldr	r3, [sp, #0]
 800cfc4:	f8cd b014 	str.w	fp, [sp, #20]
 800cfc8:	f003 0301 	and.w	r3, r3, #1
 800cfcc:	46b1      	mov	r9, r6
 800cfce:	9307      	str	r3, [sp, #28]
 800cfd0:	4606      	mov	r6, r0
 800cfd2:	4639      	mov	r1, r7
 800cfd4:	9804      	ldr	r0, [sp, #16]
 800cfd6:	f7ff faa5 	bl	800c524 <quorem>
 800cfda:	4649      	mov	r1, r9
 800cfdc:	4605      	mov	r5, r0
 800cfde:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800cfe2:	9804      	ldr	r0, [sp, #16]
 800cfe4:	f001 f86a 	bl	800e0bc <__mcmp>
 800cfe8:	4632      	mov	r2, r6
 800cfea:	9000      	str	r0, [sp, #0]
 800cfec:	4639      	mov	r1, r7
 800cfee:	4620      	mov	r0, r4
 800cff0:	f001 f87e 	bl	800e0f0 <__mdiff>
 800cff4:	68c3      	ldr	r3, [r0, #12]
 800cff6:	4602      	mov	r2, r0
 800cff8:	bb03      	cbnz	r3, 800d03c <_dtoa_r+0x9fc>
 800cffa:	4601      	mov	r1, r0
 800cffc:	9008      	str	r0, [sp, #32]
 800cffe:	9804      	ldr	r0, [sp, #16]
 800d000:	f001 f85c 	bl	800e0bc <__mcmp>
 800d004:	9a08      	ldr	r2, [sp, #32]
 800d006:	4603      	mov	r3, r0
 800d008:	4611      	mov	r1, r2
 800d00a:	4620      	mov	r0, r4
 800d00c:	9308      	str	r3, [sp, #32]
 800d00e:	f000 fe35 	bl	800dc7c <_Bfree>
 800d012:	9b08      	ldr	r3, [sp, #32]
 800d014:	b9a3      	cbnz	r3, 800d040 <_dtoa_r+0xa00>
 800d016:	9a06      	ldr	r2, [sp, #24]
 800d018:	b992      	cbnz	r2, 800d040 <_dtoa_r+0xa00>
 800d01a:	9a07      	ldr	r2, [sp, #28]
 800d01c:	b982      	cbnz	r2, 800d040 <_dtoa_r+0xa00>
 800d01e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d022:	d029      	beq.n	800d078 <_dtoa_r+0xa38>
 800d024:	9b00      	ldr	r3, [sp, #0]
 800d026:	2b00      	cmp	r3, #0
 800d028:	dd01      	ble.n	800d02e <_dtoa_r+0x9ee>
 800d02a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d02e:	9b05      	ldr	r3, [sp, #20]
 800d030:	1c5d      	adds	r5, r3, #1
 800d032:	f883 8000 	strb.w	r8, [r3]
 800d036:	e782      	b.n	800cf3e <_dtoa_r+0x8fe>
 800d038:	4630      	mov	r0, r6
 800d03a:	e7c2      	b.n	800cfc2 <_dtoa_r+0x982>
 800d03c:	2301      	movs	r3, #1
 800d03e:	e7e3      	b.n	800d008 <_dtoa_r+0x9c8>
 800d040:	9a00      	ldr	r2, [sp, #0]
 800d042:	2a00      	cmp	r2, #0
 800d044:	db04      	blt.n	800d050 <_dtoa_r+0xa10>
 800d046:	d125      	bne.n	800d094 <_dtoa_r+0xa54>
 800d048:	9a06      	ldr	r2, [sp, #24]
 800d04a:	bb1a      	cbnz	r2, 800d094 <_dtoa_r+0xa54>
 800d04c:	9a07      	ldr	r2, [sp, #28]
 800d04e:	bb0a      	cbnz	r2, 800d094 <_dtoa_r+0xa54>
 800d050:	2b00      	cmp	r3, #0
 800d052:	ddec      	ble.n	800d02e <_dtoa_r+0x9ee>
 800d054:	2201      	movs	r2, #1
 800d056:	9904      	ldr	r1, [sp, #16]
 800d058:	4620      	mov	r0, r4
 800d05a:	f000 ffdb 	bl	800e014 <__lshift>
 800d05e:	4639      	mov	r1, r7
 800d060:	9004      	str	r0, [sp, #16]
 800d062:	f001 f82b 	bl	800e0bc <__mcmp>
 800d066:	2800      	cmp	r0, #0
 800d068:	dc03      	bgt.n	800d072 <_dtoa_r+0xa32>
 800d06a:	d1e0      	bne.n	800d02e <_dtoa_r+0x9ee>
 800d06c:	f018 0f01 	tst.w	r8, #1
 800d070:	d0dd      	beq.n	800d02e <_dtoa_r+0x9ee>
 800d072:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d076:	d1d8      	bne.n	800d02a <_dtoa_r+0x9ea>
 800d078:	9b05      	ldr	r3, [sp, #20]
 800d07a:	9a05      	ldr	r2, [sp, #20]
 800d07c:	1c5d      	adds	r5, r3, #1
 800d07e:	2339      	movs	r3, #57	; 0x39
 800d080:	7013      	strb	r3, [r2, #0]
 800d082:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d086:	2b39      	cmp	r3, #57	; 0x39
 800d088:	f105 32ff 	add.w	r2, r5, #4294967295
 800d08c:	d04f      	beq.n	800d12e <_dtoa_r+0xaee>
 800d08e:	3301      	adds	r3, #1
 800d090:	7013      	strb	r3, [r2, #0]
 800d092:	e754      	b.n	800cf3e <_dtoa_r+0x8fe>
 800d094:	9a05      	ldr	r2, [sp, #20]
 800d096:	2b00      	cmp	r3, #0
 800d098:	f102 0501 	add.w	r5, r2, #1
 800d09c:	dd06      	ble.n	800d0ac <_dtoa_r+0xa6c>
 800d09e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d0a2:	d0e9      	beq.n	800d078 <_dtoa_r+0xa38>
 800d0a4:	f108 0801 	add.w	r8, r8, #1
 800d0a8:	9b05      	ldr	r3, [sp, #20]
 800d0aa:	e7c2      	b.n	800d032 <_dtoa_r+0x9f2>
 800d0ac:	9a02      	ldr	r2, [sp, #8]
 800d0ae:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d0b2:	eba5 030b 	sub.w	r3, r5, fp
 800d0b6:	4293      	cmp	r3, r2
 800d0b8:	d021      	beq.n	800d0fe <_dtoa_r+0xabe>
 800d0ba:	2300      	movs	r3, #0
 800d0bc:	220a      	movs	r2, #10
 800d0be:	9904      	ldr	r1, [sp, #16]
 800d0c0:	4620      	mov	r0, r4
 800d0c2:	f000 fdf2 	bl	800dcaa <__multadd>
 800d0c6:	45b1      	cmp	r9, r6
 800d0c8:	9004      	str	r0, [sp, #16]
 800d0ca:	f04f 0300 	mov.w	r3, #0
 800d0ce:	f04f 020a 	mov.w	r2, #10
 800d0d2:	4649      	mov	r1, r9
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	d105      	bne.n	800d0e4 <_dtoa_r+0xaa4>
 800d0d8:	f000 fde7 	bl	800dcaa <__multadd>
 800d0dc:	4681      	mov	r9, r0
 800d0de:	4606      	mov	r6, r0
 800d0e0:	9505      	str	r5, [sp, #20]
 800d0e2:	e776      	b.n	800cfd2 <_dtoa_r+0x992>
 800d0e4:	f000 fde1 	bl	800dcaa <__multadd>
 800d0e8:	4631      	mov	r1, r6
 800d0ea:	4681      	mov	r9, r0
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	220a      	movs	r2, #10
 800d0f0:	4620      	mov	r0, r4
 800d0f2:	f000 fdda 	bl	800dcaa <__multadd>
 800d0f6:	4606      	mov	r6, r0
 800d0f8:	e7f2      	b.n	800d0e0 <_dtoa_r+0xaa0>
 800d0fa:	f04f 0900 	mov.w	r9, #0
 800d0fe:	2201      	movs	r2, #1
 800d100:	9904      	ldr	r1, [sp, #16]
 800d102:	4620      	mov	r0, r4
 800d104:	f000 ff86 	bl	800e014 <__lshift>
 800d108:	4639      	mov	r1, r7
 800d10a:	9004      	str	r0, [sp, #16]
 800d10c:	f000 ffd6 	bl	800e0bc <__mcmp>
 800d110:	2800      	cmp	r0, #0
 800d112:	dcb6      	bgt.n	800d082 <_dtoa_r+0xa42>
 800d114:	d102      	bne.n	800d11c <_dtoa_r+0xadc>
 800d116:	f018 0f01 	tst.w	r8, #1
 800d11a:	d1b2      	bne.n	800d082 <_dtoa_r+0xa42>
 800d11c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d120:	2b30      	cmp	r3, #48	; 0x30
 800d122:	f105 32ff 	add.w	r2, r5, #4294967295
 800d126:	f47f af0a 	bne.w	800cf3e <_dtoa_r+0x8fe>
 800d12a:	4615      	mov	r5, r2
 800d12c:	e7f6      	b.n	800d11c <_dtoa_r+0xadc>
 800d12e:	4593      	cmp	fp, r2
 800d130:	d105      	bne.n	800d13e <_dtoa_r+0xafe>
 800d132:	2331      	movs	r3, #49	; 0x31
 800d134:	f10a 0a01 	add.w	sl, sl, #1
 800d138:	f88b 3000 	strb.w	r3, [fp]
 800d13c:	e6ff      	b.n	800cf3e <_dtoa_r+0x8fe>
 800d13e:	4615      	mov	r5, r2
 800d140:	e79f      	b.n	800d082 <_dtoa_r+0xa42>
 800d142:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d1a8 <_dtoa_r+0xb68>
 800d146:	e007      	b.n	800d158 <_dtoa_r+0xb18>
 800d148:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d14a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d1ac <_dtoa_r+0xb6c>
 800d14e:	b11b      	cbz	r3, 800d158 <_dtoa_r+0xb18>
 800d150:	f10b 0308 	add.w	r3, fp, #8
 800d154:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d156:	6013      	str	r3, [r2, #0]
 800d158:	4658      	mov	r0, fp
 800d15a:	b017      	add	sp, #92	; 0x5c
 800d15c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d160:	9b06      	ldr	r3, [sp, #24]
 800d162:	2b01      	cmp	r3, #1
 800d164:	f77f ae35 	ble.w	800cdd2 <_dtoa_r+0x792>
 800d168:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d16a:	9307      	str	r3, [sp, #28]
 800d16c:	e649      	b.n	800ce02 <_dtoa_r+0x7c2>
 800d16e:	9b02      	ldr	r3, [sp, #8]
 800d170:	2b00      	cmp	r3, #0
 800d172:	dc03      	bgt.n	800d17c <_dtoa_r+0xb3c>
 800d174:	9b06      	ldr	r3, [sp, #24]
 800d176:	2b02      	cmp	r3, #2
 800d178:	f73f aecc 	bgt.w	800cf14 <_dtoa_r+0x8d4>
 800d17c:	465d      	mov	r5, fp
 800d17e:	4639      	mov	r1, r7
 800d180:	9804      	ldr	r0, [sp, #16]
 800d182:	f7ff f9cf 	bl	800c524 <quorem>
 800d186:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d18a:	f805 8b01 	strb.w	r8, [r5], #1
 800d18e:	9a02      	ldr	r2, [sp, #8]
 800d190:	eba5 030b 	sub.w	r3, r5, fp
 800d194:	429a      	cmp	r2, r3
 800d196:	ddb0      	ble.n	800d0fa <_dtoa_r+0xaba>
 800d198:	2300      	movs	r3, #0
 800d19a:	220a      	movs	r2, #10
 800d19c:	9904      	ldr	r1, [sp, #16]
 800d19e:	4620      	mov	r0, r4
 800d1a0:	f000 fd83 	bl	800dcaa <__multadd>
 800d1a4:	9004      	str	r0, [sp, #16]
 800d1a6:	e7ea      	b.n	800d17e <_dtoa_r+0xb3e>
 800d1a8:	0800edc0 	.word	0x0800edc0
 800d1ac:	0800ee40 	.word	0x0800ee40

0800d1b0 <__sflush_r>:
 800d1b0:	898a      	ldrh	r2, [r1, #12]
 800d1b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1b6:	4605      	mov	r5, r0
 800d1b8:	0710      	lsls	r0, r2, #28
 800d1ba:	460c      	mov	r4, r1
 800d1bc:	d458      	bmi.n	800d270 <__sflush_r+0xc0>
 800d1be:	684b      	ldr	r3, [r1, #4]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	dc05      	bgt.n	800d1d0 <__sflush_r+0x20>
 800d1c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	dc02      	bgt.n	800d1d0 <__sflush_r+0x20>
 800d1ca:	2000      	movs	r0, #0
 800d1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d1d2:	2e00      	cmp	r6, #0
 800d1d4:	d0f9      	beq.n	800d1ca <__sflush_r+0x1a>
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d1dc:	682f      	ldr	r7, [r5, #0]
 800d1de:	6a21      	ldr	r1, [r4, #32]
 800d1e0:	602b      	str	r3, [r5, #0]
 800d1e2:	d032      	beq.n	800d24a <__sflush_r+0x9a>
 800d1e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d1e6:	89a3      	ldrh	r3, [r4, #12]
 800d1e8:	075a      	lsls	r2, r3, #29
 800d1ea:	d505      	bpl.n	800d1f8 <__sflush_r+0x48>
 800d1ec:	6863      	ldr	r3, [r4, #4]
 800d1ee:	1ac0      	subs	r0, r0, r3
 800d1f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d1f2:	b10b      	cbz	r3, 800d1f8 <__sflush_r+0x48>
 800d1f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d1f6:	1ac0      	subs	r0, r0, r3
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	4602      	mov	r2, r0
 800d1fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d1fe:	6a21      	ldr	r1, [r4, #32]
 800d200:	4628      	mov	r0, r5
 800d202:	47b0      	blx	r6
 800d204:	1c43      	adds	r3, r0, #1
 800d206:	89a3      	ldrh	r3, [r4, #12]
 800d208:	d106      	bne.n	800d218 <__sflush_r+0x68>
 800d20a:	6829      	ldr	r1, [r5, #0]
 800d20c:	291d      	cmp	r1, #29
 800d20e:	d848      	bhi.n	800d2a2 <__sflush_r+0xf2>
 800d210:	4a29      	ldr	r2, [pc, #164]	; (800d2b8 <__sflush_r+0x108>)
 800d212:	40ca      	lsrs	r2, r1
 800d214:	07d6      	lsls	r6, r2, #31
 800d216:	d544      	bpl.n	800d2a2 <__sflush_r+0xf2>
 800d218:	2200      	movs	r2, #0
 800d21a:	6062      	str	r2, [r4, #4]
 800d21c:	04d9      	lsls	r1, r3, #19
 800d21e:	6922      	ldr	r2, [r4, #16]
 800d220:	6022      	str	r2, [r4, #0]
 800d222:	d504      	bpl.n	800d22e <__sflush_r+0x7e>
 800d224:	1c42      	adds	r2, r0, #1
 800d226:	d101      	bne.n	800d22c <__sflush_r+0x7c>
 800d228:	682b      	ldr	r3, [r5, #0]
 800d22a:	b903      	cbnz	r3, 800d22e <__sflush_r+0x7e>
 800d22c:	6560      	str	r0, [r4, #84]	; 0x54
 800d22e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d230:	602f      	str	r7, [r5, #0]
 800d232:	2900      	cmp	r1, #0
 800d234:	d0c9      	beq.n	800d1ca <__sflush_r+0x1a>
 800d236:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d23a:	4299      	cmp	r1, r3
 800d23c:	d002      	beq.n	800d244 <__sflush_r+0x94>
 800d23e:	4628      	mov	r0, r5
 800d240:	f001 f8f6 	bl	800e430 <_free_r>
 800d244:	2000      	movs	r0, #0
 800d246:	6360      	str	r0, [r4, #52]	; 0x34
 800d248:	e7c0      	b.n	800d1cc <__sflush_r+0x1c>
 800d24a:	2301      	movs	r3, #1
 800d24c:	4628      	mov	r0, r5
 800d24e:	47b0      	blx	r6
 800d250:	1c41      	adds	r1, r0, #1
 800d252:	d1c8      	bne.n	800d1e6 <__sflush_r+0x36>
 800d254:	682b      	ldr	r3, [r5, #0]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d0c5      	beq.n	800d1e6 <__sflush_r+0x36>
 800d25a:	2b1d      	cmp	r3, #29
 800d25c:	d001      	beq.n	800d262 <__sflush_r+0xb2>
 800d25e:	2b16      	cmp	r3, #22
 800d260:	d101      	bne.n	800d266 <__sflush_r+0xb6>
 800d262:	602f      	str	r7, [r5, #0]
 800d264:	e7b1      	b.n	800d1ca <__sflush_r+0x1a>
 800d266:	89a3      	ldrh	r3, [r4, #12]
 800d268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d26c:	81a3      	strh	r3, [r4, #12]
 800d26e:	e7ad      	b.n	800d1cc <__sflush_r+0x1c>
 800d270:	690f      	ldr	r7, [r1, #16]
 800d272:	2f00      	cmp	r7, #0
 800d274:	d0a9      	beq.n	800d1ca <__sflush_r+0x1a>
 800d276:	0793      	lsls	r3, r2, #30
 800d278:	680e      	ldr	r6, [r1, #0]
 800d27a:	bf08      	it	eq
 800d27c:	694b      	ldreq	r3, [r1, #20]
 800d27e:	600f      	str	r7, [r1, #0]
 800d280:	bf18      	it	ne
 800d282:	2300      	movne	r3, #0
 800d284:	eba6 0807 	sub.w	r8, r6, r7
 800d288:	608b      	str	r3, [r1, #8]
 800d28a:	f1b8 0f00 	cmp.w	r8, #0
 800d28e:	dd9c      	ble.n	800d1ca <__sflush_r+0x1a>
 800d290:	4643      	mov	r3, r8
 800d292:	463a      	mov	r2, r7
 800d294:	6a21      	ldr	r1, [r4, #32]
 800d296:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d298:	4628      	mov	r0, r5
 800d29a:	47b0      	blx	r6
 800d29c:	2800      	cmp	r0, #0
 800d29e:	dc06      	bgt.n	800d2ae <__sflush_r+0xfe>
 800d2a0:	89a3      	ldrh	r3, [r4, #12]
 800d2a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2a6:	81a3      	strh	r3, [r4, #12]
 800d2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ac:	e78e      	b.n	800d1cc <__sflush_r+0x1c>
 800d2ae:	4407      	add	r7, r0
 800d2b0:	eba8 0800 	sub.w	r8, r8, r0
 800d2b4:	e7e9      	b.n	800d28a <__sflush_r+0xda>
 800d2b6:	bf00      	nop
 800d2b8:	20400001 	.word	0x20400001

0800d2bc <_fflush_r>:
 800d2bc:	b538      	push	{r3, r4, r5, lr}
 800d2be:	690b      	ldr	r3, [r1, #16]
 800d2c0:	4605      	mov	r5, r0
 800d2c2:	460c      	mov	r4, r1
 800d2c4:	b1db      	cbz	r3, 800d2fe <_fflush_r+0x42>
 800d2c6:	b118      	cbz	r0, 800d2d0 <_fflush_r+0x14>
 800d2c8:	6983      	ldr	r3, [r0, #24]
 800d2ca:	b90b      	cbnz	r3, 800d2d0 <_fflush_r+0x14>
 800d2cc:	f000 f860 	bl	800d390 <__sinit>
 800d2d0:	4b0c      	ldr	r3, [pc, #48]	; (800d304 <_fflush_r+0x48>)
 800d2d2:	429c      	cmp	r4, r3
 800d2d4:	d109      	bne.n	800d2ea <_fflush_r+0x2e>
 800d2d6:	686c      	ldr	r4, [r5, #4]
 800d2d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2dc:	b17b      	cbz	r3, 800d2fe <_fflush_r+0x42>
 800d2de:	4621      	mov	r1, r4
 800d2e0:	4628      	mov	r0, r5
 800d2e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2e6:	f7ff bf63 	b.w	800d1b0 <__sflush_r>
 800d2ea:	4b07      	ldr	r3, [pc, #28]	; (800d308 <_fflush_r+0x4c>)
 800d2ec:	429c      	cmp	r4, r3
 800d2ee:	d101      	bne.n	800d2f4 <_fflush_r+0x38>
 800d2f0:	68ac      	ldr	r4, [r5, #8]
 800d2f2:	e7f1      	b.n	800d2d8 <_fflush_r+0x1c>
 800d2f4:	4b05      	ldr	r3, [pc, #20]	; (800d30c <_fflush_r+0x50>)
 800d2f6:	429c      	cmp	r4, r3
 800d2f8:	bf08      	it	eq
 800d2fa:	68ec      	ldreq	r4, [r5, #12]
 800d2fc:	e7ec      	b.n	800d2d8 <_fflush_r+0x1c>
 800d2fe:	2000      	movs	r0, #0
 800d300:	bd38      	pop	{r3, r4, r5, pc}
 800d302:	bf00      	nop
 800d304:	0800ee70 	.word	0x0800ee70
 800d308:	0800ee90 	.word	0x0800ee90
 800d30c:	0800ee50 	.word	0x0800ee50

0800d310 <std>:
 800d310:	2300      	movs	r3, #0
 800d312:	b510      	push	{r4, lr}
 800d314:	4604      	mov	r4, r0
 800d316:	e9c0 3300 	strd	r3, r3, [r0]
 800d31a:	6083      	str	r3, [r0, #8]
 800d31c:	8181      	strh	r1, [r0, #12]
 800d31e:	6643      	str	r3, [r0, #100]	; 0x64
 800d320:	81c2      	strh	r2, [r0, #14]
 800d322:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d326:	6183      	str	r3, [r0, #24]
 800d328:	4619      	mov	r1, r3
 800d32a:	2208      	movs	r2, #8
 800d32c:	305c      	adds	r0, #92	; 0x5c
 800d32e:	f7fd faa2 	bl	800a876 <memset>
 800d332:	4b05      	ldr	r3, [pc, #20]	; (800d348 <std+0x38>)
 800d334:	6263      	str	r3, [r4, #36]	; 0x24
 800d336:	4b05      	ldr	r3, [pc, #20]	; (800d34c <std+0x3c>)
 800d338:	62a3      	str	r3, [r4, #40]	; 0x28
 800d33a:	4b05      	ldr	r3, [pc, #20]	; (800d350 <std+0x40>)
 800d33c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d33e:	4b05      	ldr	r3, [pc, #20]	; (800d354 <std+0x44>)
 800d340:	6224      	str	r4, [r4, #32]
 800d342:	6323      	str	r3, [r4, #48]	; 0x30
 800d344:	bd10      	pop	{r4, pc}
 800d346:	bf00      	nop
 800d348:	0800eac5 	.word	0x0800eac5
 800d34c:	0800eae7 	.word	0x0800eae7
 800d350:	0800eb1f 	.word	0x0800eb1f
 800d354:	0800eb43 	.word	0x0800eb43

0800d358 <_cleanup_r>:
 800d358:	4901      	ldr	r1, [pc, #4]	; (800d360 <_cleanup_r+0x8>)
 800d35a:	f000 b885 	b.w	800d468 <_fwalk_reent>
 800d35e:	bf00      	nop
 800d360:	0800d2bd 	.word	0x0800d2bd

0800d364 <__sfmoreglue>:
 800d364:	b570      	push	{r4, r5, r6, lr}
 800d366:	1e4a      	subs	r2, r1, #1
 800d368:	2568      	movs	r5, #104	; 0x68
 800d36a:	4355      	muls	r5, r2
 800d36c:	460e      	mov	r6, r1
 800d36e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d372:	f001 f8ab 	bl	800e4cc <_malloc_r>
 800d376:	4604      	mov	r4, r0
 800d378:	b140      	cbz	r0, 800d38c <__sfmoreglue+0x28>
 800d37a:	2100      	movs	r1, #0
 800d37c:	e9c0 1600 	strd	r1, r6, [r0]
 800d380:	300c      	adds	r0, #12
 800d382:	60a0      	str	r0, [r4, #8]
 800d384:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d388:	f7fd fa75 	bl	800a876 <memset>
 800d38c:	4620      	mov	r0, r4
 800d38e:	bd70      	pop	{r4, r5, r6, pc}

0800d390 <__sinit>:
 800d390:	6983      	ldr	r3, [r0, #24]
 800d392:	b510      	push	{r4, lr}
 800d394:	4604      	mov	r4, r0
 800d396:	bb33      	cbnz	r3, 800d3e6 <__sinit+0x56>
 800d398:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d39c:	6503      	str	r3, [r0, #80]	; 0x50
 800d39e:	4b12      	ldr	r3, [pc, #72]	; (800d3e8 <__sinit+0x58>)
 800d3a0:	4a12      	ldr	r2, [pc, #72]	; (800d3ec <__sinit+0x5c>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	6282      	str	r2, [r0, #40]	; 0x28
 800d3a6:	4298      	cmp	r0, r3
 800d3a8:	bf04      	itt	eq
 800d3aa:	2301      	moveq	r3, #1
 800d3ac:	6183      	streq	r3, [r0, #24]
 800d3ae:	f000 f81f 	bl	800d3f0 <__sfp>
 800d3b2:	6060      	str	r0, [r4, #4]
 800d3b4:	4620      	mov	r0, r4
 800d3b6:	f000 f81b 	bl	800d3f0 <__sfp>
 800d3ba:	60a0      	str	r0, [r4, #8]
 800d3bc:	4620      	mov	r0, r4
 800d3be:	f000 f817 	bl	800d3f0 <__sfp>
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	60e0      	str	r0, [r4, #12]
 800d3c6:	2104      	movs	r1, #4
 800d3c8:	6860      	ldr	r0, [r4, #4]
 800d3ca:	f7ff ffa1 	bl	800d310 <std>
 800d3ce:	2201      	movs	r2, #1
 800d3d0:	2109      	movs	r1, #9
 800d3d2:	68a0      	ldr	r0, [r4, #8]
 800d3d4:	f7ff ff9c 	bl	800d310 <std>
 800d3d8:	2202      	movs	r2, #2
 800d3da:	2112      	movs	r1, #18
 800d3dc:	68e0      	ldr	r0, [r4, #12]
 800d3de:	f7ff ff97 	bl	800d310 <std>
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	61a3      	str	r3, [r4, #24]
 800d3e6:	bd10      	pop	{r4, pc}
 800d3e8:	0800edac 	.word	0x0800edac
 800d3ec:	0800d359 	.word	0x0800d359

0800d3f0 <__sfp>:
 800d3f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3f2:	4b1b      	ldr	r3, [pc, #108]	; (800d460 <__sfp+0x70>)
 800d3f4:	681e      	ldr	r6, [r3, #0]
 800d3f6:	69b3      	ldr	r3, [r6, #24]
 800d3f8:	4607      	mov	r7, r0
 800d3fa:	b913      	cbnz	r3, 800d402 <__sfp+0x12>
 800d3fc:	4630      	mov	r0, r6
 800d3fe:	f7ff ffc7 	bl	800d390 <__sinit>
 800d402:	3648      	adds	r6, #72	; 0x48
 800d404:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d408:	3b01      	subs	r3, #1
 800d40a:	d503      	bpl.n	800d414 <__sfp+0x24>
 800d40c:	6833      	ldr	r3, [r6, #0]
 800d40e:	b133      	cbz	r3, 800d41e <__sfp+0x2e>
 800d410:	6836      	ldr	r6, [r6, #0]
 800d412:	e7f7      	b.n	800d404 <__sfp+0x14>
 800d414:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d418:	b16d      	cbz	r5, 800d436 <__sfp+0x46>
 800d41a:	3468      	adds	r4, #104	; 0x68
 800d41c:	e7f4      	b.n	800d408 <__sfp+0x18>
 800d41e:	2104      	movs	r1, #4
 800d420:	4638      	mov	r0, r7
 800d422:	f7ff ff9f 	bl	800d364 <__sfmoreglue>
 800d426:	6030      	str	r0, [r6, #0]
 800d428:	2800      	cmp	r0, #0
 800d42a:	d1f1      	bne.n	800d410 <__sfp+0x20>
 800d42c:	230c      	movs	r3, #12
 800d42e:	603b      	str	r3, [r7, #0]
 800d430:	4604      	mov	r4, r0
 800d432:	4620      	mov	r0, r4
 800d434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d436:	4b0b      	ldr	r3, [pc, #44]	; (800d464 <__sfp+0x74>)
 800d438:	6665      	str	r5, [r4, #100]	; 0x64
 800d43a:	e9c4 5500 	strd	r5, r5, [r4]
 800d43e:	60a5      	str	r5, [r4, #8]
 800d440:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d444:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800d448:	2208      	movs	r2, #8
 800d44a:	4629      	mov	r1, r5
 800d44c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d450:	f7fd fa11 	bl	800a876 <memset>
 800d454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d45c:	e7e9      	b.n	800d432 <__sfp+0x42>
 800d45e:	bf00      	nop
 800d460:	0800edac 	.word	0x0800edac
 800d464:	ffff0001 	.word	0xffff0001

0800d468 <_fwalk_reent>:
 800d468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d46c:	4680      	mov	r8, r0
 800d46e:	4689      	mov	r9, r1
 800d470:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d474:	2600      	movs	r6, #0
 800d476:	b914      	cbnz	r4, 800d47e <_fwalk_reent+0x16>
 800d478:	4630      	mov	r0, r6
 800d47a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d47e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800d482:	3f01      	subs	r7, #1
 800d484:	d501      	bpl.n	800d48a <_fwalk_reent+0x22>
 800d486:	6824      	ldr	r4, [r4, #0]
 800d488:	e7f5      	b.n	800d476 <_fwalk_reent+0xe>
 800d48a:	89ab      	ldrh	r3, [r5, #12]
 800d48c:	2b01      	cmp	r3, #1
 800d48e:	d907      	bls.n	800d4a0 <_fwalk_reent+0x38>
 800d490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d494:	3301      	adds	r3, #1
 800d496:	d003      	beq.n	800d4a0 <_fwalk_reent+0x38>
 800d498:	4629      	mov	r1, r5
 800d49a:	4640      	mov	r0, r8
 800d49c:	47c8      	blx	r9
 800d49e:	4306      	orrs	r6, r0
 800d4a0:	3568      	adds	r5, #104	; 0x68
 800d4a2:	e7ee      	b.n	800d482 <_fwalk_reent+0x1a>

0800d4a4 <rshift>:
 800d4a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4a6:	6906      	ldr	r6, [r0, #16]
 800d4a8:	114b      	asrs	r3, r1, #5
 800d4aa:	429e      	cmp	r6, r3
 800d4ac:	f100 0414 	add.w	r4, r0, #20
 800d4b0:	dd30      	ble.n	800d514 <rshift+0x70>
 800d4b2:	f011 011f 	ands.w	r1, r1, #31
 800d4b6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800d4ba:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800d4be:	d108      	bne.n	800d4d2 <rshift+0x2e>
 800d4c0:	4621      	mov	r1, r4
 800d4c2:	42b2      	cmp	r2, r6
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	d211      	bcs.n	800d4ec <rshift+0x48>
 800d4c8:	f852 3b04 	ldr.w	r3, [r2], #4
 800d4cc:	f841 3b04 	str.w	r3, [r1], #4
 800d4d0:	e7f7      	b.n	800d4c2 <rshift+0x1e>
 800d4d2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800d4d6:	f1c1 0c20 	rsb	ip, r1, #32
 800d4da:	40cd      	lsrs	r5, r1
 800d4dc:	3204      	adds	r2, #4
 800d4de:	4623      	mov	r3, r4
 800d4e0:	42b2      	cmp	r2, r6
 800d4e2:	4617      	mov	r7, r2
 800d4e4:	d30c      	bcc.n	800d500 <rshift+0x5c>
 800d4e6:	601d      	str	r5, [r3, #0]
 800d4e8:	b105      	cbz	r5, 800d4ec <rshift+0x48>
 800d4ea:	3304      	adds	r3, #4
 800d4ec:	1b1a      	subs	r2, r3, r4
 800d4ee:	42a3      	cmp	r3, r4
 800d4f0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d4f4:	bf08      	it	eq
 800d4f6:	2300      	moveq	r3, #0
 800d4f8:	6102      	str	r2, [r0, #16]
 800d4fa:	bf08      	it	eq
 800d4fc:	6143      	streq	r3, [r0, #20]
 800d4fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d500:	683f      	ldr	r7, [r7, #0]
 800d502:	fa07 f70c 	lsl.w	r7, r7, ip
 800d506:	433d      	orrs	r5, r7
 800d508:	f843 5b04 	str.w	r5, [r3], #4
 800d50c:	f852 5b04 	ldr.w	r5, [r2], #4
 800d510:	40cd      	lsrs	r5, r1
 800d512:	e7e5      	b.n	800d4e0 <rshift+0x3c>
 800d514:	4623      	mov	r3, r4
 800d516:	e7e9      	b.n	800d4ec <rshift+0x48>

0800d518 <__hexdig_fun>:
 800d518:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d51c:	2b09      	cmp	r3, #9
 800d51e:	d802      	bhi.n	800d526 <__hexdig_fun+0xe>
 800d520:	3820      	subs	r0, #32
 800d522:	b2c0      	uxtb	r0, r0
 800d524:	4770      	bx	lr
 800d526:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d52a:	2b05      	cmp	r3, #5
 800d52c:	d801      	bhi.n	800d532 <__hexdig_fun+0x1a>
 800d52e:	3847      	subs	r0, #71	; 0x47
 800d530:	e7f7      	b.n	800d522 <__hexdig_fun+0xa>
 800d532:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d536:	2b05      	cmp	r3, #5
 800d538:	d801      	bhi.n	800d53e <__hexdig_fun+0x26>
 800d53a:	3827      	subs	r0, #39	; 0x27
 800d53c:	e7f1      	b.n	800d522 <__hexdig_fun+0xa>
 800d53e:	2000      	movs	r0, #0
 800d540:	4770      	bx	lr

0800d542 <__gethex>:
 800d542:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d546:	b08b      	sub	sp, #44	; 0x2c
 800d548:	468a      	mov	sl, r1
 800d54a:	9002      	str	r0, [sp, #8]
 800d54c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d54e:	9306      	str	r3, [sp, #24]
 800d550:	4690      	mov	r8, r2
 800d552:	f000 fad0 	bl	800daf6 <__localeconv_l>
 800d556:	6803      	ldr	r3, [r0, #0]
 800d558:	9303      	str	r3, [sp, #12]
 800d55a:	4618      	mov	r0, r3
 800d55c:	f7f2 fe38 	bl	80001d0 <strlen>
 800d560:	9b03      	ldr	r3, [sp, #12]
 800d562:	9001      	str	r0, [sp, #4]
 800d564:	4403      	add	r3, r0
 800d566:	f04f 0b00 	mov.w	fp, #0
 800d56a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d56e:	9307      	str	r3, [sp, #28]
 800d570:	f8da 3000 	ldr.w	r3, [sl]
 800d574:	3302      	adds	r3, #2
 800d576:	461f      	mov	r7, r3
 800d578:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d57c:	2830      	cmp	r0, #48	; 0x30
 800d57e:	d06c      	beq.n	800d65a <__gethex+0x118>
 800d580:	f7ff ffca 	bl	800d518 <__hexdig_fun>
 800d584:	4604      	mov	r4, r0
 800d586:	2800      	cmp	r0, #0
 800d588:	d16a      	bne.n	800d660 <__gethex+0x11e>
 800d58a:	9a01      	ldr	r2, [sp, #4]
 800d58c:	9903      	ldr	r1, [sp, #12]
 800d58e:	4638      	mov	r0, r7
 800d590:	f001 fadb 	bl	800eb4a <strncmp>
 800d594:	2800      	cmp	r0, #0
 800d596:	d166      	bne.n	800d666 <__gethex+0x124>
 800d598:	9b01      	ldr	r3, [sp, #4]
 800d59a:	5cf8      	ldrb	r0, [r7, r3]
 800d59c:	18fe      	adds	r6, r7, r3
 800d59e:	f7ff ffbb 	bl	800d518 <__hexdig_fun>
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	d062      	beq.n	800d66c <__gethex+0x12a>
 800d5a6:	4633      	mov	r3, r6
 800d5a8:	7818      	ldrb	r0, [r3, #0]
 800d5aa:	2830      	cmp	r0, #48	; 0x30
 800d5ac:	461f      	mov	r7, r3
 800d5ae:	f103 0301 	add.w	r3, r3, #1
 800d5b2:	d0f9      	beq.n	800d5a8 <__gethex+0x66>
 800d5b4:	f7ff ffb0 	bl	800d518 <__hexdig_fun>
 800d5b8:	fab0 f580 	clz	r5, r0
 800d5bc:	096d      	lsrs	r5, r5, #5
 800d5be:	4634      	mov	r4, r6
 800d5c0:	f04f 0b01 	mov.w	fp, #1
 800d5c4:	463a      	mov	r2, r7
 800d5c6:	4616      	mov	r6, r2
 800d5c8:	3201      	adds	r2, #1
 800d5ca:	7830      	ldrb	r0, [r6, #0]
 800d5cc:	f7ff ffa4 	bl	800d518 <__hexdig_fun>
 800d5d0:	2800      	cmp	r0, #0
 800d5d2:	d1f8      	bne.n	800d5c6 <__gethex+0x84>
 800d5d4:	9a01      	ldr	r2, [sp, #4]
 800d5d6:	9903      	ldr	r1, [sp, #12]
 800d5d8:	4630      	mov	r0, r6
 800d5da:	f001 fab6 	bl	800eb4a <strncmp>
 800d5de:	b950      	cbnz	r0, 800d5f6 <__gethex+0xb4>
 800d5e0:	b954      	cbnz	r4, 800d5f8 <__gethex+0xb6>
 800d5e2:	9b01      	ldr	r3, [sp, #4]
 800d5e4:	18f4      	adds	r4, r6, r3
 800d5e6:	4622      	mov	r2, r4
 800d5e8:	4616      	mov	r6, r2
 800d5ea:	3201      	adds	r2, #1
 800d5ec:	7830      	ldrb	r0, [r6, #0]
 800d5ee:	f7ff ff93 	bl	800d518 <__hexdig_fun>
 800d5f2:	2800      	cmp	r0, #0
 800d5f4:	d1f8      	bne.n	800d5e8 <__gethex+0xa6>
 800d5f6:	b10c      	cbz	r4, 800d5fc <__gethex+0xba>
 800d5f8:	1ba4      	subs	r4, r4, r6
 800d5fa:	00a4      	lsls	r4, r4, #2
 800d5fc:	7833      	ldrb	r3, [r6, #0]
 800d5fe:	2b50      	cmp	r3, #80	; 0x50
 800d600:	d001      	beq.n	800d606 <__gethex+0xc4>
 800d602:	2b70      	cmp	r3, #112	; 0x70
 800d604:	d140      	bne.n	800d688 <__gethex+0x146>
 800d606:	7873      	ldrb	r3, [r6, #1]
 800d608:	2b2b      	cmp	r3, #43	; 0x2b
 800d60a:	d031      	beq.n	800d670 <__gethex+0x12e>
 800d60c:	2b2d      	cmp	r3, #45	; 0x2d
 800d60e:	d033      	beq.n	800d678 <__gethex+0x136>
 800d610:	1c71      	adds	r1, r6, #1
 800d612:	f04f 0900 	mov.w	r9, #0
 800d616:	7808      	ldrb	r0, [r1, #0]
 800d618:	f7ff ff7e 	bl	800d518 <__hexdig_fun>
 800d61c:	1e43      	subs	r3, r0, #1
 800d61e:	b2db      	uxtb	r3, r3
 800d620:	2b18      	cmp	r3, #24
 800d622:	d831      	bhi.n	800d688 <__gethex+0x146>
 800d624:	f1a0 0210 	sub.w	r2, r0, #16
 800d628:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d62c:	f7ff ff74 	bl	800d518 <__hexdig_fun>
 800d630:	1e43      	subs	r3, r0, #1
 800d632:	b2db      	uxtb	r3, r3
 800d634:	2b18      	cmp	r3, #24
 800d636:	d922      	bls.n	800d67e <__gethex+0x13c>
 800d638:	f1b9 0f00 	cmp.w	r9, #0
 800d63c:	d000      	beq.n	800d640 <__gethex+0xfe>
 800d63e:	4252      	negs	r2, r2
 800d640:	4414      	add	r4, r2
 800d642:	f8ca 1000 	str.w	r1, [sl]
 800d646:	b30d      	cbz	r5, 800d68c <__gethex+0x14a>
 800d648:	f1bb 0f00 	cmp.w	fp, #0
 800d64c:	bf0c      	ite	eq
 800d64e:	2706      	moveq	r7, #6
 800d650:	2700      	movne	r7, #0
 800d652:	4638      	mov	r0, r7
 800d654:	b00b      	add	sp, #44	; 0x2c
 800d656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d65a:	f10b 0b01 	add.w	fp, fp, #1
 800d65e:	e78a      	b.n	800d576 <__gethex+0x34>
 800d660:	2500      	movs	r5, #0
 800d662:	462c      	mov	r4, r5
 800d664:	e7ae      	b.n	800d5c4 <__gethex+0x82>
 800d666:	463e      	mov	r6, r7
 800d668:	2501      	movs	r5, #1
 800d66a:	e7c7      	b.n	800d5fc <__gethex+0xba>
 800d66c:	4604      	mov	r4, r0
 800d66e:	e7fb      	b.n	800d668 <__gethex+0x126>
 800d670:	f04f 0900 	mov.w	r9, #0
 800d674:	1cb1      	adds	r1, r6, #2
 800d676:	e7ce      	b.n	800d616 <__gethex+0xd4>
 800d678:	f04f 0901 	mov.w	r9, #1
 800d67c:	e7fa      	b.n	800d674 <__gethex+0x132>
 800d67e:	230a      	movs	r3, #10
 800d680:	fb03 0202 	mla	r2, r3, r2, r0
 800d684:	3a10      	subs	r2, #16
 800d686:	e7cf      	b.n	800d628 <__gethex+0xe6>
 800d688:	4631      	mov	r1, r6
 800d68a:	e7da      	b.n	800d642 <__gethex+0x100>
 800d68c:	1bf3      	subs	r3, r6, r7
 800d68e:	3b01      	subs	r3, #1
 800d690:	4629      	mov	r1, r5
 800d692:	2b07      	cmp	r3, #7
 800d694:	dc49      	bgt.n	800d72a <__gethex+0x1e8>
 800d696:	9802      	ldr	r0, [sp, #8]
 800d698:	f000 fabc 	bl	800dc14 <_Balloc>
 800d69c:	9b01      	ldr	r3, [sp, #4]
 800d69e:	f100 0914 	add.w	r9, r0, #20
 800d6a2:	f04f 0b00 	mov.w	fp, #0
 800d6a6:	f1c3 0301 	rsb	r3, r3, #1
 800d6aa:	4605      	mov	r5, r0
 800d6ac:	f8cd 9010 	str.w	r9, [sp, #16]
 800d6b0:	46da      	mov	sl, fp
 800d6b2:	9308      	str	r3, [sp, #32]
 800d6b4:	42b7      	cmp	r7, r6
 800d6b6:	d33b      	bcc.n	800d730 <__gethex+0x1ee>
 800d6b8:	9804      	ldr	r0, [sp, #16]
 800d6ba:	f840 ab04 	str.w	sl, [r0], #4
 800d6be:	eba0 0009 	sub.w	r0, r0, r9
 800d6c2:	1080      	asrs	r0, r0, #2
 800d6c4:	6128      	str	r0, [r5, #16]
 800d6c6:	0147      	lsls	r7, r0, #5
 800d6c8:	4650      	mov	r0, sl
 800d6ca:	f000 fb67 	bl	800dd9c <__hi0bits>
 800d6ce:	f8d8 6000 	ldr.w	r6, [r8]
 800d6d2:	1a3f      	subs	r7, r7, r0
 800d6d4:	42b7      	cmp	r7, r6
 800d6d6:	dd64      	ble.n	800d7a2 <__gethex+0x260>
 800d6d8:	1bbf      	subs	r7, r7, r6
 800d6da:	4639      	mov	r1, r7
 800d6dc:	4628      	mov	r0, r5
 800d6de:	f000 fe77 	bl	800e3d0 <__any_on>
 800d6e2:	4682      	mov	sl, r0
 800d6e4:	b178      	cbz	r0, 800d706 <__gethex+0x1c4>
 800d6e6:	1e7b      	subs	r3, r7, #1
 800d6e8:	1159      	asrs	r1, r3, #5
 800d6ea:	f003 021f 	and.w	r2, r3, #31
 800d6ee:	f04f 0a01 	mov.w	sl, #1
 800d6f2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d6f6:	fa0a f202 	lsl.w	r2, sl, r2
 800d6fa:	420a      	tst	r2, r1
 800d6fc:	d003      	beq.n	800d706 <__gethex+0x1c4>
 800d6fe:	4553      	cmp	r3, sl
 800d700:	dc46      	bgt.n	800d790 <__gethex+0x24e>
 800d702:	f04f 0a02 	mov.w	sl, #2
 800d706:	4639      	mov	r1, r7
 800d708:	4628      	mov	r0, r5
 800d70a:	f7ff fecb 	bl	800d4a4 <rshift>
 800d70e:	443c      	add	r4, r7
 800d710:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d714:	42a3      	cmp	r3, r4
 800d716:	da52      	bge.n	800d7be <__gethex+0x27c>
 800d718:	4629      	mov	r1, r5
 800d71a:	9802      	ldr	r0, [sp, #8]
 800d71c:	f000 faae 	bl	800dc7c <_Bfree>
 800d720:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d722:	2300      	movs	r3, #0
 800d724:	6013      	str	r3, [r2, #0]
 800d726:	27a3      	movs	r7, #163	; 0xa3
 800d728:	e793      	b.n	800d652 <__gethex+0x110>
 800d72a:	3101      	adds	r1, #1
 800d72c:	105b      	asrs	r3, r3, #1
 800d72e:	e7b0      	b.n	800d692 <__gethex+0x150>
 800d730:	1e73      	subs	r3, r6, #1
 800d732:	9305      	str	r3, [sp, #20]
 800d734:	9a07      	ldr	r2, [sp, #28]
 800d736:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d73a:	4293      	cmp	r3, r2
 800d73c:	d018      	beq.n	800d770 <__gethex+0x22e>
 800d73e:	f1bb 0f20 	cmp.w	fp, #32
 800d742:	d107      	bne.n	800d754 <__gethex+0x212>
 800d744:	9b04      	ldr	r3, [sp, #16]
 800d746:	f8c3 a000 	str.w	sl, [r3]
 800d74a:	3304      	adds	r3, #4
 800d74c:	f04f 0a00 	mov.w	sl, #0
 800d750:	9304      	str	r3, [sp, #16]
 800d752:	46d3      	mov	fp, sl
 800d754:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d758:	f7ff fede 	bl	800d518 <__hexdig_fun>
 800d75c:	f000 000f 	and.w	r0, r0, #15
 800d760:	fa00 f00b 	lsl.w	r0, r0, fp
 800d764:	ea4a 0a00 	orr.w	sl, sl, r0
 800d768:	f10b 0b04 	add.w	fp, fp, #4
 800d76c:	9b05      	ldr	r3, [sp, #20]
 800d76e:	e00d      	b.n	800d78c <__gethex+0x24a>
 800d770:	9b05      	ldr	r3, [sp, #20]
 800d772:	9a08      	ldr	r2, [sp, #32]
 800d774:	4413      	add	r3, r2
 800d776:	42bb      	cmp	r3, r7
 800d778:	d3e1      	bcc.n	800d73e <__gethex+0x1fc>
 800d77a:	4618      	mov	r0, r3
 800d77c:	9a01      	ldr	r2, [sp, #4]
 800d77e:	9903      	ldr	r1, [sp, #12]
 800d780:	9309      	str	r3, [sp, #36]	; 0x24
 800d782:	f001 f9e2 	bl	800eb4a <strncmp>
 800d786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d788:	2800      	cmp	r0, #0
 800d78a:	d1d8      	bne.n	800d73e <__gethex+0x1fc>
 800d78c:	461e      	mov	r6, r3
 800d78e:	e791      	b.n	800d6b4 <__gethex+0x172>
 800d790:	1eb9      	subs	r1, r7, #2
 800d792:	4628      	mov	r0, r5
 800d794:	f000 fe1c 	bl	800e3d0 <__any_on>
 800d798:	2800      	cmp	r0, #0
 800d79a:	d0b2      	beq.n	800d702 <__gethex+0x1c0>
 800d79c:	f04f 0a03 	mov.w	sl, #3
 800d7a0:	e7b1      	b.n	800d706 <__gethex+0x1c4>
 800d7a2:	da09      	bge.n	800d7b8 <__gethex+0x276>
 800d7a4:	1bf7      	subs	r7, r6, r7
 800d7a6:	4629      	mov	r1, r5
 800d7a8:	463a      	mov	r2, r7
 800d7aa:	9802      	ldr	r0, [sp, #8]
 800d7ac:	f000 fc32 	bl	800e014 <__lshift>
 800d7b0:	1be4      	subs	r4, r4, r7
 800d7b2:	4605      	mov	r5, r0
 800d7b4:	f100 0914 	add.w	r9, r0, #20
 800d7b8:	f04f 0a00 	mov.w	sl, #0
 800d7bc:	e7a8      	b.n	800d710 <__gethex+0x1ce>
 800d7be:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d7c2:	42a0      	cmp	r0, r4
 800d7c4:	dd6a      	ble.n	800d89c <__gethex+0x35a>
 800d7c6:	1b04      	subs	r4, r0, r4
 800d7c8:	42a6      	cmp	r6, r4
 800d7ca:	dc2e      	bgt.n	800d82a <__gethex+0x2e8>
 800d7cc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d7d0:	2b02      	cmp	r3, #2
 800d7d2:	d022      	beq.n	800d81a <__gethex+0x2d8>
 800d7d4:	2b03      	cmp	r3, #3
 800d7d6:	d024      	beq.n	800d822 <__gethex+0x2e0>
 800d7d8:	2b01      	cmp	r3, #1
 800d7da:	d115      	bne.n	800d808 <__gethex+0x2c6>
 800d7dc:	42a6      	cmp	r6, r4
 800d7de:	d113      	bne.n	800d808 <__gethex+0x2c6>
 800d7e0:	2e01      	cmp	r6, #1
 800d7e2:	dc0b      	bgt.n	800d7fc <__gethex+0x2ba>
 800d7e4:	9a06      	ldr	r2, [sp, #24]
 800d7e6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d7ea:	6013      	str	r3, [r2, #0]
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	612b      	str	r3, [r5, #16]
 800d7f0:	f8c9 3000 	str.w	r3, [r9]
 800d7f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d7f6:	2762      	movs	r7, #98	; 0x62
 800d7f8:	601d      	str	r5, [r3, #0]
 800d7fa:	e72a      	b.n	800d652 <__gethex+0x110>
 800d7fc:	1e71      	subs	r1, r6, #1
 800d7fe:	4628      	mov	r0, r5
 800d800:	f000 fde6 	bl	800e3d0 <__any_on>
 800d804:	2800      	cmp	r0, #0
 800d806:	d1ed      	bne.n	800d7e4 <__gethex+0x2a2>
 800d808:	4629      	mov	r1, r5
 800d80a:	9802      	ldr	r0, [sp, #8]
 800d80c:	f000 fa36 	bl	800dc7c <_Bfree>
 800d810:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d812:	2300      	movs	r3, #0
 800d814:	6013      	str	r3, [r2, #0]
 800d816:	2750      	movs	r7, #80	; 0x50
 800d818:	e71b      	b.n	800d652 <__gethex+0x110>
 800d81a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d0e1      	beq.n	800d7e4 <__gethex+0x2a2>
 800d820:	e7f2      	b.n	800d808 <__gethex+0x2c6>
 800d822:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d824:	2b00      	cmp	r3, #0
 800d826:	d1dd      	bne.n	800d7e4 <__gethex+0x2a2>
 800d828:	e7ee      	b.n	800d808 <__gethex+0x2c6>
 800d82a:	1e67      	subs	r7, r4, #1
 800d82c:	f1ba 0f00 	cmp.w	sl, #0
 800d830:	d131      	bne.n	800d896 <__gethex+0x354>
 800d832:	b127      	cbz	r7, 800d83e <__gethex+0x2fc>
 800d834:	4639      	mov	r1, r7
 800d836:	4628      	mov	r0, r5
 800d838:	f000 fdca 	bl	800e3d0 <__any_on>
 800d83c:	4682      	mov	sl, r0
 800d83e:	117a      	asrs	r2, r7, #5
 800d840:	2301      	movs	r3, #1
 800d842:	f007 071f 	and.w	r7, r7, #31
 800d846:	fa03 f707 	lsl.w	r7, r3, r7
 800d84a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800d84e:	4621      	mov	r1, r4
 800d850:	421f      	tst	r7, r3
 800d852:	4628      	mov	r0, r5
 800d854:	bf18      	it	ne
 800d856:	f04a 0a02 	orrne.w	sl, sl, #2
 800d85a:	1b36      	subs	r6, r6, r4
 800d85c:	f7ff fe22 	bl	800d4a4 <rshift>
 800d860:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800d864:	2702      	movs	r7, #2
 800d866:	f1ba 0f00 	cmp.w	sl, #0
 800d86a:	d048      	beq.n	800d8fe <__gethex+0x3bc>
 800d86c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d870:	2b02      	cmp	r3, #2
 800d872:	d015      	beq.n	800d8a0 <__gethex+0x35e>
 800d874:	2b03      	cmp	r3, #3
 800d876:	d017      	beq.n	800d8a8 <__gethex+0x366>
 800d878:	2b01      	cmp	r3, #1
 800d87a:	d109      	bne.n	800d890 <__gethex+0x34e>
 800d87c:	f01a 0f02 	tst.w	sl, #2
 800d880:	d006      	beq.n	800d890 <__gethex+0x34e>
 800d882:	f8d9 3000 	ldr.w	r3, [r9]
 800d886:	ea4a 0a03 	orr.w	sl, sl, r3
 800d88a:	f01a 0f01 	tst.w	sl, #1
 800d88e:	d10e      	bne.n	800d8ae <__gethex+0x36c>
 800d890:	f047 0710 	orr.w	r7, r7, #16
 800d894:	e033      	b.n	800d8fe <__gethex+0x3bc>
 800d896:	f04f 0a01 	mov.w	sl, #1
 800d89a:	e7d0      	b.n	800d83e <__gethex+0x2fc>
 800d89c:	2701      	movs	r7, #1
 800d89e:	e7e2      	b.n	800d866 <__gethex+0x324>
 800d8a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d8a2:	f1c3 0301 	rsb	r3, r3, #1
 800d8a6:	9315      	str	r3, [sp, #84]	; 0x54
 800d8a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d0f0      	beq.n	800d890 <__gethex+0x34e>
 800d8ae:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800d8b2:	f105 0314 	add.w	r3, r5, #20
 800d8b6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800d8ba:	eb03 010a 	add.w	r1, r3, sl
 800d8be:	f04f 0c00 	mov.w	ip, #0
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8c8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d8cc:	d01c      	beq.n	800d908 <__gethex+0x3c6>
 800d8ce:	3201      	adds	r2, #1
 800d8d0:	6002      	str	r2, [r0, #0]
 800d8d2:	2f02      	cmp	r7, #2
 800d8d4:	f105 0314 	add.w	r3, r5, #20
 800d8d8:	d138      	bne.n	800d94c <__gethex+0x40a>
 800d8da:	f8d8 2000 	ldr.w	r2, [r8]
 800d8de:	3a01      	subs	r2, #1
 800d8e0:	42b2      	cmp	r2, r6
 800d8e2:	d10a      	bne.n	800d8fa <__gethex+0x3b8>
 800d8e4:	1171      	asrs	r1, r6, #5
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	f006 061f 	and.w	r6, r6, #31
 800d8ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d8f0:	fa02 f606 	lsl.w	r6, r2, r6
 800d8f4:	421e      	tst	r6, r3
 800d8f6:	bf18      	it	ne
 800d8f8:	4617      	movne	r7, r2
 800d8fa:	f047 0720 	orr.w	r7, r7, #32
 800d8fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d900:	601d      	str	r5, [r3, #0]
 800d902:	9b06      	ldr	r3, [sp, #24]
 800d904:	601c      	str	r4, [r3, #0]
 800d906:	e6a4      	b.n	800d652 <__gethex+0x110>
 800d908:	4299      	cmp	r1, r3
 800d90a:	f843 cc04 	str.w	ip, [r3, #-4]
 800d90e:	d8d8      	bhi.n	800d8c2 <__gethex+0x380>
 800d910:	68ab      	ldr	r3, [r5, #8]
 800d912:	4599      	cmp	r9, r3
 800d914:	db12      	blt.n	800d93c <__gethex+0x3fa>
 800d916:	6869      	ldr	r1, [r5, #4]
 800d918:	9802      	ldr	r0, [sp, #8]
 800d91a:	3101      	adds	r1, #1
 800d91c:	f000 f97a 	bl	800dc14 <_Balloc>
 800d920:	692a      	ldr	r2, [r5, #16]
 800d922:	3202      	adds	r2, #2
 800d924:	f105 010c 	add.w	r1, r5, #12
 800d928:	4683      	mov	fp, r0
 800d92a:	0092      	lsls	r2, r2, #2
 800d92c:	300c      	adds	r0, #12
 800d92e:	f7fc ff97 	bl	800a860 <memcpy>
 800d932:	4629      	mov	r1, r5
 800d934:	9802      	ldr	r0, [sp, #8]
 800d936:	f000 f9a1 	bl	800dc7c <_Bfree>
 800d93a:	465d      	mov	r5, fp
 800d93c:	692b      	ldr	r3, [r5, #16]
 800d93e:	1c5a      	adds	r2, r3, #1
 800d940:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d944:	612a      	str	r2, [r5, #16]
 800d946:	2201      	movs	r2, #1
 800d948:	615a      	str	r2, [r3, #20]
 800d94a:	e7c2      	b.n	800d8d2 <__gethex+0x390>
 800d94c:	692a      	ldr	r2, [r5, #16]
 800d94e:	454a      	cmp	r2, r9
 800d950:	dd0b      	ble.n	800d96a <__gethex+0x428>
 800d952:	2101      	movs	r1, #1
 800d954:	4628      	mov	r0, r5
 800d956:	f7ff fda5 	bl	800d4a4 <rshift>
 800d95a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d95e:	3401      	adds	r4, #1
 800d960:	42a3      	cmp	r3, r4
 800d962:	f6ff aed9 	blt.w	800d718 <__gethex+0x1d6>
 800d966:	2701      	movs	r7, #1
 800d968:	e7c7      	b.n	800d8fa <__gethex+0x3b8>
 800d96a:	f016 061f 	ands.w	r6, r6, #31
 800d96e:	d0fa      	beq.n	800d966 <__gethex+0x424>
 800d970:	449a      	add	sl, r3
 800d972:	f1c6 0620 	rsb	r6, r6, #32
 800d976:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800d97a:	f000 fa0f 	bl	800dd9c <__hi0bits>
 800d97e:	42b0      	cmp	r0, r6
 800d980:	dbe7      	blt.n	800d952 <__gethex+0x410>
 800d982:	e7f0      	b.n	800d966 <__gethex+0x424>

0800d984 <L_shift>:
 800d984:	f1c2 0208 	rsb	r2, r2, #8
 800d988:	0092      	lsls	r2, r2, #2
 800d98a:	b570      	push	{r4, r5, r6, lr}
 800d98c:	f1c2 0620 	rsb	r6, r2, #32
 800d990:	6843      	ldr	r3, [r0, #4]
 800d992:	6804      	ldr	r4, [r0, #0]
 800d994:	fa03 f506 	lsl.w	r5, r3, r6
 800d998:	432c      	orrs	r4, r5
 800d99a:	40d3      	lsrs	r3, r2
 800d99c:	6004      	str	r4, [r0, #0]
 800d99e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d9a2:	4288      	cmp	r0, r1
 800d9a4:	d3f4      	bcc.n	800d990 <L_shift+0xc>
 800d9a6:	bd70      	pop	{r4, r5, r6, pc}

0800d9a8 <__match>:
 800d9a8:	b530      	push	{r4, r5, lr}
 800d9aa:	6803      	ldr	r3, [r0, #0]
 800d9ac:	3301      	adds	r3, #1
 800d9ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9b2:	b914      	cbnz	r4, 800d9ba <__match+0x12>
 800d9b4:	6003      	str	r3, [r0, #0]
 800d9b6:	2001      	movs	r0, #1
 800d9b8:	bd30      	pop	{r4, r5, pc}
 800d9ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d9c2:	2d19      	cmp	r5, #25
 800d9c4:	bf98      	it	ls
 800d9c6:	3220      	addls	r2, #32
 800d9c8:	42a2      	cmp	r2, r4
 800d9ca:	d0f0      	beq.n	800d9ae <__match+0x6>
 800d9cc:	2000      	movs	r0, #0
 800d9ce:	e7f3      	b.n	800d9b8 <__match+0x10>

0800d9d0 <__hexnan>:
 800d9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9d4:	680b      	ldr	r3, [r1, #0]
 800d9d6:	6801      	ldr	r1, [r0, #0]
 800d9d8:	115f      	asrs	r7, r3, #5
 800d9da:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800d9de:	f013 031f 	ands.w	r3, r3, #31
 800d9e2:	b087      	sub	sp, #28
 800d9e4:	bf18      	it	ne
 800d9e6:	3704      	addne	r7, #4
 800d9e8:	2500      	movs	r5, #0
 800d9ea:	1f3e      	subs	r6, r7, #4
 800d9ec:	4682      	mov	sl, r0
 800d9ee:	4690      	mov	r8, r2
 800d9f0:	9301      	str	r3, [sp, #4]
 800d9f2:	f847 5c04 	str.w	r5, [r7, #-4]
 800d9f6:	46b1      	mov	r9, r6
 800d9f8:	4634      	mov	r4, r6
 800d9fa:	9502      	str	r5, [sp, #8]
 800d9fc:	46ab      	mov	fp, r5
 800d9fe:	784a      	ldrb	r2, [r1, #1]
 800da00:	1c4b      	adds	r3, r1, #1
 800da02:	9303      	str	r3, [sp, #12]
 800da04:	b342      	cbz	r2, 800da58 <__hexnan+0x88>
 800da06:	4610      	mov	r0, r2
 800da08:	9105      	str	r1, [sp, #20]
 800da0a:	9204      	str	r2, [sp, #16]
 800da0c:	f7ff fd84 	bl	800d518 <__hexdig_fun>
 800da10:	2800      	cmp	r0, #0
 800da12:	d143      	bne.n	800da9c <__hexnan+0xcc>
 800da14:	9a04      	ldr	r2, [sp, #16]
 800da16:	9905      	ldr	r1, [sp, #20]
 800da18:	2a20      	cmp	r2, #32
 800da1a:	d818      	bhi.n	800da4e <__hexnan+0x7e>
 800da1c:	9b02      	ldr	r3, [sp, #8]
 800da1e:	459b      	cmp	fp, r3
 800da20:	dd13      	ble.n	800da4a <__hexnan+0x7a>
 800da22:	454c      	cmp	r4, r9
 800da24:	d206      	bcs.n	800da34 <__hexnan+0x64>
 800da26:	2d07      	cmp	r5, #7
 800da28:	dc04      	bgt.n	800da34 <__hexnan+0x64>
 800da2a:	462a      	mov	r2, r5
 800da2c:	4649      	mov	r1, r9
 800da2e:	4620      	mov	r0, r4
 800da30:	f7ff ffa8 	bl	800d984 <L_shift>
 800da34:	4544      	cmp	r4, r8
 800da36:	d944      	bls.n	800dac2 <__hexnan+0xf2>
 800da38:	2300      	movs	r3, #0
 800da3a:	f1a4 0904 	sub.w	r9, r4, #4
 800da3e:	f844 3c04 	str.w	r3, [r4, #-4]
 800da42:	f8cd b008 	str.w	fp, [sp, #8]
 800da46:	464c      	mov	r4, r9
 800da48:	461d      	mov	r5, r3
 800da4a:	9903      	ldr	r1, [sp, #12]
 800da4c:	e7d7      	b.n	800d9fe <__hexnan+0x2e>
 800da4e:	2a29      	cmp	r2, #41	; 0x29
 800da50:	d14a      	bne.n	800dae8 <__hexnan+0x118>
 800da52:	3102      	adds	r1, #2
 800da54:	f8ca 1000 	str.w	r1, [sl]
 800da58:	f1bb 0f00 	cmp.w	fp, #0
 800da5c:	d044      	beq.n	800dae8 <__hexnan+0x118>
 800da5e:	454c      	cmp	r4, r9
 800da60:	d206      	bcs.n	800da70 <__hexnan+0xa0>
 800da62:	2d07      	cmp	r5, #7
 800da64:	dc04      	bgt.n	800da70 <__hexnan+0xa0>
 800da66:	462a      	mov	r2, r5
 800da68:	4649      	mov	r1, r9
 800da6a:	4620      	mov	r0, r4
 800da6c:	f7ff ff8a 	bl	800d984 <L_shift>
 800da70:	4544      	cmp	r4, r8
 800da72:	d928      	bls.n	800dac6 <__hexnan+0xf6>
 800da74:	4643      	mov	r3, r8
 800da76:	f854 2b04 	ldr.w	r2, [r4], #4
 800da7a:	f843 2b04 	str.w	r2, [r3], #4
 800da7e:	42a6      	cmp	r6, r4
 800da80:	d2f9      	bcs.n	800da76 <__hexnan+0xa6>
 800da82:	2200      	movs	r2, #0
 800da84:	f843 2b04 	str.w	r2, [r3], #4
 800da88:	429e      	cmp	r6, r3
 800da8a:	d2fb      	bcs.n	800da84 <__hexnan+0xb4>
 800da8c:	6833      	ldr	r3, [r6, #0]
 800da8e:	b91b      	cbnz	r3, 800da98 <__hexnan+0xc8>
 800da90:	4546      	cmp	r6, r8
 800da92:	d127      	bne.n	800dae4 <__hexnan+0x114>
 800da94:	2301      	movs	r3, #1
 800da96:	6033      	str	r3, [r6, #0]
 800da98:	2005      	movs	r0, #5
 800da9a:	e026      	b.n	800daea <__hexnan+0x11a>
 800da9c:	3501      	adds	r5, #1
 800da9e:	2d08      	cmp	r5, #8
 800daa0:	f10b 0b01 	add.w	fp, fp, #1
 800daa4:	dd06      	ble.n	800dab4 <__hexnan+0xe4>
 800daa6:	4544      	cmp	r4, r8
 800daa8:	d9cf      	bls.n	800da4a <__hexnan+0x7a>
 800daaa:	2300      	movs	r3, #0
 800daac:	f844 3c04 	str.w	r3, [r4, #-4]
 800dab0:	2501      	movs	r5, #1
 800dab2:	3c04      	subs	r4, #4
 800dab4:	6822      	ldr	r2, [r4, #0]
 800dab6:	f000 000f 	and.w	r0, r0, #15
 800daba:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dabe:	6020      	str	r0, [r4, #0]
 800dac0:	e7c3      	b.n	800da4a <__hexnan+0x7a>
 800dac2:	2508      	movs	r5, #8
 800dac4:	e7c1      	b.n	800da4a <__hexnan+0x7a>
 800dac6:	9b01      	ldr	r3, [sp, #4]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d0df      	beq.n	800da8c <__hexnan+0xbc>
 800dacc:	f04f 32ff 	mov.w	r2, #4294967295
 800dad0:	f1c3 0320 	rsb	r3, r3, #32
 800dad4:	fa22 f303 	lsr.w	r3, r2, r3
 800dad8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800dadc:	401a      	ands	r2, r3
 800dade:	f847 2c04 	str.w	r2, [r7, #-4]
 800dae2:	e7d3      	b.n	800da8c <__hexnan+0xbc>
 800dae4:	3e04      	subs	r6, #4
 800dae6:	e7d1      	b.n	800da8c <__hexnan+0xbc>
 800dae8:	2004      	movs	r0, #4
 800daea:	b007      	add	sp, #28
 800daec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800daf0 <__locale_ctype_ptr_l>:
 800daf0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800daf4:	4770      	bx	lr

0800daf6 <__localeconv_l>:
 800daf6:	30f0      	adds	r0, #240	; 0xf0
 800daf8:	4770      	bx	lr
	...

0800dafc <_localeconv_r>:
 800dafc:	4b04      	ldr	r3, [pc, #16]	; (800db10 <_localeconv_r+0x14>)
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	6a18      	ldr	r0, [r3, #32]
 800db02:	4b04      	ldr	r3, [pc, #16]	; (800db14 <_localeconv_r+0x18>)
 800db04:	2800      	cmp	r0, #0
 800db06:	bf08      	it	eq
 800db08:	4618      	moveq	r0, r3
 800db0a:	30f0      	adds	r0, #240	; 0xf0
 800db0c:	4770      	bx	lr
 800db0e:	bf00      	nop
 800db10:	20000040 	.word	0x20000040
 800db14:	200000a4 	.word	0x200000a4

0800db18 <__swhatbuf_r>:
 800db18:	b570      	push	{r4, r5, r6, lr}
 800db1a:	460e      	mov	r6, r1
 800db1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db20:	2900      	cmp	r1, #0
 800db22:	b096      	sub	sp, #88	; 0x58
 800db24:	4614      	mov	r4, r2
 800db26:	461d      	mov	r5, r3
 800db28:	da07      	bge.n	800db3a <__swhatbuf_r+0x22>
 800db2a:	2300      	movs	r3, #0
 800db2c:	602b      	str	r3, [r5, #0]
 800db2e:	89b3      	ldrh	r3, [r6, #12]
 800db30:	061a      	lsls	r2, r3, #24
 800db32:	d410      	bmi.n	800db56 <__swhatbuf_r+0x3e>
 800db34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800db38:	e00e      	b.n	800db58 <__swhatbuf_r+0x40>
 800db3a:	466a      	mov	r2, sp
 800db3c:	f001 f846 	bl	800ebcc <_fstat_r>
 800db40:	2800      	cmp	r0, #0
 800db42:	dbf2      	blt.n	800db2a <__swhatbuf_r+0x12>
 800db44:	9a01      	ldr	r2, [sp, #4]
 800db46:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800db4a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800db4e:	425a      	negs	r2, r3
 800db50:	415a      	adcs	r2, r3
 800db52:	602a      	str	r2, [r5, #0]
 800db54:	e7ee      	b.n	800db34 <__swhatbuf_r+0x1c>
 800db56:	2340      	movs	r3, #64	; 0x40
 800db58:	2000      	movs	r0, #0
 800db5a:	6023      	str	r3, [r4, #0]
 800db5c:	b016      	add	sp, #88	; 0x58
 800db5e:	bd70      	pop	{r4, r5, r6, pc}

0800db60 <__smakebuf_r>:
 800db60:	898b      	ldrh	r3, [r1, #12]
 800db62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800db64:	079d      	lsls	r5, r3, #30
 800db66:	4606      	mov	r6, r0
 800db68:	460c      	mov	r4, r1
 800db6a:	d507      	bpl.n	800db7c <__smakebuf_r+0x1c>
 800db6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800db70:	6023      	str	r3, [r4, #0]
 800db72:	6123      	str	r3, [r4, #16]
 800db74:	2301      	movs	r3, #1
 800db76:	6163      	str	r3, [r4, #20]
 800db78:	b002      	add	sp, #8
 800db7a:	bd70      	pop	{r4, r5, r6, pc}
 800db7c:	ab01      	add	r3, sp, #4
 800db7e:	466a      	mov	r2, sp
 800db80:	f7ff ffca 	bl	800db18 <__swhatbuf_r>
 800db84:	9900      	ldr	r1, [sp, #0]
 800db86:	4605      	mov	r5, r0
 800db88:	4630      	mov	r0, r6
 800db8a:	f000 fc9f 	bl	800e4cc <_malloc_r>
 800db8e:	b948      	cbnz	r0, 800dba4 <__smakebuf_r+0x44>
 800db90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db94:	059a      	lsls	r2, r3, #22
 800db96:	d4ef      	bmi.n	800db78 <__smakebuf_r+0x18>
 800db98:	f023 0303 	bic.w	r3, r3, #3
 800db9c:	f043 0302 	orr.w	r3, r3, #2
 800dba0:	81a3      	strh	r3, [r4, #12]
 800dba2:	e7e3      	b.n	800db6c <__smakebuf_r+0xc>
 800dba4:	4b0d      	ldr	r3, [pc, #52]	; (800dbdc <__smakebuf_r+0x7c>)
 800dba6:	62b3      	str	r3, [r6, #40]	; 0x28
 800dba8:	89a3      	ldrh	r3, [r4, #12]
 800dbaa:	6020      	str	r0, [r4, #0]
 800dbac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbb0:	81a3      	strh	r3, [r4, #12]
 800dbb2:	9b00      	ldr	r3, [sp, #0]
 800dbb4:	6163      	str	r3, [r4, #20]
 800dbb6:	9b01      	ldr	r3, [sp, #4]
 800dbb8:	6120      	str	r0, [r4, #16]
 800dbba:	b15b      	cbz	r3, 800dbd4 <__smakebuf_r+0x74>
 800dbbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbc0:	4630      	mov	r0, r6
 800dbc2:	f001 f815 	bl	800ebf0 <_isatty_r>
 800dbc6:	b128      	cbz	r0, 800dbd4 <__smakebuf_r+0x74>
 800dbc8:	89a3      	ldrh	r3, [r4, #12]
 800dbca:	f023 0303 	bic.w	r3, r3, #3
 800dbce:	f043 0301 	orr.w	r3, r3, #1
 800dbd2:	81a3      	strh	r3, [r4, #12]
 800dbd4:	89a3      	ldrh	r3, [r4, #12]
 800dbd6:	431d      	orrs	r5, r3
 800dbd8:	81a5      	strh	r5, [r4, #12]
 800dbda:	e7cd      	b.n	800db78 <__smakebuf_r+0x18>
 800dbdc:	0800d359 	.word	0x0800d359

0800dbe0 <malloc>:
 800dbe0:	4b02      	ldr	r3, [pc, #8]	; (800dbec <malloc+0xc>)
 800dbe2:	4601      	mov	r1, r0
 800dbe4:	6818      	ldr	r0, [r3, #0]
 800dbe6:	f000 bc71 	b.w	800e4cc <_malloc_r>
 800dbea:	bf00      	nop
 800dbec:	20000040 	.word	0x20000040

0800dbf0 <__ascii_mbtowc>:
 800dbf0:	b082      	sub	sp, #8
 800dbf2:	b901      	cbnz	r1, 800dbf6 <__ascii_mbtowc+0x6>
 800dbf4:	a901      	add	r1, sp, #4
 800dbf6:	b142      	cbz	r2, 800dc0a <__ascii_mbtowc+0x1a>
 800dbf8:	b14b      	cbz	r3, 800dc0e <__ascii_mbtowc+0x1e>
 800dbfa:	7813      	ldrb	r3, [r2, #0]
 800dbfc:	600b      	str	r3, [r1, #0]
 800dbfe:	7812      	ldrb	r2, [r2, #0]
 800dc00:	1c10      	adds	r0, r2, #0
 800dc02:	bf18      	it	ne
 800dc04:	2001      	movne	r0, #1
 800dc06:	b002      	add	sp, #8
 800dc08:	4770      	bx	lr
 800dc0a:	4610      	mov	r0, r2
 800dc0c:	e7fb      	b.n	800dc06 <__ascii_mbtowc+0x16>
 800dc0e:	f06f 0001 	mvn.w	r0, #1
 800dc12:	e7f8      	b.n	800dc06 <__ascii_mbtowc+0x16>

0800dc14 <_Balloc>:
 800dc14:	b570      	push	{r4, r5, r6, lr}
 800dc16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dc18:	4604      	mov	r4, r0
 800dc1a:	460e      	mov	r6, r1
 800dc1c:	b93d      	cbnz	r5, 800dc2e <_Balloc+0x1a>
 800dc1e:	2010      	movs	r0, #16
 800dc20:	f7ff ffde 	bl	800dbe0 <malloc>
 800dc24:	6260      	str	r0, [r4, #36]	; 0x24
 800dc26:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dc2a:	6005      	str	r5, [r0, #0]
 800dc2c:	60c5      	str	r5, [r0, #12]
 800dc2e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800dc30:	68eb      	ldr	r3, [r5, #12]
 800dc32:	b183      	cbz	r3, 800dc56 <_Balloc+0x42>
 800dc34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc36:	68db      	ldr	r3, [r3, #12]
 800dc38:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800dc3c:	b9b8      	cbnz	r0, 800dc6e <_Balloc+0x5a>
 800dc3e:	2101      	movs	r1, #1
 800dc40:	fa01 f506 	lsl.w	r5, r1, r6
 800dc44:	1d6a      	adds	r2, r5, #5
 800dc46:	0092      	lsls	r2, r2, #2
 800dc48:	4620      	mov	r0, r4
 800dc4a:	f000 fbe2 	bl	800e412 <_calloc_r>
 800dc4e:	b160      	cbz	r0, 800dc6a <_Balloc+0x56>
 800dc50:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800dc54:	e00e      	b.n	800dc74 <_Balloc+0x60>
 800dc56:	2221      	movs	r2, #33	; 0x21
 800dc58:	2104      	movs	r1, #4
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	f000 fbd9 	bl	800e412 <_calloc_r>
 800dc60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc62:	60e8      	str	r0, [r5, #12]
 800dc64:	68db      	ldr	r3, [r3, #12]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d1e4      	bne.n	800dc34 <_Balloc+0x20>
 800dc6a:	2000      	movs	r0, #0
 800dc6c:	bd70      	pop	{r4, r5, r6, pc}
 800dc6e:	6802      	ldr	r2, [r0, #0]
 800dc70:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800dc74:	2300      	movs	r3, #0
 800dc76:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dc7a:	e7f7      	b.n	800dc6c <_Balloc+0x58>

0800dc7c <_Bfree>:
 800dc7c:	b570      	push	{r4, r5, r6, lr}
 800dc7e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800dc80:	4606      	mov	r6, r0
 800dc82:	460d      	mov	r5, r1
 800dc84:	b93c      	cbnz	r4, 800dc96 <_Bfree+0x1a>
 800dc86:	2010      	movs	r0, #16
 800dc88:	f7ff ffaa 	bl	800dbe0 <malloc>
 800dc8c:	6270      	str	r0, [r6, #36]	; 0x24
 800dc8e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc92:	6004      	str	r4, [r0, #0]
 800dc94:	60c4      	str	r4, [r0, #12]
 800dc96:	b13d      	cbz	r5, 800dca8 <_Bfree+0x2c>
 800dc98:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800dc9a:	686a      	ldr	r2, [r5, #4]
 800dc9c:	68db      	ldr	r3, [r3, #12]
 800dc9e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dca2:	6029      	str	r1, [r5, #0]
 800dca4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800dca8:	bd70      	pop	{r4, r5, r6, pc}

0800dcaa <__multadd>:
 800dcaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcae:	690d      	ldr	r5, [r1, #16]
 800dcb0:	461f      	mov	r7, r3
 800dcb2:	4606      	mov	r6, r0
 800dcb4:	460c      	mov	r4, r1
 800dcb6:	f101 0c14 	add.w	ip, r1, #20
 800dcba:	2300      	movs	r3, #0
 800dcbc:	f8dc 0000 	ldr.w	r0, [ip]
 800dcc0:	b281      	uxth	r1, r0
 800dcc2:	fb02 7101 	mla	r1, r2, r1, r7
 800dcc6:	0c0f      	lsrs	r7, r1, #16
 800dcc8:	0c00      	lsrs	r0, r0, #16
 800dcca:	fb02 7000 	mla	r0, r2, r0, r7
 800dcce:	b289      	uxth	r1, r1
 800dcd0:	3301      	adds	r3, #1
 800dcd2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800dcd6:	429d      	cmp	r5, r3
 800dcd8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800dcdc:	f84c 1b04 	str.w	r1, [ip], #4
 800dce0:	dcec      	bgt.n	800dcbc <__multadd+0x12>
 800dce2:	b1d7      	cbz	r7, 800dd1a <__multadd+0x70>
 800dce4:	68a3      	ldr	r3, [r4, #8]
 800dce6:	42ab      	cmp	r3, r5
 800dce8:	dc12      	bgt.n	800dd10 <__multadd+0x66>
 800dcea:	6861      	ldr	r1, [r4, #4]
 800dcec:	4630      	mov	r0, r6
 800dcee:	3101      	adds	r1, #1
 800dcf0:	f7ff ff90 	bl	800dc14 <_Balloc>
 800dcf4:	6922      	ldr	r2, [r4, #16]
 800dcf6:	3202      	adds	r2, #2
 800dcf8:	f104 010c 	add.w	r1, r4, #12
 800dcfc:	4680      	mov	r8, r0
 800dcfe:	0092      	lsls	r2, r2, #2
 800dd00:	300c      	adds	r0, #12
 800dd02:	f7fc fdad 	bl	800a860 <memcpy>
 800dd06:	4621      	mov	r1, r4
 800dd08:	4630      	mov	r0, r6
 800dd0a:	f7ff ffb7 	bl	800dc7c <_Bfree>
 800dd0e:	4644      	mov	r4, r8
 800dd10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dd14:	3501      	adds	r5, #1
 800dd16:	615f      	str	r7, [r3, #20]
 800dd18:	6125      	str	r5, [r4, #16]
 800dd1a:	4620      	mov	r0, r4
 800dd1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800dd20 <__s2b>:
 800dd20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd24:	460c      	mov	r4, r1
 800dd26:	4615      	mov	r5, r2
 800dd28:	461f      	mov	r7, r3
 800dd2a:	2209      	movs	r2, #9
 800dd2c:	3308      	adds	r3, #8
 800dd2e:	4606      	mov	r6, r0
 800dd30:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd34:	2100      	movs	r1, #0
 800dd36:	2201      	movs	r2, #1
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	db20      	blt.n	800dd7e <__s2b+0x5e>
 800dd3c:	4630      	mov	r0, r6
 800dd3e:	f7ff ff69 	bl	800dc14 <_Balloc>
 800dd42:	9b08      	ldr	r3, [sp, #32]
 800dd44:	6143      	str	r3, [r0, #20]
 800dd46:	2d09      	cmp	r5, #9
 800dd48:	f04f 0301 	mov.w	r3, #1
 800dd4c:	6103      	str	r3, [r0, #16]
 800dd4e:	dd19      	ble.n	800dd84 <__s2b+0x64>
 800dd50:	f104 0809 	add.w	r8, r4, #9
 800dd54:	46c1      	mov	r9, r8
 800dd56:	442c      	add	r4, r5
 800dd58:	f819 3b01 	ldrb.w	r3, [r9], #1
 800dd5c:	4601      	mov	r1, r0
 800dd5e:	3b30      	subs	r3, #48	; 0x30
 800dd60:	220a      	movs	r2, #10
 800dd62:	4630      	mov	r0, r6
 800dd64:	f7ff ffa1 	bl	800dcaa <__multadd>
 800dd68:	45a1      	cmp	r9, r4
 800dd6a:	d1f5      	bne.n	800dd58 <__s2b+0x38>
 800dd6c:	eb08 0405 	add.w	r4, r8, r5
 800dd70:	3c08      	subs	r4, #8
 800dd72:	1b2d      	subs	r5, r5, r4
 800dd74:	1963      	adds	r3, r4, r5
 800dd76:	42bb      	cmp	r3, r7
 800dd78:	db07      	blt.n	800dd8a <__s2b+0x6a>
 800dd7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd7e:	0052      	lsls	r2, r2, #1
 800dd80:	3101      	adds	r1, #1
 800dd82:	e7d9      	b.n	800dd38 <__s2b+0x18>
 800dd84:	340a      	adds	r4, #10
 800dd86:	2509      	movs	r5, #9
 800dd88:	e7f3      	b.n	800dd72 <__s2b+0x52>
 800dd8a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dd8e:	4601      	mov	r1, r0
 800dd90:	3b30      	subs	r3, #48	; 0x30
 800dd92:	220a      	movs	r2, #10
 800dd94:	4630      	mov	r0, r6
 800dd96:	f7ff ff88 	bl	800dcaa <__multadd>
 800dd9a:	e7eb      	b.n	800dd74 <__s2b+0x54>

0800dd9c <__hi0bits>:
 800dd9c:	0c02      	lsrs	r2, r0, #16
 800dd9e:	0412      	lsls	r2, r2, #16
 800dda0:	4603      	mov	r3, r0
 800dda2:	b9b2      	cbnz	r2, 800ddd2 <__hi0bits+0x36>
 800dda4:	0403      	lsls	r3, r0, #16
 800dda6:	2010      	movs	r0, #16
 800dda8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ddac:	bf04      	itt	eq
 800ddae:	021b      	lsleq	r3, r3, #8
 800ddb0:	3008      	addeq	r0, #8
 800ddb2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ddb6:	bf04      	itt	eq
 800ddb8:	011b      	lsleq	r3, r3, #4
 800ddba:	3004      	addeq	r0, #4
 800ddbc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ddc0:	bf04      	itt	eq
 800ddc2:	009b      	lsleq	r3, r3, #2
 800ddc4:	3002      	addeq	r0, #2
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	db06      	blt.n	800ddd8 <__hi0bits+0x3c>
 800ddca:	005b      	lsls	r3, r3, #1
 800ddcc:	d503      	bpl.n	800ddd6 <__hi0bits+0x3a>
 800ddce:	3001      	adds	r0, #1
 800ddd0:	4770      	bx	lr
 800ddd2:	2000      	movs	r0, #0
 800ddd4:	e7e8      	b.n	800dda8 <__hi0bits+0xc>
 800ddd6:	2020      	movs	r0, #32
 800ddd8:	4770      	bx	lr

0800ddda <__lo0bits>:
 800ddda:	6803      	ldr	r3, [r0, #0]
 800dddc:	f013 0207 	ands.w	r2, r3, #7
 800dde0:	4601      	mov	r1, r0
 800dde2:	d00b      	beq.n	800ddfc <__lo0bits+0x22>
 800dde4:	07da      	lsls	r2, r3, #31
 800dde6:	d423      	bmi.n	800de30 <__lo0bits+0x56>
 800dde8:	0798      	lsls	r0, r3, #30
 800ddea:	bf49      	itett	mi
 800ddec:	085b      	lsrmi	r3, r3, #1
 800ddee:	089b      	lsrpl	r3, r3, #2
 800ddf0:	2001      	movmi	r0, #1
 800ddf2:	600b      	strmi	r3, [r1, #0]
 800ddf4:	bf5c      	itt	pl
 800ddf6:	600b      	strpl	r3, [r1, #0]
 800ddf8:	2002      	movpl	r0, #2
 800ddfa:	4770      	bx	lr
 800ddfc:	b298      	uxth	r0, r3
 800ddfe:	b9a8      	cbnz	r0, 800de2c <__lo0bits+0x52>
 800de00:	0c1b      	lsrs	r3, r3, #16
 800de02:	2010      	movs	r0, #16
 800de04:	f013 0fff 	tst.w	r3, #255	; 0xff
 800de08:	bf04      	itt	eq
 800de0a:	0a1b      	lsreq	r3, r3, #8
 800de0c:	3008      	addeq	r0, #8
 800de0e:	071a      	lsls	r2, r3, #28
 800de10:	bf04      	itt	eq
 800de12:	091b      	lsreq	r3, r3, #4
 800de14:	3004      	addeq	r0, #4
 800de16:	079a      	lsls	r2, r3, #30
 800de18:	bf04      	itt	eq
 800de1a:	089b      	lsreq	r3, r3, #2
 800de1c:	3002      	addeq	r0, #2
 800de1e:	07da      	lsls	r2, r3, #31
 800de20:	d402      	bmi.n	800de28 <__lo0bits+0x4e>
 800de22:	085b      	lsrs	r3, r3, #1
 800de24:	d006      	beq.n	800de34 <__lo0bits+0x5a>
 800de26:	3001      	adds	r0, #1
 800de28:	600b      	str	r3, [r1, #0]
 800de2a:	4770      	bx	lr
 800de2c:	4610      	mov	r0, r2
 800de2e:	e7e9      	b.n	800de04 <__lo0bits+0x2a>
 800de30:	2000      	movs	r0, #0
 800de32:	4770      	bx	lr
 800de34:	2020      	movs	r0, #32
 800de36:	4770      	bx	lr

0800de38 <__i2b>:
 800de38:	b510      	push	{r4, lr}
 800de3a:	460c      	mov	r4, r1
 800de3c:	2101      	movs	r1, #1
 800de3e:	f7ff fee9 	bl	800dc14 <_Balloc>
 800de42:	2201      	movs	r2, #1
 800de44:	6144      	str	r4, [r0, #20]
 800de46:	6102      	str	r2, [r0, #16]
 800de48:	bd10      	pop	{r4, pc}

0800de4a <__multiply>:
 800de4a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de4e:	4614      	mov	r4, r2
 800de50:	690a      	ldr	r2, [r1, #16]
 800de52:	6923      	ldr	r3, [r4, #16]
 800de54:	429a      	cmp	r2, r3
 800de56:	bfb8      	it	lt
 800de58:	460b      	movlt	r3, r1
 800de5a:	4688      	mov	r8, r1
 800de5c:	bfbc      	itt	lt
 800de5e:	46a0      	movlt	r8, r4
 800de60:	461c      	movlt	r4, r3
 800de62:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800de66:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800de6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de6e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800de72:	eb07 0609 	add.w	r6, r7, r9
 800de76:	42b3      	cmp	r3, r6
 800de78:	bfb8      	it	lt
 800de7a:	3101      	addlt	r1, #1
 800de7c:	f7ff feca 	bl	800dc14 <_Balloc>
 800de80:	f100 0514 	add.w	r5, r0, #20
 800de84:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800de88:	462b      	mov	r3, r5
 800de8a:	2200      	movs	r2, #0
 800de8c:	4573      	cmp	r3, lr
 800de8e:	d316      	bcc.n	800debe <__multiply+0x74>
 800de90:	f104 0214 	add.w	r2, r4, #20
 800de94:	f108 0114 	add.w	r1, r8, #20
 800de98:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800de9c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800dea0:	9300      	str	r3, [sp, #0]
 800dea2:	9b00      	ldr	r3, [sp, #0]
 800dea4:	9201      	str	r2, [sp, #4]
 800dea6:	4293      	cmp	r3, r2
 800dea8:	d80c      	bhi.n	800dec4 <__multiply+0x7a>
 800deaa:	2e00      	cmp	r6, #0
 800deac:	dd03      	ble.n	800deb6 <__multiply+0x6c>
 800deae:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d05d      	beq.n	800df72 <__multiply+0x128>
 800deb6:	6106      	str	r6, [r0, #16]
 800deb8:	b003      	add	sp, #12
 800deba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800debe:	f843 2b04 	str.w	r2, [r3], #4
 800dec2:	e7e3      	b.n	800de8c <__multiply+0x42>
 800dec4:	f8b2 b000 	ldrh.w	fp, [r2]
 800dec8:	f1bb 0f00 	cmp.w	fp, #0
 800decc:	d023      	beq.n	800df16 <__multiply+0xcc>
 800dece:	4689      	mov	r9, r1
 800ded0:	46ac      	mov	ip, r5
 800ded2:	f04f 0800 	mov.w	r8, #0
 800ded6:	f859 4b04 	ldr.w	r4, [r9], #4
 800deda:	f8dc a000 	ldr.w	sl, [ip]
 800dede:	b2a3      	uxth	r3, r4
 800dee0:	fa1f fa8a 	uxth.w	sl, sl
 800dee4:	fb0b a303 	mla	r3, fp, r3, sl
 800dee8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800deec:	f8dc 4000 	ldr.w	r4, [ip]
 800def0:	4443      	add	r3, r8
 800def2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800def6:	fb0b 840a 	mla	r4, fp, sl, r8
 800defa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800defe:	46e2      	mov	sl, ip
 800df00:	b29b      	uxth	r3, r3
 800df02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800df06:	454f      	cmp	r7, r9
 800df08:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800df0c:	f84a 3b04 	str.w	r3, [sl], #4
 800df10:	d82b      	bhi.n	800df6a <__multiply+0x120>
 800df12:	f8cc 8004 	str.w	r8, [ip, #4]
 800df16:	9b01      	ldr	r3, [sp, #4]
 800df18:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800df1c:	3204      	adds	r2, #4
 800df1e:	f1ba 0f00 	cmp.w	sl, #0
 800df22:	d020      	beq.n	800df66 <__multiply+0x11c>
 800df24:	682b      	ldr	r3, [r5, #0]
 800df26:	4689      	mov	r9, r1
 800df28:	46a8      	mov	r8, r5
 800df2a:	f04f 0b00 	mov.w	fp, #0
 800df2e:	f8b9 c000 	ldrh.w	ip, [r9]
 800df32:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800df36:	fb0a 440c 	mla	r4, sl, ip, r4
 800df3a:	445c      	add	r4, fp
 800df3c:	46c4      	mov	ip, r8
 800df3e:	b29b      	uxth	r3, r3
 800df40:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800df44:	f84c 3b04 	str.w	r3, [ip], #4
 800df48:	f859 3b04 	ldr.w	r3, [r9], #4
 800df4c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800df50:	0c1b      	lsrs	r3, r3, #16
 800df52:	fb0a b303 	mla	r3, sl, r3, fp
 800df56:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800df5a:	454f      	cmp	r7, r9
 800df5c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800df60:	d805      	bhi.n	800df6e <__multiply+0x124>
 800df62:	f8c8 3004 	str.w	r3, [r8, #4]
 800df66:	3504      	adds	r5, #4
 800df68:	e79b      	b.n	800dea2 <__multiply+0x58>
 800df6a:	46d4      	mov	ip, sl
 800df6c:	e7b3      	b.n	800ded6 <__multiply+0x8c>
 800df6e:	46e0      	mov	r8, ip
 800df70:	e7dd      	b.n	800df2e <__multiply+0xe4>
 800df72:	3e01      	subs	r6, #1
 800df74:	e799      	b.n	800deaa <__multiply+0x60>
	...

0800df78 <__pow5mult>:
 800df78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df7c:	4615      	mov	r5, r2
 800df7e:	f012 0203 	ands.w	r2, r2, #3
 800df82:	4606      	mov	r6, r0
 800df84:	460f      	mov	r7, r1
 800df86:	d007      	beq.n	800df98 <__pow5mult+0x20>
 800df88:	3a01      	subs	r2, #1
 800df8a:	4c21      	ldr	r4, [pc, #132]	; (800e010 <__pow5mult+0x98>)
 800df8c:	2300      	movs	r3, #0
 800df8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800df92:	f7ff fe8a 	bl	800dcaa <__multadd>
 800df96:	4607      	mov	r7, r0
 800df98:	10ad      	asrs	r5, r5, #2
 800df9a:	d035      	beq.n	800e008 <__pow5mult+0x90>
 800df9c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800df9e:	b93c      	cbnz	r4, 800dfb0 <__pow5mult+0x38>
 800dfa0:	2010      	movs	r0, #16
 800dfa2:	f7ff fe1d 	bl	800dbe0 <malloc>
 800dfa6:	6270      	str	r0, [r6, #36]	; 0x24
 800dfa8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dfac:	6004      	str	r4, [r0, #0]
 800dfae:	60c4      	str	r4, [r0, #12]
 800dfb0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dfb4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dfb8:	b94c      	cbnz	r4, 800dfce <__pow5mult+0x56>
 800dfba:	f240 2171 	movw	r1, #625	; 0x271
 800dfbe:	4630      	mov	r0, r6
 800dfc0:	f7ff ff3a 	bl	800de38 <__i2b>
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	f8c8 0008 	str.w	r0, [r8, #8]
 800dfca:	4604      	mov	r4, r0
 800dfcc:	6003      	str	r3, [r0, #0]
 800dfce:	f04f 0800 	mov.w	r8, #0
 800dfd2:	07eb      	lsls	r3, r5, #31
 800dfd4:	d50a      	bpl.n	800dfec <__pow5mult+0x74>
 800dfd6:	4639      	mov	r1, r7
 800dfd8:	4622      	mov	r2, r4
 800dfda:	4630      	mov	r0, r6
 800dfdc:	f7ff ff35 	bl	800de4a <__multiply>
 800dfe0:	4639      	mov	r1, r7
 800dfe2:	4681      	mov	r9, r0
 800dfe4:	4630      	mov	r0, r6
 800dfe6:	f7ff fe49 	bl	800dc7c <_Bfree>
 800dfea:	464f      	mov	r7, r9
 800dfec:	106d      	asrs	r5, r5, #1
 800dfee:	d00b      	beq.n	800e008 <__pow5mult+0x90>
 800dff0:	6820      	ldr	r0, [r4, #0]
 800dff2:	b938      	cbnz	r0, 800e004 <__pow5mult+0x8c>
 800dff4:	4622      	mov	r2, r4
 800dff6:	4621      	mov	r1, r4
 800dff8:	4630      	mov	r0, r6
 800dffa:	f7ff ff26 	bl	800de4a <__multiply>
 800dffe:	6020      	str	r0, [r4, #0]
 800e000:	f8c0 8000 	str.w	r8, [r0]
 800e004:	4604      	mov	r4, r0
 800e006:	e7e4      	b.n	800dfd2 <__pow5mult+0x5a>
 800e008:	4638      	mov	r0, r7
 800e00a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e00e:	bf00      	nop
 800e010:	0800efb0 	.word	0x0800efb0

0800e014 <__lshift>:
 800e014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e018:	460c      	mov	r4, r1
 800e01a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e01e:	6923      	ldr	r3, [r4, #16]
 800e020:	6849      	ldr	r1, [r1, #4]
 800e022:	eb0a 0903 	add.w	r9, sl, r3
 800e026:	68a3      	ldr	r3, [r4, #8]
 800e028:	4607      	mov	r7, r0
 800e02a:	4616      	mov	r6, r2
 800e02c:	f109 0501 	add.w	r5, r9, #1
 800e030:	42ab      	cmp	r3, r5
 800e032:	db32      	blt.n	800e09a <__lshift+0x86>
 800e034:	4638      	mov	r0, r7
 800e036:	f7ff fded 	bl	800dc14 <_Balloc>
 800e03a:	2300      	movs	r3, #0
 800e03c:	4680      	mov	r8, r0
 800e03e:	f100 0114 	add.w	r1, r0, #20
 800e042:	461a      	mov	r2, r3
 800e044:	4553      	cmp	r3, sl
 800e046:	db2b      	blt.n	800e0a0 <__lshift+0x8c>
 800e048:	6920      	ldr	r0, [r4, #16]
 800e04a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e04e:	f104 0314 	add.w	r3, r4, #20
 800e052:	f016 021f 	ands.w	r2, r6, #31
 800e056:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e05a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e05e:	d025      	beq.n	800e0ac <__lshift+0x98>
 800e060:	f1c2 0e20 	rsb	lr, r2, #32
 800e064:	2000      	movs	r0, #0
 800e066:	681e      	ldr	r6, [r3, #0]
 800e068:	468a      	mov	sl, r1
 800e06a:	4096      	lsls	r6, r2
 800e06c:	4330      	orrs	r0, r6
 800e06e:	f84a 0b04 	str.w	r0, [sl], #4
 800e072:	f853 0b04 	ldr.w	r0, [r3], #4
 800e076:	459c      	cmp	ip, r3
 800e078:	fa20 f00e 	lsr.w	r0, r0, lr
 800e07c:	d814      	bhi.n	800e0a8 <__lshift+0x94>
 800e07e:	6048      	str	r0, [r1, #4]
 800e080:	b108      	cbz	r0, 800e086 <__lshift+0x72>
 800e082:	f109 0502 	add.w	r5, r9, #2
 800e086:	3d01      	subs	r5, #1
 800e088:	4638      	mov	r0, r7
 800e08a:	f8c8 5010 	str.w	r5, [r8, #16]
 800e08e:	4621      	mov	r1, r4
 800e090:	f7ff fdf4 	bl	800dc7c <_Bfree>
 800e094:	4640      	mov	r0, r8
 800e096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e09a:	3101      	adds	r1, #1
 800e09c:	005b      	lsls	r3, r3, #1
 800e09e:	e7c7      	b.n	800e030 <__lshift+0x1c>
 800e0a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e0a4:	3301      	adds	r3, #1
 800e0a6:	e7cd      	b.n	800e044 <__lshift+0x30>
 800e0a8:	4651      	mov	r1, sl
 800e0aa:	e7dc      	b.n	800e066 <__lshift+0x52>
 800e0ac:	3904      	subs	r1, #4
 800e0ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0b2:	f841 2f04 	str.w	r2, [r1, #4]!
 800e0b6:	459c      	cmp	ip, r3
 800e0b8:	d8f9      	bhi.n	800e0ae <__lshift+0x9a>
 800e0ba:	e7e4      	b.n	800e086 <__lshift+0x72>

0800e0bc <__mcmp>:
 800e0bc:	6903      	ldr	r3, [r0, #16]
 800e0be:	690a      	ldr	r2, [r1, #16]
 800e0c0:	1a9b      	subs	r3, r3, r2
 800e0c2:	b530      	push	{r4, r5, lr}
 800e0c4:	d10c      	bne.n	800e0e0 <__mcmp+0x24>
 800e0c6:	0092      	lsls	r2, r2, #2
 800e0c8:	3014      	adds	r0, #20
 800e0ca:	3114      	adds	r1, #20
 800e0cc:	1884      	adds	r4, r0, r2
 800e0ce:	4411      	add	r1, r2
 800e0d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e0d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e0d8:	4295      	cmp	r5, r2
 800e0da:	d003      	beq.n	800e0e4 <__mcmp+0x28>
 800e0dc:	d305      	bcc.n	800e0ea <__mcmp+0x2e>
 800e0de:	2301      	movs	r3, #1
 800e0e0:	4618      	mov	r0, r3
 800e0e2:	bd30      	pop	{r4, r5, pc}
 800e0e4:	42a0      	cmp	r0, r4
 800e0e6:	d3f3      	bcc.n	800e0d0 <__mcmp+0x14>
 800e0e8:	e7fa      	b.n	800e0e0 <__mcmp+0x24>
 800e0ea:	f04f 33ff 	mov.w	r3, #4294967295
 800e0ee:	e7f7      	b.n	800e0e0 <__mcmp+0x24>

0800e0f0 <__mdiff>:
 800e0f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0f4:	460d      	mov	r5, r1
 800e0f6:	4607      	mov	r7, r0
 800e0f8:	4611      	mov	r1, r2
 800e0fa:	4628      	mov	r0, r5
 800e0fc:	4614      	mov	r4, r2
 800e0fe:	f7ff ffdd 	bl	800e0bc <__mcmp>
 800e102:	1e06      	subs	r6, r0, #0
 800e104:	d108      	bne.n	800e118 <__mdiff+0x28>
 800e106:	4631      	mov	r1, r6
 800e108:	4638      	mov	r0, r7
 800e10a:	f7ff fd83 	bl	800dc14 <_Balloc>
 800e10e:	2301      	movs	r3, #1
 800e110:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e118:	bfa4      	itt	ge
 800e11a:	4623      	movge	r3, r4
 800e11c:	462c      	movge	r4, r5
 800e11e:	4638      	mov	r0, r7
 800e120:	6861      	ldr	r1, [r4, #4]
 800e122:	bfa6      	itte	ge
 800e124:	461d      	movge	r5, r3
 800e126:	2600      	movge	r6, #0
 800e128:	2601      	movlt	r6, #1
 800e12a:	f7ff fd73 	bl	800dc14 <_Balloc>
 800e12e:	692b      	ldr	r3, [r5, #16]
 800e130:	60c6      	str	r6, [r0, #12]
 800e132:	6926      	ldr	r6, [r4, #16]
 800e134:	f105 0914 	add.w	r9, r5, #20
 800e138:	f104 0214 	add.w	r2, r4, #20
 800e13c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e140:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e144:	f100 0514 	add.w	r5, r0, #20
 800e148:	f04f 0e00 	mov.w	lr, #0
 800e14c:	f852 ab04 	ldr.w	sl, [r2], #4
 800e150:	f859 4b04 	ldr.w	r4, [r9], #4
 800e154:	fa1e f18a 	uxtah	r1, lr, sl
 800e158:	b2a3      	uxth	r3, r4
 800e15a:	1ac9      	subs	r1, r1, r3
 800e15c:	0c23      	lsrs	r3, r4, #16
 800e15e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e162:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e166:	b289      	uxth	r1, r1
 800e168:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e16c:	45c8      	cmp	r8, r9
 800e16e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e172:	4694      	mov	ip, r2
 800e174:	f845 3b04 	str.w	r3, [r5], #4
 800e178:	d8e8      	bhi.n	800e14c <__mdiff+0x5c>
 800e17a:	45bc      	cmp	ip, r7
 800e17c:	d304      	bcc.n	800e188 <__mdiff+0x98>
 800e17e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e182:	b183      	cbz	r3, 800e1a6 <__mdiff+0xb6>
 800e184:	6106      	str	r6, [r0, #16]
 800e186:	e7c5      	b.n	800e114 <__mdiff+0x24>
 800e188:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e18c:	fa1e f381 	uxtah	r3, lr, r1
 800e190:	141a      	asrs	r2, r3, #16
 800e192:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e196:	b29b      	uxth	r3, r3
 800e198:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e19c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e1a0:	f845 3b04 	str.w	r3, [r5], #4
 800e1a4:	e7e9      	b.n	800e17a <__mdiff+0x8a>
 800e1a6:	3e01      	subs	r6, #1
 800e1a8:	e7e9      	b.n	800e17e <__mdiff+0x8e>
	...

0800e1ac <__ulp>:
 800e1ac:	4b12      	ldr	r3, [pc, #72]	; (800e1f8 <__ulp+0x4c>)
 800e1ae:	ee10 2a90 	vmov	r2, s1
 800e1b2:	401a      	ands	r2, r3
 800e1b4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	dd04      	ble.n	800e1c6 <__ulp+0x1a>
 800e1bc:	2000      	movs	r0, #0
 800e1be:	4619      	mov	r1, r3
 800e1c0:	ec41 0b10 	vmov	d0, r0, r1
 800e1c4:	4770      	bx	lr
 800e1c6:	425b      	negs	r3, r3
 800e1c8:	151b      	asrs	r3, r3, #20
 800e1ca:	2b13      	cmp	r3, #19
 800e1cc:	f04f 0000 	mov.w	r0, #0
 800e1d0:	f04f 0100 	mov.w	r1, #0
 800e1d4:	dc04      	bgt.n	800e1e0 <__ulp+0x34>
 800e1d6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800e1da:	fa42 f103 	asr.w	r1, r2, r3
 800e1de:	e7ef      	b.n	800e1c0 <__ulp+0x14>
 800e1e0:	3b14      	subs	r3, #20
 800e1e2:	2b1e      	cmp	r3, #30
 800e1e4:	f04f 0201 	mov.w	r2, #1
 800e1e8:	bfda      	itte	le
 800e1ea:	f1c3 031f 	rsble	r3, r3, #31
 800e1ee:	fa02 f303 	lslle.w	r3, r2, r3
 800e1f2:	4613      	movgt	r3, r2
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	e7e3      	b.n	800e1c0 <__ulp+0x14>
 800e1f8:	7ff00000 	.word	0x7ff00000

0800e1fc <__b2d>:
 800e1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1fe:	6905      	ldr	r5, [r0, #16]
 800e200:	f100 0714 	add.w	r7, r0, #20
 800e204:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e208:	1f2e      	subs	r6, r5, #4
 800e20a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e20e:	4620      	mov	r0, r4
 800e210:	f7ff fdc4 	bl	800dd9c <__hi0bits>
 800e214:	f1c0 0320 	rsb	r3, r0, #32
 800e218:	280a      	cmp	r0, #10
 800e21a:	600b      	str	r3, [r1, #0]
 800e21c:	f8df c074 	ldr.w	ip, [pc, #116]	; 800e294 <__b2d+0x98>
 800e220:	dc14      	bgt.n	800e24c <__b2d+0x50>
 800e222:	f1c0 0e0b 	rsb	lr, r0, #11
 800e226:	fa24 f10e 	lsr.w	r1, r4, lr
 800e22a:	42b7      	cmp	r7, r6
 800e22c:	ea41 030c 	orr.w	r3, r1, ip
 800e230:	bf34      	ite	cc
 800e232:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e236:	2100      	movcs	r1, #0
 800e238:	3015      	adds	r0, #21
 800e23a:	fa04 f000 	lsl.w	r0, r4, r0
 800e23e:	fa21 f10e 	lsr.w	r1, r1, lr
 800e242:	ea40 0201 	orr.w	r2, r0, r1
 800e246:	ec43 2b10 	vmov	d0, r2, r3
 800e24a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e24c:	42b7      	cmp	r7, r6
 800e24e:	bf3a      	itte	cc
 800e250:	f1a5 0608 	subcc.w	r6, r5, #8
 800e254:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e258:	2100      	movcs	r1, #0
 800e25a:	380b      	subs	r0, #11
 800e25c:	d015      	beq.n	800e28a <__b2d+0x8e>
 800e25e:	4084      	lsls	r4, r0
 800e260:	f1c0 0520 	rsb	r5, r0, #32
 800e264:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800e268:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800e26c:	42be      	cmp	r6, r7
 800e26e:	fa21 fc05 	lsr.w	ip, r1, r5
 800e272:	ea44 030c 	orr.w	r3, r4, ip
 800e276:	bf8c      	ite	hi
 800e278:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e27c:	2400      	movls	r4, #0
 800e27e:	fa01 f000 	lsl.w	r0, r1, r0
 800e282:	40ec      	lsrs	r4, r5
 800e284:	ea40 0204 	orr.w	r2, r0, r4
 800e288:	e7dd      	b.n	800e246 <__b2d+0x4a>
 800e28a:	ea44 030c 	orr.w	r3, r4, ip
 800e28e:	460a      	mov	r2, r1
 800e290:	e7d9      	b.n	800e246 <__b2d+0x4a>
 800e292:	bf00      	nop
 800e294:	3ff00000 	.word	0x3ff00000

0800e298 <__d2b>:
 800e298:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e29c:	460e      	mov	r6, r1
 800e29e:	2101      	movs	r1, #1
 800e2a0:	ec59 8b10 	vmov	r8, r9, d0
 800e2a4:	4615      	mov	r5, r2
 800e2a6:	f7ff fcb5 	bl	800dc14 <_Balloc>
 800e2aa:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e2ae:	4607      	mov	r7, r0
 800e2b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e2b4:	bb34      	cbnz	r4, 800e304 <__d2b+0x6c>
 800e2b6:	9301      	str	r3, [sp, #4]
 800e2b8:	f1b8 0300 	subs.w	r3, r8, #0
 800e2bc:	d027      	beq.n	800e30e <__d2b+0x76>
 800e2be:	a802      	add	r0, sp, #8
 800e2c0:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e2c4:	f7ff fd89 	bl	800ddda <__lo0bits>
 800e2c8:	9900      	ldr	r1, [sp, #0]
 800e2ca:	b1f0      	cbz	r0, 800e30a <__d2b+0x72>
 800e2cc:	9a01      	ldr	r2, [sp, #4]
 800e2ce:	f1c0 0320 	rsb	r3, r0, #32
 800e2d2:	fa02 f303 	lsl.w	r3, r2, r3
 800e2d6:	430b      	orrs	r3, r1
 800e2d8:	40c2      	lsrs	r2, r0
 800e2da:	617b      	str	r3, [r7, #20]
 800e2dc:	9201      	str	r2, [sp, #4]
 800e2de:	9b01      	ldr	r3, [sp, #4]
 800e2e0:	61bb      	str	r3, [r7, #24]
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	bf14      	ite	ne
 800e2e6:	2102      	movne	r1, #2
 800e2e8:	2101      	moveq	r1, #1
 800e2ea:	6139      	str	r1, [r7, #16]
 800e2ec:	b1c4      	cbz	r4, 800e320 <__d2b+0x88>
 800e2ee:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e2f2:	4404      	add	r4, r0
 800e2f4:	6034      	str	r4, [r6, #0]
 800e2f6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e2fa:	6028      	str	r0, [r5, #0]
 800e2fc:	4638      	mov	r0, r7
 800e2fe:	b003      	add	sp, #12
 800e300:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e304:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e308:	e7d5      	b.n	800e2b6 <__d2b+0x1e>
 800e30a:	6179      	str	r1, [r7, #20]
 800e30c:	e7e7      	b.n	800e2de <__d2b+0x46>
 800e30e:	a801      	add	r0, sp, #4
 800e310:	f7ff fd63 	bl	800ddda <__lo0bits>
 800e314:	9b01      	ldr	r3, [sp, #4]
 800e316:	617b      	str	r3, [r7, #20]
 800e318:	2101      	movs	r1, #1
 800e31a:	6139      	str	r1, [r7, #16]
 800e31c:	3020      	adds	r0, #32
 800e31e:	e7e5      	b.n	800e2ec <__d2b+0x54>
 800e320:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e324:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e328:	6030      	str	r0, [r6, #0]
 800e32a:	6918      	ldr	r0, [r3, #16]
 800e32c:	f7ff fd36 	bl	800dd9c <__hi0bits>
 800e330:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e334:	e7e1      	b.n	800e2fa <__d2b+0x62>

0800e336 <__ratio>:
 800e336:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e33a:	4688      	mov	r8, r1
 800e33c:	4669      	mov	r1, sp
 800e33e:	4681      	mov	r9, r0
 800e340:	f7ff ff5c 	bl	800e1fc <__b2d>
 800e344:	a901      	add	r1, sp, #4
 800e346:	4640      	mov	r0, r8
 800e348:	ec57 6b10 	vmov	r6, r7, d0
 800e34c:	f7ff ff56 	bl	800e1fc <__b2d>
 800e350:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e354:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e358:	eba3 0c02 	sub.w	ip, r3, r2
 800e35c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e360:	1a9b      	subs	r3, r3, r2
 800e362:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e366:	ec5b ab10 	vmov	sl, fp, d0
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	bfce      	itee	gt
 800e36e:	463a      	movgt	r2, r7
 800e370:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e374:	465a      	movle	r2, fp
 800e376:	4659      	mov	r1, fp
 800e378:	463d      	mov	r5, r7
 800e37a:	bfd4      	ite	le
 800e37c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800e380:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800e384:	4630      	mov	r0, r6
 800e386:	ee10 2a10 	vmov	r2, s0
 800e38a:	460b      	mov	r3, r1
 800e38c:	4629      	mov	r1, r5
 800e38e:	f7f2 fa5d 	bl	800084c <__aeabi_ddiv>
 800e392:	ec41 0b10 	vmov	d0, r0, r1
 800e396:	b003      	add	sp, #12
 800e398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e39c <__copybits>:
 800e39c:	3901      	subs	r1, #1
 800e39e:	b510      	push	{r4, lr}
 800e3a0:	1149      	asrs	r1, r1, #5
 800e3a2:	6914      	ldr	r4, [r2, #16]
 800e3a4:	3101      	adds	r1, #1
 800e3a6:	f102 0314 	add.w	r3, r2, #20
 800e3aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e3ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e3b2:	42a3      	cmp	r3, r4
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	d303      	bcc.n	800e3c0 <__copybits+0x24>
 800e3b8:	2300      	movs	r3, #0
 800e3ba:	428a      	cmp	r2, r1
 800e3bc:	d305      	bcc.n	800e3ca <__copybits+0x2e>
 800e3be:	bd10      	pop	{r4, pc}
 800e3c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3c4:	f840 2b04 	str.w	r2, [r0], #4
 800e3c8:	e7f3      	b.n	800e3b2 <__copybits+0x16>
 800e3ca:	f842 3b04 	str.w	r3, [r2], #4
 800e3ce:	e7f4      	b.n	800e3ba <__copybits+0x1e>

0800e3d0 <__any_on>:
 800e3d0:	f100 0214 	add.w	r2, r0, #20
 800e3d4:	6900      	ldr	r0, [r0, #16]
 800e3d6:	114b      	asrs	r3, r1, #5
 800e3d8:	4298      	cmp	r0, r3
 800e3da:	b510      	push	{r4, lr}
 800e3dc:	db11      	blt.n	800e402 <__any_on+0x32>
 800e3de:	dd0a      	ble.n	800e3f6 <__any_on+0x26>
 800e3e0:	f011 011f 	ands.w	r1, r1, #31
 800e3e4:	d007      	beq.n	800e3f6 <__any_on+0x26>
 800e3e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e3ea:	fa24 f001 	lsr.w	r0, r4, r1
 800e3ee:	fa00 f101 	lsl.w	r1, r0, r1
 800e3f2:	428c      	cmp	r4, r1
 800e3f4:	d10b      	bne.n	800e40e <__any_on+0x3e>
 800e3f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d803      	bhi.n	800e406 <__any_on+0x36>
 800e3fe:	2000      	movs	r0, #0
 800e400:	bd10      	pop	{r4, pc}
 800e402:	4603      	mov	r3, r0
 800e404:	e7f7      	b.n	800e3f6 <__any_on+0x26>
 800e406:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e40a:	2900      	cmp	r1, #0
 800e40c:	d0f5      	beq.n	800e3fa <__any_on+0x2a>
 800e40e:	2001      	movs	r0, #1
 800e410:	e7f6      	b.n	800e400 <__any_on+0x30>

0800e412 <_calloc_r>:
 800e412:	b538      	push	{r3, r4, r5, lr}
 800e414:	fb02 f401 	mul.w	r4, r2, r1
 800e418:	4621      	mov	r1, r4
 800e41a:	f000 f857 	bl	800e4cc <_malloc_r>
 800e41e:	4605      	mov	r5, r0
 800e420:	b118      	cbz	r0, 800e42a <_calloc_r+0x18>
 800e422:	4622      	mov	r2, r4
 800e424:	2100      	movs	r1, #0
 800e426:	f7fc fa26 	bl	800a876 <memset>
 800e42a:	4628      	mov	r0, r5
 800e42c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800e430 <_free_r>:
 800e430:	b538      	push	{r3, r4, r5, lr}
 800e432:	4605      	mov	r5, r0
 800e434:	2900      	cmp	r1, #0
 800e436:	d045      	beq.n	800e4c4 <_free_r+0x94>
 800e438:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e43c:	1f0c      	subs	r4, r1, #4
 800e43e:	2b00      	cmp	r3, #0
 800e440:	bfb8      	it	lt
 800e442:	18e4      	addlt	r4, r4, r3
 800e444:	f000 fc0f 	bl	800ec66 <__malloc_lock>
 800e448:	4a1f      	ldr	r2, [pc, #124]	; (800e4c8 <_free_r+0x98>)
 800e44a:	6813      	ldr	r3, [r2, #0]
 800e44c:	4610      	mov	r0, r2
 800e44e:	b933      	cbnz	r3, 800e45e <_free_r+0x2e>
 800e450:	6063      	str	r3, [r4, #4]
 800e452:	6014      	str	r4, [r2, #0]
 800e454:	4628      	mov	r0, r5
 800e456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e45a:	f000 bc05 	b.w	800ec68 <__malloc_unlock>
 800e45e:	42a3      	cmp	r3, r4
 800e460:	d90c      	bls.n	800e47c <_free_r+0x4c>
 800e462:	6821      	ldr	r1, [r4, #0]
 800e464:	1862      	adds	r2, r4, r1
 800e466:	4293      	cmp	r3, r2
 800e468:	bf04      	itt	eq
 800e46a:	681a      	ldreq	r2, [r3, #0]
 800e46c:	685b      	ldreq	r3, [r3, #4]
 800e46e:	6063      	str	r3, [r4, #4]
 800e470:	bf04      	itt	eq
 800e472:	1852      	addeq	r2, r2, r1
 800e474:	6022      	streq	r2, [r4, #0]
 800e476:	6004      	str	r4, [r0, #0]
 800e478:	e7ec      	b.n	800e454 <_free_r+0x24>
 800e47a:	4613      	mov	r3, r2
 800e47c:	685a      	ldr	r2, [r3, #4]
 800e47e:	b10a      	cbz	r2, 800e484 <_free_r+0x54>
 800e480:	42a2      	cmp	r2, r4
 800e482:	d9fa      	bls.n	800e47a <_free_r+0x4a>
 800e484:	6819      	ldr	r1, [r3, #0]
 800e486:	1858      	adds	r0, r3, r1
 800e488:	42a0      	cmp	r0, r4
 800e48a:	d10b      	bne.n	800e4a4 <_free_r+0x74>
 800e48c:	6820      	ldr	r0, [r4, #0]
 800e48e:	4401      	add	r1, r0
 800e490:	1858      	adds	r0, r3, r1
 800e492:	4282      	cmp	r2, r0
 800e494:	6019      	str	r1, [r3, #0]
 800e496:	d1dd      	bne.n	800e454 <_free_r+0x24>
 800e498:	6810      	ldr	r0, [r2, #0]
 800e49a:	6852      	ldr	r2, [r2, #4]
 800e49c:	605a      	str	r2, [r3, #4]
 800e49e:	4401      	add	r1, r0
 800e4a0:	6019      	str	r1, [r3, #0]
 800e4a2:	e7d7      	b.n	800e454 <_free_r+0x24>
 800e4a4:	d902      	bls.n	800e4ac <_free_r+0x7c>
 800e4a6:	230c      	movs	r3, #12
 800e4a8:	602b      	str	r3, [r5, #0]
 800e4aa:	e7d3      	b.n	800e454 <_free_r+0x24>
 800e4ac:	6820      	ldr	r0, [r4, #0]
 800e4ae:	1821      	adds	r1, r4, r0
 800e4b0:	428a      	cmp	r2, r1
 800e4b2:	bf04      	itt	eq
 800e4b4:	6811      	ldreq	r1, [r2, #0]
 800e4b6:	6852      	ldreq	r2, [r2, #4]
 800e4b8:	6062      	str	r2, [r4, #4]
 800e4ba:	bf04      	itt	eq
 800e4bc:	1809      	addeq	r1, r1, r0
 800e4be:	6021      	streq	r1, [r4, #0]
 800e4c0:	605c      	str	r4, [r3, #4]
 800e4c2:	e7c7      	b.n	800e454 <_free_r+0x24>
 800e4c4:	bd38      	pop	{r3, r4, r5, pc}
 800e4c6:	bf00      	nop
 800e4c8:	2001df2c 	.word	0x2001df2c

0800e4cc <_malloc_r>:
 800e4cc:	b570      	push	{r4, r5, r6, lr}
 800e4ce:	1ccd      	adds	r5, r1, #3
 800e4d0:	f025 0503 	bic.w	r5, r5, #3
 800e4d4:	3508      	adds	r5, #8
 800e4d6:	2d0c      	cmp	r5, #12
 800e4d8:	bf38      	it	cc
 800e4da:	250c      	movcc	r5, #12
 800e4dc:	2d00      	cmp	r5, #0
 800e4de:	4606      	mov	r6, r0
 800e4e0:	db01      	blt.n	800e4e6 <_malloc_r+0x1a>
 800e4e2:	42a9      	cmp	r1, r5
 800e4e4:	d903      	bls.n	800e4ee <_malloc_r+0x22>
 800e4e6:	230c      	movs	r3, #12
 800e4e8:	6033      	str	r3, [r6, #0]
 800e4ea:	2000      	movs	r0, #0
 800e4ec:	bd70      	pop	{r4, r5, r6, pc}
 800e4ee:	f000 fbba 	bl	800ec66 <__malloc_lock>
 800e4f2:	4a21      	ldr	r2, [pc, #132]	; (800e578 <_malloc_r+0xac>)
 800e4f4:	6814      	ldr	r4, [r2, #0]
 800e4f6:	4621      	mov	r1, r4
 800e4f8:	b991      	cbnz	r1, 800e520 <_malloc_r+0x54>
 800e4fa:	4c20      	ldr	r4, [pc, #128]	; (800e57c <_malloc_r+0xb0>)
 800e4fc:	6823      	ldr	r3, [r4, #0]
 800e4fe:	b91b      	cbnz	r3, 800e508 <_malloc_r+0x3c>
 800e500:	4630      	mov	r0, r6
 800e502:	f000 facf 	bl	800eaa4 <_sbrk_r>
 800e506:	6020      	str	r0, [r4, #0]
 800e508:	4629      	mov	r1, r5
 800e50a:	4630      	mov	r0, r6
 800e50c:	f000 faca 	bl	800eaa4 <_sbrk_r>
 800e510:	1c43      	adds	r3, r0, #1
 800e512:	d124      	bne.n	800e55e <_malloc_r+0x92>
 800e514:	230c      	movs	r3, #12
 800e516:	6033      	str	r3, [r6, #0]
 800e518:	4630      	mov	r0, r6
 800e51a:	f000 fba5 	bl	800ec68 <__malloc_unlock>
 800e51e:	e7e4      	b.n	800e4ea <_malloc_r+0x1e>
 800e520:	680b      	ldr	r3, [r1, #0]
 800e522:	1b5b      	subs	r3, r3, r5
 800e524:	d418      	bmi.n	800e558 <_malloc_r+0x8c>
 800e526:	2b0b      	cmp	r3, #11
 800e528:	d90f      	bls.n	800e54a <_malloc_r+0x7e>
 800e52a:	600b      	str	r3, [r1, #0]
 800e52c:	50cd      	str	r5, [r1, r3]
 800e52e:	18cc      	adds	r4, r1, r3
 800e530:	4630      	mov	r0, r6
 800e532:	f000 fb99 	bl	800ec68 <__malloc_unlock>
 800e536:	f104 000b 	add.w	r0, r4, #11
 800e53a:	1d23      	adds	r3, r4, #4
 800e53c:	f020 0007 	bic.w	r0, r0, #7
 800e540:	1ac3      	subs	r3, r0, r3
 800e542:	d0d3      	beq.n	800e4ec <_malloc_r+0x20>
 800e544:	425a      	negs	r2, r3
 800e546:	50e2      	str	r2, [r4, r3]
 800e548:	e7d0      	b.n	800e4ec <_malloc_r+0x20>
 800e54a:	428c      	cmp	r4, r1
 800e54c:	684b      	ldr	r3, [r1, #4]
 800e54e:	bf16      	itet	ne
 800e550:	6063      	strne	r3, [r4, #4]
 800e552:	6013      	streq	r3, [r2, #0]
 800e554:	460c      	movne	r4, r1
 800e556:	e7eb      	b.n	800e530 <_malloc_r+0x64>
 800e558:	460c      	mov	r4, r1
 800e55a:	6849      	ldr	r1, [r1, #4]
 800e55c:	e7cc      	b.n	800e4f8 <_malloc_r+0x2c>
 800e55e:	1cc4      	adds	r4, r0, #3
 800e560:	f024 0403 	bic.w	r4, r4, #3
 800e564:	42a0      	cmp	r0, r4
 800e566:	d005      	beq.n	800e574 <_malloc_r+0xa8>
 800e568:	1a21      	subs	r1, r4, r0
 800e56a:	4630      	mov	r0, r6
 800e56c:	f000 fa9a 	bl	800eaa4 <_sbrk_r>
 800e570:	3001      	adds	r0, #1
 800e572:	d0cf      	beq.n	800e514 <_malloc_r+0x48>
 800e574:	6025      	str	r5, [r4, #0]
 800e576:	e7db      	b.n	800e530 <_malloc_r+0x64>
 800e578:	2001df2c 	.word	0x2001df2c
 800e57c:	2001df30 	.word	0x2001df30

0800e580 <__ssputs_r>:
 800e580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e584:	688e      	ldr	r6, [r1, #8]
 800e586:	429e      	cmp	r6, r3
 800e588:	4682      	mov	sl, r0
 800e58a:	460c      	mov	r4, r1
 800e58c:	4690      	mov	r8, r2
 800e58e:	4699      	mov	r9, r3
 800e590:	d837      	bhi.n	800e602 <__ssputs_r+0x82>
 800e592:	898a      	ldrh	r2, [r1, #12]
 800e594:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e598:	d031      	beq.n	800e5fe <__ssputs_r+0x7e>
 800e59a:	6825      	ldr	r5, [r4, #0]
 800e59c:	6909      	ldr	r1, [r1, #16]
 800e59e:	1a6f      	subs	r7, r5, r1
 800e5a0:	6965      	ldr	r5, [r4, #20]
 800e5a2:	2302      	movs	r3, #2
 800e5a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e5a8:	fb95 f5f3 	sdiv	r5, r5, r3
 800e5ac:	f109 0301 	add.w	r3, r9, #1
 800e5b0:	443b      	add	r3, r7
 800e5b2:	429d      	cmp	r5, r3
 800e5b4:	bf38      	it	cc
 800e5b6:	461d      	movcc	r5, r3
 800e5b8:	0553      	lsls	r3, r2, #21
 800e5ba:	d530      	bpl.n	800e61e <__ssputs_r+0x9e>
 800e5bc:	4629      	mov	r1, r5
 800e5be:	f7ff ff85 	bl	800e4cc <_malloc_r>
 800e5c2:	4606      	mov	r6, r0
 800e5c4:	b950      	cbnz	r0, 800e5dc <__ssputs_r+0x5c>
 800e5c6:	230c      	movs	r3, #12
 800e5c8:	f8ca 3000 	str.w	r3, [sl]
 800e5cc:	89a3      	ldrh	r3, [r4, #12]
 800e5ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5d2:	81a3      	strh	r3, [r4, #12]
 800e5d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e5d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5dc:	463a      	mov	r2, r7
 800e5de:	6921      	ldr	r1, [r4, #16]
 800e5e0:	f7fc f93e 	bl	800a860 <memcpy>
 800e5e4:	89a3      	ldrh	r3, [r4, #12]
 800e5e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e5ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e5ee:	81a3      	strh	r3, [r4, #12]
 800e5f0:	6126      	str	r6, [r4, #16]
 800e5f2:	6165      	str	r5, [r4, #20]
 800e5f4:	443e      	add	r6, r7
 800e5f6:	1bed      	subs	r5, r5, r7
 800e5f8:	6026      	str	r6, [r4, #0]
 800e5fa:	60a5      	str	r5, [r4, #8]
 800e5fc:	464e      	mov	r6, r9
 800e5fe:	454e      	cmp	r6, r9
 800e600:	d900      	bls.n	800e604 <__ssputs_r+0x84>
 800e602:	464e      	mov	r6, r9
 800e604:	4632      	mov	r2, r6
 800e606:	4641      	mov	r1, r8
 800e608:	6820      	ldr	r0, [r4, #0]
 800e60a:	f000 fb13 	bl	800ec34 <memmove>
 800e60e:	68a3      	ldr	r3, [r4, #8]
 800e610:	1b9b      	subs	r3, r3, r6
 800e612:	60a3      	str	r3, [r4, #8]
 800e614:	6823      	ldr	r3, [r4, #0]
 800e616:	441e      	add	r6, r3
 800e618:	6026      	str	r6, [r4, #0]
 800e61a:	2000      	movs	r0, #0
 800e61c:	e7dc      	b.n	800e5d8 <__ssputs_r+0x58>
 800e61e:	462a      	mov	r2, r5
 800e620:	f000 fb23 	bl	800ec6a <_realloc_r>
 800e624:	4606      	mov	r6, r0
 800e626:	2800      	cmp	r0, #0
 800e628:	d1e2      	bne.n	800e5f0 <__ssputs_r+0x70>
 800e62a:	6921      	ldr	r1, [r4, #16]
 800e62c:	4650      	mov	r0, sl
 800e62e:	f7ff feff 	bl	800e430 <_free_r>
 800e632:	e7c8      	b.n	800e5c6 <__ssputs_r+0x46>

0800e634 <_svfiprintf_r>:
 800e634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e638:	461d      	mov	r5, r3
 800e63a:	898b      	ldrh	r3, [r1, #12]
 800e63c:	061f      	lsls	r7, r3, #24
 800e63e:	b09d      	sub	sp, #116	; 0x74
 800e640:	4680      	mov	r8, r0
 800e642:	460c      	mov	r4, r1
 800e644:	4616      	mov	r6, r2
 800e646:	d50f      	bpl.n	800e668 <_svfiprintf_r+0x34>
 800e648:	690b      	ldr	r3, [r1, #16]
 800e64a:	b96b      	cbnz	r3, 800e668 <_svfiprintf_r+0x34>
 800e64c:	2140      	movs	r1, #64	; 0x40
 800e64e:	f7ff ff3d 	bl	800e4cc <_malloc_r>
 800e652:	6020      	str	r0, [r4, #0]
 800e654:	6120      	str	r0, [r4, #16]
 800e656:	b928      	cbnz	r0, 800e664 <_svfiprintf_r+0x30>
 800e658:	230c      	movs	r3, #12
 800e65a:	f8c8 3000 	str.w	r3, [r8]
 800e65e:	f04f 30ff 	mov.w	r0, #4294967295
 800e662:	e0c8      	b.n	800e7f6 <_svfiprintf_r+0x1c2>
 800e664:	2340      	movs	r3, #64	; 0x40
 800e666:	6163      	str	r3, [r4, #20]
 800e668:	2300      	movs	r3, #0
 800e66a:	9309      	str	r3, [sp, #36]	; 0x24
 800e66c:	2320      	movs	r3, #32
 800e66e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e672:	2330      	movs	r3, #48	; 0x30
 800e674:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e678:	9503      	str	r5, [sp, #12]
 800e67a:	f04f 0b01 	mov.w	fp, #1
 800e67e:	4637      	mov	r7, r6
 800e680:	463d      	mov	r5, r7
 800e682:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e686:	b10b      	cbz	r3, 800e68c <_svfiprintf_r+0x58>
 800e688:	2b25      	cmp	r3, #37	; 0x25
 800e68a:	d13e      	bne.n	800e70a <_svfiprintf_r+0xd6>
 800e68c:	ebb7 0a06 	subs.w	sl, r7, r6
 800e690:	d00b      	beq.n	800e6aa <_svfiprintf_r+0x76>
 800e692:	4653      	mov	r3, sl
 800e694:	4632      	mov	r2, r6
 800e696:	4621      	mov	r1, r4
 800e698:	4640      	mov	r0, r8
 800e69a:	f7ff ff71 	bl	800e580 <__ssputs_r>
 800e69e:	3001      	adds	r0, #1
 800e6a0:	f000 80a4 	beq.w	800e7ec <_svfiprintf_r+0x1b8>
 800e6a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6a6:	4453      	add	r3, sl
 800e6a8:	9309      	str	r3, [sp, #36]	; 0x24
 800e6aa:	783b      	ldrb	r3, [r7, #0]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	f000 809d 	beq.w	800e7ec <_svfiprintf_r+0x1b8>
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	f04f 32ff 	mov.w	r2, #4294967295
 800e6b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e6bc:	9304      	str	r3, [sp, #16]
 800e6be:	9307      	str	r3, [sp, #28]
 800e6c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e6c4:	931a      	str	r3, [sp, #104]	; 0x68
 800e6c6:	462f      	mov	r7, r5
 800e6c8:	2205      	movs	r2, #5
 800e6ca:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e6ce:	4850      	ldr	r0, [pc, #320]	; (800e810 <_svfiprintf_r+0x1dc>)
 800e6d0:	f7f1 fd86 	bl	80001e0 <memchr>
 800e6d4:	9b04      	ldr	r3, [sp, #16]
 800e6d6:	b9d0      	cbnz	r0, 800e70e <_svfiprintf_r+0xda>
 800e6d8:	06d9      	lsls	r1, r3, #27
 800e6da:	bf44      	itt	mi
 800e6dc:	2220      	movmi	r2, #32
 800e6de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e6e2:	071a      	lsls	r2, r3, #28
 800e6e4:	bf44      	itt	mi
 800e6e6:	222b      	movmi	r2, #43	; 0x2b
 800e6e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e6ec:	782a      	ldrb	r2, [r5, #0]
 800e6ee:	2a2a      	cmp	r2, #42	; 0x2a
 800e6f0:	d015      	beq.n	800e71e <_svfiprintf_r+0xea>
 800e6f2:	9a07      	ldr	r2, [sp, #28]
 800e6f4:	462f      	mov	r7, r5
 800e6f6:	2000      	movs	r0, #0
 800e6f8:	250a      	movs	r5, #10
 800e6fa:	4639      	mov	r1, r7
 800e6fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e700:	3b30      	subs	r3, #48	; 0x30
 800e702:	2b09      	cmp	r3, #9
 800e704:	d94d      	bls.n	800e7a2 <_svfiprintf_r+0x16e>
 800e706:	b1b8      	cbz	r0, 800e738 <_svfiprintf_r+0x104>
 800e708:	e00f      	b.n	800e72a <_svfiprintf_r+0xf6>
 800e70a:	462f      	mov	r7, r5
 800e70c:	e7b8      	b.n	800e680 <_svfiprintf_r+0x4c>
 800e70e:	4a40      	ldr	r2, [pc, #256]	; (800e810 <_svfiprintf_r+0x1dc>)
 800e710:	1a80      	subs	r0, r0, r2
 800e712:	fa0b f000 	lsl.w	r0, fp, r0
 800e716:	4318      	orrs	r0, r3
 800e718:	9004      	str	r0, [sp, #16]
 800e71a:	463d      	mov	r5, r7
 800e71c:	e7d3      	b.n	800e6c6 <_svfiprintf_r+0x92>
 800e71e:	9a03      	ldr	r2, [sp, #12]
 800e720:	1d11      	adds	r1, r2, #4
 800e722:	6812      	ldr	r2, [r2, #0]
 800e724:	9103      	str	r1, [sp, #12]
 800e726:	2a00      	cmp	r2, #0
 800e728:	db01      	blt.n	800e72e <_svfiprintf_r+0xfa>
 800e72a:	9207      	str	r2, [sp, #28]
 800e72c:	e004      	b.n	800e738 <_svfiprintf_r+0x104>
 800e72e:	4252      	negs	r2, r2
 800e730:	f043 0302 	orr.w	r3, r3, #2
 800e734:	9207      	str	r2, [sp, #28]
 800e736:	9304      	str	r3, [sp, #16]
 800e738:	783b      	ldrb	r3, [r7, #0]
 800e73a:	2b2e      	cmp	r3, #46	; 0x2e
 800e73c:	d10c      	bne.n	800e758 <_svfiprintf_r+0x124>
 800e73e:	787b      	ldrb	r3, [r7, #1]
 800e740:	2b2a      	cmp	r3, #42	; 0x2a
 800e742:	d133      	bne.n	800e7ac <_svfiprintf_r+0x178>
 800e744:	9b03      	ldr	r3, [sp, #12]
 800e746:	1d1a      	adds	r2, r3, #4
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	9203      	str	r2, [sp, #12]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	bfb8      	it	lt
 800e750:	f04f 33ff 	movlt.w	r3, #4294967295
 800e754:	3702      	adds	r7, #2
 800e756:	9305      	str	r3, [sp, #20]
 800e758:	4d2e      	ldr	r5, [pc, #184]	; (800e814 <_svfiprintf_r+0x1e0>)
 800e75a:	7839      	ldrb	r1, [r7, #0]
 800e75c:	2203      	movs	r2, #3
 800e75e:	4628      	mov	r0, r5
 800e760:	f7f1 fd3e 	bl	80001e0 <memchr>
 800e764:	b138      	cbz	r0, 800e776 <_svfiprintf_r+0x142>
 800e766:	2340      	movs	r3, #64	; 0x40
 800e768:	1b40      	subs	r0, r0, r5
 800e76a:	fa03 f000 	lsl.w	r0, r3, r0
 800e76e:	9b04      	ldr	r3, [sp, #16]
 800e770:	4303      	orrs	r3, r0
 800e772:	3701      	adds	r7, #1
 800e774:	9304      	str	r3, [sp, #16]
 800e776:	7839      	ldrb	r1, [r7, #0]
 800e778:	4827      	ldr	r0, [pc, #156]	; (800e818 <_svfiprintf_r+0x1e4>)
 800e77a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e77e:	2206      	movs	r2, #6
 800e780:	1c7e      	adds	r6, r7, #1
 800e782:	f7f1 fd2d 	bl	80001e0 <memchr>
 800e786:	2800      	cmp	r0, #0
 800e788:	d038      	beq.n	800e7fc <_svfiprintf_r+0x1c8>
 800e78a:	4b24      	ldr	r3, [pc, #144]	; (800e81c <_svfiprintf_r+0x1e8>)
 800e78c:	bb13      	cbnz	r3, 800e7d4 <_svfiprintf_r+0x1a0>
 800e78e:	9b03      	ldr	r3, [sp, #12]
 800e790:	3307      	adds	r3, #7
 800e792:	f023 0307 	bic.w	r3, r3, #7
 800e796:	3308      	adds	r3, #8
 800e798:	9303      	str	r3, [sp, #12]
 800e79a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e79c:	444b      	add	r3, r9
 800e79e:	9309      	str	r3, [sp, #36]	; 0x24
 800e7a0:	e76d      	b.n	800e67e <_svfiprintf_r+0x4a>
 800e7a2:	fb05 3202 	mla	r2, r5, r2, r3
 800e7a6:	2001      	movs	r0, #1
 800e7a8:	460f      	mov	r7, r1
 800e7aa:	e7a6      	b.n	800e6fa <_svfiprintf_r+0xc6>
 800e7ac:	2300      	movs	r3, #0
 800e7ae:	3701      	adds	r7, #1
 800e7b0:	9305      	str	r3, [sp, #20]
 800e7b2:	4619      	mov	r1, r3
 800e7b4:	250a      	movs	r5, #10
 800e7b6:	4638      	mov	r0, r7
 800e7b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7bc:	3a30      	subs	r2, #48	; 0x30
 800e7be:	2a09      	cmp	r2, #9
 800e7c0:	d903      	bls.n	800e7ca <_svfiprintf_r+0x196>
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d0c8      	beq.n	800e758 <_svfiprintf_r+0x124>
 800e7c6:	9105      	str	r1, [sp, #20]
 800e7c8:	e7c6      	b.n	800e758 <_svfiprintf_r+0x124>
 800e7ca:	fb05 2101 	mla	r1, r5, r1, r2
 800e7ce:	2301      	movs	r3, #1
 800e7d0:	4607      	mov	r7, r0
 800e7d2:	e7f0      	b.n	800e7b6 <_svfiprintf_r+0x182>
 800e7d4:	ab03      	add	r3, sp, #12
 800e7d6:	9300      	str	r3, [sp, #0]
 800e7d8:	4622      	mov	r2, r4
 800e7da:	4b11      	ldr	r3, [pc, #68]	; (800e820 <_svfiprintf_r+0x1ec>)
 800e7dc:	a904      	add	r1, sp, #16
 800e7de:	4640      	mov	r0, r8
 800e7e0:	f7fc f8e6 	bl	800a9b0 <_printf_float>
 800e7e4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e7e8:	4681      	mov	r9, r0
 800e7ea:	d1d6      	bne.n	800e79a <_svfiprintf_r+0x166>
 800e7ec:	89a3      	ldrh	r3, [r4, #12]
 800e7ee:	065b      	lsls	r3, r3, #25
 800e7f0:	f53f af35 	bmi.w	800e65e <_svfiprintf_r+0x2a>
 800e7f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e7f6:	b01d      	add	sp, #116	; 0x74
 800e7f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7fc:	ab03      	add	r3, sp, #12
 800e7fe:	9300      	str	r3, [sp, #0]
 800e800:	4622      	mov	r2, r4
 800e802:	4b07      	ldr	r3, [pc, #28]	; (800e820 <_svfiprintf_r+0x1ec>)
 800e804:	a904      	add	r1, sp, #16
 800e806:	4640      	mov	r0, r8
 800e808:	f7fc fb88 	bl	800af1c <_printf_i>
 800e80c:	e7ea      	b.n	800e7e4 <_svfiprintf_r+0x1b0>
 800e80e:	bf00      	nop
 800e810:	0800efbc 	.word	0x0800efbc
 800e814:	0800efc2 	.word	0x0800efc2
 800e818:	0800efc6 	.word	0x0800efc6
 800e81c:	0800a9b1 	.word	0x0800a9b1
 800e820:	0800e581 	.word	0x0800e581

0800e824 <__sfputc_r>:
 800e824:	6893      	ldr	r3, [r2, #8]
 800e826:	3b01      	subs	r3, #1
 800e828:	2b00      	cmp	r3, #0
 800e82a:	b410      	push	{r4}
 800e82c:	6093      	str	r3, [r2, #8]
 800e82e:	da08      	bge.n	800e842 <__sfputc_r+0x1e>
 800e830:	6994      	ldr	r4, [r2, #24]
 800e832:	42a3      	cmp	r3, r4
 800e834:	db01      	blt.n	800e83a <__sfputc_r+0x16>
 800e836:	290a      	cmp	r1, #10
 800e838:	d103      	bne.n	800e842 <__sfputc_r+0x1e>
 800e83a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e83e:	f7fd bdb1 	b.w	800c3a4 <__swbuf_r>
 800e842:	6813      	ldr	r3, [r2, #0]
 800e844:	1c58      	adds	r0, r3, #1
 800e846:	6010      	str	r0, [r2, #0]
 800e848:	7019      	strb	r1, [r3, #0]
 800e84a:	4608      	mov	r0, r1
 800e84c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e850:	4770      	bx	lr

0800e852 <__sfputs_r>:
 800e852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e854:	4606      	mov	r6, r0
 800e856:	460f      	mov	r7, r1
 800e858:	4614      	mov	r4, r2
 800e85a:	18d5      	adds	r5, r2, r3
 800e85c:	42ac      	cmp	r4, r5
 800e85e:	d101      	bne.n	800e864 <__sfputs_r+0x12>
 800e860:	2000      	movs	r0, #0
 800e862:	e007      	b.n	800e874 <__sfputs_r+0x22>
 800e864:	463a      	mov	r2, r7
 800e866:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e86a:	4630      	mov	r0, r6
 800e86c:	f7ff ffda 	bl	800e824 <__sfputc_r>
 800e870:	1c43      	adds	r3, r0, #1
 800e872:	d1f3      	bne.n	800e85c <__sfputs_r+0xa>
 800e874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e878 <_vfiprintf_r>:
 800e878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e87c:	460c      	mov	r4, r1
 800e87e:	b09d      	sub	sp, #116	; 0x74
 800e880:	4617      	mov	r7, r2
 800e882:	461d      	mov	r5, r3
 800e884:	4606      	mov	r6, r0
 800e886:	b118      	cbz	r0, 800e890 <_vfiprintf_r+0x18>
 800e888:	6983      	ldr	r3, [r0, #24]
 800e88a:	b90b      	cbnz	r3, 800e890 <_vfiprintf_r+0x18>
 800e88c:	f7fe fd80 	bl	800d390 <__sinit>
 800e890:	4b7c      	ldr	r3, [pc, #496]	; (800ea84 <_vfiprintf_r+0x20c>)
 800e892:	429c      	cmp	r4, r3
 800e894:	d158      	bne.n	800e948 <_vfiprintf_r+0xd0>
 800e896:	6874      	ldr	r4, [r6, #4]
 800e898:	89a3      	ldrh	r3, [r4, #12]
 800e89a:	0718      	lsls	r0, r3, #28
 800e89c:	d55e      	bpl.n	800e95c <_vfiprintf_r+0xe4>
 800e89e:	6923      	ldr	r3, [r4, #16]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d05b      	beq.n	800e95c <_vfiprintf_r+0xe4>
 800e8a4:	2300      	movs	r3, #0
 800e8a6:	9309      	str	r3, [sp, #36]	; 0x24
 800e8a8:	2320      	movs	r3, #32
 800e8aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e8ae:	2330      	movs	r3, #48	; 0x30
 800e8b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e8b4:	9503      	str	r5, [sp, #12]
 800e8b6:	f04f 0b01 	mov.w	fp, #1
 800e8ba:	46b8      	mov	r8, r7
 800e8bc:	4645      	mov	r5, r8
 800e8be:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e8c2:	b10b      	cbz	r3, 800e8c8 <_vfiprintf_r+0x50>
 800e8c4:	2b25      	cmp	r3, #37	; 0x25
 800e8c6:	d154      	bne.n	800e972 <_vfiprintf_r+0xfa>
 800e8c8:	ebb8 0a07 	subs.w	sl, r8, r7
 800e8cc:	d00b      	beq.n	800e8e6 <_vfiprintf_r+0x6e>
 800e8ce:	4653      	mov	r3, sl
 800e8d0:	463a      	mov	r2, r7
 800e8d2:	4621      	mov	r1, r4
 800e8d4:	4630      	mov	r0, r6
 800e8d6:	f7ff ffbc 	bl	800e852 <__sfputs_r>
 800e8da:	3001      	adds	r0, #1
 800e8dc:	f000 80c2 	beq.w	800ea64 <_vfiprintf_r+0x1ec>
 800e8e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8e2:	4453      	add	r3, sl
 800e8e4:	9309      	str	r3, [sp, #36]	; 0x24
 800e8e6:	f898 3000 	ldrb.w	r3, [r8]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	f000 80ba 	beq.w	800ea64 <_vfiprintf_r+0x1ec>
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	f04f 32ff 	mov.w	r2, #4294967295
 800e8f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e8fa:	9304      	str	r3, [sp, #16]
 800e8fc:	9307      	str	r3, [sp, #28]
 800e8fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e902:	931a      	str	r3, [sp, #104]	; 0x68
 800e904:	46a8      	mov	r8, r5
 800e906:	2205      	movs	r2, #5
 800e908:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e90c:	485e      	ldr	r0, [pc, #376]	; (800ea88 <_vfiprintf_r+0x210>)
 800e90e:	f7f1 fc67 	bl	80001e0 <memchr>
 800e912:	9b04      	ldr	r3, [sp, #16]
 800e914:	bb78      	cbnz	r0, 800e976 <_vfiprintf_r+0xfe>
 800e916:	06d9      	lsls	r1, r3, #27
 800e918:	bf44      	itt	mi
 800e91a:	2220      	movmi	r2, #32
 800e91c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e920:	071a      	lsls	r2, r3, #28
 800e922:	bf44      	itt	mi
 800e924:	222b      	movmi	r2, #43	; 0x2b
 800e926:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e92a:	782a      	ldrb	r2, [r5, #0]
 800e92c:	2a2a      	cmp	r2, #42	; 0x2a
 800e92e:	d02a      	beq.n	800e986 <_vfiprintf_r+0x10e>
 800e930:	9a07      	ldr	r2, [sp, #28]
 800e932:	46a8      	mov	r8, r5
 800e934:	2000      	movs	r0, #0
 800e936:	250a      	movs	r5, #10
 800e938:	4641      	mov	r1, r8
 800e93a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e93e:	3b30      	subs	r3, #48	; 0x30
 800e940:	2b09      	cmp	r3, #9
 800e942:	d969      	bls.n	800ea18 <_vfiprintf_r+0x1a0>
 800e944:	b360      	cbz	r0, 800e9a0 <_vfiprintf_r+0x128>
 800e946:	e024      	b.n	800e992 <_vfiprintf_r+0x11a>
 800e948:	4b50      	ldr	r3, [pc, #320]	; (800ea8c <_vfiprintf_r+0x214>)
 800e94a:	429c      	cmp	r4, r3
 800e94c:	d101      	bne.n	800e952 <_vfiprintf_r+0xda>
 800e94e:	68b4      	ldr	r4, [r6, #8]
 800e950:	e7a2      	b.n	800e898 <_vfiprintf_r+0x20>
 800e952:	4b4f      	ldr	r3, [pc, #316]	; (800ea90 <_vfiprintf_r+0x218>)
 800e954:	429c      	cmp	r4, r3
 800e956:	bf08      	it	eq
 800e958:	68f4      	ldreq	r4, [r6, #12]
 800e95a:	e79d      	b.n	800e898 <_vfiprintf_r+0x20>
 800e95c:	4621      	mov	r1, r4
 800e95e:	4630      	mov	r0, r6
 800e960:	f7fd fd72 	bl	800c448 <__swsetup_r>
 800e964:	2800      	cmp	r0, #0
 800e966:	d09d      	beq.n	800e8a4 <_vfiprintf_r+0x2c>
 800e968:	f04f 30ff 	mov.w	r0, #4294967295
 800e96c:	b01d      	add	sp, #116	; 0x74
 800e96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e972:	46a8      	mov	r8, r5
 800e974:	e7a2      	b.n	800e8bc <_vfiprintf_r+0x44>
 800e976:	4a44      	ldr	r2, [pc, #272]	; (800ea88 <_vfiprintf_r+0x210>)
 800e978:	1a80      	subs	r0, r0, r2
 800e97a:	fa0b f000 	lsl.w	r0, fp, r0
 800e97e:	4318      	orrs	r0, r3
 800e980:	9004      	str	r0, [sp, #16]
 800e982:	4645      	mov	r5, r8
 800e984:	e7be      	b.n	800e904 <_vfiprintf_r+0x8c>
 800e986:	9a03      	ldr	r2, [sp, #12]
 800e988:	1d11      	adds	r1, r2, #4
 800e98a:	6812      	ldr	r2, [r2, #0]
 800e98c:	9103      	str	r1, [sp, #12]
 800e98e:	2a00      	cmp	r2, #0
 800e990:	db01      	blt.n	800e996 <_vfiprintf_r+0x11e>
 800e992:	9207      	str	r2, [sp, #28]
 800e994:	e004      	b.n	800e9a0 <_vfiprintf_r+0x128>
 800e996:	4252      	negs	r2, r2
 800e998:	f043 0302 	orr.w	r3, r3, #2
 800e99c:	9207      	str	r2, [sp, #28]
 800e99e:	9304      	str	r3, [sp, #16]
 800e9a0:	f898 3000 	ldrb.w	r3, [r8]
 800e9a4:	2b2e      	cmp	r3, #46	; 0x2e
 800e9a6:	d10e      	bne.n	800e9c6 <_vfiprintf_r+0x14e>
 800e9a8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e9ac:	2b2a      	cmp	r3, #42	; 0x2a
 800e9ae:	d138      	bne.n	800ea22 <_vfiprintf_r+0x1aa>
 800e9b0:	9b03      	ldr	r3, [sp, #12]
 800e9b2:	1d1a      	adds	r2, r3, #4
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	9203      	str	r2, [sp, #12]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	bfb8      	it	lt
 800e9bc:	f04f 33ff 	movlt.w	r3, #4294967295
 800e9c0:	f108 0802 	add.w	r8, r8, #2
 800e9c4:	9305      	str	r3, [sp, #20]
 800e9c6:	4d33      	ldr	r5, [pc, #204]	; (800ea94 <_vfiprintf_r+0x21c>)
 800e9c8:	f898 1000 	ldrb.w	r1, [r8]
 800e9cc:	2203      	movs	r2, #3
 800e9ce:	4628      	mov	r0, r5
 800e9d0:	f7f1 fc06 	bl	80001e0 <memchr>
 800e9d4:	b140      	cbz	r0, 800e9e8 <_vfiprintf_r+0x170>
 800e9d6:	2340      	movs	r3, #64	; 0x40
 800e9d8:	1b40      	subs	r0, r0, r5
 800e9da:	fa03 f000 	lsl.w	r0, r3, r0
 800e9de:	9b04      	ldr	r3, [sp, #16]
 800e9e0:	4303      	orrs	r3, r0
 800e9e2:	f108 0801 	add.w	r8, r8, #1
 800e9e6:	9304      	str	r3, [sp, #16]
 800e9e8:	f898 1000 	ldrb.w	r1, [r8]
 800e9ec:	482a      	ldr	r0, [pc, #168]	; (800ea98 <_vfiprintf_r+0x220>)
 800e9ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e9f2:	2206      	movs	r2, #6
 800e9f4:	f108 0701 	add.w	r7, r8, #1
 800e9f8:	f7f1 fbf2 	bl	80001e0 <memchr>
 800e9fc:	2800      	cmp	r0, #0
 800e9fe:	d037      	beq.n	800ea70 <_vfiprintf_r+0x1f8>
 800ea00:	4b26      	ldr	r3, [pc, #152]	; (800ea9c <_vfiprintf_r+0x224>)
 800ea02:	bb1b      	cbnz	r3, 800ea4c <_vfiprintf_r+0x1d4>
 800ea04:	9b03      	ldr	r3, [sp, #12]
 800ea06:	3307      	adds	r3, #7
 800ea08:	f023 0307 	bic.w	r3, r3, #7
 800ea0c:	3308      	adds	r3, #8
 800ea0e:	9303      	str	r3, [sp, #12]
 800ea10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea12:	444b      	add	r3, r9
 800ea14:	9309      	str	r3, [sp, #36]	; 0x24
 800ea16:	e750      	b.n	800e8ba <_vfiprintf_r+0x42>
 800ea18:	fb05 3202 	mla	r2, r5, r2, r3
 800ea1c:	2001      	movs	r0, #1
 800ea1e:	4688      	mov	r8, r1
 800ea20:	e78a      	b.n	800e938 <_vfiprintf_r+0xc0>
 800ea22:	2300      	movs	r3, #0
 800ea24:	f108 0801 	add.w	r8, r8, #1
 800ea28:	9305      	str	r3, [sp, #20]
 800ea2a:	4619      	mov	r1, r3
 800ea2c:	250a      	movs	r5, #10
 800ea2e:	4640      	mov	r0, r8
 800ea30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea34:	3a30      	subs	r2, #48	; 0x30
 800ea36:	2a09      	cmp	r2, #9
 800ea38:	d903      	bls.n	800ea42 <_vfiprintf_r+0x1ca>
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d0c3      	beq.n	800e9c6 <_vfiprintf_r+0x14e>
 800ea3e:	9105      	str	r1, [sp, #20]
 800ea40:	e7c1      	b.n	800e9c6 <_vfiprintf_r+0x14e>
 800ea42:	fb05 2101 	mla	r1, r5, r1, r2
 800ea46:	2301      	movs	r3, #1
 800ea48:	4680      	mov	r8, r0
 800ea4a:	e7f0      	b.n	800ea2e <_vfiprintf_r+0x1b6>
 800ea4c:	ab03      	add	r3, sp, #12
 800ea4e:	9300      	str	r3, [sp, #0]
 800ea50:	4622      	mov	r2, r4
 800ea52:	4b13      	ldr	r3, [pc, #76]	; (800eaa0 <_vfiprintf_r+0x228>)
 800ea54:	a904      	add	r1, sp, #16
 800ea56:	4630      	mov	r0, r6
 800ea58:	f7fb ffaa 	bl	800a9b0 <_printf_float>
 800ea5c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ea60:	4681      	mov	r9, r0
 800ea62:	d1d5      	bne.n	800ea10 <_vfiprintf_r+0x198>
 800ea64:	89a3      	ldrh	r3, [r4, #12]
 800ea66:	065b      	lsls	r3, r3, #25
 800ea68:	f53f af7e 	bmi.w	800e968 <_vfiprintf_r+0xf0>
 800ea6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ea6e:	e77d      	b.n	800e96c <_vfiprintf_r+0xf4>
 800ea70:	ab03      	add	r3, sp, #12
 800ea72:	9300      	str	r3, [sp, #0]
 800ea74:	4622      	mov	r2, r4
 800ea76:	4b0a      	ldr	r3, [pc, #40]	; (800eaa0 <_vfiprintf_r+0x228>)
 800ea78:	a904      	add	r1, sp, #16
 800ea7a:	4630      	mov	r0, r6
 800ea7c:	f7fc fa4e 	bl	800af1c <_printf_i>
 800ea80:	e7ec      	b.n	800ea5c <_vfiprintf_r+0x1e4>
 800ea82:	bf00      	nop
 800ea84:	0800ee70 	.word	0x0800ee70
 800ea88:	0800efbc 	.word	0x0800efbc
 800ea8c:	0800ee90 	.word	0x0800ee90
 800ea90:	0800ee50 	.word	0x0800ee50
 800ea94:	0800efc2 	.word	0x0800efc2
 800ea98:	0800efc6 	.word	0x0800efc6
 800ea9c:	0800a9b1 	.word	0x0800a9b1
 800eaa0:	0800e853 	.word	0x0800e853

0800eaa4 <_sbrk_r>:
 800eaa4:	b538      	push	{r3, r4, r5, lr}
 800eaa6:	4c06      	ldr	r4, [pc, #24]	; (800eac0 <_sbrk_r+0x1c>)
 800eaa8:	2300      	movs	r3, #0
 800eaaa:	4605      	mov	r5, r0
 800eaac:	4608      	mov	r0, r1
 800eaae:	6023      	str	r3, [r4, #0]
 800eab0:	f7f7 fb34 	bl	800611c <_sbrk>
 800eab4:	1c43      	adds	r3, r0, #1
 800eab6:	d102      	bne.n	800eabe <_sbrk_r+0x1a>
 800eab8:	6823      	ldr	r3, [r4, #0]
 800eaba:	b103      	cbz	r3, 800eabe <_sbrk_r+0x1a>
 800eabc:	602b      	str	r3, [r5, #0]
 800eabe:	bd38      	pop	{r3, r4, r5, pc}
 800eac0:	2001e464 	.word	0x2001e464

0800eac4 <__sread>:
 800eac4:	b510      	push	{r4, lr}
 800eac6:	460c      	mov	r4, r1
 800eac8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eacc:	f000 f8f4 	bl	800ecb8 <_read_r>
 800ead0:	2800      	cmp	r0, #0
 800ead2:	bfab      	itete	ge
 800ead4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ead6:	89a3      	ldrhlt	r3, [r4, #12]
 800ead8:	181b      	addge	r3, r3, r0
 800eada:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eade:	bfac      	ite	ge
 800eae0:	6563      	strge	r3, [r4, #84]	; 0x54
 800eae2:	81a3      	strhlt	r3, [r4, #12]
 800eae4:	bd10      	pop	{r4, pc}

0800eae6 <__swrite>:
 800eae6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaea:	461f      	mov	r7, r3
 800eaec:	898b      	ldrh	r3, [r1, #12]
 800eaee:	05db      	lsls	r3, r3, #23
 800eaf0:	4605      	mov	r5, r0
 800eaf2:	460c      	mov	r4, r1
 800eaf4:	4616      	mov	r6, r2
 800eaf6:	d505      	bpl.n	800eb04 <__swrite+0x1e>
 800eaf8:	2302      	movs	r3, #2
 800eafa:	2200      	movs	r2, #0
 800eafc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb00:	f000 f886 	bl	800ec10 <_lseek_r>
 800eb04:	89a3      	ldrh	r3, [r4, #12]
 800eb06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb0e:	81a3      	strh	r3, [r4, #12]
 800eb10:	4632      	mov	r2, r6
 800eb12:	463b      	mov	r3, r7
 800eb14:	4628      	mov	r0, r5
 800eb16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb1a:	f000 b835 	b.w	800eb88 <_write_r>

0800eb1e <__sseek>:
 800eb1e:	b510      	push	{r4, lr}
 800eb20:	460c      	mov	r4, r1
 800eb22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb26:	f000 f873 	bl	800ec10 <_lseek_r>
 800eb2a:	1c43      	adds	r3, r0, #1
 800eb2c:	89a3      	ldrh	r3, [r4, #12]
 800eb2e:	bf15      	itete	ne
 800eb30:	6560      	strne	r0, [r4, #84]	; 0x54
 800eb32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eb36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eb3a:	81a3      	strheq	r3, [r4, #12]
 800eb3c:	bf18      	it	ne
 800eb3e:	81a3      	strhne	r3, [r4, #12]
 800eb40:	bd10      	pop	{r4, pc}

0800eb42 <__sclose>:
 800eb42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb46:	f000 b831 	b.w	800ebac <_close_r>

0800eb4a <strncmp>:
 800eb4a:	b510      	push	{r4, lr}
 800eb4c:	b16a      	cbz	r2, 800eb6a <strncmp+0x20>
 800eb4e:	3901      	subs	r1, #1
 800eb50:	1884      	adds	r4, r0, r2
 800eb52:	f810 3b01 	ldrb.w	r3, [r0], #1
 800eb56:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d103      	bne.n	800eb66 <strncmp+0x1c>
 800eb5e:	42a0      	cmp	r0, r4
 800eb60:	d001      	beq.n	800eb66 <strncmp+0x1c>
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d1f5      	bne.n	800eb52 <strncmp+0x8>
 800eb66:	1a98      	subs	r0, r3, r2
 800eb68:	bd10      	pop	{r4, pc}
 800eb6a:	4610      	mov	r0, r2
 800eb6c:	e7fc      	b.n	800eb68 <strncmp+0x1e>

0800eb6e <__ascii_wctomb>:
 800eb6e:	b149      	cbz	r1, 800eb84 <__ascii_wctomb+0x16>
 800eb70:	2aff      	cmp	r2, #255	; 0xff
 800eb72:	bf85      	ittet	hi
 800eb74:	238a      	movhi	r3, #138	; 0x8a
 800eb76:	6003      	strhi	r3, [r0, #0]
 800eb78:	700a      	strbls	r2, [r1, #0]
 800eb7a:	f04f 30ff 	movhi.w	r0, #4294967295
 800eb7e:	bf98      	it	ls
 800eb80:	2001      	movls	r0, #1
 800eb82:	4770      	bx	lr
 800eb84:	4608      	mov	r0, r1
 800eb86:	4770      	bx	lr

0800eb88 <_write_r>:
 800eb88:	b538      	push	{r3, r4, r5, lr}
 800eb8a:	4c07      	ldr	r4, [pc, #28]	; (800eba8 <_write_r+0x20>)
 800eb8c:	4605      	mov	r5, r0
 800eb8e:	4608      	mov	r0, r1
 800eb90:	4611      	mov	r1, r2
 800eb92:	2200      	movs	r2, #0
 800eb94:	6022      	str	r2, [r4, #0]
 800eb96:	461a      	mov	r2, r3
 800eb98:	f7f7 fa6f 	bl	800607a <_write>
 800eb9c:	1c43      	adds	r3, r0, #1
 800eb9e:	d102      	bne.n	800eba6 <_write_r+0x1e>
 800eba0:	6823      	ldr	r3, [r4, #0]
 800eba2:	b103      	cbz	r3, 800eba6 <_write_r+0x1e>
 800eba4:	602b      	str	r3, [r5, #0]
 800eba6:	bd38      	pop	{r3, r4, r5, pc}
 800eba8:	2001e464 	.word	0x2001e464

0800ebac <_close_r>:
 800ebac:	b538      	push	{r3, r4, r5, lr}
 800ebae:	4c06      	ldr	r4, [pc, #24]	; (800ebc8 <_close_r+0x1c>)
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	4605      	mov	r5, r0
 800ebb4:	4608      	mov	r0, r1
 800ebb6:	6023      	str	r3, [r4, #0]
 800ebb8:	f7f7 fa7b 	bl	80060b2 <_close>
 800ebbc:	1c43      	adds	r3, r0, #1
 800ebbe:	d102      	bne.n	800ebc6 <_close_r+0x1a>
 800ebc0:	6823      	ldr	r3, [r4, #0]
 800ebc2:	b103      	cbz	r3, 800ebc6 <_close_r+0x1a>
 800ebc4:	602b      	str	r3, [r5, #0]
 800ebc6:	bd38      	pop	{r3, r4, r5, pc}
 800ebc8:	2001e464 	.word	0x2001e464

0800ebcc <_fstat_r>:
 800ebcc:	b538      	push	{r3, r4, r5, lr}
 800ebce:	4c07      	ldr	r4, [pc, #28]	; (800ebec <_fstat_r+0x20>)
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	4605      	mov	r5, r0
 800ebd4:	4608      	mov	r0, r1
 800ebd6:	4611      	mov	r1, r2
 800ebd8:	6023      	str	r3, [r4, #0]
 800ebda:	f7f7 fa76 	bl	80060ca <_fstat>
 800ebde:	1c43      	adds	r3, r0, #1
 800ebe0:	d102      	bne.n	800ebe8 <_fstat_r+0x1c>
 800ebe2:	6823      	ldr	r3, [r4, #0]
 800ebe4:	b103      	cbz	r3, 800ebe8 <_fstat_r+0x1c>
 800ebe6:	602b      	str	r3, [r5, #0]
 800ebe8:	bd38      	pop	{r3, r4, r5, pc}
 800ebea:	bf00      	nop
 800ebec:	2001e464 	.word	0x2001e464

0800ebf0 <_isatty_r>:
 800ebf0:	b538      	push	{r3, r4, r5, lr}
 800ebf2:	4c06      	ldr	r4, [pc, #24]	; (800ec0c <_isatty_r+0x1c>)
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	4605      	mov	r5, r0
 800ebf8:	4608      	mov	r0, r1
 800ebfa:	6023      	str	r3, [r4, #0]
 800ebfc:	f7f7 fa75 	bl	80060ea <_isatty>
 800ec00:	1c43      	adds	r3, r0, #1
 800ec02:	d102      	bne.n	800ec0a <_isatty_r+0x1a>
 800ec04:	6823      	ldr	r3, [r4, #0]
 800ec06:	b103      	cbz	r3, 800ec0a <_isatty_r+0x1a>
 800ec08:	602b      	str	r3, [r5, #0]
 800ec0a:	bd38      	pop	{r3, r4, r5, pc}
 800ec0c:	2001e464 	.word	0x2001e464

0800ec10 <_lseek_r>:
 800ec10:	b538      	push	{r3, r4, r5, lr}
 800ec12:	4c07      	ldr	r4, [pc, #28]	; (800ec30 <_lseek_r+0x20>)
 800ec14:	4605      	mov	r5, r0
 800ec16:	4608      	mov	r0, r1
 800ec18:	4611      	mov	r1, r2
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	6022      	str	r2, [r4, #0]
 800ec1e:	461a      	mov	r2, r3
 800ec20:	f7f7 fa6e 	bl	8006100 <_lseek>
 800ec24:	1c43      	adds	r3, r0, #1
 800ec26:	d102      	bne.n	800ec2e <_lseek_r+0x1e>
 800ec28:	6823      	ldr	r3, [r4, #0]
 800ec2a:	b103      	cbz	r3, 800ec2e <_lseek_r+0x1e>
 800ec2c:	602b      	str	r3, [r5, #0]
 800ec2e:	bd38      	pop	{r3, r4, r5, pc}
 800ec30:	2001e464 	.word	0x2001e464

0800ec34 <memmove>:
 800ec34:	4288      	cmp	r0, r1
 800ec36:	b510      	push	{r4, lr}
 800ec38:	eb01 0302 	add.w	r3, r1, r2
 800ec3c:	d807      	bhi.n	800ec4e <memmove+0x1a>
 800ec3e:	1e42      	subs	r2, r0, #1
 800ec40:	4299      	cmp	r1, r3
 800ec42:	d00a      	beq.n	800ec5a <memmove+0x26>
 800ec44:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec48:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ec4c:	e7f8      	b.n	800ec40 <memmove+0xc>
 800ec4e:	4283      	cmp	r3, r0
 800ec50:	d9f5      	bls.n	800ec3e <memmove+0xa>
 800ec52:	1881      	adds	r1, r0, r2
 800ec54:	1ad2      	subs	r2, r2, r3
 800ec56:	42d3      	cmn	r3, r2
 800ec58:	d100      	bne.n	800ec5c <memmove+0x28>
 800ec5a:	bd10      	pop	{r4, pc}
 800ec5c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ec60:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ec64:	e7f7      	b.n	800ec56 <memmove+0x22>

0800ec66 <__malloc_lock>:
 800ec66:	4770      	bx	lr

0800ec68 <__malloc_unlock>:
 800ec68:	4770      	bx	lr

0800ec6a <_realloc_r>:
 800ec6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec6c:	4607      	mov	r7, r0
 800ec6e:	4614      	mov	r4, r2
 800ec70:	460e      	mov	r6, r1
 800ec72:	b921      	cbnz	r1, 800ec7e <_realloc_r+0x14>
 800ec74:	4611      	mov	r1, r2
 800ec76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ec7a:	f7ff bc27 	b.w	800e4cc <_malloc_r>
 800ec7e:	b922      	cbnz	r2, 800ec8a <_realloc_r+0x20>
 800ec80:	f7ff fbd6 	bl	800e430 <_free_r>
 800ec84:	4625      	mov	r5, r4
 800ec86:	4628      	mov	r0, r5
 800ec88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec8a:	f000 f827 	bl	800ecdc <_malloc_usable_size_r>
 800ec8e:	42a0      	cmp	r0, r4
 800ec90:	d20f      	bcs.n	800ecb2 <_realloc_r+0x48>
 800ec92:	4621      	mov	r1, r4
 800ec94:	4638      	mov	r0, r7
 800ec96:	f7ff fc19 	bl	800e4cc <_malloc_r>
 800ec9a:	4605      	mov	r5, r0
 800ec9c:	2800      	cmp	r0, #0
 800ec9e:	d0f2      	beq.n	800ec86 <_realloc_r+0x1c>
 800eca0:	4631      	mov	r1, r6
 800eca2:	4622      	mov	r2, r4
 800eca4:	f7fb fddc 	bl	800a860 <memcpy>
 800eca8:	4631      	mov	r1, r6
 800ecaa:	4638      	mov	r0, r7
 800ecac:	f7ff fbc0 	bl	800e430 <_free_r>
 800ecb0:	e7e9      	b.n	800ec86 <_realloc_r+0x1c>
 800ecb2:	4635      	mov	r5, r6
 800ecb4:	e7e7      	b.n	800ec86 <_realloc_r+0x1c>
	...

0800ecb8 <_read_r>:
 800ecb8:	b538      	push	{r3, r4, r5, lr}
 800ecba:	4c07      	ldr	r4, [pc, #28]	; (800ecd8 <_read_r+0x20>)
 800ecbc:	4605      	mov	r5, r0
 800ecbe:	4608      	mov	r0, r1
 800ecc0:	4611      	mov	r1, r2
 800ecc2:	2200      	movs	r2, #0
 800ecc4:	6022      	str	r2, [r4, #0]
 800ecc6:	461a      	mov	r2, r3
 800ecc8:	f7f7 f9ba 	bl	8006040 <_read>
 800eccc:	1c43      	adds	r3, r0, #1
 800ecce:	d102      	bne.n	800ecd6 <_read_r+0x1e>
 800ecd0:	6823      	ldr	r3, [r4, #0]
 800ecd2:	b103      	cbz	r3, 800ecd6 <_read_r+0x1e>
 800ecd4:	602b      	str	r3, [r5, #0]
 800ecd6:	bd38      	pop	{r3, r4, r5, pc}
 800ecd8:	2001e464 	.word	0x2001e464

0800ecdc <_malloc_usable_size_r>:
 800ecdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ece0:	1f18      	subs	r0, r3, #4
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	bfbc      	itt	lt
 800ece6:	580b      	ldrlt	r3, [r1, r0]
 800ece8:	18c0      	addlt	r0, r0, r3
 800ecea:	4770      	bx	lr

0800ecec <_init>:
 800ecec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecee:	bf00      	nop
 800ecf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecf2:	bc08      	pop	{r3}
 800ecf4:	469e      	mov	lr, r3
 800ecf6:	4770      	bx	lr

0800ecf8 <_fini>:
 800ecf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecfa:	bf00      	nop
 800ecfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecfe:	bc08      	pop	{r3}
 800ed00:	469e      	mov	lr, r3
 800ed02:	4770      	bx	lr
