// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

 `timescale 1ns/1ps


`define AUTOTB_DUT      matmul_hw
`define AUTOTB_DUT_INST AESL_inst_matmul_hw
`define AUTOTB_TOP      apatb_matmul_hw_top
`define AUTOTB_LAT_RESULT_FILE "matmul_hw.result.lat.rb"
`define AUTOTB_PER_RESULT_TRANS_FILE "matmul_hw.performance.result.transaction.xml"
`define AUTOTB_TOP_INST AESL_inst_apatb_matmul_hw_top
`define AUTOTB_MAX_ALLOW_LATENCY  15000000
`define AUTOTB_CLOCK_PERIOD_DIV2 5.00

`define AESL_BRAM_a_0 AESL_autobram_a_0
`define AESL_BRAM_INST_a_0 bram_inst_a_0
`define AESL_BRAM_a_1 AESL_autobram_a_1
`define AESL_BRAM_INST_a_1 bram_inst_a_1
`define AESL_BRAM_a_2 AESL_autobram_a_2
`define AESL_BRAM_INST_a_2 bram_inst_a_2
`define AUTOTB_TVIN_a_0  "./c.matmul_hw.autotvin_a_0.dat"
`define AUTOTB_TVIN_a_1  "./c.matmul_hw.autotvin_a_1.dat"
`define AUTOTB_TVIN_a_2  "./c.matmul_hw.autotvin_a_2.dat"
`define AUTOTB_TVIN_a_0_out_wrapc  "./rtl.matmul_hw.autotvin_a_0.dat"
`define AUTOTB_TVIN_a_1_out_wrapc  "./rtl.matmul_hw.autotvin_a_1.dat"
`define AUTOTB_TVIN_a_2_out_wrapc  "./rtl.matmul_hw.autotvin_a_2.dat"
`define AUTOTB_TVOUT_a_2  "./c.matmul_hw.autotvout_a_2.dat"
`define AUTOTB_TVOUT_a_2_out_wrapc  "./impl_rtl.matmul_hw.autotvout_a_2.dat"
module `AUTOTB_TOP;

parameter AUTOTB_TRANSACTION_NUM = 1;
parameter PROGRESS_TIMEOUT = 10000000;
parameter LATENCY_ESTIMATION = 73;
parameter LENGTH_a_0 = 16;
parameter LENGTH_a_1 = 16;
parameter LENGTH_a_2 = 16;

task read_token;
    input integer fp;
    output reg [127 : 0] token;
    integer ret;
    begin
        token = "";
        ret = 0;
        ret = $fscanf(fp,"%s",token);
    end
endtask

task post_check;
    input integer fp1;
    input integer fp2;
    reg [127 : 0] token1;
    reg [127 : 0] token2;
    reg [127 : 0] golden;
    reg [127 : 0] result;
    integer ret;
    begin
        read_token(fp1, token1);
        read_token(fp2, token2);
        if (token1 != "[[[runtime]]]" || token2 != "[[[runtime]]]") begin
            $display("ERROR: Simulation using HLS TB failed.");
            $finish;
        end
        read_token(fp1, token1);
        read_token(fp2, token2);
        while (token1 != "[[[/runtime]]]" && token2 != "[[[/runtime]]]") begin
            if (token1 != "[[transaction]]" || token2 != "[[transaction]]") begin
                $display("ERROR: Simulation using HLS TB failed.");
                  $finish;
            end
            read_token(fp1, token1);  // skip transaction number
            read_token(fp2, token2);  // skip transaction number
              read_token(fp1, token1);
              read_token(fp2, token2);
            while(token1 != "[[/transaction]]" && token2 != "[[/transaction]]") begin
                ret = $sscanf(token1, "0x%x", golden);
                  if (ret != 1) begin
                      $display("Failed to parse token!");
                    $display("ERROR: Simulation using HLS TB failed.");
                      $finish;
                  end
                ret = $sscanf(token2, "0x%x", result);
                  if (ret != 1) begin
                      $display("Failed to parse token!");
                    $display("ERROR: Simulation using HLS TB failed.");
                      $finish;
                  end
                if(golden != result) begin
                      $display("%x (expected) vs. %x (actual) - mismatch", golden, result);
                    $display("ERROR: Simulation using HLS TB failed.");
                      $finish;
                end
                  read_token(fp1, token1);
                  read_token(fp2, token2);
            end
              read_token(fp1, token1);
              read_token(fp2, token2);
        end
    end
endtask

reg AESL_clock;
reg rst;
reg start;
reg ce;
reg tb_continue;
wire AESL_start;
wire AESL_reset;
wire AESL_ce;
wire AESL_ready;
wire AESL_idle;
wire AESL_continue;
wire AESL_done;
reg AESL_done_delay = 0;
reg AESL_done_delay2 = 0;
reg AESL_ready_delay = 0;
wire ready;
wire ready_wire;
wire ap_start;
wire ap_done;
wire ap_idle;
wire ap_ready;
wire [31 : 0] a_0_ADDR_A;
wire  a_0_EN_A;
wire [3 : 0] a_0_WEN_A;
wire [31 : 0] a_0_DIN_A;
wire [31 : 0] a_0_DOUT_A;
wire  a_0_CLK_A;
wire  a_0_RST_A;
wire [31 : 0] a_1_ADDR_A;
wire  a_1_EN_A;
wire [3 : 0] a_1_WEN_A;
wire [31 : 0] a_1_DIN_A;
wire [31 : 0] a_1_DOUT_A;
wire  a_1_CLK_A;
wire  a_1_RST_A;
wire [31 : 0] a_2_ADDR_A;
wire  a_2_EN_A;
wire [3 : 0] a_2_WEN_A;
wire [31 : 0] a_2_DIN_A;
wire [31 : 0] a_2_DOUT_A;
wire  a_2_CLK_A;
wire  a_2_RST_A;
integer done_cnt = 0;
integer AESL_ready_cnt = 0;
integer ready_cnt = 0;
reg ready_initial;
reg ready_initial_n;
reg ready_last_n;
reg ready_delay_last_n;
reg done_delay_last_n;
reg interface_done = 0;

wire ap_clk;
wire ap_rst;
wire ap_rst_n;

`AUTOTB_DUT `AUTOTB_DUT_INST(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_ready(ap_ready),
    .a_0_Addr_A(a_0_ADDR_A),
    .a_0_EN_A(a_0_EN_A),
    .a_0_WEN_A(a_0_WEN_A),
    .a_0_Din_A(a_0_DIN_A),
    .a_0_Dout_A(a_0_DOUT_A),
    .a_0_Clk_A(a_0_CLK_A),
    .a_0_Rst_A(a_0_RST_A),
    .a_1_Addr_A(a_1_ADDR_A),
    .a_1_EN_A(a_1_EN_A),
    .a_1_WEN_A(a_1_WEN_A),
    .a_1_Din_A(a_1_DIN_A),
    .a_1_Dout_A(a_1_DOUT_A),
    .a_1_Clk_A(a_1_CLK_A),
    .a_1_Rst_A(a_1_RST_A),
    .a_2_Addr_A(a_2_ADDR_A),
    .a_2_EN_A(a_2_EN_A),
    .a_2_WEN_A(a_2_WEN_A),
    .a_2_Din_A(a_2_DIN_A),
    .a_2_Dout_A(a_2_DOUT_A),
    .a_2_Clk_A(a_2_CLK_A),
    .a_2_Rst_A(a_2_RST_A));

// Assignment for control signal
assign ap_clk = AESL_clock;
assign ap_rst = AESL_reset;
assign ap_rst_n = ~AESL_reset;
assign AESL_reset = rst;
assign ap_start = AESL_start;
assign AESL_start = start;
assign AESL_done = ap_done;
assign AESL_idle = ap_idle;
assign AESL_ready = ap_ready;
assign AESL_ce = ce;
assign AESL_continue = tb_continue;
    always @(posedge AESL_clock) begin
        if (AESL_reset) begin
        end else begin
            if (AESL_done !== 1 && AESL_done !== 0) begin
                $display("ERROR: Control signal AESL_done is invalid!");
                $finish;
            end
        end
    end
    always @(posedge AESL_clock) begin
        if (AESL_reset) begin
        end else begin
            if (AESL_ready !== 1 && AESL_ready !== 0) begin
                $display("ERROR: Control signal AESL_ready is invalid!");
                $finish;
            end
        end
    end
//------------------------brama_0 Instantiation--------------

// The input and output of brama_0
wire  brama_0_Clk_A, brama_0_Clk_B;
wire  brama_0_EN_A, brama_0_EN_B;
wire  [4 - 1 : 0] brama_0_WEN_A, brama_0_WEN_B;
wire    [31 : 0]    brama_0_Addr_A, brama_0_Addr_B;
wire    [31 : 0]    brama_0_Din_A, brama_0_Din_B;
wire    [31 : 0]    brama_0_Dout_A, brama_0_Dout_B;
wire    brama_0_ready;
wire    brama_0_done;

`AESL_BRAM_a_0 `AESL_BRAM_INST_a_0(
    .Clk_A    (brama_0_Clk_A),
    .Rst_A    (brama_0_Rst_A),
    .EN_A     (brama_0_EN_A),
    .WEN_A    (brama_0_WEN_A),
    .Addr_A   (brama_0_Addr_A),
    .Din_A    (brama_0_Din_A),
    .Dout_A   (brama_0_Dout_A),
    .Clk_B    (brama_0_Clk_B),
    .Rst_B    (brama_0_Rst_B),
    .EN_B     (brama_0_EN_B),
    .WEN_B    (brama_0_WEN_B),
    .Addr_B   (brama_0_Addr_B),
    .Din_B    (brama_0_Din_B),
    .Dout_B   (brama_0_Dout_B),
    .ready    (brama_0_ready),
    .done        (brama_0_done)
);

// Assignment between dut and brama_0
assign brama_0_Clk_A = a_0_CLK_A;
assign brama_0_Rst_A = a_0_RST_A;
assign brama_0_Addr_A = a_0_ADDR_A;
assign brama_0_EN_A = a_0_EN_A;
assign a_0_DOUT_A = brama_0_Dout_A;
assign brama_0_WEN_A = 0;
assign brama_0_Din_A = 0;
assign brama_0_ready=    ready;
assign brama_0_done = 0;


//------------------------brama_1 Instantiation--------------

// The input and output of brama_1
wire  brama_1_Clk_A, brama_1_Clk_B;
wire  brama_1_EN_A, brama_1_EN_B;
wire  [4 - 1 : 0] brama_1_WEN_A, brama_1_WEN_B;
wire    [31 : 0]    brama_1_Addr_A, brama_1_Addr_B;
wire    [31 : 0]    brama_1_Din_A, brama_1_Din_B;
wire    [31 : 0]    brama_1_Dout_A, brama_1_Dout_B;
wire    brama_1_ready;
wire    brama_1_done;

`AESL_BRAM_a_1 `AESL_BRAM_INST_a_1(
    .Clk_A    (brama_1_Clk_A),
    .Rst_A    (brama_1_Rst_A),
    .EN_A     (brama_1_EN_A),
    .WEN_A    (brama_1_WEN_A),
    .Addr_A   (brama_1_Addr_A),
    .Din_A    (brama_1_Din_A),
    .Dout_A   (brama_1_Dout_A),
    .Clk_B    (brama_1_Clk_B),
    .Rst_B    (brama_1_Rst_B),
    .EN_B     (brama_1_EN_B),
    .WEN_B    (brama_1_WEN_B),
    .Addr_B   (brama_1_Addr_B),
    .Din_B    (brama_1_Din_B),
    .Dout_B   (brama_1_Dout_B),
    .ready    (brama_1_ready),
    .done        (brama_1_done)
);

// Assignment between dut and brama_1
assign brama_1_Clk_A = a_1_CLK_A;
assign brama_1_Rst_A = a_1_RST_A;
assign brama_1_Addr_A = a_1_ADDR_A;
assign brama_1_EN_A = a_1_EN_A;
assign a_1_DOUT_A = brama_1_Dout_A;
assign brama_1_WEN_A = 0;
assign brama_1_Din_A = 0;
assign brama_1_ready=    ready;
assign brama_1_done = 0;


//------------------------brama_2 Instantiation--------------

// The input and output of brama_2
wire  brama_2_Clk_A, brama_2_Clk_B;
wire  brama_2_EN_A, brama_2_EN_B;
wire  [4 - 1 : 0] brama_2_WEN_A, brama_2_WEN_B;
wire    [31 : 0]    brama_2_Addr_A, brama_2_Addr_B;
wire    [31 : 0]    brama_2_Din_A, brama_2_Din_B;
wire    [31 : 0]    brama_2_Dout_A, brama_2_Dout_B;
wire    brama_2_ready;
wire    brama_2_done;

`AESL_BRAM_a_2 `AESL_BRAM_INST_a_2(
    .Clk_A    (brama_2_Clk_A),
    .Rst_A    (brama_2_Rst_A),
    .EN_A     (brama_2_EN_A),
    .WEN_A    (brama_2_WEN_A),
    .Addr_A   (brama_2_Addr_A),
    .Din_A    (brama_2_Din_A),
    .Dout_A   (brama_2_Dout_A),
    .Clk_B    (brama_2_Clk_B),
    .Rst_B    (brama_2_Rst_B),
    .EN_B     (brama_2_EN_B),
    .WEN_B    (brama_2_WEN_B),
    .Addr_B   (brama_2_Addr_B),
    .Din_B    (brama_2_Din_B),
    .Dout_B   (brama_2_Dout_B),
    .ready    (brama_2_ready),
    .done        (brama_2_done)
);

// Assignment between dut and brama_2
assign brama_2_Clk_A = a_2_CLK_A;
assign brama_2_Rst_A = a_2_RST_A;
assign brama_2_Addr_A = a_2_ADDR_A;
assign brama_2_EN_A = a_2_EN_A;
assign brama_2_WEN_A = a_2_WEN_A;
assign brama_2_Din_A = a_2_DIN_A;
assign brama_2_ready= ready_initial | brama_2_done;
assign brama_2_done =    AESL_done_delay;


initial begin : generate_AESL_ready_cnt_proc
    AESL_ready_cnt = 0;
    wait(AESL_reset === 0);
    while(AESL_ready_cnt != AUTOTB_TRANSACTION_NUM) begin
        while(AESL_ready !== 1) begin
            @(posedge AESL_clock);
            # 0.4;
        end
        @(negedge AESL_clock);
        AESL_ready_cnt = AESL_ready_cnt + 1;
        @(posedge AESL_clock);
        # 0.4;
    end
end

    event next_trigger_ready_cnt;
    
    initial begin : gen_ready_cnt
        ready_cnt = 0;
        wait (AESL_reset === 0);
        forever begin
            @ (posedge AESL_clock);
            if (ready == 1) begin
                if (ready_cnt < AUTOTB_TRANSACTION_NUM) begin
                    ready_cnt = ready_cnt + 1;
                end
            end
            -> next_trigger_ready_cnt;
        end
    end
    
    wire all_finish = (done_cnt == AUTOTB_TRANSACTION_NUM);
    
    // done_cnt
    always @ (posedge AESL_clock) begin
        if (AESL_reset) begin
            done_cnt <= 0;
        end else begin
            if (AESL_done == 1) begin
                if (done_cnt < AUTOTB_TRANSACTION_NUM) begin
                    done_cnt <= done_cnt + 1;
                end
            end
        end
    end
    
    initial begin : finish_simulation
        integer fp1;
        integer fp2;
        wait (all_finish == 1);
        // last transaction is saved at negedge right after last done
        @ (posedge AESL_clock);
        @ (posedge AESL_clock);
        @ (posedge AESL_clock);
        @ (posedge AESL_clock);
        $display("Simulation Passed.");
        $finish;
    end
    
initial begin
    AESL_clock = 0;
    forever #`AUTOTB_CLOCK_PERIOD_DIV2 AESL_clock = ~AESL_clock;
end


reg end_a_0;
reg [31:0] size_a_0;
reg [31:0] size_a_0_backup;
reg end_a_1;
reg [31:0] size_a_1;
reg [31:0] size_a_1_backup;
reg end_a_2;
reg [31:0] size_a_2;
reg [31:0] size_a_2_backup;

initial begin : initial_process
    integer proc_rand;
    rst = 1;
    # 100;
    repeat(3) @ (posedge AESL_clock);
    rst = 0;
end
initial begin : start_process
    integer proc_rand;
    reg [31:0] start_cnt;
    ce = 1;
    start = 0;
    start_cnt = 0;
    wait (AESL_reset === 0);
    @ (posedge AESL_clock);
    #0 start = 1;
    start_cnt = start_cnt + 1;
    forever begin
        @ (posedge AESL_clock);
        if (start_cnt >= AUTOTB_TRANSACTION_NUM) begin
            // keep pushing garbage in
            #0 start = 1;
        end
        if (AESL_ready) begin
            start_cnt = start_cnt + 1;
        end
    end
end

always @(AESL_done)
begin
    tb_continue = AESL_done;
end

initial begin : ready_initial_process
    ready_initial = 0;
    wait (AESL_start === 1);
    ready_initial = 1;
    @(posedge AESL_clock);
    ready_initial = 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
      AESL_ready_delay = 0;
  else
      AESL_ready_delay = AESL_ready;
end
initial begin : ready_last_n_process
  ready_last_n = 1;
  wait(ready_cnt == AUTOTB_TRANSACTION_NUM)
  @(posedge AESL_clock);
  ready_last_n <= 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
      ready_delay_last_n = 0;
  else
      ready_delay_last_n <= ready_last_n;
end
assign ready = (ready_initial | AESL_ready_delay);
assign ready_wire = ready_initial | AESL_ready_delay;
initial begin : done_delay_last_n_process
  done_delay_last_n = 1;
  while(done_cnt < AUTOTB_TRANSACTION_NUM)
      @(posedge AESL_clock);
  # 0.1;
  done_delay_last_n = 0;
end

always @(posedge AESL_clock)
begin
    if(AESL_reset)
  begin
      AESL_done_delay <= 0;
      AESL_done_delay2 <= 0;
  end
  else begin
      AESL_done_delay <= AESL_done & done_delay_last_n;
      AESL_done_delay2 <= AESL_done_delay;
  end
end
always @(posedge AESL_clock)
begin
    if(AESL_reset)
      interface_done = 0;
  else begin
      # 0.01;
      if(ready === 1 && ready_cnt > 0 && ready_cnt < AUTOTB_TRANSACTION_NUM)
          interface_done = 1;
      else if(AESL_done_delay === 1 && done_cnt == AUTOTB_TRANSACTION_NUM)
          interface_done = 1;
      else
          interface_done = 0;
  end
end

reg dump_tvout_finish_a_2;

initial begin : dump_tvout_runtime_sign_a_2
    integer fp;
    dump_tvout_finish_a_2 = 0;
    fp = $fopen(`AUTOTB_TVOUT_a_2_out_wrapc, "w");
    if (fp == 0) begin
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_a_2_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[runtime]]]");
    $fclose(fp);
    wait (done_cnt == AUTOTB_TRANSACTION_NUM);
    // last transaction is saved at negedge right after last done
    @ (posedge AESL_clock);
    @ (posedge AESL_clock);
    @ (posedge AESL_clock);
    fp = $fopen(`AUTOTB_TVOUT_a_2_out_wrapc, "a");
    if (fp == 0) begin
        $display("Failed to open file \"%s\"!", `AUTOTB_TVOUT_a_2_out_wrapc);
        $display("ERROR: Simulation using HLS TB failed.");
        $finish;
    end
    $fdisplay(fp,"[[[/runtime]]]");
    $fclose(fp);
    dump_tvout_finish_a_2 = 1;
end


////////////////////////////////////////////
// progress and performance
////////////////////////////////////////////

task wait_start();
    while (~AESL_start) begin
        @ (posedge AESL_clock);
    end
endtask

reg [31:0] clk_cnt = 0;
reg AESL_ready_p1;

always @ (posedge AESL_clock) begin
    clk_cnt <= clk_cnt + 1;
    AESL_ready_p1 <= AESL_ready;
end

reg [31:0] start_timestamp [0:AUTOTB_TRANSACTION_NUM - 1];
reg [31:0] start_cnt;
reg [31:0] finish_timestamp [0:AUTOTB_TRANSACTION_NUM - 1];
reg [31:0] finish_cnt;
event report_progress;

initial begin
    start_cnt = 0;
    finish_cnt = 0;
    wait (AESL_reset == 0);
    wait_start();
    start_timestamp[start_cnt] = clk_cnt;
    start_cnt = start_cnt + 1;
    if (AESL_done) begin
        finish_timestamp[finish_cnt] = clk_cnt;
        finish_cnt = finish_cnt + 1;
    end
    -> report_progress;
    forever begin
        @ (posedge AESL_clock);
        if (start_cnt < AUTOTB_TRANSACTION_NUM) begin
            if (AESL_start && AESL_ready_p1) begin
                start_timestamp[start_cnt] = clk_cnt;
                start_cnt = start_cnt + 1;
            end
        end
        if (finish_cnt < AUTOTB_TRANSACTION_NUM) begin
            if (AESL_done) begin
                finish_timestamp[finish_cnt] = clk_cnt;
                finish_cnt = finish_cnt + 1;
            end
        end
        -> report_progress;
    end
end

reg [31:0] progress_timeout;

initial begin : simulation_progress
    real intra_progress;
    wait (AESL_reset == 0);
    progress_timeout = PROGRESS_TIMEOUT;
    $display("////////////////////////////////////////////////////////////////////////////////////");
    $display("// Inter-Transaction Progress: Completed Transaction / Total Transaction");
    $display("// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%%");
    $display("//");
    $display("// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"");
    $display("////////////////////////////////////////////////////////////////////////////////////");
    print_progress();
    while (finish_cnt < AUTOTB_TRANSACTION_NUM) begin
        @ (report_progress);
        if (finish_cnt < AUTOTB_TRANSACTION_NUM) begin
            if (AESL_done) begin
                print_progress();
                progress_timeout = PROGRESS_TIMEOUT;
            end else begin
                if (progress_timeout == 0) begin
                    print_progress();
                    progress_timeout = PROGRESS_TIMEOUT;
                end else begin
                    progress_timeout = progress_timeout - 1;
                end
            end
        end
    end
    print_progress();
    $display("////////////////////////////////////////////////////////////////////////////////////");
    calculate_performance();
end

task get_intra_progress(output real intra_progress);
    begin
        if (start_cnt > finish_cnt) begin
            intra_progress = clk_cnt - start_timestamp[finish_cnt];
        end else begin
            intra_progress = 0;
        end
        intra_progress = intra_progress / LATENCY_ESTIMATION;
    end
endtask

task print_progress();
    real intra_progress;
    begin
        if (LATENCY_ESTIMATION > 0) begin
            get_intra_progress(intra_progress);
            $display("// RTL Simulation : %0d / %0d [%2.2f%%] @ \"%0t\"", finish_cnt, AUTOTB_TRANSACTION_NUM, intra_progress * 100, $time);
        end else begin
            $display("// RTL Simulation : %0d / %0d [n/a] @ \"%0t\"", finish_cnt, AUTOTB_TRANSACTION_NUM, $time);
        end
    end
endtask

task calculate_performance();
    integer i;
    integer fp;
    reg [31:0] latency [0:AUTOTB_TRANSACTION_NUM - 1];
    reg [31:0] latency_min;
    reg [31:0] latency_max;
    reg [31:0] latency_total;
    reg [31:0] latency_average;
    reg [31:0] interval [0:AUTOTB_TRANSACTION_NUM - 2];
    reg [31:0] interval_min;
    reg [31:0] interval_max;
    reg [31:0] interval_total;
    reg [31:0] interval_average;
    begin
        latency_min = -1;
        latency_max = 0;
        latency_total = 0;
        interval_min = -1;
        interval_max = 0;
        interval_total = 0;

        for (i = 0; i < AUTOTB_TRANSACTION_NUM; i = i + 1) begin
            // calculate latency
            latency[i] = finish_timestamp[i] - start_timestamp[i];
            if (latency[i] > latency_max) latency_max = latency[i];
            if (latency[i] < latency_min) latency_min = latency[i];
            latency_total = latency_total + latency[i];
            // calculate interval
            if (AUTOTB_TRANSACTION_NUM == 1) begin
                interval[i] = 0;
                interval_max = 0;
                interval_min = 0;
                interval_total = 0;
            end else if (i < AUTOTB_TRANSACTION_NUM - 1) begin
                interval[i] = start_timestamp[i + 1] - start_timestamp[i];
                if (interval[i] > interval_max) interval_max = interval[i];
                if (interval[i] < interval_min) interval_min = interval[i];
                interval_total = interval_total + interval[i];
            end
        end

        latency_average = latency_total / AUTOTB_TRANSACTION_NUM;
        if (AUTOTB_TRANSACTION_NUM == 1) begin
            interval_average = 0;
        end else begin
            interval_average = interval_total / (AUTOTB_TRANSACTION_NUM - 1);
        end

        fp = $fopen(`AUTOTB_LAT_RESULT_FILE, "w");

        $fdisplay(fp, "$MAX_LATENCY = \"%0d\"", latency_max);
        $fdisplay(fp, "$MIN_LATENCY = \"%0d\"", latency_min);
        $fdisplay(fp, "$AVER_LATENCY = \"%0d\"", latency_average);
        $fdisplay(fp, "$MAX_THROUGHPUT = \"%0d\"", interval_max);
        $fdisplay(fp, "$MIN_THROUGHPUT = \"%0d\"", interval_min);
        $fdisplay(fp, "$AVER_THROUGHPUT = \"%0d\"", interval_average);

        $fclose(fp);

        fp = $fopen(`AUTOTB_PER_RESULT_TRANS_FILE, "w");

        $fdisplay(fp, "%20s%16s%16s", "", "latency", "interval");
        if (AUTOTB_TRANSACTION_NUM == 1) begin
            i = 0;
            $fdisplay(fp, "transaction%8d:%16d%16d", i, latency[i], interval[i]);
        end else begin
            for (i = 0; i < AUTOTB_TRANSACTION_NUM; i = i + 1) begin
                if (i < AUTOTB_TRANSACTION_NUM - 1) begin
                    $fdisplay(fp, "transaction%8d:%16d%16d", i, latency[i], interval[i]);
                end else begin
                    $fdisplay(fp, "transaction%8d:%16d               x", i, latency[i]);
                end
            end
        end

        $fclose(fp);
    end
endtask


////////////////////////////////////////////
// Dependence Check
////////////////////////////////////////////

`ifndef POST_SYN

`endif

endmodule
