=========================================================================================================
Auto created by the td v4.6.14756
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Sun Aug 28 14:12:24 2022
=========================================================================================================


Top Model:                TOP_Simple_RMII_L2_SWITCH                                       
Device:                   eagle_s20                                                       
Timing Constraint File:   constraints/rmii_timing.sdc                                     
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: phy0_ref_clk                                             
Clock = phy0_ref_clk, period 20ns, rising at 0ns, falling at 10ns

366 endpoints analyzed totally, and 18086 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 12.71ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 (150 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.290 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.a[0] (frame_fifo_tx_empty_flag[0])      net (fanout = 2)        2.439 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.424
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        3.669 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       14.902 (5 lvl)
                                                                                          (39% logic, 61% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.290 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.787 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[7] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.a[0] (frame_fifo_tx_empty_flag[0])      net (fanout = 2)        2.439 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.424
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[7] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[8]) net (fanout = 8)        3.040 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       14.405 (5 lvl)
                                                                                          (41% logic, 59% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.787 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.850 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.a[0] (frame_fifo_tx_empty_flag[0])      net (fanout = 2)        2.439 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.424
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[2]) net (fanout = 8)        3.175 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       14.342 (4 lvl)
                                                                                          (40% logic, 60% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.850 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 (150 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.476 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[10] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.a[0] (frame_fifo_tx_empty_flag[0])      net (fanout = 2)        2.439 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.424
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u7161.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u7161.f[0]    cell                    0.198
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[10] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[11]) net (fanout = 8)        3.408 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       14.716 (5 lvl)
                                                                                          (40% logic, 60% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.476 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.541 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[9] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.a[0] (frame_fifo_tx_empty_flag[0])      net (fanout = 2)        2.439 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.424
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u7160.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[9] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[10]) net (fanout = 8)        3.220 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       14.651 (5 lvl)
                                                                                          (41% logic, 59% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.541 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.600 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[3] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.a[0] (frame_fifo_tx_empty_flag[0])      net (fanout = 2)        2.439 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.424
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[3] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        3.359 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       14.592 (5 lvl)
                                                                                          (39% logic, 61% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.600 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.104 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.a[0] (frame_fifo_tx_empty_flag[0])      net (fanout = 2)        2.439 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.424
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        3.775 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834         path2reg1               0.143
 Arrival time                                                                       15.151 (5 lvl)
                                                                                          (39% logic, 61% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.clk                             3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.104 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.172 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.q[1] cell                    0.146
 _al_u2205|_al_u1789.c[0] (PHY_TX_INTERFACE[0]$phy_tx/STATE_reg[0]) net (fanout = 7)        0.528 ../common/src/RMII_TX.v(57)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.348
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        3.775 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834         path2reg1               0.143
 Arrival time                                                                       13.164 (5 lvl)
                                                                                          (44% logic, 56% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.clk                             3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.172 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.211 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$phy_tx/reg3_b0|PHY_TX_INTERFACE[0]$phy_tx/reg3_b2.q[0] cell                    0.146
 _al_u2205|_al_u1789.d[0] (PHY_TX_INTERFACE[0]$phy_tx/STATE_reg[2]) net (fanout = 9)        0.575 ../common/src/RMII_TX.v(57)
 _al_u2205|_al_u1789.f[0]                                    cell                    0.262
 _al_u1813|_al_u1812.c[1] (PHY_TX_INTERFACE[0]$phy_tx/sel2/B0) net (fanout = 6)        0.323               
 _al_u1813|_al_u1812.f[1]                                    cell                    0.348
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        2.805               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u7158.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u7159.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.mi[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        3.775 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834         path2reg1               0.143
 Arrival time                                                                       13.125 (5 lvl)
                                                                                          (44% logic, 56% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b4|_al_u1834.clk                             3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.211 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.286 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6.q[0] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[6]) net (fanout = 4)        0.474 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        3.862 (1 lvl)
                                                                                          (88% logic, 12% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.286 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.286 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b8.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[8] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b8.q[0] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[8] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[8]) net (fanout = 4)        0.474 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        3.862 (1 lvl)
                                                                                          (88% logic, 12% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.286 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.337 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[2] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg0_b1|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2.q[0] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[2] (PHY_RX_INTERFACE[0]$frame_fifo_rx/wadr[2]) net (fanout = 4)        0.525 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        3.913 (1 lvl)
                                                                                          (87% logic, 13% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.337 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b2.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b2.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b5|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b2.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6.mi[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[5]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6 path2reg1               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.q[0] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[8]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7 path2reg1               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.645 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.831 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.557 (1 lvl)
                                                                                          (68% logic, 32% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.645 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.775 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.701 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.427 (1 lvl)
                                                                                          (69% logic, 31% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.775 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.263 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.q[1] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.501 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.889 (1 lvl)
                                                                                          (70% logic, 30% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.263 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.388 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2464.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.626 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.014 (1 lvl)
                                                                                          (68% logic, 32% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.388 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy1_ref_clk                                             
Clock = phy1_ref_clk, period 20ns, rising at 0ns, falling at 10ns

366 endpoints analyzed totally, and 18584 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 13.319ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.681 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.482 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        2.780 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.655 (10 lvl)
                                                                                          (47% logic, 53% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.681 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.833 ns                                                        
 StartPoint:              _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.q[0] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        2.780 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.503 (10 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.833 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.848 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.482 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        2.780 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.488 (10 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.848 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      6.848 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.482 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        2.780 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.488 (10 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.848 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.878 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.482 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        2.780 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7129.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.458 (10 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.878 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      6.960 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.482 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        2.780 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7127.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7128.f[1]     cell                    0.264
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[9]) net (fanout = 2)        0.603 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.627
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.376 (10 lvl)
                                                                                          (47% logic, 53% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.960 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg (634 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.017 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.482 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        3.097 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.f[0]    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1] (_al_u2099_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (_al_u2101_o) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       16.319 (9 lvl)
                                                                                          (44% logic, 56% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.017 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.017 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.482 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        3.097 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.f[0]    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1] (_al_u2099_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[0] (_al_u2101_o) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       16.319 (9 lvl)
                                                                                          (44% logic, 56% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.017 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.169 ns                                                        
 StartPoint:              _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.q[0] cell                    0.146
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.799 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1551|_al_u1846.a[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        2.760 ../common/src/FRAME_FIFO.v(123)
 _al_u1551|_al_u1846.f[1]                                    cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        3.097 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b2|_al_u2099.f[0]    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1] (_al_u2099_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (_al_u2101_o) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       16.167 (9 lvl)
                                                                                          (46% logic, 54% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.169 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.454 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b8.q[1] cell                    0.140
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.mi[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/temp1[12]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.454 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.454 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b11.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b11.q[0] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.mi[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[11]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.454 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.466 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b6.q[0] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.mi[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[6]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6 path2reg0               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b6.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.466 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.142 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.334 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.060 (1 lvl)
                                                                                          (74% logic, 26% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.142 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.348 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.128 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.854 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.348 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.747 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 48)       0.985 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.373 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.747 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.935 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.q[1] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 48)       1.173 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.561 (1 lvl)
                                                                                          (75% logic, 25% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.935 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy2_ref_clk                                             
Clock = phy2_ref_clk, period 20ns, rising at 0ns, falling at 10ns

410 endpoints analyzed totally, and 19022 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 10.634ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 (150 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.366 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[1] cell                    0.146
 _al_u1817|_al_u1816.a[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1]) net (fanout = 8)        1.163 ../common/src/RMII_TX.v(66)
 _al_u1817|_al_u1816.f[0]                                    cell                    0.408
 _al_u1817|_al_u1816.a[1] (_al_u1816_o)                      net (fanout = 5)        0.171               
 _al_u1817|_al_u1816.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        1.207               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[6]) net (fanout = 8)        4.509 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.826 (5 lvl)
                                                                                          (46% logic, 54% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.366 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.402 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b2.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b2.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b2.q[1] cell                    0.146
 _al_u1793|PHY_TX_INTERFACE[2]$phy_tx/reg3_b0.a[1] (frame_fifo_tx_empty_flag[2]) net (fanout = 2)        1.182 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u1793|PHY_TX_INTERFACE[2]$phy_tx/reg3_b0.f[1]           cell                    0.408
 _al_u1817|_al_u1816.d[1] (PHY_TX_INTERFACE[2]$phy_tx/sel2/B0) net (fanout = 5)        0.319               
 _al_u1817|_al_u1816.f[1]                                    cell                    0.205
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        1.207               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[6]) net (fanout = 8)        4.509 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.790 (5 lvl)
                                                                                          (44% logic, 56% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.402 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.523 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[0] cell                    0.146
 _al_u1817|_al_u1816.c[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0]) net (fanout = 13)       1.163 ../common/src/RMII_TX.v(66)
 _al_u1817|_al_u1816.f[0]                                    cell                    0.251
 _al_u1817|_al_u1816.a[1] (_al_u1816_o)                      net (fanout = 5)        0.171               
 _al_u1817|_al_u1816.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        1.207               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7190.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7191.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[5] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[6]) net (fanout = 8)        4.509 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.669 (5 lvl)
                                                                                          (45% logic, 55% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.523 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.672 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.918 ../common/src/FRAME_FIFO.v(119)
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.865 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.757 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.813 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        1.118 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.583 (10 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.672 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.848 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.918 ../common/src/FRAME_FIFO.v(119)
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.865 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.757 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.813 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fx[1]    cell                    0.453
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[6]) net (fanout = 2)        0.949 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.407 (10 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.848 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.859 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.918 ../common/src/FRAME_FIFO.v(119)
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.865 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.757 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.813 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7140.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7140.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7141.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7141.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.959 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.396 (10 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.859 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.681 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.918 ../common/src/FRAME_FIFO.v(119)
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.865 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.757 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.813 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        1.109 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.574 (10 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.681 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.848 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.918 ../common/src/FRAME_FIFO.v(119)
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.865 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.757 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.813 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fx[1]    cell                    0.453
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[6]) net (fanout = 2)        0.949 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.407 (10 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.848 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.859 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.918 ../common/src/FRAME_FIFO.v(119)
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.865 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.622 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.757 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.813 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7138.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7139.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7140.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7140.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7141.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7141.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.959 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.396 (10 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.859 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point _al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.368 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                _al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.q[1] cell                    0.140
 _al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.mi[0] (PHY_RX_INTERFACE[2]$phy_rx/seq_reg[3]) net (fanout = 3)        0.292 ../common/src/RMII_RX.v(69)
 _al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1                path2reg0               0.138
 Arrival time                                                                        3.818 (1 lvl)
                                                                                          (93% logic, 7% net)

 _al_u1726|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.368 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.480 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b4.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b4.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b2|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b4.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.mi[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/temp1[4]) net (fanout = 1)        0.404 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4 path2reg0               0.138
 Arrival time                                                                        3.930 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.480 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.492 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$phy_rx/reg4_b6|_al_u1911.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                _al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$phy_rx/reg4_b6|_al_u1911.clk            clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$phy_rx/reg4_b6|_al_u1911.q[1]           cell                    0.140
 _al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4.mi[0] (PHY_RX_INTERFACE[2]$phy_rx/seq_reg[6]) net (fanout = 3)        0.416 ../common/src/RMII_RX.v(69)
 _al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4                path2reg0               0.138
 Arrival time                                                                        3.942 (1 lvl)
                                                                                          (90% logic, 10% net)

 _al_u1723|PHY_RX_INTERFACE[2]$phy_rx/reg4_b4.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.492 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   15.580 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 59)       3.896 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        7.622 (1 lvl)
                                                                                          (49% logic, 51% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           15.580 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.217 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 59)       1.259 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.985 (1 lvl)
                                                                                          (75% logic, 25% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.217 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.865 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.q[1] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 59)       1.103 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.491 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.865 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    3.225 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2281.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 59)       3.463 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.851 (1 lvl)
                                                                                          (50% logic, 50% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.225 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy3_ref_clk                                             
Clock = phy3_ref_clk, period 20ns, rising at 0ns, falling at 10ns

370 endpoints analyzed totally, and 18986 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.804ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2 (666 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.196 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.q[1] cell                    0.146
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.b[1] (PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.612 ../common/src/RMII_RX.v(70)
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.333
 _al_u1739|_al_u1745.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.951 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1739|_al_u1745.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        1.123               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[12]) net (fanout = 5)        0.610 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.d[1] (_al_u2152_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.a[0] (_al_u2153_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.f[0] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.e[1] (_al_u2155_o) net (fanout = 1)        0.307               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.a[1] (_al_u2157_o) net (fanout = 2)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.fx[0] cell                    0.618
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1] (_al_u2161_o) net (fanout = 1)        0.625 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2 path2reg1               0.371
 Arrival time                                                                       13.846 (10 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.196 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.196 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.q[1] cell                    0.146
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.b[1] (PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.612 ../common/src/RMII_RX.v(70)
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.333
 _al_u1739|_al_u1745.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.951 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1739|_al_u1745.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        1.123               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[12]) net (fanout = 5)        0.610 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.d[1] (_al_u2152_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.a[0] (_al_u2153_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.f[0] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.e[1] (_al_u2155_o) net (fanout = 1)        0.307               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.a[0] (_al_u2157_o) net (fanout = 2)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.fx[0] cell                    0.618
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1] (_al_u2161_o) net (fanout = 1)        0.625 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2 path2reg1               0.371
 Arrival time                                                                       13.846 (10 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.196 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.240 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.q[1] cell                    0.146
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.a[1] (PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[0]) net (fanout = 5)        0.493 ../common/src/RMII_RX.v(64)
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.408
 _al_u1739|_al_u1745.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.951 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1739|_al_u1745.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        1.123               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u3_al_u7143.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u7_al_u7144.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/u11_al_u7145.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[12]) net (fanout = 5)        0.610 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.f[0] cell                    0.431
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.d[1] (_al_u2152_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.a[0] (_al_u2153_o) net (fanout = 1)        0.309               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b9.f[0] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.e[1] (_al_u2155_o) net (fanout = 1)        0.307               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.f[1] cell                    0.282
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.a[1] (_al_u2157_o) net (fanout = 2)        0.158               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b0|_al_u2161.fx[0] cell                    0.618
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.d[1] (_al_u2161_o) net (fanout = 1)        0.625 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2 path2reg1               0.371
 Arrival time                                                                       13.802 (10 lvl)
                                                                                          (66% logic, 34% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b2.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.240 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 (150 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.301 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$phy_tx/reg3_b1|_al_u1879.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$phy_tx/reg3_b1|_al_u1879.clk            clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$phy_tx/reg3_b1|_al_u1879.q[1]           cell                    0.146
 _al_u1796|_al_u1818.c[0] (PHY_TX_INTERFACE[3]$phy_tx/STATE_reg[1]) net (fanout = 11)       0.749 ../common/src/RMII_TX.v(57)
 _al_u1796|_al_u1818.f[0]                                    cell                    0.348
 _al_u1820|_al_u1819.d[1] (PHY_TX_INTERFACE[3]$phy_tx/sel2/B0) net (fanout = 7)        0.470               
 _al_u1820|_al_u1819.f[1]                                    cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.594               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (PHY_TX_INTERFACE[3]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        4.631 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.597 (5 lvl)
                                                                                          (49% logic, 51% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.740
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      22.898
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.301 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.307 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$phy_tx/reg3_b0|PHY_TX_INTERFACE[3]$phy_tx/reg3_b2.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$phy_tx/reg3_b0|PHY_TX_INTERFACE[3]$phy_tx/reg3_b2.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$phy_tx/reg3_b0|PHY_TX_INTERFACE[3]$phy_tx/reg3_b2.q[1] cell                    0.146
 _al_u1796|_al_u1818.b[0] (PHY_TX_INTERFACE[3]$phy_tx/STATE_reg[0]) net (fanout = 11)       0.660 ../common/src/RMII_TX.v(57)
 _al_u1796|_al_u1818.f[0]                                    cell                    0.431
 _al_u1820|_al_u1819.d[1] (PHY_TX_INTERFACE[3]$phy_tx/sel2/B0) net (fanout = 7)        0.470               
 _al_u1820|_al_u1819.f[1]                                    cell                    0.205
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.594               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (PHY_TX_INTERFACE[3]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        4.631 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.591 (5 lvl)
                                                                                          (50% logic, 50% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.740
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      22.898
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.307 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.470 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$phy_tx/reg2_b1|PHY_TX_INTERFACE[3]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$phy_tx/reg2_b1|PHY_TX_INTERFACE[3]$phy_tx/reg2_b0.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$phy_tx/reg2_b1|PHY_TX_INTERFACE[3]$phy_tx/reg2_b0.q[1] cell                    0.146
 _al_u1820|_al_u1819.d[0] (PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[1]) net (fanout = 10)       0.794 ../common/src/RMII_TX.v(66)
 _al_u1820|_al_u1819.f[0]                                    cell                    0.205
 _al_u1820|_al_u1819.a[1] (_al_u1819_o)                      net (fanout = 7)        0.196               
 _al_u1820|_al_u1819.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.594               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add2/u3_al_u7207.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[3] (PHY_TX_INTERFACE[3]$frame_fifo_tx/radr_next[4]) net (fanout = 8)        4.631 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.428 (5 lvl)
                                                                                          (50% logic, 50% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.740
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      22.898
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.470 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      11.034 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg1_b0|PHY_RX_INTERFACE[3]$phy_rx/reg1_b1.q[1] cell                    0.146
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.b[1] (PHY_RX_INTERFACE[3]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.612 ../common/src/RMII_RX.v(70)
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.333
 _al_u1739|_al_u1745.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.951 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1739|_al_u1745.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        1.123               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.fx[1]  cell                    1.102
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[2]) net (fanout = 6)        0.900 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.fco    cell                    0.770
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.008 (7 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.034 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.078 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.q[1] cell                    0.146
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.a[1] (PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[0]) net (fanout = 5)        0.493 ../common/src/RMII_RX.v(64)
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.408
 _al_u1739|_al_u1745.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.951 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1739|_al_u1745.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        1.123               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.fx[1]  cell                    1.102
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[2]) net (fanout = 6)        0.900 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.fco    cell                    0.770
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       12.964 (7 lvl)
                                                                                          (68% logic, 32% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.078 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.094 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.q[0] cell                    0.146
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.c[1] (PHY_RX_INTERFACE[3]$phy_rx/STATE_reg[1]) net (fanout = 5)        0.634 ../common/src/RMII_RX.v(64)
 _al_u1580|mac_dec/vec_sync_afull/reg1_b3.f[1]               cell                    0.251
 _al_u1739|_al_u1745.a[1] (frame_fifo_rx_fifo_wren[3])       net (fanout = 13)       0.951 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1739|_al_u1745.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/n5[0]) net (fanout = 1)        1.123               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7142.fx[1]  cell                    1.102
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr_next[2]) net (fanout = 6)        0.900 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u7150.fco    cell                    0.770
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7151.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       12.948 (7 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.094 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.104 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b5|_al_u2376.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[5] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b5|_al_u2376.clk     clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b5|_al_u2376.q[1]    cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[5] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[5]) net (fanout = 4)        0.292 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.360 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.256
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.104 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.226 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6|_al_u2365.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6|_al_u2365.clk     clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b6|_al_u2365.q[1]    cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[6] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[6]) net (fanout = 4)        0.414 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.482 (1 lvl)
                                                                                          (91% logic, 9% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.256
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.226 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.514 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b12.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b12.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b12.q[0] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[12]) net (fanout = 4)        0.702 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.770 (1 lvl)
                                                                                          (86% logic, 14% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.256
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.514 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.mi[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.q[0] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.mi[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[13]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg path2reg1               0.138
 Arrival time                                                                        4.477 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b6|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b3.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6.mi[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[6]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6 path2reg0               0.138
 Arrival time                                                                        4.477 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b5|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b6.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.008 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 50)       1.468 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.900 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      23.908
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.008 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.055 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 50)       1.421 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.853 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      23.908
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.055 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.032 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 50)       1.270 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.338 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.032 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.078 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 50)       1.316 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.384 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.078 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clock                                                
Clock = raw_clock, period 41.666ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: pll_impl/pll_inst.clkc[0]                                
Clock = pll_impl/pll_inst.clkc[0], period 9.999ns, rising at 0ns, falling at 4.999ns

24079 endpoints analyzed totally, and 898519 paths analyzed
116 errors detected : 116 setup errors (TNS = -122.506), 0 hold errors (TNS = 0.000)
Minimum period is 14.045ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13 (13580 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -4.046 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.doa[0] cell                    3.245
 _al_u1659.c[1] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000) net (fanout = 2)        0.456               
 _al_u1659.fx[0]                                             cell                    0.448
 _al_u1660|_al_u2457.b[1] (_al_u1659_o)                      net (fanout = 4)        0.723               
 _al_u1660|_al_u2457.f[1]                                    cell                    0.431
 _al_u2620.c[1] (_al_u1660_o)                                net (fanout = 44)       1.013               
 _al_u2620.fx[0]                                             cell                    0.448
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0]) net (fanout = 1)        2.097               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[8]) net (fanout = 5)        0.763 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.fco      cell                    0.836
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fx[0]   cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_w[12]) net (fanout = 1)        0.679 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.fco cell                    0.539
 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.854 (9 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -4.046 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -4.046 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.doa[0] cell                    3.245
 _al_u1659.c[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000) net (fanout = 2)        0.456               
 _al_u1659.fx[0]                                             cell                    0.448
 _al_u1660|_al_u2457.b[1] (_al_u1659_o)                      net (fanout = 4)        0.723               
 _al_u1660|_al_u2457.f[1]                                    cell                    0.431
 _al_u2620.c[1] (_al_u1660_o)                                net (fanout = 44)       1.013               
 _al_u2620.fx[0]                                             cell                    0.448
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0]) net (fanout = 1)        2.097               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[8]) net (fanout = 5)        0.763 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.fco      cell                    0.836
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fx[0]   cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_w[12]) net (fanout = 1)        0.679 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.fco cell                    0.539
 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.854 (9 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -4.046 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -4.046 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.doa[0] cell                    3.245
 _al_u1659.c[1] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000) net (fanout = 2)        0.456               
 _al_u1659.fx[0]                                             cell                    0.448
 _al_u1660|_al_u2457.b[1] (_al_u1659_o)                      net (fanout = 4)        0.723               
 _al_u1660|_al_u2457.f[1]                                    cell                    0.431
 _al_u2620.c[0] (_al_u1660_o)                                net (fanout = 44)       1.013               
 _al_u2620.fx[0]                                             cell                    0.448
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0]) net (fanout = 1)        2.097               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[8]) net (fanout = 5)        0.763 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u7_al_u7164.fco      cell                    0.836
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sub0/u11_al_u7165.fx[0]   cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/diff_adr_w[12]) net (fanout = 1)        0.679 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_11.fco cell                    0.539
 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.854 (9 lvl)
                                                                                          (64% logic, 36% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -4.046 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 (7545 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -3.384 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.doa[0] cell                    3.245
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.c[1] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i3_000) net (fanout = 2)        0.615               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.fx[0] cell                    0.448
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.d[1] (_al_u1661_o) net (fanout = 2)        0.507               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.fx[0] cell                    0.402
 _al_u2608|_al_u2612.d[0] (_al_u1662_o)                      net (fanout = 47)       1.020               
 _al_u2608|_al_u2612.f[0]                                    cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0]) net (fanout = 1)        1.410               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[2]) net (fanout = 5)        0.763 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.fco    cell                    0.770
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[4]) net (fanout = 1)        0.941 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.fco cell                    0.539
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.192 (8 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.384 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -3.384 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.doa[0] cell                    3.245
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.c[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i3_000) net (fanout = 2)        0.615               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.fx[0] cell                    0.448
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.d[1] (_al_u1661_o) net (fanout = 2)        0.507               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.fx[0] cell                    0.402
 _al_u2608|_al_u2612.d[0] (_al_u1662_o)                      net (fanout = 47)       1.020               
 _al_u2608|_al_u2612.f[0]                                    cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0]) net (fanout = 1)        1.410               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[2]) net (fanout = 5)        0.763 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.fco    cell                    0.770
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[4]) net (fanout = 1)        0.941 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.fco cell                    0.539
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.192 (8 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.384 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -3.384 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.doa[0] cell                    3.245
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.c[1] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i3_000) net (fanout = 2)        0.615               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u1661.fx[0] cell                    0.448
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.d[0] (_al_u1661_o) net (fanout = 2)        0.507               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u1662.fx[0] cell                    0.402
 _al_u2608|_al_u2612.d[0] (_al_u1662_o)                      net (fanout = 47)       1.020               
 _al_u2608|_al_u2612.f[0]                                    cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0]) net (fanout = 1)        1.410               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7186.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[2]) net (fanout = 5)        0.763 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/ucin_al_u7194.fco    cell                    0.770
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7195.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[4]) net (fanout = 1)        0.941 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_3.fco cell                    0.539
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.192 (8 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.384 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg (4758 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -3.199 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.doa[0] cell                    3.245
 _al_u1659.c[1] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000) net (fanout = 2)        0.456               
 _al_u1659.fx[0]                                             cell                    0.448
 _al_u1660|_al_u2457.b[1] (_al_u1659_o)                      net (fanout = 4)        0.723               
 _al_u1660|_al_u2457.f[1]                                    cell                    0.431
 _al_u2620.c[1] (_al_u1660_o)                                net (fanout = 44)       1.013               
 _al_u2620.fx[0]                                             cell                    0.448
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0]) net (fanout = 1)        2.097               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[10]) net (fanout = 5)        0.607 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.f[0] cell                    0.205
 _al_u1312|_al_u2189.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/eq0/or_xor_i0[10]_i1[10]_o_lutinv) net (fanout = 1)        0.594               
 _al_u1312|_al_u2189.f[0]                                    cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[1] (_al_u2189_o) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(36)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg path2reg0               0.509
 Arrival time                                                                       15.007 (8 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.199 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -3.199 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.doa[0] cell                    3.245
 _al_u1659.c[1] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000) net (fanout = 2)        0.456               
 _al_u1659.fx[0]                                             cell                    0.448
 _al_u1660|_al_u2457.b[1] (_al_u1659_o)                      net (fanout = 4)        0.723               
 _al_u1660|_al_u2457.f[1]                                    cell                    0.431
 _al_u2620.c[0] (_al_u1660_o)                                net (fanout = 44)       1.013               
 _al_u2620.fx[0]                                             cell                    0.448
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0]) net (fanout = 1)        2.097               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[10]) net (fanout = 5)        0.607 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.f[0] cell                    0.205
 _al_u1312|_al_u2189.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/eq0/or_xor_i0[10]_i1[10]_o_lutinv) net (fanout = 1)        0.594               
 _al_u1312|_al_u2189.f[0]                                    cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[1] (_al_u2189_o) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(36)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg path2reg0               0.509
 Arrival time                                                                       15.007 (8 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.199 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -3.199 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_007168_000.doa[0] cell                    3.245
 _al_u1659.c[1] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i7_000) net (fanout = 2)        0.456               
 _al_u1659.fx[0]                                             cell                    0.448
 _al_u1660|_al_u2457.b[1] (_al_u1659_o)                      net (fanout = 4)        0.723               
 _al_u1660|_al_u2457.f[1]                                    cell                    0.431
 _al_u2620.c[1] (_al_u1660_o)                                net (fanout = 44)       1.013               
 _al_u2620.fx[0]                                             cell                    0.448
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n5[0]) net (fanout = 1)        2.097               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/ucin_al_u7154.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u3_al_u7155.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add0/u7_al_u7156.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.d[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/wadr_next[10]) net (fanout = 5)        0.607 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg0_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b10.f[0] cell                    0.205
 _al_u1312|_al_u2189.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/eq0/or_xor_i0[10]_i1[10]_o_lutinv) net (fanout = 1)        0.594               
 _al_u1312|_al_u2189.f[0]                                    cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.d[0] (_al_u2189_o) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(36)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg path2reg0               0.509
 Arrival time                                                                       15.007 (8 lvl)
                                                                                          (62% logic, 38% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg6_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/full_flag_reg.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.199 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point header_fifo/logic_fifo_3 (20 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.104 ns                                                        
 StartPoint:              mac_dec/reg2_b66.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_3.dib[3] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b66.clk                                        clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b66.q[0]                                       cell                    0.140
 header_fifo/logic_fifo_3.dib[3] (h_fifo_din[66])            net (fanout = 4)        0.292 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/logic_fifo_3                                    path2reg                0.000
 Arrival time                                                                        2.266 (1 lvl)
                                                                                          (88% logic, 12% net)

 header_fifo/logic_fifo_3.clkw                                                       2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.104 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.135 ns                                                        
 StartPoint:              mac_dec/reg2_b65.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_3.dib[2] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b65.clk                                        clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b65.q[0]                                       cell                    0.140
 header_fifo/logic_fifo_3.dib[2] (h_fifo_din[65])            net (fanout = 4)        0.323 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/logic_fifo_3                                    path2reg                0.000
 Arrival time                                                                        2.297 (1 lvl)
                                                                                          (86% logic, 14% net)

 header_fifo/logic_fifo_3.clkw                                                       2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.135 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.337 ns                                                        
 StartPoint:              mac_dec/reg2_b64.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_3.dib[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b64.clk                                        clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b64.q[0]                                       cell                    0.140
 header_fifo/logic_fifo_3.dib[1] (h_fifo_din[64])            net (fanout = 4)        0.525 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/logic_fifo_3                                    path2reg                0.000
 Arrival time                                                                        2.499 (1 lvl)
                                                                                          (79% logic, 21% net)

 header_fifo/logic_fifo_3.clkw                                                       2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.337 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/logic_fifo_4 (20 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.146 ns                                                        
 StartPoint:              mac_dec/reg2_b77.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_4.dia[5] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b77.clk                                        clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b77.q[0]                                       cell                    0.140
 header_fifo/logic_fifo_4.dia[5] (h_fifo_din[77])            net (fanout = 4)        0.334 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/logic_fifo_4                                    path2reg                0.000
 Arrival time                                                                        2.308 (1 lvl)
                                                                                          (86% logic, 14% net)

 header_fifo/logic_fifo_4.clkw                                                       2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.146 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.148 ns                                                        
 StartPoint:              mac_dec/reg2_b84.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_4.dib[3] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b84.clk                                        clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b84.q[0]                                       cell                    0.140
 header_fifo/logic_fifo_4.dib[3] (h_fifo_din[84])            net (fanout = 4)        0.336 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/logic_fifo_4                                    path2reg                0.000
 Arrival time                                                                        2.310 (1 lvl)
                                                                                          (86% logic, 14% net)

 header_fifo/logic_fifo_4.clkw                                                       2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.148 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.238 ns                                                        
 StartPoint:              mac_dec/reg2_b83.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_4.dib[2] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b83.clk                                        clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b83.q[0]                                       cell                    0.140
 header_fifo/logic_fifo_4.dib[2] (h_fifo_din[83])            net (fanout = 4)        0.426 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/logic_fifo_4                                    path2reg                0.000
 Arrival time                                                                        2.400 (1 lvl)
                                                                                          (83% logic, 17% net)

 header_fifo/logic_fifo_4.clkw                                                       2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.238 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.185 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_10.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_10.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_10.q[0] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_10) net (fanout = 44)       0.614               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.588 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         1.925
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.403
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.185 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   2.571 ns                                                        
 StartPoint:              reg0_b2|reg0_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b2|reg0_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b2|reg0_b1.q[1]                                        cell                    0.146
 _al_u2195|_al_u1666.a[0] (reset_cnt[2])                     net (fanout = 2)        0.476 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.424
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.822               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000 path2reg                0.000
 Arrival time                                                                        9.103 (4 lvl)
                                                                                          (38% logic, 62% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.571 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.587 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[1]                                        cell                    0.146
 _al_u2195|_al_u1666.e[0] (reset_cnt[4])                     net (fanout = 2)        0.602 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.822               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000 path2reg                0.000
 Arrival time                                                                        9.087 (4 lvl)
                                                                                          (36% logic, 64% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.587 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.710 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[0]                                        cell                    0.146
 _al_u2195|_al_u1666.b[0] (reset_cnt[3])                     net (fanout = 2)        0.330 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.431
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.822               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000 path2reg                0.000
 Arrival time                                                                        8.964 (4 lvl)
                                                                                          (39% logic, 61% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_003072_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.710 ns

---------------------------------------------------------------------------------------------------------

Paths for end point packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   2.723 ns                                                        
 StartPoint:              reg0_b2|reg0_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b2|reg0_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b2|reg0_b1.q[1]                                        cell                    0.146
 _al_u2195|_al_u1666.a[0] (reset_cnt[2])                     net (fanout = 2)        0.476 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.424
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.670               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000 path2reg                0.000
 Arrival time                                                                        8.951 (4 lvl)
                                                                                          (39% logic, 61% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.723 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.739 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[1]                                        cell                    0.146
 _al_u2195|_al_u1666.e[0] (reset_cnt[4])                     net (fanout = 2)        0.602 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.670               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000 path2reg                0.000
 Arrival time                                                                        8.935 (4 lvl)
                                                                                          (37% logic, 63% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.739 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.862 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[0]                                        cell                    0.146
 _al_u2195|_al_u1666.b[0] (reset_cnt[3])                     net (fanout = 2)        0.330 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.431
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.670               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000 path2reg                0.000
 Arrival time                                                                        8.812 (4 lvl)
                                                                                          (39% logic, 61% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.862 ns

---------------------------------------------------------------------------------------------------------

Paths for end point packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   2.886 ns                                                        
 StartPoint:              reg0_b2|reg0_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b2|reg0_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b2|reg0_b1.q[1]                                        cell                    0.146
 _al_u2195|_al_u1666.a[0] (reset_cnt[2])                     net (fanout = 2)        0.476 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.424
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.507               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        8.788 (4 lvl)
                                                                                          (39% logic, 61% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.886 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   2.902 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[1]                                        cell                    0.146
 _al_u2195|_al_u1666.e[0] (reset_cnt[4])                     net (fanout = 2)        0.602 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.507               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        8.772 (4 lvl)
                                                                                          (38% logic, 62% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.902 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   3.025 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[0]                                        cell                    0.146
 _al_u2195|_al_u1666.b[0] (reset_cnt[3])                     net (fanout = 2)        0.330 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u2195|_al_u1666.f[0]                                    cell                    0.431
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.e[1] (_al_u1666_o) net (fanout = 13)       0.870               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.282
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.a[0] (n0) net (fanout = 14)       0.525               
 _al_u1667|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.424
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.rsta (arst_n_placeOpt_1) net (fanout = 9)        3.507               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        8.649 (4 lvl)
                                                                                          (40% logic, 60% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.025 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.354 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.q[0] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 26)       0.592               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.566 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.354 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.426 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.q[0] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 26)       0.664               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.638 (1 lvl)
                                                                                          (75% logic, 25% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.426 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.602 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_6.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_6.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_6) net (fanout = 53)       0.840               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.814 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.602 ns

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 header_fifo/logic_fifo_0.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_1.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_2.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_3.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_4.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_5.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_6.clkw                     min period       9.999          3.300          6.699    

=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       5.528 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.d[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.d[0] (PHY_CRS_DV_pad[0]) net (fanout = 3)        3.252 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 path2reg0               0.302
 Arrival time                                                                        9.182 (1 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg1_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.528 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       6.367 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1688|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.a[1] (PHY_CRS_DV_pad[0]) net (fanout = 3)        3.482 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1688|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.395
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (frame_fifo_rx_EOD_in[0]) net (fanout = 3)        0.642 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                       10.147 (2 lvl)
                                                                                          (60% logic, 40% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.780
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.367 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       5.454 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.d[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.d[0] (PHY_CRS_DV_pad[1]) net (fanout = 3)        3.124 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg0               0.356
 Arrival time                                                                        9.108 (1 lvl)
                                                                                          (66% logic, 34% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.454 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       5.912 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.d[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 mac_dec/vec_sync_afull/reg0_b1|mac_dec/vec_sync_afull/reg1_b1.e[0] (PHY_CRS_DV_pad[1]) net (fanout = 3)        2.373 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 mac_dec/vec_sync_afull/reg0_b1|mac_dec/vec_sync_afull/reg1_b1.f[0] cell                    0.270
 _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.d[0] (_al_u2121_o) net (fanout = 1)        0.939 ../common/src/RMII_RX.v(64)
 _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0                path2reg0               0.356
 Arrival time                                                                        9.566 (2 lvl)
                                                                                          (66% logic, 34% net)

 _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.912 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       6.621 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.e[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1] (PHY_CRS_DV_pad[1]) net (fanout = 3)        3.300 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1708|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.241
 _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.e[0] (frame_fifo_rx_EOD_in[1]) net (fanout = 3)        0.731 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0                path2reg0               0.375
 Arrival time                                                                       10.275 (2 lvl)
                                                                                          (61% logic, 39% net)

 _al_u1809|PHY_RX_INTERFACE[1]$phy_rx/reg0_b0.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.621 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.879 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.a[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.a[1] (PHY_CRS_DV_pad[2]) net (fanout = 3)        1.405 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg1               0.500
 Arrival time                                                                        7.533 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.879 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       4.476 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[1] (PHY_CRS_DV_pad[2]) net (fanout = 3)        1.419 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1728|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.294
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[1] (frame_fifo_rx_EOD_in[2]) net (fanout = 3)        0.282 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg1               0.507
 Arrival time                                                                        8.130 (2 lvl)
                                                                                          (80% logic, 20% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.476 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.885 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[2]) net (fanout = 3)        1.404 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg0               0.507
 Arrival time                                                                        7.539 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.885 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.924 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  4.077
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.924 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       2.197 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1] (PHY_CRS_DV_pad[3]) net (fanout = 3)        0.583 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.346
 Arrival time                                                                        6.557 (1 lvl)
                                                                                          (92% logic, 8% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.197 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       2.783 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1811|_al_u1748.c[0] (PHY_CRS_DV_pad[3])                net (fanout = 3)        0.474 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1811|_al_u1748.f[0]                                    cell                    0.241
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (frame_fifo_rx_EOD_in[3]) net (fanout = 3)        0.401 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.399
 Arrival time                                                                        7.143 (2 lvl)
                                                                                          (88% logic, 12% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.783 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       2.250 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[3]) net (fanout = 3)        0.583 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg0               0.399
 Arrival time                                                                        6.610 (1 lvl)
                                                                                          (92% logic, 8% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.250 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 973305 (STA coverage = 99.65%)
Timing violations: 116 setup errors, and 0 hold errors.
Minimal setup slack: -4.046, minimal hold slack: 0.104

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)        14.045ns      71.200MHz        0.491ns      4350     -122.506ns
	  phy3_ref_clk (50.000MHz)                       9.804ns     101.999MHz        0.488ns       116        0.000ns
	  phy2_ref_clk (50.000MHz)                      10.634ns      94.038MHz        0.399ns       114        0.000ns
	  phy1_ref_clk (50.000MHz)                      13.319ns      75.081MHz        0.399ns       105        0.000ns
	  phy0_ref_clk (50.000MHz)                      12.710ns      78.678MHz        0.399ns       104        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
