KEY LIBERO "11.7"
KEY CAPTURE "11.7.2.2"
KEY DEFAULT_IMPORT_LOC "E:\Hotline_Cases\IP_cases\2012\493642-863181735\Mir_429\component\Actel\DirectCore\CORE429\3.1.103\rtl\vhdl\core"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "VERILOG2001"
KEY VHDLMODE "VHDL2008"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "RTG4"
KEY VendorTechnology_Die "PA4RT12000"
KEY VendorTechnology_Package "cg1657"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "MIL"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS25"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE "0"
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4RT12000"
KEY VendorTechnology_TEMPR "MIL"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "MIL"
KEY VendorTechnology_VCCI_1.5_VOLTR "MIL"
KEY VendorTechnology_VCCI_1.8_VOLTR "MIL"
KEY VendorTechnology_VCCI_2.5_VOLTR "MIL"
KEY VendorTechnology_VCCI_3.3_VOLTR "MIL"
KEY VendorTechnology_VOLTR "MIL"
KEY ProjectLocation "C:\proj\RISC-V\RTG4_DDR\SP2\RTG4_CoreRISCV_AXI4_BaseDesign"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "RTG4_CoreRISCV_AXI4_BaseDesign::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPB3_LIB
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAXITOAHBL
COREJTAGDEBUG_LIB
CORETIMER_LIB
COREAHBLSRAM_LIB
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=..\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\user_vlog\COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL
ALIAS=COREAXITOAHBL
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREJTAGDEBUG_LIB
ALIAS=COREJTAGDEBUG_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\COREABC\3.6.100\COREABC.cxf,actgen_cxf"
STATE="utd"
TIME="1479310793"
SIZE="480"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1479327264"
SIZE="4344"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1479327264"
SIZE="3063"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1462310015"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="21472"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="16943"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="208865"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1462310016"
SIZE="8561"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1462310015"
SIZE="52586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1479327264"
SIZE="2657"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1479327264"
SIZE="328"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="8059"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="25121"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="36275"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="122456"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1462310018"
SIZE="4114"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1479327264"
SIZE="2736"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1479327264"
SIZE="1284"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1462310019"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="4636"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="9073"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="25129"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="36275"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="122456"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
STATE="utd"
TIME="1462310019"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1462310020"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1462310020"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1462310019"
SIZE="23651"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1479327264"
SIZE="2919"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1479327264"
SIZE="442"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="18989"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="115199"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="4247"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="36011"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="1976"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="7051"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="2579"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="1805"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1466267623"
SIZE="1938"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1466783371"
SIZE="7801"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1466783371"
SIZE="14945"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1466783371"
SIZE="9084"
LIBRARY="COREAXITOAHBL"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
STATE="utd"
TIME="1466783371"
SIZE="3973"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1479250108"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1479327265"
SIZE="2725"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1479327265"
SIZE="4093"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
STATE="utd"
TIME="1479250108"
SIZE="28350"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="13548"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
STATE="utd"
TIME="1479250108"
SIZE="1452"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\COREJTAGDEBUG.cxf,actgen_cxf"
STATE="utd"
TIME="1479327265"
SIZE="679"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v,hdl"
STATE="utd"
TIME="1479291931"
SIZE="4135"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug_uj_jtag.v,hdl"
STATE="utd"
TIME="1479291931"
SIZE="16542"
LIBRARY="COREJTAGDEBUG_LIB"
PARENT="<project>\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\COREJTAGDEBUG.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\CORERISCV_AXI4.cxf,actgen_cxf"
STATE="utd"
TIME="1479327265"
SIZE="768"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\AsyncFifo.v,hdl"
STATE="utd"
TIME="1479250108"
SIZE="7708"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\CoreRISCV_AXI4.v,hdl"
STATE="utd"
TIME="1479250108"
SIZE="19700"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\DebugTransportModuleJtag.v,hdl"
STATE="utd"
TIME="1479250108"
SIZE="12075"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v,hdl"
STATE="utd"
TIME="1479297147"
SIZE="1921177"
PARENT="<project>\component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\CORERISCV_AXI4.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1479327265"
SIZE="2315"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1479250109"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1479250109"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4635"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="9072"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="4698"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="122453"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="40025"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
STATE="utd"
TIME="1479250109"
SIZE="13865"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1479250108"
SIZE="3183"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1479327265"
SIZE="1812"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="8058"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="11180"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="2461"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="48750"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="4635"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="9072"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="25127"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="36273"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="4698"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
STATE="utd"
TIME="1463406596"
SIZE="122453"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FCCC\1.1.216\ccc_comps.v,hdl"
STATE="utd"
TIME="1466783387"
SIZE="7550"
PARENT="<project>\component\Actel\SgCore\RTG4FCCC\1.1.216\RTG4FCCC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FCCC\1.1.216\RTG4FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1479327267"
SIZE="490"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\Actel\SgCore\RTG4FDDRC\1.2.405\RTG4FDDRC.cxf,actgen_cxf"
STATE="utd"
TIME="1479310801"
SIZE="246"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf,actgen_cxf"
STATE="utd"
TIME="1479327264"
SIZE="468"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v,hdl"
STATE="utd"
TIME="1479133365"
SIZE="17843"
PARENT="<project>\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\AXI_GLUE_LOGIC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\CoreABC.log,log"
STATE="utd"
TIME="1479310793"
SIZE="1297"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\coreparameters_tgi.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="1718"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf,actgen_cxf"
STATE="utd"
TIME="1479310793"
SIZE="3296"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="3370"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="57423"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="28059"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="139279"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="2143"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="12049"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="1985"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="1369"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="1246"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="1240"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="19723"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\support.v,hdl"
STATE="utd"
TIME="1479310793"
SIZE="56274"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
STATE="utd"
TIME="1479310793"
SIZE="4840"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
STATE="utd"
TIME="1479310793"
SIZE="23680"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
MODULE_UNDER_TEST="TESTBENCH"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
STATE="utd"
TIME="1479310793"
SIZE="29932"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\DDR_MEMORY_CTRL_COREABC_0_COREABC.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1479310805"
SIZE="13113"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v,hdl"
STATE="utd"
TIME="1479310801"
SIZE="29485"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf,actgen_cxf"
STATE="utd"
TIME="1479310801"
SIZE="951"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.cxf"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v,hdl"
STATE="utd"
TIME="1479310795"
SIZE="33734"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_pre.v,hdl"
STATE="utd"
TIME="1479310800"
SIZE="21853"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v,hdl"
STATE="utd"
TIME="1479310800"
SIZE="17118"
PARENT="<project>\component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
STATE="utd"
TIME="1479327265"
SIZE="605"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1479327265"
SIZE="1011"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
STATE="utd"
TIME="1479327265"
SIZE="2034"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1479327265"
SIZE="4071"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v,hdl"
STATE="utd"
TIME="1479327265"
SIZE="13292"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v,hdl"
STATE="utd"
TIME="1479327265"
SIZE="14396"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
STATE="utd"
TIME="1479327265"
SIZE="13997"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v,hdl"
STATE="utd"
TIME="1479327265"
SIZE="8179"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v,hdl"
STATE="utd"
TIME="1479327265"
SIZE="21201"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v,hdl"
STATE="utd"
TIME="1479327265"
SIZE="8883"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
STATE="utd"
TIME="1479327265"
SIZE="8984"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1479327266"
SIZE="787"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v,hdl"
STATE="utd"
TIME="1479327266"
SIZE="1794"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf,actgen_cxf"
STATE="utd"
TIME="1479327274"
SIZE="13638"
ENDFILE
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.v,hdl"
STATE="utd"
TIME="1479327267"
SIZE="118367"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\io\user.pdc,io_pdc"
STATE="utd"
TIME="1479326998"
SIZE="2523"
IS_TARGET="TRUE"
ENDFILE
VALUE "<project>\constraint\PROC_SUBSYSTEM_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1479315971"
SIZE="803"
ENDFILE
VALUE "<project>\designer\impl1\PROC_SUBSYSTEM.ide_des,ide_des"
STATE="utd"
TIME="1479287762"
SIZE="550"
ENDFILE
VALUE "<project>\designer\impl1\RTG4_CoreRISCV_AXI4_BaseDesign.ide_des,ide_des"
STATE="utd"
TIME="1479328250"
SIZE="460"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1462310019"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1462310015"
SIZE="25928"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1462310015"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1462310015"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1462310015"
SIZE="6200"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1462310015"
SIZE="12178"
PARENT="<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\CoreAHBLite.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1462310019"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1479250108"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1479250108"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1479250109"
SIZE="2906"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1479250109"
SIZE="13416"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\master.bfm,sim"
STATE="utd"
TIME="1462310018"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\ram_init.mem,sim"
STATE="utd"
TIME="1466783371"
SIZE="1278"
PARENT="<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1479327267"
SIZE="2109"
PARENT="<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1479250109"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM.edn,syn_edn"
STATE="utd"
TIME="1479316118"
SIZE="15559086"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM.so,so"
STATE="utd"
TIME="1479316120"
SIZE="256"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM.v,syn_hdl"
STATE="utd"
TIME="1479316129"
SIZE="5679829"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1479316118"
SIZE="1227"
ENDFILE
VALUE "<project>\synthesis\PROC_SUBSYSTEM_syn.prj,prj"
STATE="utd"
TIME="1479316121"
SIZE="11013"
ENDFILE
VALUE "<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.edn,syn_edn"
STATE="utd"
TIME="1479327488"
SIZE="16017295"
ENDFILE
VALUE "<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.so,so"
STATE="utd"
TIME="1479327490"
SIZE="288"
ENDFILE
VALUE "<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.v,syn_hdl"
STATE="utd"
TIME="1479327500"
SIZE="5802976"
ENDFILE
VALUE "<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1479327488"
SIZE="1478"
ENDFILE
VALUE "<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign_syn.prj,prj"
STATE="utd"
TIME="1479327491"
SIZE="11237"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CoreGPIO::work"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL::work"
FILE "<project>\component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work"
FILE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v,hdl"
LIST Other_Association
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign::work"
FILE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work"
FILE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL"
FILE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST DDR_MEMORY_CTRL
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST DDR_MEMORY_CTRL_COREABC_0_COREABC
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST RTG4_CoreRISCV_AXI4_BaseDesign
VALUE "<project>\simulation\subsystem.bfm,sim"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vlog.do,do"
ENDLIST
LIST DDR_MEMORY_CTRL_COREABC_0_COREABC
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testsupport.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v,tb_hdl"
VALUE "<project>\component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\mti\scripts\wave_vlog_amba.do,do"
ENDLIST
LIST CoreAHBLite
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreahblite_usertb_include.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>\simulation\coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAHBLite\5.2.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v,tb_hdl"
ENDLIST
LIST COREAXITOAHBL
VALUE "<project>\simulation\ram_init.mem,sim"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\coreparameters.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\wave.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_package.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Model\\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Designer\\bin\flashpro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\\\Identify\\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CoreGPIO::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
StartPage;StartPage;0
ACTIVEVIEW;StartPage
ENDLIST
LIST ModuleSubBlockList
LIST "ALU::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Arbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Arbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Arbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "AsyncFifo::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\AsyncFifo.v","FALSE","FALSE"
ENDLIST
LIST "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "BasicBus_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "BreakpointUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "BUFD_DELAY::work","component\Actel\SgCore\RTG4FCCC\1.1.216\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCC::work","component\Actel\SgCore\RTG4FCCC\1.1.216\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCCAPB::work","component\Actel\SgCore\RTG4FCCC\1.1.216\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "CCCDYN::work","component\Actel\SgCore\RTG4FCCC\1.1.216\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "ClientTileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientTileLinkIOUnwrapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_5::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ReorderQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIORouter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIOCrossbar_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIORouter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIORouter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_6::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkIORouter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingRRArbiter_7::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ClientUncachedTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "FinishUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "CORERISCV_AXI4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\CoreRISCV_AXI4.v","FALSE","FALSE"
SUBBLOCK "AsyncFifo::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\AsyncFifo.v","FALSE","FALSE"
SUBBLOCK "DebugTransportModuleJtag::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\DebugTransportModuleJtag.v","FALSE","FALSE"
SUBBLOCK "Top::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "CSRFile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "DCache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Arbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Arbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Arbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "DCacheDataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "FinishQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "MetadataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TLB::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "DCacheDataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL::work","component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v","TRUE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_ACMTABLE::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_ACMTABLE::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\acmtable.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_DEBUGBLK::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTNVM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTRAM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAMBLOCKS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_DEBUGBLK::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\debugblk.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTIONS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructions.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTNVM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructnvm_bb.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_INSTRUCTRAM::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\instructram.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_IRAM512X9::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_IRAM512X9::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\iram512x9_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM128X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM256X16::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAM256X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_RAMBLOCKS::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ramblocks.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM128X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram128x8_rtl.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM256X16::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x16_rtl.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_RAM256X8::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\ram256x8_rtl.v","FALSE","FALSE"
ENDLIST
LIST "DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC.v","FALSE","FALSE"
SUBBLOCK "FDDR_W::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v","FALSE","FALSE"
ENDLIST
LIST "DebugModule::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "DebugTransportModuleJtag::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\DebugTransportModuleJtag.v","FALSE","FALSE"
ENDLIST
LIST "FDDR_W::work","component\work\DDR_MEMORY_CTRL\FDDRC_0\DDR_MEMORY_CTRL_FDDRC_0_RTG4FDDRC_syn.v","FALSE","FALSE"
ENDLIST
LIST "FinishQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "FinishQueue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "FinishUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "FinishQueue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "FlowThroughSerializer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Frontend::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ICache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TLB::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "HellaCacheArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ICache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "FlowThroughSerializer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "IdMapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LevelGateway::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_5::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_6::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "LockingRRArbiter_7::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ManagerTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ManagerTileLinkNetworkPort_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ManagerToClientStatelessBridge::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "MetadataArray::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "MMIOTileLinkManager::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "MulDiv::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "NastiIOTileLinkIOConverter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "IdMapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ReorderQueue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "NastiIOTileLinkIOConverter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "IdMapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LockingArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ReorderQueue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "OuterMemorySystem::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientTileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientTileLinkIOUnwrapper::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "MMIOTileLinkManager::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ManagerToClientStatelessBridge::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "NastiIOTileLinkIOConverter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "PortedTileLinkCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_10::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_12::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_13::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_14::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_9::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TileLinkMemoryInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "PLIC::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "PortedTileLinkCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "BasicBus::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "BasicBus_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "BasicBus_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "BasicBus_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "BasicBus_4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ManagerTileLinkNetworkPort::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ManagerTileLinkNetworkPort_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TileLinkEnqueuer_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TileLinkEnqueuer_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "PRCI::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_10::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_12::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_13::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_14::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Queue_9::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ReorderQueue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ReorderQueue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ReorderQueue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Rocket::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ALU::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "BreakpointUnit::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "CSRFile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "MulDiv::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "RocketTile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "DCache::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Frontend::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "HellaCacheArbiter::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Rocket::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "ROMSlave::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_8::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4_CoreRISCV_AXI4_BaseDesign.v","TRUE","FALSE"
SUBBLOCK "AXI_GLUE_LOGIC::work","component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v","FALSE","FALSE"
SUBBLOCK "CORERISCV_AXI4::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\CoreRISCV_AXI4.v","FALSE","FALSE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
SUBBLOCK "DDR_MEMORY_CTRL::work","component\work\DDR_MEMORY_CTRL\DDR_MEMORY_CTRL.v","TRUE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Clock_gen::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_COREUART::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Clock_gen::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Tx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_256x8::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_COREUART::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_256x8::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_ctrl_128::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_fifo_ctrl_128::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_ram128x8_pa4::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_ram128x8_pa4::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_rtg4.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Rx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_Tx_async::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\RTG4FCCC_0\RTG4_CoreRISCV_AXI4_BaseDesign_RTG4FCCC_0_RTG4FCCC.v","FALSE","FALSE"
SUBBLOCK "CCC::work","component\Actel\SgCore\RTG4FCCC\1.1.216\ccc_comps.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkEnqueuer::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkEnqueuer_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_3::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkEnqueuer_2::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkMemoryInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOArbiter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkRecursiveInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOCrossbar::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TileLinkRecursiveInterconnect_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "TileLinkRecursiveInterconnect_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ClientUncachedTileLinkIOCrossbar_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "TLB::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Top::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "RocketTile::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Uncore::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "Uncore::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "DebugModule::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "LevelGateway::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "NastiIOTileLinkIOConverter_1::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "OuterMemorySystem::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "PLIC::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "PRCI::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_10::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_12::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_13::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "Queue_14::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "ROMSlave::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
SUBBLOCK "TileLinkRecursiveInterconnect::work","component\Actel\DirectCore\CORERISCV_AXI4\1.0.9\rtl\verilog\Top.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBLAPB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahblapb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::work","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "DDR_MEMORY_CTRL_COREABC_0_APBModel::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v","FALSE","TRUE"
ENDLIST
LIST "testbench::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreGPIO::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v","FALSE","FALSE"
ENDLIST
LIST "TESTBENCH::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_APBModel::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\test\apbmodel.v","FALSE","TRUE"
SUBBLOCK "DDR_MEMORY_CTRL_COREABC_0_COREABC::work","component\work\DDR_MEMORY_CTRL\COREABC_0\rtl\vlog\core\coreabc.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::work","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "RTG4_CoreRISCV_AXI4_BaseDesign_CoreUARTapb_0_CoreUARTapb::work","component\work\RTG4_CoreRISCV_AXI4_BaseDesign\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\amba_bfm\bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB","component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_APBSLAVE::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\amba_bfm\bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_readByteCnt::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_synchronizer::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\testbench.v","FALSE","TRUE"
SUBBLOCK "AHBL_Slave::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AHBL_Slave.v","FALSE","TRUE"
SUBBLOCK "AXI_Master::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\test\user\AXI_Master.v","FALSE","TRUE"
SUBBLOCK "COREAXITOAHBL::COREAXITOAHBL","component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "COREJTAGDEBUG::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v","FALSE","FALSE"
SUBBLOCK "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "uj_jtag::COREJTAGDEBUG_LIB","component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug_uj_jtag.v","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
LIST "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_APB2APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFMA1l1OII::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\test\testbench.v","FALSE","TRUE"
SUBBLOCK "BFM_APB::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\amba_bfm\bfm_apb.v","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint\io\user.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "constraint\PROC_SUBSYSTEM_derived_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
