Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_13 -L axi_utils_v2_0_9 -L c_reg_fd_v12_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_9 -L xbip_dsp48_addsub_v3_0_9 -L xbip_addsub_v3_0_9 -L c_addsub_v12_0_18 -L c_mux_bit_v12_0_9 -L c_shift_ram_v12_0_17 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L cmpy_v6_0_24 -L floating_point_v7_0_23 -L xfft_v9_1_12 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_wrapper_behav xil_defaultlib.tb_top_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package xfft_v9_1_12.xfft_v9_1_12_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_24.cmpy_v6_0_24_pkg
Compiling package floating_point_v7_0_23.floating_point_v7_0_23_consts
Compiling package floating_point_v7_0_23.floating_point_v7_0_23_exp_table...
Compiling package floating_point_v7_0_23.floating_point_v7_0_23_pkg
Compiling package xfft_v9_1_12.pkg
Compiling package xfft_v9_1_12.xfft_v9_1_12_axi_pkg
Compiling package axi_utils_v2_0_9.global_util_pkg
Compiling package axi_utils_v2_0_9.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package xbip_addsub_v3_0_9.xbip_addsub_v3_0_9_viv_comp
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_pkg
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_pkg_legacy
Compiling package c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_pkg
Compiling package c_mux_bit_v12_0_9.c_mux_bit_v12_0_9_viv_comp
Compiling package xfft_v9_1_12.quarter_sin_tw_table
Compiling package xfft_v9_1_12.quarter2_sin_tw_table
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.qspi_master
Compiling module xil_defaultlib.qspi_slave
Compiling module xil_defaultlib.hamming_window
Compiling module xil_defaultlib.data_processing
Compiling architecture xilinx of entity xfft_v9_1_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="artix7",...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_1_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="ar...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_24.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_v6_0_24_synth [\cmpy_v6_0_24_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_12.cmpy [\cmpy(c_xdevicefamily="artix7",a...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_12.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xfft_v9_1_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus4 [\mux_bus4(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_12.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_pe [\r22_pe(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_12.dpm [\dpm(c_xdevicefamily="artix7",wm...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_memory [\r22_memory(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_busy [\r22_busy(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="art...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="artix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_12.equ_rtl [\equ_rtl(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="arti...]
Compiling architecture xilinx of entity xfft_v9_1_12.xfft_v9_1_12_d [\xfft_v9_1_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_1_12.xfft_v9_1_12_core [\xfft_v9_1_12_core(c_xdevicefami...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(width=5,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_slave [\glb_ifx_slave(width=5,has_uvpro...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper [\axi_wrapper(c_nfft_max=4,c_arch...]
Compiling architecture synth of entity xfft_v9_1_12.xfft_v9_1_12_viv [\xfft_v9_1_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_1_12.xfft_v9_1_12 [\xfft_v9_1_12(c_xdevicefamily="a...]
Compiling architecture fft0_arch of entity xil_defaultlib.FFT0 [fft0_default]
Compiling module xil_defaultlib.top_wrapper
Compiling module xil_defaultlib.tb_top_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_wrapper_behav
