digraph "CFG for '_Z17_mat_sum_row_fastPfS_iii' function" {
	label="CFG for '_Z17_mat_sum_row_fastPfS_iii' function";

	Node0x45f0a90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %3\l  br i1 %15, label %16, label %23\l|{<s0>T|<s1>F}}"];
	Node0x45f0a90:s0 -> Node0x45f2950;
	Node0x45f0a90:s1 -> Node0x45f29e0;
	Node0x45f2950 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = mul i32 %17, %3\l  %19 = add i32 %14, %18\l  %20 = zext i32 %19 to i64\l  %21 = getelementptr inbounds float, float addrspace(1)* %0, i64 %20\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  br label %23\l}"];
	Node0x45f2950 -> Node0x45f29e0;
	Node0x45f29e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi float [ %22, %16 ], [ 0.000000e+00, %5 ]\l  %25 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %13\l  store float %24, float addrspace(3)* %25, align 4\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %26 = icmp ult i32 %13, 64\l  br i1 %26, label %27, label %33\l|{<s0>T|<s1>F}}"];
	Node0x45f29e0:s0 -> Node0x45f4800;
	Node0x45f29e0:s1 -> Node0x45f4890;
	Node0x45f4800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = add nuw nsw i32 %13, 64\l  %29 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %28\l  %30 = load float, float addrspace(3)* %29, align 4, !tbaa !7\l  %31 = load float, float addrspace(3)* %25, align 4, !tbaa !7\l  %32 = fadd contract float %30, %31\l  store float %32, float addrspace(3)* %25, align 4, !tbaa !7\l  br label %33\l}"];
	Node0x45f4800 -> Node0x45f4890;
	Node0x45f4890 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %34 = icmp ult i32 %13, 32\l  br i1 %34, label %35, label %61\l|{<s0>T|<s1>F}}"];
	Node0x45f4890:s0 -> Node0x45f5700;
	Node0x45f4890:s1 -> Node0x45f5750;
	Node0x45f5700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%35:\l35:                                               \l  %36 = add nuw nsw i32 %13, 32\l  %37 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %36\l  %38 = load float, float addrspace(3)* %37, align 4, !tbaa !7\l  %39 = load float, float addrspace(3)* %25, align 4, !tbaa !7\l  %40 = fadd contract float %38, %39\l  %41 = add nuw nsw i32 %13, 16\l  %42 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %41\l  %43 = load float, float addrspace(3)* %42, align 4, !tbaa !7\l  %44 = fadd contract float %40, %43\l  %45 = add nuw nsw i32 %13, 8\l  %46 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %45\l  %47 = load float, float addrspace(3)* %46, align 4, !tbaa !7\l  %48 = fadd contract float %44, %47\l  %49 = add nuw nsw i32 %13, 4\l  %50 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %49\l  %51 = load float, float addrspace(3)* %50, align 4, !tbaa !7\l  %52 = fadd contract float %48, %51\l  %53 = add nuw nsw i32 %13, 2\l  %54 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %53\l  %55 = load float, float addrspace(3)* %54, align 4, !tbaa !7\l  %56 = fadd contract float %52, %55\l  %57 = add nuw nsw i32 %13, 1\l  %58 = getelementptr inbounds [128 x float], [128 x float] addrspace(3)*\l... @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32 %57\l  %59 = load float, float addrspace(3)* %58, align 4, !tbaa !7\l  %60 = fadd contract float %56, %59\l  store float %60, float addrspace(3)* %25, align 4, !tbaa !7\l  br label %61\l}"];
	Node0x45f5700 -> Node0x45f5750;
	Node0x45f5750 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%61:\l61:                                               \l  %62 = load float, float addrspace(3)* getelementptr inbounds ([128 x float],\l... [128 x float] addrspace(3)* @_ZZ17_mat_sum_row_fastPfS_iiiE5accum, i32 0, i32\l... 0), align 16, !tbaa !7\l  %63 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %64 = mul i32 %63, %4\l  %65 = add i32 %64, %6\l  %66 = zext i32 %65 to i64\l  %67 = getelementptr inbounds float, float addrspace(1)* %1, i64 %66\l  store float %62, float addrspace(1)* %67, align 4, !tbaa !7\l  ret void\l}"];
}
