// Seed: 748873748
module module_0 (
    input wand id_0,
    input supply0 id_1
    , id_8,
    input wand id_2,
    input wor id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6
    , id_9
);
  always id_8 <= id_9;
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input uwire id_2,
    inout uwire id_3
);
  wire id_5;
  xnor primCall (id_3, id_2, id_9, id_5, id_1);
  assign id_3 = id_0;
  supply0 id_6, id_7;
  uwire id_8;
  assign id_7 = 1;
  uwire id_9;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_6,
      id_3,
      id_7
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = 1;
  tri id_10;
  assign id_10 = 1'h0;
  assign id_7  = id_0;
  wor id_11 = id_9;
endmodule
