{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "and_gate": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "examples/patterns/basic/and/verilog/and_gate.v:2.1-10.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "y": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$and$examples/patterns/basic/and/verilog/and_gate.v:9$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_gate.v:9.12-9.17"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_gate.v:4.7-4.8"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_gate.v:5.7-5.8"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "examples/patterns/basic/and/verilog/and_gate.v:6.8-6.9"
          }
        }
      }
    }
  }
}
