// Seed: 1819331813
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output wor id_2
);
  bit id_4;
  assign module_1.id_0 = 0;
  assign id_2 = -1 - id_4 & id_4;
  always id_4 <= -1'h0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output uwire id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  parameter id_4 = -1'h0;
endmodule
module module_2 #(
    parameter id_19 = 32'd78
) (
    input wor id_0
    , id_17,
    input tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    output tri id_8,
    output logic id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    input tri1 id_13,
    output tri id_14,
    input supply1 id_15
);
  wire id_18;
  assign id_8 = id_18;
  xor primCall (
      id_12, id_1, id_7, id_17, id_19, id_0, id_18, id_15, id_11, id_4, id_5, id_10, id_13, id_2
  );
  parameter id_19 = 1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_12
  );
  assign modCall_1.id_0 = 0;
  logic id_20;
  generate
    wire id_21;
    assign id_21 = id_0;
    always id_9 <= -1;
    defparam id_19.id_19 = -1; defparam id_19.id_19 = id_19;
    assign id_9 = id_2 - -1'b0;
    wire id_22;
  endgenerate
endmodule
