{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:09:31 2023 " "Info: Processing started: Thu Jul 06 21:09:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c revision --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c revision --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "almost_full\$latch " "Warning: Node \"almost_full\$latch\" is a latch" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 102 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "almost_empty\$latch " "Warning: Node \"almost_empty\$latch\" is a latch" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 102 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 101 -1 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[0\]~reg0 " "Info: Detected ripple clock \"data_avail\[0\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[3\]~reg0 " "Info: Detected ripple clock \"data_avail\[3\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[2\]~reg0 " "Info: Detected ripple clock \"data_avail\[2\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[1\]~reg0 " "Info: Detected ripple clock \"data_avail\[1\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register memory data_avail\[1\]~reg0 dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"data_avail\[1\]~reg0\" and destination memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.410 ns + Longest register memory " "Info: + Longest register to memory delay is 1.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_avail\[1\]~reg0 1 REG LCFF_X5_Y3_N19 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y3_N19; Fanout = 13; REG Node = 'data_avail\[1\]~reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[1]~reg0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.346 ns) 0.628 ns wen_con 2 COMB LCCOMB_X5_Y3_N0 19 " "Info: 2: + IC(0.282 ns) + CELL(0.346 ns) = 0.628 ns; Loc. = LCCOMB_X5_Y3_N0; Fanout = 19; COMB Node = 'wen_con'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { data_avail[1]~reg0 wen_con } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.440 ns) 1.410 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X4_Y3 0 " "Info: 3: + IC(0.342 ns) + CELL(0.440 ns) = 1.410 ns; Loc. = M512_X4_Y3; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { wen_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.786 ns ( 55.74 % ) " "Info: Total cell delay = 0.786 ns ( 55.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.624 ns ( 44.26 % ) " "Info: Total interconnect delay = 0.624 ns ( 44.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { data_avail[1]~reg0 wen_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { data_avail[1]~reg0 {} wen_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.282ns 0.342ns } { 0.000ns 0.346ns 0.440ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.443 ns - Smallest " "Info: - Smallest clock skew is -0.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.322 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.458 ns) 2.322 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X4_Y3 0 " "Info: 3: + IC(0.667 ns) + CELL(0.458 ns) = 2.322 ns; Loc. = M512_X4_Y3; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.50 % ) " "Info: Total cell delay = 1.312 ns ( 56.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 43.50 % ) " "Info: Total interconnect delay = 1.010 ns ( 43.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.322 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.765 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.618 ns) 2.765 ns data_avail\[1\]~reg0 2 REG LCFF_X5_Y3_N19 13 " "Info: 2: + IC(1.293 ns) + CELL(0.618 ns) = 2.765 ns; Loc. = LCFF_X5_Y3_N19; Fanout = 13; REG Node = 'data_avail\[1\]~reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 53.24 % ) " "Info: Total cell delay = 1.472 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.293 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.293 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.322 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { data_avail[1]~reg0 wen_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "1.410 ns" { data_avail[1]~reg0 {} wen_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.282ns 0.342ns } { 0.000ns 0.346ns 0.440ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.322 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } {  } {  } "" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 rden clk 3.668 ns memory " "Info: tsu for memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0\" (data pin = \"rden\", clock pin = \"clk\") is 3.668 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.981 ns + Longest pin memory " "Info: + Longest pin to memory delay is 5.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns rden 1 PIN PIN_T14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T14; Fanout = 2; PIN Node = 'rden'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rden } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.017 ns) + CELL(0.366 ns) 5.200 ns ren_con 2 COMB LCCOMB_X5_Y3_N8 6 " "Info: 2: + IC(4.017 ns) + CELL(0.366 ns) = 5.200 ns; Loc. = LCCOMB_X5_Y3_N8; Fanout = 6; COMB Node = 'ren_con'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.383 ns" { rden ren_con } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.453 ns) 5.981 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X4_Y3 8 " "Info: 3: + IC(0.328 ns) + CELL(0.453 ns) = 5.981 ns; Loc. = M512_X4_Y3; Fanout = 8; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.781 ns" { ren_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 27.35 % ) " "Info: Total cell delay = 1.636 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.345 ns ( 72.65 % ) " "Info: Total interconnect delay = 4.345 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { rden ren_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { rden {} rden~combout {} ren_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 4.017ns 0.328ns } { 0.000ns 0.817ns 0.366ns 0.453ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.335 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.471 ns) 2.335 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X4_Y3 8 " "Info: 3: + IC(0.667 ns) + CELL(0.471 ns) = 2.335 ns; Loc. = M512_X4_Y3; Fanout = 8; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 56.75 % ) " "Info: Total cell delay = 1.325 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.010 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { rden ren_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { rden {} rden~combout {} ren_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 4.017ns 0.328ns } { 0.000ns 0.817ns 0.366ns 0.453ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk full data_avail\[1\]~reg0 8.428 ns register " "Info: tco from clock \"clk\" to destination pin \"full\" through register \"data_avail\[1\]~reg0\" is 8.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.765 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.618 ns) 2.765 ns data_avail\[1\]~reg0 2 REG LCFF_X5_Y3_N19 13 " "Info: 2: + IC(1.293 ns) + CELL(0.618 ns) = 2.765 ns; Loc. = LCFF_X5_Y3_N19; Fanout = 13; REG Node = 'data_avail\[1\]~reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 53.24 % ) " "Info: Total cell delay = 1.472 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.293 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.293 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.569 ns + Longest register pin " "Info: + Longest register to pin delay is 5.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_avail\[1\]~reg0 1 REG LCFF_X5_Y3_N19 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y3_N19; Fanout = 13; REG Node = 'data_avail\[1\]~reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_avail[1]~reg0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.228 ns) 0.669 ns Equal0~0 2 COMB LCCOMB_X5_Y3_N24 6 " "Info: 2: + IC(0.441 ns) + CELL(0.228 ns) = 0.669 ns; Loc. = LCCOMB_X5_Y3_N24; Fanout = 6; COMB Node = 'Equal0~0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { data_avail[1]~reg0 Equal0~0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.938 ns) + CELL(1.962 ns) 5.569 ns full 3 PIN PIN_D12 0 " "Info: 3: + IC(2.938 ns) + CELL(1.962 ns) = 5.569 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'full'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Equal0~0 full } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 39.32 % ) " "Info: Total cell delay = 2.190 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.379 ns ( 60.68 % ) " "Info: Total interconnect delay = 3.379 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.569 ns" { data_avail[1]~reg0 Equal0~0 full } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.569 ns" { data_avail[1]~reg0 {} Equal0~0 {} full {} } { 0.000ns 0.441ns 2.938ns } { 0.000ns 0.228ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.569 ns" { data_avail[1]~reg0 Equal0~0 full } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.569 ns" { data_avail[1]~reg0 {} Equal0~0 {} full {} } { 0.000ns 0.441ns 2.938ns } { 0.000ns 0.228ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_avail\[1\]~reg0 wren clk -2.133 ns register " "Info: th for register \"data_avail\[1\]~reg0\" (data pin = \"wren\", clock pin = \"clk\") is -2.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.765 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.618 ns) 2.765 ns data_avail\[1\]~reg0 2 REG LCFF_X5_Y3_N19 13 " "Info: 2: + IC(1.293 ns) + CELL(0.618 ns) = 2.765 ns; Loc. = LCFF_X5_Y3_N19; Fanout = 13; REG Node = 'data_avail\[1\]~reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 53.24 % ) " "Info: Total cell delay = 1.472 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.293 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.293 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.047 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns wren 1 PIN PIN_R14 7 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R14; Fanout = 7; PIN Node = 'wren'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.371 ns) 4.950 ns Add2~6 2 COMB LCCOMB_X5_Y3_N18 1 " "Info: 2: + IC(3.772 ns) + CELL(0.371 ns) = 4.950 ns; Loc. = LCCOMB_X5_Y3_N18; Fanout = 1; COMB Node = 'Add2~6'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { wren Add2~6 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.047 ns data_avail\[1\]~reg0 3 REG LCFF_X5_Y3_N19 13 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 5.047 ns; Loc. = LCFF_X5_Y3_N19; Fanout = 13; REG Node = 'data_avail\[1\]~reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add2~6 data_avail[1]~reg0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 25.26 % ) " "Info: Total cell delay = 1.275 ns ( 25.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.772 ns ( 74.74 % ) " "Info: Total interconnect delay = 3.772 ns ( 74.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { wren Add2~6 data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { wren {} wren~combout {} Add2~6 {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.807ns 0.371ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { clk data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.765 ns" { clk {} clk~combout {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 1.293ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.047 ns" { wren Add2~6 data_avail[1]~reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.047 ns" { wren {} wren~combout {} Add2~6 {} data_avail[1]~reg0 {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.807ns 0.371ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:09:31 2023 " "Info: Processing ended: Thu Jul 06 21:09:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
