# Reading D:/quartus II 17.1/modelsim_ase/tcl/vsim/pref.tcl
# do SM4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus II 17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog {C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Feb 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog" C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_main.v 
# -- Compiling module sm4_main
# 
# Top level modules:
# 	sm4_main
# End time: 12:13:32 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog {C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_Sbox.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Feb 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog" C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_Sbox.v 
# -- Compiling module sm4_Sbox
# 
# Top level modules:
# 	sm4_Sbox
# End time: 12:13:32 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog {C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_round.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Feb 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog" C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_round.v 
# -- Compiling module sm4_round
# 
# Top level modules:
# 	sm4_round
# End time: 12:13:32 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog {C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_main_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:32 on Feb 10,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog" C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_main_tb.vt 
# -- Compiling module sm4_main_tb
# 
# Top level modules:
# 	sm4_main_tb
# End time: 12:13:32 on Feb 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  sm4_main_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" sm4_main_tb 
# Start time: 12:13:32 on Feb 10,2021
# Loading work.sm4_main_tb
# Loading work.sm4_main
# Loading work.sm4_round
# Loading work.sm4_Sbox
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_main_tb.vt(47)
#    Time: 800 ns  Iteration: 0  Instance: /sm4_main_tb
# Break in Module sm4_main_tb at C:/Users/likangli/Desktop/lkl/SM234/SM4/verilog/sm4_main_tb.vt line 47
# wrong # args: should be "load file ?pkg? ?interp?"
# End time: 12:15:02 on Feb 10,2021, Elapsed time: 0:01:30
# Errors: 1, Warnings: 0
