<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab02.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="big_number_first_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="big_number_first_tb.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="big_number_first_tb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="big_number_first_tb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="big_number_first_tb.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="big_number_first_tb.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="big_number_first_tb.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="big_number_first_tb.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="big_number_first_tb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="big_number_first_tb.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="big_number_first_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="big_number_first_tb_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="big_number_first_tb_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="big_number_first_tb_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="float_add_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="float_add_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab2_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab2_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab2_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab2_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab2_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab2_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab2_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab2_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab2_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab2_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab2_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab2_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab2_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab2_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab2_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab2_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab2_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab2_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab2_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab2_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab2_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab2_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab2_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab2_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab2_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab2_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab2_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab2_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab2_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab2_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab2_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shifter_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1548552658" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1548552658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548816604" xil_pn:in_ck="3616420553726880762" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1548816604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="adder_tb.v"/>
      <outfile xil_pn:name="big_number_first.v"/>
      <outfile xil_pn:name="big_number_first_tb.v"/>
      <outfile xil_pn:name="dvi_controller_top.v"/>
      <outfile xil_pn:name="dvi_defines.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="float_add.v"/>
      <outfile xil_pn:name="float_add_tb.v"/>
      <outfile xil_pn:name="fpa_vga_driver.v"/>
      <outfile xil_pn:name="i2c_emulator.v"/>
      <outfile xil_pn:name="i2c_sender.vhd"/>
      <outfile xil_pn:name="lab2_top.v"/>
      <outfile xil_pn:name="shifter.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="sync_generators.v"/>
      <outfile xil_pn:name="tcgrom.v"/>
      <outfile xil_pn:name="zedboard_hdmi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1548816604" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5360628436427495444" xil_pn:start_ts="1548816604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548816604" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1520812662222141200" xil_pn:start_ts="1548816604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548815402" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7341813115946204233" xil_pn:start_ts="1548815402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548816604" xil_pn:in_ck="3616420553726880762" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1548816604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="adder_tb.v"/>
      <outfile xil_pn:name="big_number_first.v"/>
      <outfile xil_pn:name="big_number_first_tb.v"/>
      <outfile xil_pn:name="dvi_controller_top.v"/>
      <outfile xil_pn:name="dvi_defines.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="float_add.v"/>
      <outfile xil_pn:name="float_add_tb.v"/>
      <outfile xil_pn:name="fpa_vga_driver.v"/>
      <outfile xil_pn:name="i2c_emulator.v"/>
      <outfile xil_pn:name="i2c_sender.vhd"/>
      <outfile xil_pn:name="lab2_top.v"/>
      <outfile xil_pn:name="shifter.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="sync_generators.v"/>
      <outfile xil_pn:name="tcgrom.v"/>
      <outfile xil_pn:name="zedboard_hdmi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1548816608" xil_pn:in_ck="3616420553726880762" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5196140195313300294" xil_pn:start_ts="1548816604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_tb_beh.prj"/>
      <outfile xil_pn:name="adder_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1548816609" xil_pn:in_ck="325958049001296961" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-890382627598716963" xil_pn:start_ts="1548816608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1548617949" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1548617949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548618785" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3508379669262840722" xil_pn:start_ts="1548618785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548618785" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7341813115946204233" xil_pn:start_ts="1548618785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548618785" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1548618785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548618785" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8294361692785935638" xil_pn:start_ts="1548618785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548618785" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1548618785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548618785" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8147854019106589459" xil_pn:start_ts="1548618785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548899711" xil_pn:in_ck="3616420553726880762" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3933402337843669735" xil_pn:start_ts="1548899686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab2_top.lso"/>
      <outfile xil_pn:name="lab2_top.ngc"/>
      <outfile xil_pn:name="lab2_top.ngr"/>
      <outfile xil_pn:name="lab2_top.prj"/>
      <outfile xil_pn:name="lab2_top.stx"/>
      <outfile xil_pn:name="lab2_top.syr"/>
      <outfile xil_pn:name="lab2_top.xst"/>
      <outfile xil_pn:name="lab2_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1548618807" xil_pn:in_ck="-375155977867337451" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893872732641429" xil_pn:start_ts="1548618807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548899727" xil_pn:in_ck="1969493035071768202" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4860209216923143539" xil_pn:start_ts="1548899711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab2_top.bld"/>
      <outfile xil_pn:name="lab2_top.ngd"/>
      <outfile xil_pn:name="lab2_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548899794" xil_pn:in_ck="-2906028795298649745" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-2813571987086292429" xil_pn:start_ts="1548899727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab2_top.pcf"/>
      <outfile xil_pn:name="lab2_top_map.map"/>
      <outfile xil_pn:name="lab2_top_map.mrp"/>
      <outfile xil_pn:name="lab2_top_map.ncd"/>
      <outfile xil_pn:name="lab2_top_map.ngm"/>
      <outfile xil_pn:name="lab2_top_map.xrpt"/>
      <outfile xil_pn:name="lab2_top_summary.xml"/>
      <outfile xil_pn:name="lab2_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548899863" xil_pn:in_ck="-1107042152338163096" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="378965794422880756" xil_pn:start_ts="1548899794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab2_top.ncd"/>
      <outfile xil_pn:name="lab2_top.pad"/>
      <outfile xil_pn:name="lab2_top.par"/>
      <outfile xil_pn:name="lab2_top.ptwx"/>
      <outfile xil_pn:name="lab2_top.unroutes"/>
      <outfile xil_pn:name="lab2_top.xpi"/>
      <outfile xil_pn:name="lab2_top_pad.csv"/>
      <outfile xil_pn:name="lab2_top_pad.txt"/>
      <outfile xil_pn:name="lab2_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1548899924" xil_pn:in_ck="5611733513996446486" xil_pn:name="TRANEXT_bitFile_zynq" xil_pn:prop_ck="-8808622799194500101" xil_pn:start_ts="1548899863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab2_top.bgn"/>
      <outfile xil_pn:name="lab2_top.bit"/>
      <outfile xil_pn:name="lab2_top.drc"/>
      <outfile xil_pn:name="lab2_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548899938" xil_pn:in_ck="5611733513996433632" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7848542507718471525" xil_pn:start_ts="1548899924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548900871" xil_pn:in_ck="-9122641735736108693" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1548900869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548899863" xil_pn:in_ck="-9122641735736108693" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1548899836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab2_top.twr"/>
      <outfile xil_pn:name="lab2_top.twx"/>
    </transform>
  </transforms>

</generated_project>
