module top_module (
    input clk,
    input [7:0] in,
    output [7:0] anyedge
);
    reg [7:0] prev;
    
    always @(posedge clk) begin
        prev <= in;
        anyedge <= prev^in;
    end

endmodule
