module add_32bit (
	clk,
	RTCLK
	)

input   clk;
output RTCLK;

reg  [15:0] add;

always @(posedge clk) begin
	add<=add+16d'1;
	if (add ===16d'250) begin
		add<=16d'0;
		RTCLK <= RTCLK+1b'1;
	end
end

endmodule 
