#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  5 19:46:30 2018
# Process ID: 56784
# Current directory: C:/Vivado_Git/VGA_Reaction_Game
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44060 C:\Vivado_Git\VGA_Reaction_Game\Lab_5.xpr
# Log file: C:/Vivado_Git/VGA_Reaction_Game/vivado.log
# Journal file: C:/Vivado_Git/VGA_Reaction_Game\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_Git/VGA_Reaction_Game/Lab_5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 898.645 ; gain = 157.848
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 19:47:07 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 19:47:07 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 19:47:40 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 19:47:40 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 19:54:56 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 19:54:56 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1804.293 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1804.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1883.629 ; gain = 898.320
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 20:02:17 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 20:02:17 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1937.039 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1937.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1942.273 ; gain = 5.234
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 20:10:46 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 20:10:46 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1957.477 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1957.477 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1959.566 ; gain = 11.426
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 20:18:50 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 20:18:50 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1970.184 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1970.184 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1971.555 ; gain = 1.371
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 20:34:22 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 20:34:22 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 2006.313 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.356 . Memory (MB): peak = 2006.313 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.313 ; gain = 11.078
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 4
[Wed Dec  5 20:44:45 2018] Launched synth_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/synth_1/runme.log
[Wed Dec  5 20:44:45 2018] Launched impl_1...
Run output will be captured here: C:/Vivado_Git/VGA_Reaction_Game/Lab_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 2049.012 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 2049.012 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2049.012 ; gain = 9.234
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 20:50:43 2018...
