

================================================================
== Vivado HLS Report for 'mparam'
================================================================
* Date:           Wed Apr 21 15:56:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        5_mplane_hls_ip
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     0.721|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      40|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     135|    -|
|Register         |        -|      -|     499|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     499|     175|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_296                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op12_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op8_read_state1      |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_88_p3            |    and   |      0|  0|   2|           1|           0|
    |out1data_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |out1data_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |out2data_V_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |out2data_V_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |out1data_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |out2data_V_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  40|          16|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm           |  15|          3|    2|          6|
    |ap_NS_iter2_fsm           |  15|          3|    2|          6|
    |indata_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |mplane_state              |  15|          3|    2|          6|
    |out1data_V_1_data_in      |  15|          3|  112|        336|
    |out1data_V_1_data_out     |   9|          2|  112|        224|
    |out1data_V_1_state        |  15|          3|    2|          6|
    |out1data_V_TDATA_blk_n    |   9|          2|    1|          2|
    |out2data_V_V_1_data_out   |   9|          2|   16|         32|
    |out2data_V_V_1_state      |  15|          3|    2|          6|
    |out2data_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 135|         28|  253|        628|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm                          |    1|   0|    1|          0|
    |ap_CS_iter1_fsm                          |    2|   0|    2|          0|
    |ap_CS_iter2_fsm                          |    2|   0|    2|          0|
    |datainp1_V                               |   64|   0|   64|          0|
    |datainp2_V                               |   64|   0|   64|          0|
    |l1_inp1_dmac_V                           |   48|   0|   48|          0|
    |l1_inp1_smac_V                           |   48|   0|   48|          0|
    |mplane_state                             |    2|   0|    2|          0|
    |mplane_state_load_reg_256                |    2|   0|    2|          0|
    |mplane_state_load_reg_256_pp0_iter1_reg  |    2|   0|    2|          0|
    |out1data_V_1_payload_A                   |  112|   0|  112|          0|
    |out1data_V_1_payload_B                   |  112|   0|  112|          0|
    |out1data_V_1_sel_rd                      |    1|   0|    1|          0|
    |out1data_V_1_sel_wr                      |    1|   0|    1|          0|
    |out1data_V_1_state                       |    2|   0|    2|          0|
    |out2data_V_V_1_payload_A                 |   16|   0|   16|          0|
    |out2data_V_V_1_payload_B                 |   16|   0|   16|          0|
    |out2data_V_V_1_sel_rd                    |    1|   0|    1|          0|
    |out2data_V_V_1_sel_wr                    |    1|   0|    1|          0|
    |out2data_V_V_1_state                     |    2|   0|    2|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |  499|   0|  499|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   | Source Object|    C Type    |
+---------------------+-----+-----+--------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none |    mparam    | return value |
|ap_rst_n             |  in |    1| ap_ctrl_none |    mparam    | return value |
|indata_V_V_TDATA     |  in |   64|     axis     |  indata_V_V  |    pointer   |
|indata_V_V_TVALID    |  in |    1|     axis     |  indata_V_V  |    pointer   |
|indata_V_V_TREADY    | out |    1|     axis     |  indata_V_V  |    pointer   |
|out1data_V_TDATA     | out |  112|     axis     |  out1data_V  |    pointer   |
|out1data_V_TVALID    | out |    1|     axis     |  out1data_V  |    pointer   |
|out1data_V_TREADY    |  in |    1|     axis     |  out1data_V  |    pointer   |
|out2data_V_V_TDATA   | out |   16|     axis     | out2data_V_V |    pointer   |
|out2data_V_V_TVALID  | out |    1|     axis     | out2data_V_V |    pointer   |
|out2data_V_V_TREADY  |  in |    1|     axis     | out2data_V_V |    pointer   |
|state_out_V          | out |    8|    ap_none   |  state_out_V |    pointer   |
+---------------------+-----+-----+--------------+--------------+--------------+

