<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ASTERICS - A framework for image and video processing on FPGAs: as_memreader.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ASTERICS - A framework for image and video processing on FPGAs
   </div>
   <div id="projectbrief">ASTERICS Documentation - ASTERICS Hardware Modules</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('as__memreader_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">as_memreader.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="as__memreader_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--  This file is part of the ASTERICS Framework. </span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">--  (C) 2019 Hochschule Augsburg, University of Applied Sciences</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">-- File:           as_memreader.vhd</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">-- Entity:         as_memreader</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">-- Company:        Efficient Embedded Systems Group at University of Applied Sciences, Augsburg, Germany</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">-- Author:         Andreas Gareis, Alexander Zoellner</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">-- Modified:       Philip Manke: Use new slaveregister system for as_automatics</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">-- Description:    This module reads image data from memory and outputs an image</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">--                 data stream (AsStream).</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">--                 The module is able to access memory sectionwise </span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">--                 with stride for 2D operations.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">--  This program is free software; you can redistribute it and/or</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">--  modify it under the terms of the GNU Lesser General Public</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">--  License as published by the Free Software Foundation; either</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">--  version 3 of the License, or (at your option) any later version.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">--  </span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">--  This program is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">--  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">--  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">--  Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">--  </span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">--  You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">--  along with this program; if not, see &lt;http://www.gnu.org/licenses/&gt;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">--  or write to the Free Software Foundation, Inc.,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">--  51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">----------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_1164.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="vhdlkeyword">use </span>IEEE.NUMERIC_STD.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">asterics</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="vhdlkeyword">use </span><span class="keywordflow">asterics.FIFO_FWFT</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="vhdlkeyword">use </span><span class="keywordflow">asterics.as_mem_address_generator</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="vhdlkeyword">use </span>asterics.<a class="code" href="classhelpers.html">helpers</a>.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classAS__MEMREADER.html">   56</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classAS__MEMREADER.html">AS_MEMREADER</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="vhdlchar">DOUT_WIDTH</span>                      <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;<span class="comment">        -- Default bit width of data (has to be equal to MEMORY_DATA_WIDTH)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="vhdlchar">MEMORY_DATA_WIDTH</span>               <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;<span class="comment">        -- Default bit width of bus connections</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="vhdlchar">MEM_ADDRESS_BIT_WIDTH</span>           <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">32</span>;<span class="comment">        -- Default bit width of memory address</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="vhdlchar">BURST_LENGTH_BIT_WIDTH</span>          <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">12</span>;<span class="comment">        -- Default bit width of burst length setting (bus dependant)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="vhdlchar">MAX_PLATFORM_BURST_LENGTH</span>       <span class="vhdlchar">:</span> <span class="keywordtype">integer</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">256</span>;<span class="comment">       -- Max. supported burst length in byte by platform</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="vhdlchar">FIFO_NUMBER_OF_BURSTS</span>           <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">4</span>;<span class="comment">         -- Min. number of stored bursts in fifo, power of 2 is used for actual size</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="vhdlchar">SUPPORT_MULTIPLE_SECTIONS</span>       <span class="vhdlchar">:</span> <span class="keywordtype">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="comment">     -- has to be false if used for as_memio</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="vhdlchar">SUPPORT_VARIABLE_BURST_LENGTH</span>   <span class="vhdlchar">:</span> <span class="keywordtype">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="comment">      -- Support smaller burst lengths if possible.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="vhdlchar">SUPPORT_INTERRUPTS</span>              <span class="vhdlchar">:</span> <span class="keywordtype">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="comment">     -- Activate to allow sending interrupt events</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="vhdlchar">SUPPORT_DONE_IRQ_SOURCE</span>         <span class="vhdlchar">:</span> <span class="keywordtype">boolean</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span><span class="comment">      -- Choose done state as interrupt source</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="vhdlchar">clk</span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="vhdlchar">reset</span>       <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="vhdlchar">ready</span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">    -- OUT ports</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="vhdlchar">strobe_out</span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="vhdlchar">data_out</span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">DOUT_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="vhdlchar">stall_in</span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="vhdlchar">interrupt_out</span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    </div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">   82</a></span>&#160;    <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">slv_reg_data</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="vhdlchar">slv_status_reg</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">slv_reg_data</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="vhdlchar">slv_reg_modify</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="vhdlchar">slv_reg_config</span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#gaef5c995650652cf0a6db7ab6a45c06d1">slv_reg_config_table</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">   89</a></span>&#160;    <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">mem_req</a></span>            <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="vhdlchar">mem_req_ack</span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__as__memreader.html#ga029e840cc75d7f88ec5d40c055300910">   92</a></span>&#160;    <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga029e840cc75d7f88ec5d40c055300910">mem_go</a></span>             <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="vhdlchar">mem_clr_go</span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="vhdlchar">mem_busy</span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="vhdlchar">mem_done</span>           <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="vhdlchar">mem_error</span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="vhdlchar">mem_timeout</span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="vhdlchar">mem_rd_req</span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="vhdlchar">mem_wr_req</span>         <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="vhdlchar">mem_bus_lock</span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="vhdlchar">mem_burst</span>          <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="vhdlchar">mem_addr</span>           <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">MEM_ADDRESS_BIT_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="vhdlchar">mem_be</span>             <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="vhdlchar">mem_xfer_length</span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">BURST_LENGTH_BIT_WIDTH</span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="vhdlchar">mem_in_en</span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="vhdlchar">mem_in_data</span>        <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">MEMORY_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="vhdlchar">mem_out_en</span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="vhdlchar">mem_out_data</span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">MEMORY_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classAS__MEMREADER.html">AS_MEMREADER</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html">  116</a></span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classAS__MEMREADER_1_1RTL.html">RTL</a> <span class="keywordflow">of</span> <a class="code" href="classAS__MEMREADER.html">AS_MEMREADER</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    -- Configure fifo to store a single data input in a single line</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar">c_fifo_bit_width</span>                   <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">DOUT_WIDTH</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    -- Determine the number of bytes of a word</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar">c_number_of_bytes_per_word</span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">MEMORY_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">8</span>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    -- Restrict number of bits used for fifo access to a minimum</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar">c_fifo_buff_depth_width</span>        <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">log2_ceil</span><span class="vhdlchar">(</span><span class="vhdlchar">FIFO_NUMBER_OF_BURSTS</span><span class="vhdlchar">*</span><span class="vhdlchar">(</span><span class="vhdlchar">MAX_PLATFORM_BURST_LENGTH</span><span class="vhdlchar">/</span><span class="vhdlchar">c_number_of_bytes_per_word</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar">c_fifo_buff_depth</span>              <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar">c_fifo_buff_depth_width</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">    -- Slave register configuration:</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    -- Allows for &quot;dynamic&quot; configuration of slave registers</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    -- Possible values and what they mean: </span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    -- &quot;00&quot;: Register &quot;off&quot;. Register will not be available and won&#39;t be implemented -&gt; No hardware resource utilization.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    -- &quot;01&quot;: From HW view: Status register. Data transport from hardware to software. HW can only write, SW can only read.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    -- &quot;10&quot;: From HW view: Control register. Data transport from software to hardware. HW can only read, SW can only write.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">    -- &quot;11&quot;: Combined Read/Write register. Data transport in both directions. </span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">    --       When both sides attempt to write simultaniously, only the HW gets to write.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    --       These registers use both the slv_ctrl_reg and slv_status_reg ports for communication.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">constant</span> <span class="vhdlchar">slave_register_configuration</span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="group__helpers.html#gaef5c995650652cf0a6db7ab6a45c06d1">slv_reg_config_table</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">to</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                            <span class="vhdlchar">(</span><span class="vhdllogic">&quot;11&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic">&quot;10&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic">&quot;10&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic">&quot;10&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic">&quot;10&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic">&quot;10&quot;</span><span class="vhdlchar">,</span><span class="vhdllogic">&quot;01&quot;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    -- control</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">    -- | 15 ...    2 |     1    |     0    |</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">    -- |     n.c.    |    go    |   reset  |</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">    -- |_____________|__________|__________|</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">  145</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">    -- state</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">    -- | 15 ...    6 |      5     |       4        |      3     |     2     |     1    |     0    |</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">    -- |     n.c.    | pending go |       n.c.     |     n.c.   |   n. c.   |   busy   |   done   |</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">    -- |_____________|____________|________________|____________|___________|__________|__________|</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">  152</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">  155</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">control_reset</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    </div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a6941801423703402c07204753ba1057d">  158</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a6941801423703402c07204753ba1057d">control_new</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    </div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#aa3f16a22fd56238e15385cddc3de984f">  162</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#aa3f16a22fd56238e15385cddc3de984f">reg_section_addr</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">reg_section_offset</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">reg_section_size</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">reg_section_count</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">reg_max_burst_length</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a2f227522b2da6787f821c1e8dd7ba63c">  169</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a2f227522b2da6787f821c1e8dd7ba63c">reg_current_hw_addr</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_reset_soft</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_clr_reset</span>    <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    -- configuration register</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_reg_section_addr</span>       <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_reg_section_offset</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_reg_section_size</span>       <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_reg_section_count</span>      <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_reg_max_burst_length</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    -- stored bus access signal register</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_burst_en</span>              <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_mem_addr</span>              <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">MEM_ADDRESS_BIT_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_burst_len</span>             <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">BURST_LENGTH_BIT_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    -- input logic</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">type</span> <span class="vhdlchar">mem_sm_state_t</span> <span class="keywordflow">is</span> <span class="vhdlchar">(</span><span class="vhdlchar">s_idle</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_init1</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_init</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_init_rx</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_init_rx1</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_init_wait</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_init</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_wait</span><span class="vhdlchar">,</span> </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                           <span class="vhdlchar">s_prep_next_rx</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_done</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_wait_reset</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_reset</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">mem_sm_current_state</span><span class="vhdlchar">,</span> <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">:</span> <span class="vhdlchar">mem_sm_state_t</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_mem_sm_go</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_sm_done</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_sm_busy</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_sm_clr_go</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_addr_gen_reset</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_set_mem_go</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_sm_save_config_reg</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_reset_mem_sm</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_addr_gen_load_addr</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_activate_addr_gen</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">    -- fifo</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_fifo_din</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_fifo_dout</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">c_fifo_bit_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_fifo_empty</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_fifo_full</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_fifo_prog_empty</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_fifo_prog_full</span>   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_fifo_reset</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">r_prog_empty_thresh</span><span class="vhdlchar">,</span> <span class="vhdlchar">r_prog_full_thresh</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">log2_ceil</span><span class="vhdlchar">(</span><span class="vhdlchar">c_fifo_buff_depth</span><span class="vhdlchar">)</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_fifo_wr_en</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_fifo_rd_en</span>               <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    -- addr_gen</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_addr_gen_ready</span>     <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_burst_length</span>         <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">BURST_LENGTH_BIT_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_burst_en</span>             <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_read_mem_addr</span>          <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">MEM_ADDRESS_BIT_WIDTH</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">    -- output logic</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_out_reset</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_mem_sm_reset_out</span>  <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_fifo_fill_level</span>                <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">c_fifo_buff_depth_width</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">    -- interrupt</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar">s_done_irq</span>                   <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">    -- Assign the register configuration to the register interface.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="vhdlchar">slv_reg_config</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slave_register_configuration</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">    -- Control portion of the status and control register</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">31</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">    -- Connect the control register ports to the respective control signals</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#aa3f16a22fd56238e15385cddc3de984f">reg_section_addr</a></span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="vhdlchar">reg_section_offset</span>   <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="vhdlchar">reg_section_size</span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="vhdlchar">reg_section_count</span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">4</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="vhdlchar">reg_max_burst_length</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">5</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">    -- Connect the status signals to the state registers</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="vhdlchar">slv_status_reg</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a6941801423703402c07204753ba1057d">control_new</a></span> <span class="vhdlchar">&amp;</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="vhdlchar">slv_status_reg</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a2f227522b2da6787f821c1e8dd7ba63c">reg_current_hw_addr</a></span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">    -- Enable &quot;always-on&quot; state register updates</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="vhdlchar">slv_reg_modify</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">    -- Handle the control_reset signal </span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">    -- and set the modify bit for the status and control register, as necessary</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    status_control_update_logic: <span class="keywordflow">process</span>(<a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a>, <a class="code" href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">control_reset</a>, <a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a>, <a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a>, reset)</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keywordflow">variable</span> <span class="vhdlchar">var_control_new</span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">        -- Reset control and status register modify bit</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <span class="vhdlchar">slv_reg_modify</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">        -- Clear control bits of the register on module reset</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">reset</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;          <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a6941801423703402c07204753ba1057d">control_new</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;          <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a6941801423703402c07204753ba1057d">control_new</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a></span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">        -- Apply control_reset bit mask</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="vhdlchar">var_control_new</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a></span> <span class="keywordflow">and</span> <span class="vhdlchar">(</span><span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">control_reset</a></span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">        -- If either control or state was modified by hardware, set modify bit</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a></span> <span class="vhdlchar">/=</span> <span class="vhdlchar">var_control_new</span> <span class="keywordflow">then</span> </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a6941801423703402c07204753ba1057d">control_new</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">var_control_new</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            <span class="vhdlchar">slv_reg_modify</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span> <span class="vhdlchar">/=</span> <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">slv_ctrl_reg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            <span class="vhdlchar">slv_reg_modify</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span> <span class="vhdlchar">status_control_update_logic</span>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a8cfb8a2eb6eea56bf4535cdb567b67db">  269</a></span>&#160;    COPY_CONFIGURATION : <span class="keywordflow">process</span>(clk)</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar">clk</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">reset</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                <span class="vhdlchar">r_reg_section_addr</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                <span class="vhdlchar">r_reg_section_offset</span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                <span class="vhdlchar">r_reg_section_size</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                <span class="vhdlchar">r_reg_section_count</span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                <span class="vhdlchar">r_reg_max_burst_length</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">s_mem_sm_save_config_reg</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                <span class="vhdlchar">r_reg_section_addr</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#aa3f16a22fd56238e15385cddc3de984f">reg_section_addr</a></span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                <span class="vhdlchar">r_reg_section_offset</span>    <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">reg_section_offset</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                <span class="vhdlchar">r_reg_section_size</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">reg_section_size</span>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                <span class="vhdlchar">r_reg_section_count</span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">reg_section_count</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                <span class="vhdlchar">r_reg_max_burst_length</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">reg_max_burst_length</span>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    </div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#aae08c20708cd5cf625877a4152934d2f">  290</a></span>&#160;    COPY_ADDRESS : <span class="keywordflow">process</span>(clk)</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;       <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar">clk</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;           <span class="keywordflow">if</span> <span class="vhdlchar">reset</span>  <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;               <span class="vhdlchar">r_burst_en</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;               <span class="vhdlchar">r_burst_len</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;               <span class="vhdlchar">r_mem_addr</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;           <span class="keywordflow">elsif</span> <span class="vhdlchar">s_addr_gen_load_addr</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;               <span class="vhdlchar">r_burst_en</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_burst_en</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;               <span class="vhdlchar">r_burst_len</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_burst_length</span>;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;               <span class="vhdlchar">r_mem_addr</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_read_mem_addr</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;           <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">-- Enable the software to reset the hardware (only if not in reset state already).</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="vhdlchar">s_reset_soft</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">s_clr_reset</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">-- Activate read process if the software sets the corresponding bit in the control register.</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="vhdlchar">s_mem_sm_go</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">control</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">-- Have the reset bit reseted by register control unit (usually bus slave)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">control_reset</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_clr_reset</span>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">-- Have the go bit reseted by register control unit (usually bus slave)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">control_reset</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_sm_clr_go</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">control_reset</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">-- Signal software (or different hw module) having finished the last data transmission</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_sm_done</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">-- Signal software (or different hw module) that a transmission is currently processed</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_sm_busy</span>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">-- Signal software (or different hw module) that corrupted data has been detected (not supported)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">)</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">-- Signal software (or different hw module) that a synchronization error has been detected (not supported)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">-- Signal software (or different hw module) that no further go signal can be currently handled.</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">5</span><span class="vhdlchar">)</span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_sm_go</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">-- Set all other status bits to 0 (currently not used)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">state</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">6</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">-- Set all other write enable bits for the status port to zeros</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">-- Signal previous hardware module being ready for operation</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="vhdlchar">ready</span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span> <span class="vhdlchar">s_mem_sm_busy</span>;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="classAS__MEMREADER_1_1RTL.html#a957f710595dedb082e06f612e582cc13">addr_gen</a> : <span class="keywordflow">entity</span> as_mem_address_generator</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">generic</span> <span class="keywordflow">map</span>(</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        ADDRESS_BIT_WIDTH   =&gt; MEM_ADDRESS_BIT_WIDTH,<span class="comment">           -- Adopt memory bus bit width from toplevel</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        MEMORY_BIT_WIDTH    =&gt; MEMORY_DATA_WIDTH,</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        BURST_LENGTH_WIDTH  =&gt; BURST_LENGTH_BIT_WIDTH,<span class="comment">          -- Adopt maximal supported burst length from toplevel</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        SUPPORT_MULTIPLE_SECTIONS       =&gt; SUPPORT_MULTIPLE_SECTIONS,<span class="comment">   -- Adopt section setting from toplevel</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        SUPPORT_VARIABLE_BURST_LENGTH =&gt; SUPPORT_VARIABLE_BURST_LENGTH  <span class="comment">-- Adopt burst length setting from toplevel</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="vhdlchar">)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span>(</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        clk                 =&gt; Clk,</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        reset               =&gt; s_addr_gen_reset,</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        go                  =&gt; s_activate_addr_gen,<span class="comment">      -- State machine signal</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        cnt_en              =&gt; mem_in_en,<span class="comment">              -- Bus signal (data valid)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        ready               =&gt; s_addr_gen_ready,</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        section_addr        =&gt; r_reg_section_addr,<span class="comment">     -- Config register</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        section_offset      =&gt; r_reg_section_offset,<span class="comment">   -- Config register</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        section_size        =&gt; r_reg_section_size,<span class="comment">     -- Config register</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        section_count       =&gt; r_reg_section_count,<span class="comment">    -- Config register</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        max_burst_length    =&gt; r_reg_max_burst_length,<span class="comment"> -- Config register</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        memory_address      =&gt; s_read_mem_addr,</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        burst_length        =&gt; s_burst_length,</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        burst_enable        =&gt; s_burst_en</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">-- Write address output of as_address_generator into </span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">-- software readable register.</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">-- Using the registered version of the signal here, as the slv_reg_modify bit is</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">-- set to a constant &#39;1&#39;, to keep the signal constant.</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="vhdlchar"><a class="code" href="classAS__MEMREADER_1_1RTL.html#a2f227522b2da6787f821c1e8dd7ba63c">reg_current_hw_addr</a></span>     <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r_mem_addr</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">-- Reset signal for address generator</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="vhdlchar">s_addr_gen_reset</span>        <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Reset</span> <span class="keywordflow">or</span> <span class="vhdlchar">s_reset_soft</span>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a66ef4c15685122a83063062020bb5035">  373</a></span>&#160;    mem_go_gen: <span class="keywordflow">process</span>(clk)</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar">clk</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">Reset</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga029e840cc75d7f88ec5d40c055300910">mem_go</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            <span class="keywordflow">elsif</span> <span class="vhdlchar">s_set_mem_go</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga029e840cc75d7f88ec5d40c055300910">mem_go</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;            <span class="keywordflow">elsif</span>  <span class="vhdlchar">mem_clr_go</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga029e840cc75d7f88ec5d40c055300910">mem_go</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">-------------------------------------------------</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">-- State machine for handling bus access</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">-------------------------------------------------</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a9ba3f50151921475185d594abde4ff27">  389</a></span>&#160;    mem_statemachine: <span class="keywordflow">process</span>(mem_sm_current_state, s_mem_sm_go, s_reset_soft, s_fifo_prog_full, mem_busy, mem_done, s_addr_gen_ready, r_burst_en, </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                               r_burst_len, r_mem_addr, mem_req_ack)</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">mem_sm_current_state</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">    -- Signals for memory bus</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">mem_req</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        <span class="vhdlchar">mem_addr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <span class="vhdlchar">mem_xfer_length</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;        <span class="vhdlchar">mem_burst</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        <span class="vhdlchar">s_mem_sm_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        <span class="vhdlchar">s_set_mem_go</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="vhdlchar">mem_rd_req</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        <span class="vhdlchar">mem_be</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">x</span><span class="keyword">&quot;FFFF&quot;</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;        <span class="vhdlchar">mem_wr_req</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;        <span class="vhdlchar">mem_bus_lock</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">    -- Signal for copying config registers</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="vhdlchar">s_mem_sm_save_config_reg</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">    -- Signals for address calculator</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="vhdlchar">s_addr_gen_load_addr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <span class="vhdlchar">s_activate_addr_gen</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">    -- Signal for reseting output (strobe and data)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        <span class="vhdlchar">s_mem_sm_reset_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">    -- Signal for reseting current go signal</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="vhdlchar">s_mem_sm_clr_go</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">    -- Signal for clearing software reset</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="vhdlchar">s_clr_reset</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">    -- Signal for interrupt request</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <span class="vhdlchar">s_done_irq</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        </div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="keywordflow">case</span> <span class="vhdlchar">mem_sm_current_state</span> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        </div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_reset</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                <span class="vhdlchar">s_clr_reset</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                <span class="vhdlchar">s_mem_sm_reset_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                <span class="vhdlchar">s_mem_sm_clr_go</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_idle</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                </div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_idle</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                <span class="vhdlchar">s_mem_sm_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                <span class="vhdlchar">s_mem_sm_save_config_reg</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">s_mem_sm_go</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                    <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_init</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_init</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                <span class="vhdlchar">s_mem_sm_clr_go</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">s_addr_gen_ready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                    <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_init1</span>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_init1</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                <span class="vhdlchar">s_activate_addr_gen</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">s_addr_gen_ready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                    <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_init_rx</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_init_rx</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                <span class="vhdlchar">s_addr_gen_load_addr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">s_fifo_prog_full</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                    <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_init_rx1</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_init_rx1</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">mem_req</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">mem_req_ack</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">mem_busy</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                        <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_init_wait</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                        <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_init</span>;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_mem_init_wait</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">mem_req</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">mem_busy</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                    <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_init</span>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_mem_init</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">mem_req</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                <span class="vhdlchar">s_set_mem_go</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                <span class="vhdlchar">mem_rd_req</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                <span class="vhdlchar">mem_be</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">x</span><span class="keyword">&quot;ffff&quot;</span>;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                <span class="vhdlchar">mem_xfer_length</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r_burst_len</span>;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                <span class="vhdlchar">mem_addr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r_mem_addr</span>;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                <span class="vhdlchar">mem_burst</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r_burst_en</span>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_mem_wait</span>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160; </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_mem_wait</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                <span class="vhdlchar"><a class="code" href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">mem_req</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                <span class="vhdlchar">mem_rd_req</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                <span class="vhdlchar">mem_be</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">x</span><span class="keyword">&quot;ffff&quot;</span>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                <span class="vhdlchar">mem_xfer_length</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r_burst_len</span>;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                <span class="vhdlchar">mem_addr</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r_mem_addr</span>;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                <span class="vhdlchar">mem_burst</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">r_burst_en</span>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">mem_done</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                    <span class="keywordflow">if</span> <span class="vhdlchar">s_addr_gen_ready</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                        <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_done</span>;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                        <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_prep_next_rx</span>;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                    <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_prep_next_rx</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_init_rx</span>;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;            <span class="keywordflow">when</span> <span class="vhdlchar">s_done</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                <span class="keywordflow">if</span> <span class="vhdlchar">SUPPORT_DONE_IRQ_SOURCE</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                    <span class="vhdlchar">s_done_irq</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                <span class="vhdlchar">s_mem_sm_busy</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;              </div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                <span class="vhdlchar">s_mem_sm_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;              </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_idle</span>;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;            <span class="keywordflow">when</span> <span class="keywordflow">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">mem_sm_next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_reset</span>;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">case</span>;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">    -- Reset signal for state machine</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="vhdlchar">s_reset_mem_sm</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Reset</span> <span class="keywordflow">or</span> <span class="vhdlchar">s_reset_soft</span>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">    -- Process for updating state</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#ae006825c0e9199ba040412ff2d0b01e4">  568</a></span>&#160;    <span class="keywordflow">process</span>(clk)</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar">clk</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">s_reset_mem_sm</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                <span class="vhdlchar">mem_sm_current_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_reset</span>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                <span class="vhdlchar">mem_sm_current_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">mem_sm_next_state</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">-------------------------------------------------</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">-- Fifo</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">-------------------------------------------------</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160; </div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    fifo : <span class="keywordflow">entity</span> FIFO_FWFT</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        DATA_WIDTH =&gt; c_fifo_bit_width,</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;        BUFF_DEPTH =&gt; c_fifo_buff_depth,</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        PROG_EMPTY_ENABLE =&gt; true,</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        PROG_FULL_ENABLE =&gt; true</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="vhdlchar">)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        clk =&gt; clk,</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        reset =&gt; s_fifo_reset,</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        </div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        din =&gt; s_fifo_din,</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        wr_en =&gt; s_fifo_wr_en,</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        rd_en =&gt; s_fifo_rd_en,</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        dout =&gt; s_fifo_dout,</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        </div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        level =&gt; s_fifo_fill_level,</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        full =&gt; s_fifo_full,</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        empty =&gt; s_fifo_empty,</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        prog_full_thresh =&gt; r_prog_full_thresh,</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        prog_full =&gt; s_fifo_prog_full,</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;        prog_empty_thresh =&gt; r_prog_empty_thresh,</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        prog_empty =&gt; s_fifo_prog_empty</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="vhdlchar">s_fifo_reset</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">Reset</span> <span class="keywordflow">or</span> <span class="vhdlchar">s_reset_soft</span>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="vhdlchar">r_prog_full_thresh</span> <span class="vhdlchar">&lt;=</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar">c_fifo_buff_depth</span><span class="vhdlchar">/</span><span class="vhdllogic"></span><span class="vhdllogic">2</span><span class="vhdlchar">,</span> <span class="vhdlchar">c_fifo_buff_depth_width</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="vhdlchar">s_fifo_wr_en</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">mem_in_en</span>;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="vhdlchar">s_fifo_din</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">mem_in_data</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="vhdlchar">s_fifo_rd_en</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">when</span> <span class="vhdlchar">STALL_IN</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">and</span> <span class="vhdlchar">s_fifo_empty</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160; </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">-------------------------------------------------</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">-- output logic</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">-------------------------------------------------</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#abe6bba5eb7697a43123ddfa1bb762070">  629</a></span>&#160;    <span class="keywordflow">process</span>(clk)</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar">clk</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            <span class="vhdlchar">DATA_OUT</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_fifo_dout</span>;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="vhdlchar">s_out_reset</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">reset</span> <span class="keywordflow">or</span> <span class="vhdlchar">s_mem_sm_reset_out</span> <span class="keywordflow">or</span> <span class="vhdlchar">s_reset_soft</span>;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    </div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="classAS__MEMREADER_1_1RTL.html#a39719e095347b14e56eb91eae9d9b374">  639</a></span>&#160;    sync_gen : <span class="keywordflow">process</span>(clk)</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <span class="keywordflow">if</span> <span class="vhdlchar">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar">clk</span><span class="vhdlchar">)</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;            <span class="keywordflow">if</span> <span class="vhdlchar">s_out_reset</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="keywordflow">then</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                <span class="vhdlchar">STROBE_OUT</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                <span class="vhdlchar">STROBE_OUT</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_fifo_rd_en</span>;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;            <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">if</span>;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">process</span>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">-- Switch off interrupt logic</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="vhdlchar">DEACTIVATE_INTERRUPT_REQUESTS</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">SUPPORT_INTERRUPTS</span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <span class="vhdlchar">interrupt_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">-- Switch on interrupt logic</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="vhdlchar">ACTIVATE_INTERRUPT_REQUESTS</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">SUPPORT_INTERRUPTS</span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span> <span class="keywordflow">generate</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="vhdlchar">interrupt_out</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_done_irq</span>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    </div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;        </div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span>;</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="aclassAS__MEMREADER_html"><div class="ttname"><a href="classAS__MEMREADER.html">AS_MEMREADER</a></div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00056">as_memreader.vhd:56</a></div></div>
<div class="ttc" id="agroup__helpers_html_gaef5c995650652cf0a6db7ab6a45c06d1"><div class="ttname"><a href="group__helpers.html#gaef5c995650652cf0a6db7ab6a45c06d1">helpers.slv_reg_config_table</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of std_logic_vector( 1 downto  0) slv_reg_config_table</div><div class="ttdoc">Slave register configuration data vector.</div><div class="ttdef"><b>Definition:</b> <a href="helpers_8vhd_source.html#l00091">helpers.vhd:91</a></div></div>
<div class="ttc" id="agroup__helpers_html_ga9d1a47c57bbf23a1bd961d019aaad227"><div class="ttname"><a href="group__helpers.html#ga9d1a47c57bbf23a1bd961d019aaad227">helpers.slv_reg_data</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of std_logic_vector( 31 downto  0) slv_reg_data</div><div class="ttdoc">Slave register data vector.</div><div class="ttdef"><b>Definition:</b> <a href="helpers_8vhd_source.html#l00089">helpers.vhd:89</a></div></div>
<div class="ttc" id="agroup__as__memreader_html_ga9d92a6a2fd11ad7f3a820132c70e2ee7"><div class="ttname"><a href="group__as__memreader.html#ga9d92a6a2fd11ad7f3a820132c70e2ee7">AS_MEMREADER.mem_req</a></div><div class="ttdeci">out mem_reqstd_logic  </div><div class="ttdoc">Ports for as_arbiter. Set mem_req_ack to 1 if no arbiter is used.</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00089">as_memreader.vhd:89</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html_a2f227522b2da6787f821c1e8dd7ba63c"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html#a2f227522b2da6787f821c1e8dd7ba63c">AS_MEMREADER.RTL.reg_current_hw_addr</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) reg_current_hw_addr</div><div class="ttdoc">Current memory address the as_memreader module is performing an operation on.</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00169">as_memreader.vhd:169</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html_a6941801423703402c07204753ba1057d"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html#a6941801423703402c07204753ba1057d">AS_MEMREADER.RTL.control_new</a></div><div class="ttdeci">std_logic_vector( 15 downto  0) control_new</div><div class="ttdoc">Signal used as an intermidiate to apply the control_reset logic and then update the register.</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00158">as_memreader.vhd:158</a></div></div>
<div class="ttc" id="agroup__as__memreader_html_ga029e840cc75d7f88ec5d40c055300910"><div class="ttname"><a href="group__as__memreader.html#ga029e840cc75d7f88ec5d40c055300910">AS_MEMREADER.mem_go</a></div><div class="ttdeci">out mem_gostd_logic  </div><div class="ttdoc">Ports for memory bus access.</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00092">as_memreader.vhd:92</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html_a5ca2c534a33cd668ceedcf69eaab4c7f"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html#a5ca2c534a33cd668ceedcf69eaab4c7f">AS_MEMREADER.RTL.state</a></div><div class="ttdeci">std_logic_vector( 15 downto  0) state</div><div class="ttdoc">State of the as_memreader module (busy, done, etc.)</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00152">as_memreader.vhd:152</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html_a92ca0a3d40ef2617726efb3d054cb1c2"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html#a92ca0a3d40ef2617726efb3d054cb1c2">AS_MEMREADER.RTL.control_reset</a></div><div class="ttdeci">std_logic_vector( 15 downto  0) control_reset</div><div class="ttdoc">Control reset bits. Automatic reset of primarily software set control bits by hardware.</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00155">as_memreader.vhd:155</a></div></div>
<div class="ttc" id="aclasshelpers_html"><div class="ttname"><a href="classhelpers.html">helpers</a></div><div class="ttdoc">Log2 function for any positive number. Implements (int) ceil(log2(n))</div><div class="ttdef"><b>Definition:</b> <a href="helpers_8vhd_source.html#l00064">helpers.vhd:64</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html_aa3f16a22fd56238e15385cddc3de984f"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html#aa3f16a22fd56238e15385cddc3de984f">AS_MEMREADER.RTL.reg_section_addr</a></div><div class="ttdeci">std_logic_vector( 31 downto  0) reg_section_addr</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00162">as_memreader.vhd:162</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html">AS_MEMREADER.RTL</a></div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00116">as_memreader.vhd:116</a></div></div>
<div class="ttc" id="agroup__as__memreader_html_ga0aaece6bf5dd842bc927bc0ff03fb6a8"><div class="ttname"><a href="group__as__memreader.html#ga0aaece6bf5dd842bc927bc0ff03fb6a8">AS_MEMREADER.slv_ctrl_reg</a></div><div class="ttdeci">in slv_ctrl_regslv_reg_data( 0 to  6)  </div><div class="ttdoc">Slave register interface.</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00082">as_memreader.vhd:82</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html_a957f710595dedb082e06f612e582cc13"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html#a957f710595dedb082e06f612e582cc13">addr_gen</a></div><div class="ttdeci">AS_MEM_ADDRESS_GENERATOR addr_genaddr_gen</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00360">as_memreader.vhd:360</a></div></div>
<div class="ttc" id="aclassAS__MEMREADER_1_1RTL_html_ab58f3a4fcd9c06dff084c2f9f39d89b4"><div class="ttname"><a href="classAS__MEMREADER_1_1RTL.html#ab58f3a4fcd9c06dff084c2f9f39d89b4">AS_MEMREADER.RTL.control</a></div><div class="ttdeci">std_logic_vector( 15 downto  0) control</div><div class="ttdoc">Port for sending commands to the as_memreader.</div><div class="ttdef"><b>Definition:</b> <a href="as__memreader_8vhd_source.html#l00145">as_memreader.vhd:145</a></div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e05d7e2b1ecd646af5bb94391405f3b5.html">modules</a></li><li class="navelem"><a class="el" href="dir_62d77259b51b8ec7176f28c0d6051b9f.html">as_reader_writer</a></li><li class="navelem"><a class="el" href="dir_e6cacad4922aeb38aa144a1f9d43b90f.html">hardware</a></li><li class="navelem"><a class="el" href="dir_cebc382db6072c51b71213a72b366d93.html">hdl</a></li><li class="navelem"><a class="el" href="dir_44311119735e563b913fe0db03664e22.html">vhdl</a></li><li class="navelem"><a class="el" href="as__memreader_8vhd.html">as_memreader.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
