# RISCV-CPU-for-Course
This is a RISCV-CPU designed by Verilog for the course of ACM's class, Shanghai Jiaotong University.







```mermaid
flowchart LR;

```

