# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../hms_lab.srcs/sources_1/new/and2.vhd" \
"../../../../hms_lab.srcs/sources_1/new/full_adder.vhd" \
"../../../../hms_lab.srcs/sources_1/new/half_adder.vhd" \
"../../../../hms_lab.srcs/sources_1/new/ripple_adder.vhd" \
"../../../../hms_lab.srcs/sources_1/new/xor2.vhd" \
"../../../../hms_lab.srcs/sim_1/new/ripple_adder_tv.vhd" \

# Do not sort compile order
nosort
