// Seed: 3826192436
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output reg id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input logic id_8
);
  logic id_9;
  always @(((id_9)) or posedge id_9) id_2 <= id_7 | 1;
  logic id_10;
  type_21 id_11 (
      .id_0(1),
      .id_1(id_0),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_10)
  );
endmodule
