# memory_verilog
This is a complete memory design and it's verification using the testbench
