#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 22 17:15:12 2021
# Process ID: 6470
# Current directory: /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/shared_bram_dlmb_v10_0_synth_1
# Command line: vivado -log shared_bram_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shared_bram_dlmb_v10_0.tcl
# Log file: /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/shared_bram_dlmb_v10_0_synth_1/shared_bram_dlmb_v10_0.vds
# Journal file: /home/sgeuser30/Desktop/vybhav/FPGA/shared_memory/shared_bram/shared_bram.runs/shared_bram_dlmb_v10_0_synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /home/sgeuser30/.Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/home/sgeuser30/.Xilinx/Vivado/init.tcl'
source shared_bram_dlmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2218.836 ; gain = 2.020 ; free physical = 22797 ; free virtual = 444259
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP shared_bram_dlmb_v10_0, cache-ID = ad206666b9f21fa0.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 17:15:47 2021...
