module wideexpr_00876(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[4]?((ctrl[5]?$signed(-({2{4'sb1110}})):(2'sb11)&(((2'sb01)&(s3))<<<((s4)>>>(6'b111000)))))&((ctrl[0]?$signed((ctrl[5]?$unsigned(u3):(3'b110)+(3'b001))):(ctrl[7]?+((ctrl[4]?s6:s4)):(ctrl[2]?(ctrl[6]?2'sb01:4'sb1101):(ctrl[3]?s5:2'sb00))))):$signed(~^($unsigned(s5))));
  assign y1 = +((1'sb1)-(+(($signed((+(s5))|(s0)))<<({1{((($signed(u6))^(1'sb0))>>>($signed($signed(6'sb101100))))|(s6)}}))));
  assign y2 = &(s0);
  assign y3 = s4;
  assign y4 = $signed((s4)<<<({2{(ctrl[2]?$signed(s6):(ctrl[3]?(+(s2))-(-(+(4'sb0111))):s3))}}));
  assign y5 = (1'b1)>>(s2);
  assign y6 = (ctrl[0]?(+(+({s7,6'b001101})))^~(-($signed((s3)>>>(3'sb100)))):(+((ctrl[4]?s4:s3)))^~(+(({5'sb11010,s6,2'b00,6'sb000111})+(s0))));
  assign y7 = u6;
endmodule
