{
    "code": "```verilog\nmodule TopModule(\n    input logic clk,\n    input logic areset,\n    input logic x,\n    output logic z\n);\n\n    logic [1:0] state;\n\n    parameter STATE_A = 2'b01;\n    parameter STATE_B = 2'b10;\n\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= STATE_A;\n        end else begin\n            case (state)\n                STATE_A: begin\n                    if (x) begin\n                        state <= STATE_B;\n                        z <= 1;\n                    end else begin\n                        z <= 0;\n                    end\n                end\n                STATE_B: begin\n                    if (x) begin\n                        z <= 0;\n                    end else begin\n                        z <= 1;\n                    end\n                end\n            endcase\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}