
<html><head><title>Guidelines for Design Modification in Verilog In</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337840" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Guidelines for Design Modification in Verilog In" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337840" />
<meta name="NextFile" content="chap1_re_Guidelines_for_Creating_and_Editing_Symbols.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_re_Classification_of_Modules_in_Verilog_In.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Guidelines for Design Modification in Verilog In" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap1_re_Classification_of_Modules_in_Verilog_In.html" title="Classification of Modules in Verilog In">Classification of Modules in V ...</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_re_Guidelines_for_Creating_and_Editing_Symbols.html" title="Guidelines for Creating and Editing Symbols">Guidelines for Creating and Ed ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Guidelines_for_Design_Modification_in_Verilog_In" title="Guidelines for Design Modification in Verilog In"></a><h2>
<a id="pgfId-1015094"></a><a id="22101"></a>Guidelines for Design Modification in Verilog In</h2>

<p>
<a id="pgfId-1015098"></a>The <a id="modDesign"></a>following topic describes how Verilog In imports data and how to modify the design before and after importing it.</p>
<ul><li>
<a id="pgfId-1015099"></a>You must modify Verilog descriptions that are order-dependent with respect to compiler directives (for example, <code>&#39;</code>define) to remove this order dependency before they are imported (or entered using Virtuoso Schematic Editor). <br />
<a id="pgfId-1015100"></a>All compiler directives necessary for the correct interpretation of a module must be contained in the textual cellview describing that module in the Virtuoso Studio Design Environment database. You can use the include file facility to include a set of &#39;<code>define</code> statements from a single file with all modules that use the resulting text macros.</li><li>
<a id="pgfId-1015104"></a>Verilog-XL <code>include</code> files are not managed in Virtuoso Studio Design Environment. You must manage included files in your own directories. <br />
<a id="pgfId-1015105"></a>You must specify the full path names for included files or other required files, such as memory files, in Verilog descriptions.</li><li>
<a id="pgfId-1015106"></a>Verilog In inserts files that are included by the &#39;<code>include</code> directive into the module. <br />
<a id="pgfId-1015107"></a>Verilog In creates a schematic if possible. Otherwise Verilog In creates a functional view, which does not display the included file. </li><li>
<a id="pgfId-1015108"></a>An imported schematic that instantiates a lower level module uses an improper symbol for the lower level module when: <ul><li>
<a id="pgfId-1015109"></a>A symbol exists for the lower level module before the import begins</li><li>
<a id="pgfId-1015110"></a>A mismatch exists between the ports on the lower level module that is imported and the existing symbol of the cell with which the lower level module is associated</li></ul><br />
<a id="pgfId-1015111"></a>You must either delete the existing symbols from your design file before you import the lower-level module or turn on the<em> Overwrite Existing Views</em> option on the Verilog In form.</li><li>
<a id="pgfId-1015112"></a>Verilog In might create incorrect schematics under certain conditions. In these cases, Verilog In reports in the log file that a problem occurred while creating or checking connectivity of the schematic. <br />
<a id="pgfId-1015113"></a>You must edit and correct the schematic.</li><li>
<a id="pgfId-1015114"></a>Verilog In saves the following information as properties on schematic views:<ul><li>
<a id="pgfId-1015115"></a>The <code>&#39;timescale</code> directive</li><li>
<a id="pgfId-1015116"></a>The <code>rise and fall</code> delay on Verilog primitives</li><li>
<a id="pgfId-1015117"></a>The <code>tri</code>, <code>tri0</code>, <code>tri1</code>, <code>trireg</code>,<code> wand</code>, <code>wor</code>, <code>triand</code>,<code> trior</code>, <code>supply0</code>, and <code>supply1</code> net declarations</li></ul></li><li>
<a id="pgfId-1015118"></a>Sometimes Verilog In creates schematics with objects that are off-grid. <br />
<a id="pgfId-1015119"></a>After you import the Verilog design, you might need to adjust the snap spacing to edit and manipulate these objects. For example, if symbols in a schematic have a different snap spacing from the schematic, the symbols might be off-grid. See Guidelines for Creating and Editing Symbols for information about creating and editing symbols before you import the Verilog design.</li></ul>


















<h4><em>
<a id="pgfId-1069194"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1069215"></a><a href="chap1_re_Guidelines_for_Creating_and_Editing_Symbols.html#44539">Guidelines for Creating and Editing Symbols</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_re_Classification_of_Modules_in_Verilog_In.html" id="prev" title="Classification of Modules in Verilog In">Classification of Modules in V ...</a></em></b><b><em><a href="chap1_re_Guidelines_for_Creating_and_Editing_Symbols.html" id="nex" title="Guidelines for Creating and Editing Symbols">Guidelines for Creating and Ed ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>