<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>TauLabs: DMA_Exported_Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_128x128.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">TauLabs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___d_m_a___exported___functions.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Exported_Functions</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx)</td></tr>
<tr class="memdesc:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the DMAy Channelx registers to their default reset values.  <a href="#ga21ca0d50b13e502db5ab5feb484f9ece">More...</a><br/></td></tr>
<tr class="separator:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336d9ceb805729470be232503dd2fb17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga336d9ceb805729470be232503dd2fb17">DMA_Init</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, <a class="el" href="group___n_a_m_e.html#ga7ae6d0e43244213b34de2c2b9aa30da6">const</a> DMA_InitTypeDef *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga336d9ceb805729470be232503dd2fb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct.  <a href="#ga336d9ceb805729470be232503dd2fb17">More...</a><br/></td></tr>
<tr class="separator:ga336d9ceb805729470be232503dd2fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx.  <a href="#ga8e7cb6b9ae5f142e2961df879cdaba65">More...</a><br/></td></tr>
<tr class="separator:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMA_IT, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx interrupts.  <a href="#ga0bb60360be9cd57f96399be2f3b5eb2b">More...</a><br/></td></tr>
<tr class="separator:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5d9e532814eaa46514cb385fdff709"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#gade5d9e532814eaa46514cb385fdff709">DMA_SetCurrDataCounter</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, <a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DataNumber)</td></tr>
<tr class="memdesc:gade5d9e532814eaa46514cb385fdff709"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of data units in the current DMAy Channelx transfer.  <a href="#gade5d9e532814eaa46514cb385fdff709">More...</a><br/></td></tr>
<tr class="separator:gade5d9e532814eaa46514cb385fdff709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511b4c402d1ff32d53f28736956cac5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx)</td></tr>
<tr class="memdesc:ga511b4c402d1ff32d53f28736956cac5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Channelx transfer.  <a href="#ga511b4c402d1ff32d53f28736956cac5d">More...</a><br/></td></tr>
<tr class="separator:ga511b4c402d1ff32d53f28736956cac5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb7a6712ae8d19e5bf3f329d56d1b8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#gafcb7a6712ae8d19e5bf3f329d56d1b8c">DMA_GetFlagStatus</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMA_FLAG)</td></tr>
<tr class="memdesc:gafcb7a6712ae8d19e5bf3f329d56d1b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Channelx flag is set or not.  <a href="#gafcb7a6712ae8d19e5bf3f329d56d1b8c">More...</a><br/></td></tr>
<tr class="separator:gafcb7a6712ae8d19e5bf3f329d56d1b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793d2dabd284e0c148ee1bde07ec7b20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga793d2dabd284e0c148ee1bde07ec7b20">DMA_ClearFlag</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMA_FLAG)</td></tr>
<tr class="memdesc:ga793d2dabd284e0c148ee1bde07ec7b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Channelx's pending flags.  <a href="#ga793d2dabd284e0c148ee1bde07ec7b20">More...</a><br/></td></tr>
<tr class="separator:ga793d2dabd284e0c148ee1bde07ec7b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4c26f0c6615e9647193d79386b2244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga5d4c26f0c6615e9647193d79386b2244">DMA_GetITStatus</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMA_IT)</td></tr>
<tr class="memdesc:ga5d4c26f0c6615e9647193d79386b2244"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Channelx interrupt has occurred or not.  <a href="#ga5d4c26f0c6615e9647193d79386b2244">More...</a><br/></td></tr>
<tr class="separator:ga5d4c26f0c6615e9647193d79386b2244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2490f878985d3c55d584736214187d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___exported___functions.html#ga8e2490f878985d3c55d584736214187d">DMA_ClearITPendingBit</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DMA_IT)</td></tr>
<tr class="memdesc:ga8e2490f878985d3c55d584736214187d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Channelx’s interrupt pending bits.  <a href="#ga8e2490f878985d3c55d584736214187d">More...</a><br/></td></tr>
<tr class="separator:ga8e2490f878985d3c55d584736214187d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga793d2dabd284e0c148ee1bde07ec7b20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> DMA_ClearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>DMAy_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Channelx's pending flags. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_FLAG,:</td><td>specifies the flag to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_FLAG,:</td><td>specifies the flag to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Clearing the Global flag (DMAy_FLAG_GLx) results in clearing all other flags relative to the same channel (Transfer Complete, Half-transfer Complete and Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00521">521</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e2490f878985d3c55d584736214187d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> DMA_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>DMAy_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Channelx’s interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_IT,:</td><td>specifies the DMA interrupt pending bit to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>Clears the DMAy Channelx’s interrupt pending bits.</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_IT,:</td><td>specifies the DMAy interrupt pending bit to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Clearing the Global interrupt (DMAy_IT_GLx) results in clearing all other interrupts relative to the same channel (Transfer Complete, Half-transfer Complete and Transfer Error interrupts: DMAy_IT_TCx, DMAy_IT_HTx and DMAy_IT_TEx).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00681">681</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e7cb6b9ae5f142e2961df879cdaba65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> DMA_Cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Channelx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx,:</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the DMAy Channelx. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00293">293</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga21ca0d50b13e502db5ab5feb484f9ece"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> DMA_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the DMAy Channelx registers to their default reset values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx,:</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00107">107</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga511b4c402d1ff32d53f28736956cac5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> DMA_GetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of remaining data units in the current DMAy Channelx transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx,:</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of remaining data units in the current DMAy Channelx transfer. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00370">370</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="gafcb7a6712ae8d19e5bf3f329d56d1b8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DMA_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>DMAy_FLAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Channelx flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_FLAG,:</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_FLAG (SET or RESET).</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_FLAG,:</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The Global flag (DMAy_FLAG_GLx) is set whenever any of the other flags relative to the same channel is set (Transfer Complete, Half-transfer Complete or Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx or DMAy_FLAG_TEx).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMAy_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00432">432</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d4c26f0c6615e9647193d79386b2244"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> DMA_GetITStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>DMAy_IT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Channelx interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_IT,:</td><td>specifies the DMA interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMA_IT (SET or RESET).</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_IT,:</td><td>specifies the DMAy interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The Global interrupt (DMAy_FLAG_GLx) is set whenever any of the other interrupts relative to the same channel is set (Transfer Complete, Half-transfer Complete or Transfer Error interrupts: DMAy_IT_TCx, DMAy_IT_HTx or DMAy_IT_TEx).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMAy_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00593">593</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga336d9ceb805729470be232503dd2fb17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___n_a_m_e.html#ga7ae6d0e43244213b34de2c2b9aa30da6">const</a> DMA_InitTypeDef *&#160;</td>
          <td class="paramname"><em>DMA_InitStruct</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx,:</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DMA_InitStruct,:</td><td>pointer to a DMA_InitTypeDef structure that contains the configuration information for the specified DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00201">201</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bb60360be9cd57f96399be2f3b5eb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> DMA_ITConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>DMA_IT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>&#160;</td>
          <td class="paramname"><em>NewState</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Channelx interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx,:</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DMA_IT,:</td><td>specifies the DMA interrupts sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TC: Transfer complete interrupt mask </li>
<li>DMA_IT_HT: Half transfer interrupt mask </li>
<li>DMA_IT_TE: Transfer error interrupt mask </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState,:</td><td>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00325">325</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
<a class="anchor" id="gade5d9e532814eaa46514cb385fdff709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> DMA_SetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *&#160;</td>
          <td class="paramname"><em>DMAy_Channelx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>&#160;</td>
          <td class="paramname"><em>DataNumber</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the number of data units in the current DMAy Channelx transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx,:</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DataNumber,:</td><td>The number of data units in the current DMAy Channelx transfer. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can only be used when the DMAy_Channelx is disabled. </dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f10x__dma_8c_source.html#l00352">352</a> of file <a class="el" href="stm32f10x__dma_8c_source.html">stm32f10x_dma.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.3.1 </li>
  </ul>
</div>
</body>
</html>
