------- FILE C:\Users\afloc\Source\Repos\life2600\bin\life.bas.asm LEVEL 1 PASS 3
      1  8400					      processor	6502
------- FILE vcs.h LEVEL 2 PASS 3
      0  8400 ????				      include	"vcs.h"
      1  8400 ????						; VCS.H
      2  8400 ????						; Version 1.05, 13/November/2003
      3  8400 ????
      4  8400 ????	       00 69	   VERSION_VCS =	105
      5  8400 ????
      6  8400 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      7  8400 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  8400 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
      9  8400 ????						;
     10  8400 ????						; This file defines hardware registers and memory mapping for the
     11  8400 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  8400 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  8400 ????						; available at at http://www.atari2600.org/dasm
     14  8400 ????						;
     15  8400 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     16  8400 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     17  8400 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     18  8400 ????						; with your views.  Please contribute, if you think you can improve this
     19  8400 ????						; file!
     20  8400 ????						;
     21  8400 ????						; Latest Revisions...
     22  8400 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     23  8400 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     24  8400 ????						;			    This will allow conditional code to verify VCS.H being
     25  8400 ????						;			    used for code assembly.
     26  8400 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     27  8400 ????						;			 convenient disassembly/reassembly compatibility for hardware
     28  8400 ????						;			 mirrored reading/writing differences.	This is more a
     29  8400 ????						;			 readability issue, and binary compatibility with disassembled
     30  8400 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     31  8400 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     32  8400 ????						;			 which was broken by the use of segments in this file, as
     33  8400 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     34  8400 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     35  8400 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     36  8400 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     37  8400 ????						;						   it is safe to leave it undefined, and the base address will
     38  8400 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     39  8400 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     40  8400 ????						;			  - register definitions are now generated through assignment
     41  8400 ????						;			    in uninitialised segments.	This allows a changeable base
     42  8400 ????						;			    address architecture.
     43  8400 ????						; 1.0	22/MAR/2003		Initial release
     44  8400 ????
     45  8400 ????
     46  8400 ????						;-------------------------------------------------------------------------------
     47  8400 ????
     48  8400 ????						; TIA_BASE_ADDRESS
     49  8400 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     50  8400 ????						; Normally 0, the base address should (externally, before including this file)
     51  8400 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     52  8400 ????						; The reason is that this bankswitching scheme treats any access to locations
     53  8400 ????						; < $40 as a bankswitch.
     54  8400 ????
     55  8400 ????			  -	      IFNCONST	TIA_BASE_ADDRESS
     56  8400 ????			  -TIA_BASE_ADDRESS =	0
     57  8400 ????				      ENDIF
     58  8400 ????
     59  8400 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     60  8400 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     61  8400 ????						; *OR* by declaring the label before including this file, eg:
     62  8400 ????						; TIA_BASE_ADDRESS = $40
     63  8400 ????						;   include "vcs.h"
     64  8400 ????
     65  8400 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     66  8400 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     67  8400 ????						; for the mirrored ROM hardware registers.
     68  8400 ????
     69  8400 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     70  8400 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     71  8400 ????						; they defaut to the TIA_BASE_ADDRESS.
     72  8400 ????
     73  8400 ????			  -	      IFNCONST	TIA_BASE_READ_ADDRESS
     74  8400 ????			  -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     75  8400 ????				      ENDIF
     76  8400 ????
     77  8400 ????			  -	      IFNCONST	TIA_BASE_WRITE_ADDRESS
     78  8400 ????			  -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     79  8400 ????				      ENDIF
     80  8400 ????
     81  8400 ????						;-------------------------------------------------------------------------------
     82  8400 ????
     83 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     84 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     85 U0000
     86 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     87 U0000
     88 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     89 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     90 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     91 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     92 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     93 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     94 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     95 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     96 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     97 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     98 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
     99 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    100 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    101 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    102 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    103 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    104 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    105 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    106 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    107 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    108 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    109 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    110 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    111 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    112 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    113 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    114 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    115 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    116 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    117 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    118 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    119 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    120 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    121 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    122 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    123 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    124 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    125 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    126 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    127 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    128 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    129 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    130 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    131 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    132 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    133 U002d
    134 U002d							;-------------------------------------------------------------------------------
    135 U002d
    136 U000e ????				      SEG.U	TIA_REGISTERS_READ
    137 U0000					      ORG	TIA_BASE_READ_ADDRESS
    138 U0000
    139 U0000							;											bit 7	 bit 6
    140 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    141 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    142 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    143 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    144 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    145 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    146 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    147 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    148 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    149 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    150 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    151 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    152 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    153 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    154 U000e
    155 U000e							;-------------------------------------------------------------------------------
    156 U000e
    157 U0298 ????				      SEG.U	RIOT
    158 U0280					      ORG	$280
    159 U0280
    160 U0280							; RIOT MEMORY MAP
    161 U0280
    162 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    163 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    164 U0281
    165 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    166 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    167 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    168 U0284		       00	   INTIM      ds	1	; $284		Timer output
    169 U0285
    170 U0285		       00	   TIMINT     ds	1	; $285
    171 U0286
    172 U0286							; Unused/undefined registers ($285-$294)
    173 U0286
    174 U0286		       00		      ds	1	; $286
    175 U0287		       00		      ds	1	; $287
    176 U0288		       00		      ds	1	; $288
    177 U0289		       00		      ds	1	; $289
    178 U028a		       00		      ds	1	; $28A
    179 U028b		       00		      ds	1	; $28B
    180 U028c		       00		      ds	1	; $28C
    181 U028d		       00		      ds	1	; $28D
    182 U028e		       00		      ds	1	; $28E
    183 U028f		       00		      ds	1	; $28F
    184 U0290		       00		      ds	1	; $290
    185 U0291		       00		      ds	1	; $291
    186 U0292		       00		      ds	1	; $292
    187 U0293		       00		      ds	1	; $293
    188 U0294
    189 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    190 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    191 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    192 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    193 U0298
    194 U0298							;-------------------------------------------------------------------------------
    195 U0298							; The following required for back-compatibility with code which does not use
    196 U0298							; segments.
    197 U0298
    198  8400 ????				      SEG
    199  8400 ????
    200  8400 ????						; EOF
------- FILE C:\Users\afloc\Source\Repos\life2600\bin\life.bas.asm
------- FILE macro.h LEVEL 2 PASS 3
      0  8400 ????				      include	"macro.h"
      1  8400 ????						; MACRO.H
      2  8400 ????						; Version 1.05, 13/NOVEMBER/2003
      3  8400 ????
      4  8400 ????	       00 69	   VERSION_MACRO =	105
      5  8400 ????
      6  8400 ????						;
      7  8400 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  8400 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
      9  8400 ????						;
     10  8400 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  8400 ????						; It is distributed as a companion machine-specific support package
     12  8400 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  8400 ????						; available at at http://www.atari2600.org/dasm
     14  8400 ????						;
     15  8400 ????						; Many thanks to the people who have contributed.  If you take issue with the
     16  8400 ????						; contents, or would like to add something, please write to me
     17  8400 ????						; (atari2600@taswegian.com) with your contribution.
     18  8400 ????						;
     19  8400 ????						; Latest Revisions...
     20  8400 ????						;
     21  8400 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     22  8400 ????						;			    This will allow conditional code to verify MACRO.H being
     23  8400 ????						;			    used for code assembly.
     24  8400 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     25  8400 ????						;
     26  8400 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     27  8400 ????						;
     28  8400 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     29  8400 ????						;			   (standardised macro for vertical synch code)
     30  8400 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     31  8400 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     32  8400 ????						; 1.0	22/MAR/2003		Initial release
     33  8400 ????
     34  8400 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     35  8400 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     36  8400 ????						;   If you do not allow illegal opcode usage, you must include this file
     37  8400 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     38  8400 ????						;   registers and require them to be defined first).
     39  8400 ????
     40  8400 ????						; Available macros...
     41  8400 ????						;   SLEEP n		 - sleep for n cycles
     42  8400 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     43  8400 ????						;   CLEAN_START	 - set machine to known state on startup
     44  8400 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     45  8400 ????
     46  8400 ????						;-------------------------------------------------------------------------------
     47  8400 ????						; SLEEP duration
     48  8400 ????						; Original author: Thomas Jentzsch
     49  8400 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     50  8400 ????						; useful for code where precise timing is required.
     51  8400 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     52  8400 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     53  8400 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     54  8400 ????
     55  8400 ????				      MAC	sleep
     56  8400 ????			   .CYCLES    SET	{1}
     57  8400 ????
     58  8400 ????				      IF	.CYCLES < 2
     59  8400 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     60  8400 ????				      ERR
     61  8400 ????				      ENDIF
     62  8400 ????
     63  8400 ????				      IF	.CYCLES & 1
     64  8400 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     65  8400 ????				      nop	0
     66  8400 ????				      ELSE
     67  8400 ????				      bit	VSYNC
     68  8400 ????				      ENDIF
     69  8400 ????			   .CYCLES    SET	.CYCLES - 3
     70  8400 ????				      ENDIF
     71  8400 ????
     72  8400 ????				      REPEAT	.CYCLES / 2
     73  8400 ????				      nop
     74  8400 ????				      REPEND
     75  8400 ????				      ENDM		;usage: SLEEP n (n>1)
     76  8400 ????
     77  8400 ????						;-------------------------------------------------------------------------------
     78  8400 ????						; VERTICAL_SYNC
     79  8400 ????						; Original author: Manuel Polik
     80  8400 ????						; Inserts the code required for a proper 3 scannline
     81  8400 ????						; vertical sync sequence
     82  8400 ????						;
     83  8400 ????						; Note: Alters the accumulator
     84  8400 ????						;
     85  8400 ????						; IN:
     86  8400 ????						; OUT: A = 1
     87  8400 ????
     88  8400 ????				      MAC	vertical_sync
     89  8400 ????				      LDA	#$02	; A = VSYNC enable
     90  8400 ????				      STA	WSYNC	; Finish current line
     91  8400 ????				      STA	VSYNC	; Start vertical sync
     92  8400 ????				      STA	WSYNC	; 1st line vertical sync
     93  8400 ????				      STA	WSYNC	; 2nd line vertical sync
     94  8400 ????				      LSR		; A = VSYNC disable
     95  8400 ????				      STA	WSYNC	; 3rd line vertical sync
     96  8400 ????				      STA	VSYNC	; Stop vertical sync
     97  8400 ????				      ENDM
     98  8400 ????
     99  8400 ????						;-------------------------------------------------------------------------------
    100  8400 ????						; CLEAN_START
    101  8400 ????						; Original author: Andrew Davie
    102  8400 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    103  8400 ????						; Sets stack pointer to $FF, and all registers to 0
    104  8400 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    105  8400 ????						; Use as very first section of code on boot (ie: at reset)
    106  8400 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    107  8400 ????
    108  8400 ????				      MAC	clean_start
    109  8400 ????				      sei
    110  8400 ????				      cld
    111  8400 ????
    112  8400 ????				      ldx	#0
    113  8400 ????				      txa
    114  8400 ????				      tay
    115  8400 ????			   .CLEAR_STACK dex
    116  8400 ????				      txs
    117  8400 ????				      pha
    118  8400 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    119  8400 ????
    120  8400 ????				      ENDM
    121  8400 ????
    122  8400 ????						;-------------------------------------------------------
    123  8400 ????						; SET_POINTER
    124  8400 ????						; Original author: Manuel Rotschkar
    125  8400 ????						;
    126  8400 ????						; Sets a 2 byte RAM pointer to an absolute address.
    127  8400 ????						;
    128  8400 ????						; Usage: SET_POINTER pointer, address
    129  8400 ????						; Example: SET_POINTER SpritePTR, SpriteData
    130  8400 ????						;
    131  8400 ????						; Note: Alters the accumulator, NZ flags
    132  8400 ????						; IN 1: 2 byte RAM location reserved for pointer
    133  8400 ????						; IN 2: absolute address
    134  8400 ????
    135  8400 ????				      MAC	set_pointer
    136  8400 ????			   .POINTER   SET	{1}
    137  8400 ????			   .ADDRESS   SET	{2}
    138  8400 ????
    139  8400 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    140  8400 ????				      STA	.POINTER	; Store in pointer
    141  8400 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    142  8400 ????				      STA	.POINTER+1	; Store in pointer+1
    143  8400 ????
    144  8400 ????				      ENDM
    145  8400 ????
    146  8400 ????						; EOF
------- FILE C:\Users\afloc\Source\Repos\life2600\bin\life.bas.asm
------- FILE DPCplus.h LEVEL 2 PASS 3
      0  8400 ????				      include	"DPCplus.h"
      1  8400 ????						; DPCplus.H - Display Processor Chip Plus Definitions
      2  8400 ????						; Chris Walton, Fred Quimby, Darrell Spice 2010
      3  8400 ????						; Version 0.00
      4  8400 ????
      5  8400 ????						; DPC Base Address
      6  8400 ????			  -	      IFNCONST	DPC_BASE_ADDRESS
      7  8400 ????			  -DPC_BASE_ADDRESS =	$1000
      8  8400 ????				      ENDIF
      9  8400 ????
     10  8400 ????						; DPC Read Base
     11  8400 ????			  -	      IFNCONST	DPC_BASE_READ_ADDRESS
     12  8400 ????			  -DPC_BASE_READ_ADDRESS =	DPC_BASE_ADDRESS
     13  8400 ????				      ENDIF
     14  8400 ????
     15  8400 ????						; DPC Write Base
     16  8400 ????			  -	      IFNCONST	DPC_BASE_WRITE_ADDRESS
     17  8400 ????			  -DPC_BASE_WRITE_ADDRESS =	DPC_BASE_ADDRESS+$28
     18  8400 ????				      ENDIF
     19  8400 ????
     20 U1028 ????				      SEG.U	DPC_REGISTERS_READ
     21 U1000					      ORG	DPC_BASE_READ_ADDRESS
     22 U1000
     23 U1000							;****************************************
     24 U1000							; DPC+ Read Registers
     25 U1000							;****************************************
     26 U1000							;
     27 U1000							;----------------------------------------
     28 U1000							; Random Numbers
     29 U1000							;----------------------------------------
     30 U1000							; DPC+ provides a 32 bit LFSR (Linear feedback shift register)
     31 U1000							; which is used as a random number generator.	Each individual byte of the
     32 U1000							; random number will return values from 0-255.  The random numbers will follow
     33 U1000							; an exact sequence, so it's best to clock them at least once per frame even if
     34 U1000							; you don't need the value (this allows the amount of time it takes the user to
     35 U1000							; start the game to select a random starting point in the sequence)
     36 U1000							;----------------------------------------
     37 U1000		       00	   RANDOM0NEXT DS	1	; $00 clock next 32 bit number and returns byte 0
     38 U1001		       00	   RANDOM0PRIOR DS	1	; $01 clock prior 32 bit number and returns byte 0
     39 U1002		       00	   RANDOM1    DS	1	; $02 returns byte 1 of random number w/out clock
     40 U1003		       00	   RANDOM2    DS	1	; $03 returns byte 2 of random number w/out clock
     41 U1004		       00	   RANDOM3    DS	1	; $04 returns byte 3 of random number w/out clock
     42 U1005
     43 U1005							;----------------------------------------
     44 U1005							; Music Fetcher
     45 U1005							;----------------------------------------
     46 U1005							; When generating music, this value must be read every single scanline and
     47 U1005							; stored into AUDV0.
     48 U1005							;----------------------------------------
     49 U1005		       00	   AMPLITUDE  DS	1	; $05
     50 U1006
     51 U1006							;----------------------------------------
     52 U1006							; Reserved
     53 U1006							;----------------------------------------
     54 U1006		       00		      DS	1	; $06
     55 U1007		       00		      DS	1	; $07
     56 U1008
     57 U1008							;----------------------------------------
     58 U1008							; Data Fetcher
     59 U1008							;----------------------------------------
     60 U1008							; There are 8 Data Fetchers which are used to access data stored in the Display
     61 U1008							; Data bank.  Before using, you must point the Data Fetcher at the data to read
     62 U1008							; via DFxLOW and DFxHI.  After each read the Data Fetcher will update to point
     63 U1008							; to the next byte of data to return.
     64 U1008							;
     65 U1008							; psuedo code* to point Data Fetcher 1 to the color data
     66 U1008							;	lda #<(ColorDataPosition - HowFarDownScreen)
     67 U1008							;	sta DF1LOW
     68 U1008							;	lda #>(ColorDataPosition - HowFarDownScreen)
     69 U1008							;	sta DF1HI
     70 U1008							;	....
     71 U1008							; then in the kernel read the Data Fetcher and update the color, takes 7 cycles
     72 U1008							;	LDA DF1DATA
     73 U1008							;	STA COLUP0
     74 U1008							;
     75 U1008							; * see DPCplus.asm for actual code
     76 U1008							;----------------------------------------
     77 U1008		       00	   DF0DATA    DS	1	; $08
     78 U1009		       00	   DF1DATA    DS	1	; $09
     79 U100a		       00	   DF2DATA    DS	1	; $0A
     80 U100b		       00	   DF3DATA    DS	1	; $0B
     81 U100c		       00	   DF4DATA    DS	1	; $0C
     82 U100d		       00	   DF5DATA    DS	1	; $0D
     83 U100e		       00	   DF6DATA    DS	1	; $0E
     84 U100f		       00	   DF7DATA    DS	1	; $0F
     85 U1010
     86 U1010							;----------------------------------------
     87 U1010							; Data Fetcher, Windowed
     88 U1010							;----------------------------------------
     89 U1010							; The 8 Data Fetchers can also be read in a "windowed" mode, which is most
     90 U1010							; commonly used to update sprites.  To use windowed mode, point the Data
     91 U1010							; Fetcher the same as above, but then also set the Top and Bottom of the
     92 U1010							; Window using DFxTOP and DFxBOT.  When reading via the DFxDATAW registers, a 0
     93 U1010							; value will be returned for anything that's outside of the window.
     94 U1010							;
     95 U1010							; psuedo code to point Data Fetcher0 to the sprite data
     96 U1010							;	lda #<(SpriteDataPosition - HowFarDownScreen)
     97 U1010							;	sta DF0LOW
     98 U1010							;	lda #>(SpriteDataPosition - HowFarDownScreen)
     99 U1010							;	sta DF0HI
    100 U1010							;
    101 U1010							; set the window for Data Fetcher 0
    102 U1010							;	lda #<(SpriteDataPosition - 1)
    103 U1010							;	sta DF0TOP
    104 U1010							;	lda #<(SpriteDataPosition + ImageHeight)
    105 U1010							;	sta DF0BOT
    106 U1010							;	....
    107 U1010							; then in the kernel read the Data Fetcher and update the sprite, takes 7 cycles
    108 U1010							;	LDA DF0DATAW
    109 U1010							;	STA GRP0
    110 U1010							;----------------------------------------
    111 U1010		       00	   DF0DATAW   DS	1	; $10
    112 U1011		       00	   DF1DATAW   DS	1	; $11
    113 U1012		       00	   DF2DATAW   DS	1	; $12
    114 U1013		       00	   DF3DATAW   DS	1	; $13
    115 U1014		       00	   DF4DATAW   DS	1	; $14
    116 U1015		       00	   DF5DATAW   DS	1	; $15
    117 U1016		       00	   DF6DATAW   DS	1	; $16
    118 U1017		       00	   DF7DATAW   DS	1	; $17
    119 U1018
    120 U1018							;----------------------------------------
    121 U1018							; Fractional Data Fetcher
    122 U1018							;----------------------------------------
    123 U1018							; Another 8 Data Fetchers exist which work differently than the first 8.
    124 U1018							; These allow you to fractionally increment the Data Fetcher so a single
    125 U1018							; value can be read a set number of times before advancing to the next value.
    126 U1018							; This is commonly used to draw asymmetrical playfields without needing to
    127 U1018							; use 1200 bytes of data (200 scanlines * 6 playfield updates).
    128 U1018							; Before using, you must point the Fractional Data Fetcher at the data to read
    129 U1018							; via DFxFRACLOW and DFxFRACHI.  You must also set the increment value via
    130 U1018							; DFxFRACINC.
    131 U1018							;
    132 U1018							; Set pointer
    133 U1018							;	LDA #<PlayfieldPF0l
    134 U1018							;	STA DF0FRACLOW
    135 U1018							;	... repeat for PF1l, PF2l, PF0r, PF1r and PF2r
    136 U1018							;	lda #>PlayFieldPF0l
    137 U1018							;	STA DF0FRACHI
    138 U1018							;	... repeat for PF1l, PF2l, PF0r, PF1r and PF2r
    139 U1018							; Set the increment to repeat the value for x reads
    140 U1018							;	LDA #(256/x)
    141 U1018							;	STA DF0FRACINC
    142 U1018							;	 STA DF1FRACINC
    143 U1018							;	... repeat for 2-5
    144 U1018							;
    145 U1018							; Special Condition - IF you want to increment the pointer after every read
    146 U1018							; (just like the normal Data Fetcher), then use the following to set the
    147 U1018							; increment AND prime the Fractional Data Fetcher
    148 U1018							;	LDA #255
    149 U1018							;	STA DF0FRACINC
    150 U1018							;	 STA DF1FRACINC
    151 U1018							;	... repeat for 2-5
    152 U1018							;	LDA DF0FRACDATA - priming read (first value will be read twice)
    153 U1018							;	LDA DF1FRACDATA - priming read (first value will be read twice)
    154 U1018							;	... repeat for 2-5
    155 U1018							;
    156 U1018							; then in the kernel read the Fractional Data Fetchers and update the playfield
    157 U1018							;	LDA DF0FRACDATA
    158 U1018							;	STA PF0
    159 U1018							;	LDA PF1FRACDATA
    160 U1018							;	STA PF1
    161 U1018							;	... repeat for Data Fetchers 2-5, putting them in PF2, PF0, PF1 and PF2
    162 U1018							;----------------------------------------
    163 U1018		       00	   DF0FRACDATA DS	1	; $18
    164 U1019		       00	   DF1FRACDATA DS	1	; $19
    165 U101a		       00	   DF2FRACDATA DS	1	; $1A
    166 U101b		       00	   DF3FRACDATA DS	1	; $1B
    167 U101c		       00	   DF4FRACDATA DS	1	; $1C
    168 U101d		       00	   DF5FRACDATA DS	1	; $1D
    169 U101e		       00	   DF6FRACDATA DS	1	; $1E
    170 U101f		       00	   DF7FRACDATA DS	1	; $1F
    171 U1020
    172 U1020							;----------------------------------------
    173 U1020							; Data Fetcher Window Flag
    174 U1020							;----------------------------------------
    175 U1020							; The Data Fetcher Window Flag allows you to dual-purpose the first four
    176 U1020							; Data Fetchers.  The Window is not required when a Data Fetcher is used to
    177 U1020							; update a sprite's color.  The Flag will return $FF if it's within the window,
    178 U1020							; or 0 if it's not - this value can be used to control the display of the ball
    179 U1020							; and missiles. The Data Fetcher will NOT increment when reading the flag.
    180 U1020							;
    181 U1020							; psuedo code to point Data Fetcher 1 to the color data
    182 U1020							;	lda #<(ColorDataPosition - HowFarDownScreen)
    183 U1020							;	sta DF1LOW
    184 U1020							;	lda #>(ColorDataPosition - HowFarDownScreen)
    185 U1020							;	sta DF1HI
    186 U1020							;
    187 U1020							; set the window based on the missile's Y position and height (number of
    188 U1020							; scanlines to draw missile on)
    189 U1020							;	lda #<(ColorDataPosition + MissileYposition - 1)
    190 U1020							;	sta DF1TOP
    191 U1020							;	lda #<(ColorDataPosition + MissileYposition + MissileHeight)
    192 U1020							;	sta DF1BOT
    193 U1020							;
    194 U1020							; then in the kernel read the Data Fetcher and update the color, then read the
    195 U1020							; flag and update the missile
    196 U1020							;	LDA DF1DATA
    197 U1020							;	STA COLUP0
    198 U1020							;	LDA DF1FLAG
    199 U1020							;	STA ENAM0
    200 U1020							;----------------------------------------
    201 U1020		       00	   DF0FLAG    DS	1	; $20
    202 U1021		       00	   DF1FLAG    DS	1	; $21
    203 U1022		       00	   DF2FLAG    DS	1	; $22
    204 U1023		       00	   DF3FLAG    DS	1	; $23
    205 U1024
    206 U1024							;----------------------------------------
    207 U1024							; Reserved
    208 U1024							;----------------------------------------
    209 U1024		       00		      DS	1	; $24
    210 U1025		       00		      DS	1	; $25
    211 U1026		       00		      DS	1	; $26
    212 U1027		       00		      DS	1	; $27
    213 U1028
    214 U1028
    215 U1080 ????				      SEG.U	DPC_REGISTERS_WRITE
    216 U1028					      ORG	DPC_BASE_WRITE_ADDRESS
    217 U1028
    218 U1028							;****************************************
    219 U1028							; SECTION 2 - DPC+ Write Registers
    220 U1028							;****************************************
    221 U1028							;
    222 U1028							;----------------------------------------
    223 U1028							; Fractional Data Fetcher, Low Pointer
    224 U1028							;----------------------------------------
    225 U1028							; These are used in conjunction with DFxFRACHI to point a Fractional Data
    226 U1028							; Fetcher to the data to read.  For usage, see "Fractional Data Fetcher"
    227 U1028							; in SECTION 1.
    228 U1028							;----------------------------------------
    229 U1028		       00	   DF0FRACLOW DS	1	; $28
    230 U1029		       00	   DF1FRACLOW DS	1	; $29
    231 U102a		       00	   DF2FRACLOW DS	1	; $2A
    232 U102b		       00	   DF3FRACLOW DS	1	; $2B
    233 U102c		       00	   DF4FRACLOW DS	1	; $2C
    234 U102d		       00	   DF5FRACLOW DS	1	; $2D
    235 U102e		       00	   DF6FRACLOW DS	1	; $2E
    236 U102f		       00	   DF7FRACLOW DS	1	; $2F
    237 U1030
    238 U1030							;----------------------------------------
    239 U1030							; Fractional Data Fetcher, High Pointer
    240 U1030							;----------------------------------------
    241 U1030							; These are used in conjunction with DFxFRACLOW to point a Fractional Data
    242 U1030							; Fetcher to the data to read.  For usage, see "Fractional Data Fetcher"
    243 U1030							; in SECTION 1.
    244 U1030							;
    245 U1030							; NOTE: for only the lower 4 bits are used.
    246 U1030							;----------------------------------------
    247 U1030		       00	   DF0FRACHI  DS	1	; $30
    248 U1031		       00	   DF1FRACHI  DS	1	; $31
    249 U1032		       00	   DF2FRACHI  DS	1	; $32
    250 U1033		       00	   DF3FRACHI  DS	1	; $33
    251 U1034		       00	   DF4FRACHI  DS	1	; $34
    252 U1035		       00	   DF5FRACHI  DS	1	; $35
    253 U1036		       00	   DF6FRACHI  DS	1	; $36
    254 U1037		       00	   DF7FRACHI  DS	1	; $37
    255 U1038
    256 U1038							;----------------------------------------
    257 U1038							; Fractional Data Fetcher, Increment
    258 U1038							;----------------------------------------
    259 U1038							; These are used to set the increment amount for the Fractional Data Fetcher.
    260 U1038							; To increment pointer after every Xth read use int(256/X)
    261 U1038							; For usage, see "Fractional Data Fetcher" in SECTION 1.
    262 U1038							;----------------------------------------
    263 U1038		       00	   DF0FRACINC DS	1	; $38
    264 U1039		       00	   DF1FRACINC DS	1	; $39
    265 U103a		       00	   DF2FRACINC DS	1	; $3A
    266 U103b		       00	   DF3FRACINC DS	1	; $3B
    267 U103c		       00	   DF4FRACINC DS	1	; $3C
    268 U103d		       00	   DF5FRACINC DS	1	; $3D
    269 U103e		       00	   DF6FRACINC DS	1	; $3E
    270 U103f		       00	   DF7FRACINC DS	1	; $3F
    271 U1040
    272 U1040							;----------------------------------------
    273 U1040							; Data Fetcher, Window Top
    274 U1040							;----------------------------------------
    275 U1040							; These are used with DFxBOT to define the Data Fetcher Window
    276 U1040							; For usage, see "Data Fetcher, Windowed" in SECTION 1.
    277 U1040							;----------------------------------------
    278 U1040		       00	   DF0TOP     DS	1	; $40
    279 U1041		       00	   DF1TOP     DS	1	; $41
    280 U1042		       00	   DF2TOP     DS	1	; $42
    281 U1043		       00	   DF3TOP     DS	1	; $43
    282 U1044		       00	   DF4TOP     DS	1	; $44
    283 U1045		       00	   DF5TOP     DS	1	; $45
    284 U1046		       00	   DF6TOP     DS	1	; $46
    285 U1047		       00	   DF7TOP     DS	1	; $47
    286 U1048
    287 U1048							;----------------------------------------
    288 U1048							; Data Fetcher, Window Bottom
    289 U1048							;----------------------------------------
    290 U1048							; These are used with DFxTOP to define the Data Fetcher Window
    291 U1048							; For usage, see "Data Fetcher, Windowed" in SECTION 1.
    292 U1048							;----------------------------------------
    293 U1048		       00	   DF0BOT     DS	1	; $48
    294 U1049		       00	   DF1BOT     DS	1	; $49
    295 U104a		       00	   DF2BOT     DS	1	; $4A
    296 U104b		       00	   DF3BOT     DS	1	; $4B
    297 U104c		       00	   DF4BOT     DS	1	; $4C
    298 U104d		       00	   DF5BOT     DS	1	; $4D
    299 U104e		       00	   DF6BOT     DS	1	; $4E
    300 U104f		       00	   DF7BOT     DS	1	; $4F
    301 U1050
    302 U1050							;----------------------------------------
    303 U1050							; Data Fetcher, Low Pointer
    304 U1050							;----------------------------------------
    305 U1050							; These are used in conjunction with DFxHI to point a Data Fetcher to the data
    306 U1050							; to read.  For usage, see "Data Fetcher" in SECTION 1.
    307 U1050							;----------------------------------------
    308 U1050		       00	   DF0LOW     DS	1	; $50
    309 U1051		       00	   DF1LOW     DS	1	; $51
    310 U1052		       00	   DF2LOW     DS	1	; $52
    311 U1053		       00	   DF3LOW     DS	1	; $53
    312 U1054		       00	   DF4LOW     DS	1	; $54
    313 U1055		       00	   DF5LOW     DS	1	; $55
    314 U1056		       00	   DF6LOW     DS	1	; $56
    315 U1057		       00	   DF7LOW     DS	1	; $57
    316 U1058
    317 U1058							;----------------------------------------
    318 U1058							; Fast Fetch Mode
    319 U1058							;----------------------------------------
    320 U1058							; Fast Fetch Mode enables the fastest way to read DPC+ registers.  Normal
    321 U1058							; reads use LDA Absolute addressing (LDA DF0DATA) which takes 4 cycles to
    322 U1058							; process.  Fast Fetch Mode intercepts LDA Immediate addressing (LDA #<DF0DATA)
    323 U1058							; which takes only 2 cycles!  Only immediate values < $28 are intercepted
    324 U1058							;
    325 U1058							; set Fast Fetch Mode
    326 U1058							;	LDA #0
    327 U1058							;	STA FASTFETCH
    328 U1058							;
    329 U1058							; then use immediate mode to read the registers, takes just 5 cycles to update
    330 U1058							; any TIA register
    331 U1058							;
    332 U1058							;	LDA #<DF0DATA
    333 U1058							;	STA GRP0
    334 U1058							;
    335 U1058							; when done, turn off Fast Fetch Mode using any non-zero value
    336 U1058							;	LDA #$FF
    337 U1058							;	STA FASTFETCH
    338 U1058							;
    339 U1058							; NOTE: if you forget to turn off FASTFETCH mode, then code like this will not
    340 U1058							;	 work as you expect
    341 U1058							;	LDA #0	; returns a RANDOM NUMBER, not 0.
    342 U1058							;	STA COLUPF
    343 U1058							;----------------------------------------
    344 U1058		       00	   FASTFETCH  DS	1	; $58
    345 U1059
    346 U1059							;----------------------------------------
    347 U1059							; Function Support
    348 U1059							;----------------------------------------
    349 U1059							; Currently only Function 255 is defined, and it is used to call user
    350 U1059							; written ARM routines (or C code compiled for the ARM processor.)
    351 U1059							;
    352 U1059							; PARAMETER is not used by function 255, it may be used by future functions.
    353 U1059							;
    354 U1059							; call custom ARM routine
    355 U1059							;	LDA #$FF
    356 U1059							;	STA CALLFUNCTION
    357 U1059							;
    358 U1059							; A custom ARM demo will be released in the near future
    359 U1059							;----------------------------------------
    360 U1059		       00	   PARAMETER  DS	1	; $59
    361 U105a		       00	   CALLFUNCTION DS	1	; $5A
    362 U105b
    363 U105b							;----------------------------------------
    364 U105b							; Reserved
    365 U105b							;----------------------------------------
    366 U105b		       00		      DS	1	; $5B	 ; reserved
    367 U105c		       00		      DS	1	; $5C	 ; reserved
    368 U105d
    369 U105d							;----------------------------------------
    370 U105d							; Waveforms
    371 U105d							;----------------------------------------
    372 U105d							; Waveforms are 32 byte tables that define a waveform.  Waveforms must be 32
    373 U105d							; byte aligned, and can only be stored in the 4K Display Data Bank. You MUST
    374 U105d							; define an "OFF" waveform,  comprised of all zeros.  The sum of all waveforms
    375 U105d							; being played should be <= 15, so typically you'll use a maximum of 5 for any
    376 U105d							; given value.
    377 U105d							;
    378 U105d							; Valid values are 0-127 and point to the 4K Display Data bank.  The formula
    379 U105d							; (* & $1fff)/32 as shown below will calculate the value for you
    380 U105d							;
    381 U105d							;
    382 U105d							; example waveforms
    383 U105d							;	align 32		; forces the waveform to a 32 byte boundary
    384 U105d							;SOUND_OFF = (* & $1fff)/32	; calculates waveform pointer
    385 U105d							;	.byte 0,0,0,0,0,0,0,0
    386 U105d							;	.byte 0,0,0,0,0,0,0,0
    387 U105d							;	.byte 0,0,0,0,0,0,0,0
    388 U105d							;	.byte 0,0,0,0,0,0,0,0
    389 U105d							;
    390 U105d							;	align 32
    391 U105d							;SINE_WAVE = (* & $1fff)/32
    392 U105d							;	.byte 3,3,3,4,4,5,5,5
    393 U105d							;	.byte 5,5,5,5,4,4,3,3
    394 U105d							;	.byte 3,2,2,1,1,0,0,0
    395 U105d							;	.byte 0,0,0,0,1,1,2,2
    396 U105d							;
    397 U105d							; usage, set voice 0 to Sine Wave, set voice 1 & 2 off
    398 U105d							;	LDA #SINE_WAVE
    399 U105d							;	STA WAVEFORM0
    400 U105d							;	LDA #SOUND_OFF
    401 U105d							;	STA WAVEFORM1
    402 U105d							;	STA WAVEFORM2
    403 U105d							;----------------------------------------
    404 U105d		       00	   WAVEFORM0  DS	1	; $5D
    405 U105e		       00	   WAVEFORM1  DS	1	; $5E
    406 U105f		       00	   WAVEFORM2  DS	1	; $5F
    407 U1060
    408 U1060							;----------------------------------------
    409 U1060							; Data Fetcher Push (stack)
    410 U1060							;----------------------------------------
    411 U1060							; The Data Fetchers can also be used to update the contents of the 4K
    412 U1060							; Display Data bank.  Point the Data Fetcher to the data to change,
    413 U1060							; then Push to it.  The Data Fetcher's pointer will be decremented BEFORE
    414 U1060							; the data is written.
    415 U1060							;
    416 U1060							; point Data Fetcher 1 to the sprite data
    417 U1060							;	lda #<DisplayData
    418 U1060							;	sta DF1LOW
    419 U1060							;	lda #>DisplayData
    420 U1060							;	sta DF1HI
    421 U1060							;
    422 U1060							; then update it
    423 U1060							;	LDA #$FF
    424 U1060							;	STA DF1PUSH ; changes data at DisplayData - 1
    425 U1060							;	LDA #$81
    426 U1060							;	STA DF1OUSH ; changes data at DisplayData - 2
    427 U1060							;----------------------------------------
    428 U1060		       00	   DF0PUSH    DS	1	; $60
    429 U1061		       00	   DF1PUSH    DS	1	; $61
    430 U1062		       00	   DF2PUSH    DS	1	; $62
    431 U1063		       00	   DF3PUSH    DS	1	; $63
    432 U1064		       00	   DF4PUSH    DS	1	; $64
    433 U1065		       00	   DF5PUSH    DS	1	; $65
    434 U1066		       00	   DF6PUSH    DS	1	; $66
    435 U1067		       00	   DF7PUSH    DS	1	; $67
    436 U1068
    437 U1068							;----------------------------------------
    438 U1068							; Data Fetcher, High Pointer
    439 U1068							;----------------------------------------
    440 U1068							; These are used in conjunction with DFxLOW to point a Data Fetcher to the data
    441 U1068							; to read.  For usage, see "Data Fetcher" in SECTION 1.
    442 U1068							;----------------------------------------
    443 U1068		       00	   DF0HI      DS	1	; $68
    444 U1069		       00	   DF1HI      DS	1	; $69
    445 U106a		       00	   DF2HI      DS	1	; $6A
    446 U106b		       00	   DF3HI      DS	1	; $6B
    447 U106c		       00	   DF4HI      DS	1	; $6C
    448 U106d		       00	   DF5HI      DS	1	; $6D
    449 U106e		       00	   DF6HI      DS	1	; $6E
    450 U106f		       00	   DF7HI      DS	1	; $6F
    451 U1070
    452 U1070							;----------------------------------------
    453 U1070							; Random Number Initialization
    454 U1070							;----------------------------------------
    455 U1070							; The random number generate defaults to a value that spells out DPC+.
    456 U1070							; Store any value to RRESET to set the random number back to DPC+, or you
    457 U1070							; can use RWRITE0-3 to change the 32 bit value to anything you desire.
    458 U1070							;
    459 U1070							; reset random number
    460 U1070							;	LDA #0
    461 U1070							;	STA RRESET
    462 U1070							;
    463 U1070							; set a specific random number (spells out 2600)
    464 U1070							;	LDA #$32
    465 U1070							;	STA RWRITE0
    466 U1070							;	LDA #$36
    467 U1070							;	STA RWRITE1
    468 U1070							;	LDA #$30
    469 U1070							;	STA RWRITE2
    470 U1070							;	STA RWRITE3
    471 U1070							;
    472 U1070							; NOTE: do not set all 4 bytes to 0, as that will disable the generator.
    473 U1070							;----------------------------------------
    474 U1070		       00	   RRESET     DS	1	; $70
    475 U1071		       00	   RWRITE0    DS	1	; $71
    476 U1072		       00	   RWRITE1    DS	1	; $72
    477 U1073		       00	   RWRITE2    DS	1	; $73
    478 U1074		       00	   RWRITE3    DS	1	; $74
    479 U1075
    480 U1075							;----------------------------------------
    481 U1075							; Notes
    482 U1075							;----------------------------------------
    483 U1075							; These are used to select a value from the frequency table to play.
    484 U1075							; The default table, store in DPC_frequencies.h, only defines frequencies
    485 U1075							; for 1-88, which cover the keys of a piano.  You are free to add additional
    486 U1075							; frequencies from 88-255.  Piano keys are defined at the end of this file
    487 U1075							;
    488 U1075							; set voice 0 to middle C
    489 U1075							;	LDA #C4
    490 U1075							;	STA NOTE0
    491 U1075							;
    492 U1075							; Note: if you are using ARM USER CODE then you can only use notes to 128.
    493 U1075							;----------------------------------------
    494 U1075		       00	   NOTE0      DS	1	; $75
    495 U1076		       00	   NOTE1      DS	1	; $76
    496 U1077		       00	   NOTE2      DS	1	; $77
    497 U1078
    498 U1078							;----------------------------------------
    499 U1078							; Data Fetcher Write (queue)
    500 U1078							;----------------------------------------
    501 U1078							; The Data Fetchers can also be used to update the contents of the 4K
    502 U1078							; Display Data bank.  Point the Data Fetcher to the data to change,
    503 U1078							; then Write to it  The Data Fetcher's pointer will be incremented AFTER
    504 U1078							; the data is written.
    505 U1078							;
    506 U1078							; point Data Fetcher 1 to the sprite data
    507 U1078							;	lda #<SpriteData
    508 U1078							;	sta DF1LOW
    509 U1078							;	lda #>SpriteData
    510 U1078							;	sta DF1HI
    511 U1078							;
    512 U1078							; then update it
    513 U1078							;	LDA #$FF
    514 U1078							;	STA DF1WRITE ; changes data at SpriteData
    515 U1078							;	LDA #$81
    516 U1078							;	STA DF1WRITE ; changes data at SpriteData + 1
    517 U1078							;----------------------------------------
    518 U1078		       00	   DF0WRITE   DS	1	; $78
    519 U1079		       00	   DF1WRITE   DS	1	; $79
    520 U107a		       00	   DF2WRITE   DS	1	; $7A
    521 U107b		       00	   DF3WRITE   DS	1	; $7B
    522 U107c		       00	   DF4WRITE   DS	1	; $7C
    523 U107d		       00	   DF5WRITE   DS	1	; $7D
    524 U107e		       00	   DF6WRITE   DS	1	; $7E
    525 U107f		       00	   DF7WRITE   DS	1	; $7F
    526 U1080
    527 U1080							;-------------------------------------------------------------------------------
    528 U1080							; The following required for back-compatibility with code which does not use
    529 U1080							; segments.
    530 U1080
    531  8400 ????				      SEG
------- FILE C:\Users\afloc\Source\Repos\life2600\bin\life.bas.asm
------- FILE DPCplusbB.h LEVEL 2 PASS 3
      0  8400 ????				      include	"DPCplusbB.h"
      1 U00f5 ????				      SEG.U	vars
      2 U0080					      org	$80
      3 U0080		       00	   player0x   ds	1
      4 U0081		       00	   topP1x     ds	1
      5 U0082		       00	   missile0x  ds	1
      6 U0083		       00	   missile1x  ds	1
      7 U0084		       00	   ballx      ds	1
      8 U0085
      9 U0085		       00 00 00 00*SpriteGfxIndex ds	9
     10 U008e
     11 U008e		       00	   spritedisplay ds	1
     12 U008f
     13 U008f		       00	   player0xcoll ds	1	; to detect p0x colls
     14 U0090		       00	   NewSpriteX ds	1	;		X position
     15 U0090		       00 90	   player1x   =	NewSpriteX
     16 U0091		       00	   player2x   ds	1
     17 U0092		       00	   player3x   ds	1
     18 U0093		       00	   player4x   ds	1
     19 U0094		       00	   player5x   ds	1
     20 U0095		       00	   player6x   ds	1
     21 U0096		       00	   player7x   ds	1
     22 U0097		       00	   player8x   ds	1
     23 U0098		       00	   player9x   ds	1
     24 U0099
     25 U0099		       00	   player0y   ds	1
     26 U009a		       00	   NewSpriteY ds	1	;		Y position
     27 U009a		       00 9a	   player1y   =	NewSpriteY
     28 U009b		       00	   player2y   ds	1
     29 U009c		       00	   player3y   ds	1
     30 U009d		       00	   player4y   ds	1
     31 U009e		       00	   player5y   ds	1
     32 U009f		       00	   player6y   ds	1
     33 U00a0		       00	   player7y   ds	1
     34 U00a1		       00	   player8y   ds	1
     35 U00a2		       00	   player9y   ds	1
     36 U00a3
     37 U00a3		       00 00	   player0color ds	2
     38 U00a5
     39 U00a5		       00	   player0height ds	1
     40 U00a6		       00	   player1height ds	1
     41 U00a7		       00	   player2height ds	1
     42 U00a8		       00	   player3height ds	1
     43 U00a9		       00	   player4height ds	1
     44 U00aa		       00	   player5height ds	1
     45 U00ab		       00	   player6height ds	1
     46 U00ac		       00	   player7height ds	1
     47 U00ad		       00	   player8height ds	1
     48 U00ae		       00	   player9height ds	1
     49 U00af
     50 U00af		       00	   _NUSIZ1    ds	1
     51 U00b0		       00	   NUSIZ2     ds	1
     52 U00b1		       00	   NUSIZ3     ds	1
     53 U00b2		       00	   NUSIZ4     ds	1
     54 U00b3		       00	   NUSIZ5     ds	1
     55 U00b4		       00	   NUSIZ6     ds	1
     56 U00b5		       00	   NUSIZ7     ds	1
     57 U00b6		       00	   NUSIZ8     ds	1
     58 U00b7		       00	   NUSIZ9     ds	1
     59 U00b8
     60 U00b8		       00 00 00    score      ds	3
     61 U00bb		       00	   COLUM0     ds	1
     62 U00bc		       00	   COLUM1     ds	1
     63 U00bd		       00	   player0pointerlo ds	1
     64 U00be		       00	   player0pointerhi ds	1
     65 U00bf
     66 U00bf		       00 85	   RAMcopybegin =	SpriteGfxIndex
     67 U00bf		       00 3a	   RAMcopylength =	*-RAMcopybegin
     68 U00bf
     69 U00bf		       00	   missile0y  ds	1
     70 U00c0		       00	   missile1y  ds	1
     71 U00c1		       00	   bally      ds	1
     72 U00c2
     73 U00c2		       00	   missile0height ds	1
     74 U00c3		       00	   missile1height ds	1
     75 U00c4		       00	   ballheight ds	1
     76 U00c5
     77 U00c5		       00	   statusbarlength ds	1	; needed?
     78 U00c5		       00 c5	   aux3       =	statusbarlength
     79 U00c6
     80 U00c6		       00	   lifecolor  ds	1
     81 U00c6		       00 c6	   pfscorecolor =	lifecolor
     82 U00c7		       00	   aux4       ds	1
     83 U00c8
     84 U00c8		       00	   lifepointer ds	1
     85 U00c9		       00	   lives      ds	1
     86 U00c9		       00 c8	   pfscore1   =	lifepointer
     87 U00c9		       00 c9	   pfscore2   =	lives
     88 U00c9		       00 c8	   aux5       =	pfscore1
     89 U00c9		       00 c9	   aux6       =	pfscore2
     90 U00ca
     91 U00ca		       00	   playfieldpos ds	1
     92 U00cb
     93 U00cb		       00	   temp1      ds	1	; used in sprite flickering
     94 U00cc		       00	   temp2      ds	1	;are obliterated when drawscreen is called.
     95 U00cd		       00	   temp3      ds	1
     96 U00ce		       00	   temp4      ds	1
     97 U00cf		       00	   temp5      ds	1
     98 U00d0		       00	   temp6      ds	1
     99 U00d0		       00 81	   temp7      =	topP1x	; This is used to aid in bankswitching
    100 U00d1
    101 U00d1		       00	   A	      ds	1
    102 U00d1		       00 d1	   a	      =	A
    103 U00d2		       00	   B	      ds	1
    104 U00d2		       00 d2	   b	      =	B
    105 U00d3		       00	   C	      ds	1
    106 U00d3		       00 d3	   c	      =	C
    107 U00d4		       00	   D	      ds	1
    108 U00d4		       00 d4	   d	      =	D
    109 U00d5		       00	   E	      ds	1
    110 U00d5		       00 d5	   e	      =	E
    111 U00d6		       00	   F	      ds	1
    112 U00d6		       00 d6	   f	      =	F
    113 U00d7		       00	   G	      ds	1
    114 U00d7		       00 d7	   g	      =	G
    115 U00d8		       00	   H	      ds	1
    116 U00d8		       00 d8	   h	      =	H
    117 U00d9		       00	   I	      ds	1
    118 U00d9		       00 d9	   i	      =	I
    119 U00da		       00	   J	      ds	1
    120 U00da		       00 da	   j	      =	J
    121 U00db		       00	   K	      ds	1
    122 U00db		       00 db	   k	      =	K
    123 U00dc		       00	   L	      ds	1
    124 U00dc		       00 dc	   l	      =	L
    125 U00dd		       00	   M	      ds	1
    126 U00dd		       00 dd	   m	      =	M
    127 U00de		       00	   N	      ds	1
    128 U00de		       00 de	   n	      =	N
    129 U00df		       00	   O	      ds	1
    130 U00df		       00 df	   o	      =	O
    131 U00e0		       00	   P	      ds	1
    132 U00e0		       00 e0	   p	      =	P
    133 U00e1		       00	   Q	      ds	1
    134 U00e1		       00 e1	   q	      =	Q
    135 U00e2		       00	   R	      ds	1
    136 U00e2		       00 e2	   r	      =	R
    137 U00e3		       00	   S	      ds	1
    138 U00e3		       00 e3	   s	      =	S
    139 U00e4		       00	   T	      ds	1
    140 U00e4		       00 e4	   t	      =	T
    141 U00e5		       00	   U	      ds	1
    142 U00e5		       00 e5	   u	      =	U
    143 U00e6		       00	   V	      ds	1
    144 U00e6		       00 e6	   v	      =	V
    145 U00e7		       00	   W	      ds	1
    146 U00e7		       00 e7	   w	      =	W
    147 U00e8		       00	   X	      ds	1
    148 U00e8		       00 e8	   x	      =	X
    149 U00e9		       00	   Y	      ds	1
    150 U00e9		       00 e9	   y	      =	Y
    151 U00ea		       00	   Z	      ds	1
    152 U00ea		       00 ea	   z	      =	Z
    153 U00eb		       00	   scorecolor ds	1
    154 U00ec
    155 U00ec		       00	   var0       ds	1
    156 U00ed		       00	   var1       ds	1
    157 U00ee		       00	   var2       ds	1
    158 U00ef		       00	   var3       ds	1
    159 U00f0		       00	   var4       ds	1
    160 U00f1		       00	   var5       ds	1
    161 U00f2		       00	   var6       ds	1
    162 U00f3		       00	   var7       ds	1
    163 U00f4		       00	   var8       ds	1
    164 U00f5
 free ram: 0
    165 U00f5					      echo	"free ram:",($f5-*)d
    166 U00f5
    167 U00f5		       00 f6	   stack1     =	$f6
    168 U00f5		       00 f7	   stack2     =	$f7
    169 U00f5		       00 f8	   stack3     =	$f8
    170 U00f5		       00 f9	   stack4     =	$f9
    171 U00f5							; the stack bytes above may be used in the kernel
    172 U00f5							; stack = F6-F7, F8-F9, FA-FB, FC-FD, FE-FF
    173 U00f5
    174 U00f5					      MAC	return
    175 U00f5					      ifnconst	bankswitch
    176 U00f5					      rts
    177 U00f5					      else
    178 U00f5					      jmp	BS_return
    179 U00f5					      endif
    180 U00f5					      ENDM		; auto-return from either a regular or bankswitched module
    181  8400 ????				      seg
    182  8400 ????	       10 00	   rand       =	RANDOM0NEXT
    183  8400 ????	       00 d3	   KERNEL_LINES =	178*76/64	; warning: not all values will work
    184  8400 ????	       00 a7	   OVERSCAN_LINES =	128+33*76/64	; again, not all values work
    185  8400 ????	       d1 a4	   C_function =	FETCHER_BEGIN
    186  8400 ????	       d1 a8	   CcodeData  =	C_function + 4
    187  8400 ????	       d1 e2	   playerpointers =	CcodeData + RAMcopylength
    188  8400 ????	       d2 08	   P1GFX      =	playerpointers + 38
    189  8400 ????	       d3 08	   P1COLOR    =	P1GFX + 256
    190  8400 ????	       d4 08	   P0GFX      =	P1COLOR + 256
    191  8400 ????	       d5 08	   P0COLOR    =	P0GFX + 256
    192  8400 ????	       d6 08	   PF1L       =	P0COLOR + 256
    193  8400 ????	       d7 08	   PF2L       =	PF1L + 256
    194  8400 ????	       d8 08	   PF1R       =	PF2L + 256
    195  8400 ????	       d9 08	   PF2R       =	PF1R + 256
    196  8400 ????	       da 08	   PFCOLS     =	PF2R + 256
    197  8400 ????	       db 08	   JUMPTABLELO =	PFCOLS + 256
    198  8400 ????	       db 14	   JUMPTABLEHI =	JUMPTABLELO + 12
    199  8400 ????	       db 20	   P1HMP      =	JUMPTABLEHI + 12
    200  8400 ????	       db 2d	   P1SKIP     =	P1HMP + 13
    201  8400 ????	       db 39	   NUSIZREFP  =	P1SKIP + 12
    202  8400 ????	       db 45	   scoredata  =	NUSIZREFP + 12
    203  8400 ????	       db a5	   BKCOLS     =	scoredata + 96
    204  8400 ????	       dc a5	   STACKbegin =	BKCOLS + 256
    205  8400 ????	       dd a5	   USERSTACK  =	STACKbegin + 256	; stack starts here and goes down!!!!
 DPC free RAM= 603
    206  8400 ????				      echo	"DPC free RAM=",($1000-(USERSTACK&$0FFF))d
------- FILE C:\Users\afloc\Source\Repos\life2600\bin\life.bas.asm
------- FILE 2600basic_variable_redefs.h LEVEL 2 PASS 3
      0  8400 ????				      include	"2600basic_variable_redefs.h"
      1  8400 ????						; This file contains variable mapping and other information for the current project.
      2  8400 ????
      3  8400 ????	       00 20	   bscode_length =	32
      4  8400 ????	       00 d6	   drawCounter =	f
      5  8400 ????
      6  8400 ????	       00 d5	   tmp	      =	e
      7  8400 ????
      8  8400 ????	       00 d4	   chkY       =	d
      9  8400 ????
     10  8400 ????	       00 d3	   chkX       =	c
     11  8400 ????
     12  8400 ????	       00 d2	   neighbors  =	b
     13  8400 ????
     14  8400 ????	       00 d1	   stackCounter =	a
     15  8400 ????
     16  8400 ????	       00 2b	   vblank_time =	43
     17  8400 ????	       00 25	   overscan_time =	37
     18  8400 ????	       00 07	   bs_mask    =	7
     19  8400 ????	       00 1c	   bankswitch =	28
     20  8400 ????	       1f f6	   bankswitch_hotspot =	$1FF6
     21  8400 ????	       00 02	   multisprite =	2
------- FILE C:\Users\afloc\Source\Repos\life2600\bin\life.bas.asm
      7  0400					      ORG	$400
      8  0400					      RORG	$0
      9  0400					      incbin	DPCplus.arm
     10  1000					      ORG	$1000
     11  1000					      RORG	$1000
     12  1000					      incbin	custom/bin/custom2.bin
     13  1894							; assume custom2.bin > 128 bytes
     14  1894							; repeat $80
     15  1894							; .byte 0
     16  1894							; repend
     17  1894							; feel free to modify the score graphics - just keep each digit 8 high
     18  1894							; and keep the conditional compilation stuff intact
     19  1894				  -	      ifconst	ROM2k
     20  1894				  -	      ORG	$F7AC-8
     21  1894					      else
     22  1894					      ifconst	bankswitch
     23  1894				  -	      if	bankswitch == 8
     24  1894				  -	      ORG	$2F94-bscode_length
     25  1894				  -	      RORG	$FF94-bscode_length
     26  1894					      endif
     27  1894				  -	      if	bankswitch == 16
     28  1894				  -	      ORG	$4F94-bscode_length
     29  1894				  -	      RORG	$FF94-bscode_length
     30  1894					      endif
     31  1894				  -	      if	bankswitch == 32
     32  1894				  -	      ORG	$8F94-bscode_length
     33  1894				  -	      RORG	$FF94-bscode_length
     34  1894					      endif
     35  1894				  -	      if	bankswitch == 64
     36  1894				  -	      ORG	$10F80-bscode_length
     37  1894				  -	      RORG	$1FF80-bscode_length
     38  1894					      endif
     39  1894				  -	      else
     40  1894				  -	      ORG	$FF9C
     41  1894					      endif
     42  1894					      endif
     43  1894
     44  1894							; font equates
     45  1894		       00 01	   .21stcentury =	1
     46  1894		       00 02	   alarmclock =	2
     47  1894		       00 03	   handwritten =	3
     48  1894		       00 04	   interrupted =	4
     49  1894		       00 05	   retroputer =	5
     50  1894		       00 06	   whimsey    =	6
     51  1894		       00 07	   tiny       =	7
     52  1894
     53  1894				   scoretable
     54  1894
     55  1894				  -	      ifconst	font
     56  1894				  -	      if	font == .21stcentury
     57  1894				  -	      include	"score_graphics.asm.21stcentury"
     58  1894				  -	      endif
     59  1894				  -	      if	font == alarmclock
     60  1894				  -	      include	"score_graphics.asm.alarmclock"
     61  1894				  -	      endif
     62  1894				  -	      if	font == handwritten
     63  1894				  -	      include	"score_graphics.asm.handwritten"
     64  1894				  -	      endif
     65  1894				  -	      if	font == interrupted
     66  1894				  -	      include	"score_graphics.asm.interrupted"
     67  1894				  -	      endif
     68  1894				  -	      if	font == retroputer
     69  1894				  -	      include	"score_graphics.asm.retroputer"
     70  1894				  -	      endif
     71  1894				  -	      if	font == whimsey
     72  1894				  -	      include	"score_graphics.asm.whimsey"
     73  1894				  -	      endif
     74  1894				  -	      if	font == tiny
     75  1894				  -	      include	"score_graphics.asm.tiny"
     76  1894				  -	      endif
     77  1894					      else		; default font
     78  1894
     79  1894		       3c		      .byte.b	%00111100
     80  1895		       66		      .byte.b	%01100110
     81  1896		       66		      .byte.b	%01100110
     82  1897		       66		      .byte.b	%01100110
     83  1898		       66		      .byte.b	%01100110
     84  1899		       66		      .byte.b	%01100110
     85  189a		       66		      .byte.b	%01100110
     86  189b		       3c		      .byte.b	%00111100
     87  189c
     88  189c		       7e		      .byte.b	%01111110
     89  189d		       18		      .byte.b	%00011000
     90  189e		       18		      .byte.b	%00011000
     91  189f		       18		      .byte.b	%00011000
     92  18a0		       18		      .byte.b	%00011000
     93  18a1		       38		      .byte.b	%00111000
     94  18a2		       18		      .byte.b	%00011000
     95  18a3		       08		      .byte.b	%00001000
     96  18a4
     97  18a4		       7e		      .byte.b	%01111110
     98  18a5		       60		      .byte.b	%01100000
     99  18a6		       60		      .byte.b	%01100000
    100  18a7		       3c		      .byte.b	%00111100
    101  18a8		       06		      .byte.b	%00000110
    102  18a9		       06		      .byte.b	%00000110
    103  18aa		       46		      .byte.b	%01000110
    104  18ab		       3c		      .byte.b	%00111100
    105  18ac
    106  18ac		       3c		      .byte.b	%00111100
    107  18ad		       46		      .byte.b	%01000110
    108  18ae		       06		      .byte.b	%00000110
    109  18af		       06		      .byte.b	%00000110
    110  18b0		       1c		      .byte.b	%00011100
    111  18b1		       06		      .byte.b	%00000110
    112  18b2		       46		      .byte.b	%01000110
    113  18b3		       3c		      .byte.b	%00111100
    114  18b4
    115  18b4		       0c		      .byte.b	%00001100
    116  18b5		       0c		      .byte.b	%00001100
    117  18b6		       7e		      .byte.b	%01111110
    118  18b7		       4c		      .byte.b	%01001100
    119  18b8		       4c		      .byte.b	%01001100
    120  18b9		       2c		      .byte.b	%00101100
    121  18ba		       1c		      .byte.b	%00011100
    122  18bb		       0c		      .byte.b	%00001100
    123  18bc
    124  18bc		       3c		      .byte.b	%00111100
    125  18bd		       46		      .byte.b	%01000110
    126  18be		       06		      .byte.b	%00000110
    127  18bf		       06		      .byte.b	%00000110
    128  18c0		       3c		      .byte.b	%00111100
    129  18c1		       60		      .byte.b	%01100000
    130  18c2		       60		      .byte.b	%01100000
    131  18c3		       7e		      .byte.b	%01111110
    132  18c4
    133  18c4		       3c		      .byte.b	%00111100
    134  18c5		       66		      .byte.b	%01100110
    135  18c6		       66		      .byte.b	%01100110
    136  18c7		       66		      .byte.b	%01100110
    137  18c8		       7c		      .byte.b	%01111100
    138  18c9		       60		      .byte.b	%01100000
    139  18ca		       62		      .byte.b	%01100010
    140  18cb		       3c		      .byte.b	%00111100
    141  18cc
    142  18cc		       30		      .byte.b	%00110000
    143  18cd		       30		      .byte.b	%00110000
    144  18ce		       30		      .byte.b	%00110000
    145  18cf		       18		      .byte.b	%00011000
    146  18d0		       0c		      .byte.b	%00001100
    147  18d1		       06		      .byte.b	%00000110
    148  18d2		       42		      .byte.b	%01000010
    149  18d3		       3e		      .byte.b	%00111110
    150  18d4
    151  18d4		       3c		      .byte.b	%00111100
    152  18d5		       66		      .byte.b	%01100110
    153  18d6		       66		      .byte.b	%01100110
    154  18d7		       66		      .byte.b	%01100110
    155  18d8		       3c		      .byte.b	%00111100
    156  18d9		       66		      .byte.b	%01100110
    157  18da		       66		      .byte.b	%01100110
    158  18db		       3c		      .byte.b	%00111100
    159  18dc
    160  18dc		       3c		      .byte.b	%00111100
    161  18dd		       46		      .byte.b	%01000110
    162  18de		       06		      .byte.b	%00000110
    163  18df		       3e		      .byte.b	%00111110
    164  18e0		       66		      .byte.b	%01100110
    165  18e1		       66		      .byte.b	%01100110
    166  18e2		       66		      .byte.b	%01100110
    167  18e3		       3c		      .byte.b	%00111100
    168  18e4
    169  18e4					      ifnconst	DPC_kernel_options
    170  18e4
    171  18e4		       00		      .byte.b	%00000000
    172  18e5		       00		      .byte.b	%00000000
    173  18e6		       00		      .byte.b	%00000000
    174  18e7		       00		      .byte.b	%00000000
    175  18e8		       00		      .byte.b	%00000000
    176  18e9		       00		      .byte.b	%00000000
    177  18ea		       00		      .byte.b	%00000000
    178  18eb		       00		      .byte.b	%00000000
    179  18ec
    180  18ec					      endif
    181  18ec
    182  18ec					      endif
    183  18ec
    184  18ec				  -	      ifconst	ROM2k
    185  18ec				  -	      ORG	$F7FC
    186  18ec					      else
    187  18ec					      ifconst	bankswitch
    188  18ec				  -	      if	bankswitch == 8
    189  18ec				  -	      ORG	$2FF4-bscode_length
    190  18ec				  -	      RORG	$FFF4-bscode_length
    191  18ec					      endif
    192  18ec				  -	      if	bankswitch == 16
    193  18ec				  -	      ORG	$4FF4-bscode_length
    194  18ec				  -	      RORG	$FFF4-bscode_length
    195  18ec					      endif
    196  18ec				  -	      if	bankswitch == 32
    197  18ec				  -	      ORG	$8FF4-bscode_length
    198  18ec				  -	      RORG	$FFF4-bscode_length
    199  18ec					      endif
    200  18ec				  -	      if	bankswitch == 64
    201  18ec				  -	      ORG	$10FE0-bscode_length
    202  18ec				  -	      RORG	$1FFE0-bscode_length
    203  18ec					      endif
    204  18ec				  -	      else
    205  18ec				  -	      ORG	$FFFC
    206  18ec					      endif
    207  18ec					      endif
    208  18ec				   start
    209  18ec		       78		      sei
    210  18ed		       d8		      cld
    211  18ee		       a0 00		      ldy	#0
    212  18f0		       a5 d0		      lda	$D0
    213  18f2		       c9 2c		      cmp	#$2C	;check RAM location #1
    214  18f4		       d0 07		      bne	MachineIs2600
    215  18f6		       a5 d1		      lda	$D1
    216  18f8		       c9 a9		      cmp	#$A9	;check RAM location #2
    217  18fa		       d0 01		      bne	MachineIs2600
    218  18fc		       88		      dey
    219  18fd				   MachineIs2600
    220  18fd		       a2 00		      ldx	#0
    221  18ff		       8a		      txa
    222  1900				   clearmem
    223  1900		       e8		      inx
    224  1901		       9a		      txs
    225  1902		       48		      pha
    226  1903		       d0 fb		      bne	clearmem
    227  1905		       84 cb		      sty	temp1
    228  1907		       a2 08		      ldx	#8
    229  1909		       86 ca		      stx	playfieldpos
    230  190b		       8e 58 10 	      stx	FASTFETCH
    231  190e		       a2 08		      ldx	#8
    232  1910		       a9 e0		      lda	#224
    233  1912				   inityloop
    234  1912		       95 9a		      sta	player1y,x
    235  1914		       ca		      dex
    236  1915		       10 fb		      bpl	inityloop
    237  1917
    238  1917		       a9 01		      lda	#1
    239  1919		       85 0a		      sta	CTRLPF
    240  191b		       ad 84 02 	      lda	INTIM
    241  191e		       8d 71 10 	      sta	RWRITE0
    242  1921		       a9 00		      lda	#0
    243  1923		       8d 38 10 	      STA	DF0FRACINC
    244  1926		       8d 39 10 	      STA	DF1FRACINC
    245  1929		       8d 3a 10 	      STA	DF2FRACINC
    246  192c		       8d 3b 10 	      STA	DF3FRACINC
    247  192f		       8d 3c 10 	      STA	DF4FRACINC
    248  1932		       8d 3e 10 	      STA	DF6FRACINC
    249  1935		       a9 a5		      lda	#<USERSTACK
    250  1937		       8d 57 10 	      STA	DF7LOW
    251  193a		       a9 0d		      lda	#(>USERSTACK) & $0F
    252  193c		       8d 6f 10 	      STA	DF7HI
    253  193f		       a9 ff		      lda	#255
    254  1941		       8d 5a 10 	      sta	CALLFUNCTION	; zero-fill fetcher
    255  1944
    256  1944		       a9 1f		      lda	#>(game-1)
    257  1946		       48		      pha
    258  1947		       a9 8f		      lda	#<(game-1)
    259  1949		       48		      pha
    260  194a		       48		      pha
    261  194b		       48		      pha
    262  194c		       a2 01		      ldx	#1
    263  194e		       4c ee df 	      jmp	BS_jsr
    264  1951				   drawscreen
    265  1951		       a9 01		      lda	#1
    266  1953		       85 2c		      sta	CXCLR
    267  1955		       85 09		      sta	COLUBK	; REVENG - don't start with the lastline color
    268  1957
    269  1957				   fufu
    270  1957		       ad 84 02 	      lda	INTIM
    271  195a		       30 fb		      bmi	fufu
    272  195c
      0  195c					      VERTICAL_SYNC
      1  195c		       a9 02		      LDA	#$02
      2  195e		       85 02		      STA	WSYNC
      3  1960		       85 00		      STA	VSYNC
      4  1962		       85 02		      STA	WSYNC
      5  1964		       85 02		      STA	WSYNC
      6  1966		       4a		      LSR
      7  1967		       85 02		      STA	WSYNC
      8  1969		       85 00		      STA	VSYNC
    274  196b
    275  196b		       a9 a9		      lda	#41+128	;was 37 - do more w/c code
    276  196d		       8d 96 02 	      sta	TIM64T
    277  1970
    278  1970							; adjust for pfpos?
    279  1970
    280  1970							; set zero to properly enter C code
    281  1970		       a9 a4		      lda	#<C_function
    282  1972		       8d 50 10 	      sta	DF0LOW
    283  1975		       a9 01		      lda	#(>C_function) & $0F
    284  1977		       8d 68 10 	      sta	DF0HI
    285  197a		       a9 00		      lda	#0
    286  197c		       8d 78 10 	      sta	DF0WRITE
    287  197f
    288  197f							; REVENG - pass the number of vsprites we want...
    289  197f					      ifnconst	dpcspritemax
    290  197f		       a9 09		      lda	#9
    291  1981				  -	      else
    292  1981				  -	      lda	#dpcspritemax
    293  1981					      endif
    294  1981		       8d 78 10 	      sta	DF0WRITE
    295  1984
    296  1984		       a5 80		      lda	player0x
    297  1986		       85 8f		      sta	player0xcoll	; detect p0x colls
    298  1988
    299  1988							; copy RAM to fetcher for C-code
    300  1988		       a9 e2		      lda	#<(CcodeData + RAMcopylength)
    301  198a		       8d 50 10 	      sta	DF0LOW
    302  198d		       a9 01		      lda	#(>(CcodeData + RAMcopylength)) & $0F
    303  198f		       8d 68 10 	      sta	DF0HI
    304  1992		       a2 39		      ldx	#RAMcopylength-1
    305  1994				   copy2fetcherloop
    306  1994		       b5 85		      lda	RAMcopybegin,x
    307  1996		       8d 60 10 	      sta	DF0PUSH
    308  1999		       ca		      dex
    309  199a		       10 f8		      bpl	copy2fetcherloop
    310  199c
    311  199c		       a9 ff		      lda	#255
    312  199e		       8d 5a 10 	      sta	CALLFUNCTION
    313  19a1
    314  19a1							; copy modified data back (just need first 6 bytes, which is sprite sort data)
    315  19a1		       a2 ed		      ldx	#256-19
    316  19a3				   copyfromfetcherloop
    317  19a3		       ad 08 10 	      lda	DF0DATA
    318  19a6		       95 98		      sta	RAMcopybegin+19,x
    319  19a8		       e8		      inx
    320  19a9		       30 f8		      bmi	copyfromfetcherloop
    321  19ab
    322  19ab		       20 39 1e 	      jsr	kernel_setup
    323  19ae		       85 02		      sta	WSYNC
    324  19b0		       a0 80		      ldy	#$80
    325  19b2		       84 20		      sty	HMP0
    326  19b4		       84 21		      sty	HMP1
    327  19b6		       84 22		      sty	HMM0
    328  19b8		       84 23		      sty	HMM1
    329  19ba		       84 24		      sty	HMBL
    330  19bc
    331  19bc							; run possible vblank bB code
    332  19bc				  -	      ifconst	vblank_bB_code
    333  19bc				  -	      jsr	vblank_bB_code
    334  19bc					      endif
    335  19bc
    336  19bc		       20 01 1d 	      jsr	set_fetchers
    337  19bf
    338  19bf		       a2 07		      ldx	#7
    339  19c1				   setloopfrac
    340  19c1		       bd 7c 1d 	      lda	dffraclow,x
    341  19c4		       9d 28 10 	      sta	DF0FRACLOW,x
    342  19c7		       bd 84 1d 	      lda	dffrachi,x
    343  19ca		       9d 30 10 	      sta	DF0FRACHI,x
    344  19cd		       ca		      dex
    345  19ce		       10 f1		      bpl	setloopfrac
    346  19d0							; lda #255
    347  19d0		       8e 3d 10 	      STx	DF5FRACINC	; x=255 right now
    348  19d3		       8e 3f 10 	      STx	DF7FRACINC
    349  19d6		       ad 1d 10 	      lda	DF5FRACDATA	; priming read
    350  19d9		       ad 1f 10 	      lda	DF7FRACDATA	; priming read
    351  19dc
    352  19dc		       a6 85		      ldx	SpriteGfxIndex
    353  19de		       b5 af		      lda	_NUSIZ1,x	; top NUSIZ/REFP
    354  19e0		       85 05		      sta	NUSIZ1
    355  19e2		       85 0c		      sta	REFP1
    356  19e4
    357  19e4							;REVENG - allow P0 to wrap at the top
    358  19e4				   startwrapfix
    359  19e4		       a9 ff		      lda	#255
    360  19e6		       85 cc		      sta	temp2
    361  19e8		       18		      clc
    362  19e9		       a5 99		      lda	player0y
    363  19eb		       65 a5		      adc	player0height
    364  19ed		       38		      sec
    365  19ee		       c5 a5		      cmp	player0height
    366  19f0		       90 04		      bcc	skipwrapfix
    367  19f2		       a9 00		      lda	#0
    368  19f4		       85 cc		      sta	temp2
    369  19f6				   skipwrapfix
    370  19f6
    371  19f6		       38		      sec
    372  19f7		       a9 08		      lda	#<P0GFX
    373  19f9		       e5 99		      sbc	player0y
    374  19fb		       8d 52 10 	      sta	DF2LOW
    375  19fe		       a9 d4		      lda	#>P0GFX
    376  1a00							;sbc #0
    377  1a00		       e5 cc		      sbc	temp2
    378  1a02		       8d 6a 10 	      sta	DF2HI
    379  1a05		       a9 07		      lda	#<(P0GFX-1)
    380  1a07		       8d 42 10 	      sta	DF2TOP
    381  1a0a		       38		      sec
    382  1a0b		       65 a5		      adc	player0height
    383  1a0d		       8d 4a 10 	      sta	DF2BOT
    384  1a10
    385  1a10							;REVENG - 1/2 of the COLUM0 fix. the rest is in main.c
    386  1a10		       a9 08		      lda	#<(P0COLOR)
    387  1a12		       8d 50 10 	      sta	DF0LOW
    388  1a15		       85 cc		      sta	temp2
    389  1a17		       a9 d5		      lda	#>(P0COLOR)
    390  1a19		       8d 68 10 	      sta	DF0HI
    391  1a1c
    392  1a1c							; ball
    393  1a1c		       a9 07		      lda	#<(P1GFX-1)
    394  1a1e		       18		      clc
    395  1a1f		       65 c1		      adc	bally
    396  1a21		       8d 43 10 	      sta	DF3TOP
    397  1a24		       38		      sec
    398  1a25		       65 c4		      adc	ballheight
    399  1a27		       8d 4b 10 	      sta	DF3BOT
    400  1a2a
    401  1a2a							; missile0
    402  1a2a		       a5 cc		      lda	temp2
    403  1a2c		       18		      clc
    404  1a2d		       65 bf		      adc	missile0y
    405  1a2f		       8d 40 10 	      sta	DF0TOP
    406  1a32		       38		      sec
    407  1a33		       65 c2		      adc	missile0height
    408  1a35		       8d 48 10 	      sta	DF0BOT
    409  1a38
    410  1a38
    411  1a38				   fuu
    412  1a38		       ad 84 02 	      lda	INTIM
    413  1a3b		       30 fb		      bmi	fuu
    414  1a3d		       85 02		      sta	WSYNC
    415  1a3f							;     ldy #$80
    416  1a3f							;     sty HMP0
    417  1a3f							;     sty HMP1
    418  1a3f							;     sty HMM0
    419  1a3f							;     sty HMM1
    420  1a3f							;     sty HMBL
    421  1a3f							; relocated code above prior to vblank, to allow for Cosmic Ark starfield
    422  1a3f							; and/or skewed players
      0  1a3f					      sleep	17
      1  1a3f				   .CYCLES    SET	17
      2  1a3f
      3  1a3f				  -	      IF	.CYCLES < 2
      4  1a3f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1a3f				  -	      ERR
      6  1a3f					      ENDIF
      7  1a3f
      8  1a3f					      IF	.CYCLES & 1
      9  1a3f					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1a3f		       04 00		      nop	0
     11  1a41				  -	      ELSE
     12  1a41				  -	      bit	VSYNC
     13  1a41					      ENDIF
     14  1a41				   .CYCLES    SET	.CYCLES - 3
     15  1a41					      ENDIF
     16  1a41
     17  1a41					      REPEAT	.CYCLES / 2
     18  1a41		       ea		      nop
     17  1a41					      REPEND
     18  1a42		       ea		      nop
     17  1a42					      REPEND
     18  1a43		       ea		      nop
     17  1a43					      REPEND
     18  1a44		       ea		      nop
     17  1a44					      REPEND
     18  1a45		       ea		      nop
     17  1a45					      REPEND
     18  1a46		       ea		      nop
     17  1a46					      REPEND
     18  1a47		       ea		      nop
     19  1a48					      REPEND
    424  1a48
    425  1a48		       a9 d3		      lda	#KERNEL_LINES
    426  1a4a		       8d 96 02 	      sta	TIM64T
    427  1a4d		       a9 01		      lda	#1
    428  1a4f		       85 27		      sta	VDELBL
    429  1a51		       85 25		      sta	VDELP0
    430  1a53
    431  1a53							; missile1
    432  1a53		       a9 07		      lda	#<(P1COLOR-1)
    433  1a55		       18		      clc
    434  1a56		       65 c0		      adc	missile1y
    435  1a58		       8d 41 10 	      sta	DF1TOP
    436  1a5b		       38		      sec
    437  1a5c		       65 c3		      adc	missile1height
    438  1a5e		       8d 49 10 	      sta	DF1BOT
    439  1a61
    440  1a61		       a9 00		      lda	#0
    441  1a63		       85 01		      sta	VBLANK
    442  1a65		       8d 58 10 	      sta	FASTFETCH
    443  1a68							;sleep 7
    444  1a68		       a9 12		      lda	#<DF2DATAW	; REVENG - added so GRP0 is at TOP
    445  1a6a		       85 1b		      STA	GRP0	; 36 (VDEL)   ; ""
      0  1a6c					      sleep	2	; ""
      1  1a6c				   .CYCLES    SET	2
      2  1a6c
      3  1a6c				  -	      IF	.CYCLES < 2
      4  1a6c				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1a6c				  -	      ERR
      6  1a6c					      ENDIF
      7  1a6c
      8  1a6c				  -	      IF	.CYCLES & 1
      9  1a6c				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1a6c				  -	      nop	0
     11  1a6c				  -	      ELSE
     12  1a6c				  -	      bit	VSYNC
     13  1a6c				  -	      ENDIF
     14  1a6c				  -.CYCLES    SET	.CYCLES - 3
     15  1a6c					      ENDIF
     16  1a6c
     17  1a6c					      REPEAT	.CYCLES / 2
     18  1a6c		       ea		      nop
     19  1a6d					      REPEND
    447  1a6d
    448  1a6d		       a9 18		      lda	#<DF0FRACDATA
    449  1a6f		       85 0e		      sta	PF1	; (PF1L)
    450  1a71
    451  1a71							; enter at cycle ??
    452  1a71				   loop
    453  1a71		       a9 08		      lda	#<DF0DATA	;74
    454  1a73		       85 06		      STA	COLUP0	; 1
    455  1a75		       a9 09		      lda	#<DF1DATA	;3
    456  1a77				   loop2
    457  1a77		       85 07		      STA	COLUP1	; 6
    458  1a79		       a9 0b		      lda	#<DF3DATA
    459  1a7b		       85 1c		      STA	GRP1	; 11
    460  1a7d		       a9 20		      lda	#<DF0FLAG
    461  1a7f		       85 1d		      STA	ENAM0	; 16
    462  1a81
    463  1a81		       a9 1e		      lda	#<DF6FRACDATA
    464  1a83		       85 09		      sta	COLUBK	; 21
    465  1a85		       a9 1c		      lda	#<DF4FRACDATA
    466  1a87		       85 08		      sta	COLUPF	; 26
    467  1a89		       a9 19		      lda	#<DF1FRACDATA
    468  1a8b		       85 0f		      sta	PF2	; 31 (PF2L)
    469  1a8d				   loop3
    470  1a8d		       a9 12		      lda	#<DF2DATAW
    471  1a8f		       85 1b		      STA	GRP0	; 36 (VDEL)
    472  1a91		       a9 23		      lda	#<DF3FLAG
    473  1a93		       85 1f		      STA	ENABL	; 41 (VDEL)
    474  1a95		       a2 70		      ldx	#$70	;in case we get kernel 6
    475  1a97		       a9 1a		      lda	#<DF2FRACDATA	;45
    476  1a99		       85 0f		      sta	PF2	; 48
    477  1a9b		       84 21		      sty	HMP1	; 51 ; from prev. cycle: $80=nomove
    478  1a9d		       a9 1b		      lda	#<DF3FRACDATA	;53
    479  1a9f		       85 0e		      sta	PF1	; 56
    480  1aa1		       a9 0c		      lda	#<DF4DATA	; 58 this is the repos info
    481  1aa3		       f0 44		      beq	repo	;60/61
    482  1aa5				   norepo		; 60
    483  1aa5		       a8		      tay		; 62
    484  1aa6		       a9 08		      lda	#<DF0DATA	; 64
    485  1aa8
    486  1aa8		       ae 84 02 	      ldx	INTIM	; 68 timed for 192 lines
    487  1aab		       f0 57		      beq	exitkernel	; 70/71
    488  1aad		       85 2a		      sta	HMOVE	; 73
    489  1aaf
    490  1aaf		       85 06		      STA	COLUP0	; 0
    491  1ab1		       a9 09		      lda	#<DF1DATA	;2
    492  1ab3		       85 07		      STA	COLUP1	;5
    493  1ab5		       a9 0b		      lda	#<DF3DATA
    494  1ab7		       85 1c		      STA	GRP1	; 10
    495  1ab9		       a9 21		      lda	#<DF1FLAG
    496  1abb		       85 1e		      STA	ENAM1	; 15
    497  1abd		       a9 18		      lda	#<DF0FRACDATA
    498  1abf		       85 0e		      sta	PF1	; 20 (PF1L)
    499  1ac1		       a9 19		      lda	#<DF1FRACDATA
    500  1ac3		       85 0f		      sta	PF2	; 25 (PF2L)
    501  1ac5		       a9 12		      lda	#<DF2DATAW
    502  1ac7		       85 1b		      STA	GRP0	; 30 (VDEL)
    503  1ac9		       a9 23		      lda	#<DF3FLAG
    504  1acb		       85 1f		      STA	ENABL	; 35 (VDEL)
    505  1acd		       88		      dey		; 37
    506  1ace		       8c 64 10 	      STY	DF4PUSH	; 41
    507  1ad1		       a0 80		      ldy	#$80	; 43 no movement next line
    508  1ad3		       a9 1a		      lda	#<DF2FRACDATA	;45
    509  1ad5		       85 0f		      sta	PF2	; 48
    510  1ad7		       84 21		      sty	HMP1	; 51 ; from prev. cycle: $80=nomove
    511  1ad9		       a9 1b		      lda	#<DF3FRACDATA	;53
    512  1adb		       85 0e		      sta	PF1	; 56
    513  1add					      ifnconst	DPC_kernel_options
    514  1add							;sleep 8 ; REVENG - timing is off - results in a garbled screen
      0  1add					      sleep	5	; this is better
      1  1add				   .CYCLES    SET	5
      2  1add
      3  1add				  -	      IF	.CYCLES < 2
      4  1add				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1add				  -	      ERR
      6  1add					      ENDIF
      7  1add
      8  1add					      IF	.CYCLES & 1
      9  1add					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1add		       04 00		      nop	0
     11  1adf				  -	      ELSE
     12  1adf				  -	      bit	VSYNC
     13  1adf					      ENDIF
     14  1adf				   .CYCLES    SET	.CYCLES - 3
     15  1adf					      ENDIF
     16  1adf
     17  1adf					      REPEAT	.CYCLES / 2
     18  1adf		       ea		      nop
     19  1ae0					      REPEND
    516  1ae0				  -	      else
    517  1ae0				  -	      bit	DPC_kernel_options
    518  1ae0				  -	      if	(DPC_kernel_options > $3F)
    519  1ae0				  -	      bmi	COLfound
    520  1ae0				  -	      else
    521  1ae0				  -	      bpl	COLfound
    522  1ae0				  -	      endif
    523  1ae0					      endif
    524  1ae0		       86 ce		      stx	temp4	; +3
    525  1ae2
    526  1ae2				   getbackearly
    527  1ae2		       a9 18		      lda	#<DF0FRACDATA	; +2
    528  1ae4		       85 0e		      sta	PF1	; 69 (PF1L) too early?
    529  1ae6		       4c 71 5a 	      JMP	loop+$4000	; 72
    530  1ae9
    531  1ae9				  -	      ifconst	DPC_kernel_options
    532  1ae9				  -COLfound
    533  1ae9				  -	      lda	DF0FRACDATA
    534  1ae9				  -	      sta	PF1	; 69 (PF1L) too early?
    535  1ae9				  -	      JMP	loop+$4000	; 72
    536  1ae9					      endif
    537  1ae9
    538  1ae9				   repo
    539  1ae9		       ac 1f 10 	      ldy	DF7FRACDATA	; 65
    540  1aec		       a9 18		      lda	#<DF0FRACDATA	; 67 preload PF1L for next line
    541  1aee				  -	      if	((>repo) > (>norepo))
    542  1aee				  -	      STA	PF1
    543  1aee					      else
    544  1aee		       8d 0e 00 	      STA.w	PF1	; 71 ; sta.w if page doesn't wrap
    545  1af1					      endif
    546  1af1		       a9 08		      lda	#<DF0DATA	;73
    547  1af3		       85 06		      STA	COLUP0	; 0
    548  1af5		       a9 09		      lda	#<DF1DATA
    549  1af7		       85 07		      STA	COLUP1	;5
    550  1af9		       a9 0b		      lda	#<DF3DATA
    551  1afb		       85 1c		      STA	GRP1	; 10
    552  1afd		       a9 21		      lda	#<DF1FLAG
    553  1aff		       85 1e		      STA	ENAM1	; 15
    554  1b01							; repos info holds HMMx
    555  1b01		       6c 0d 10 	      jmp	(DF5DATA)	; 20 grabs df6/df7=lo/hi
    556  1b04
    557  1b04				   exitkernel		; exit the kernel
    558  1b04		       20 c8 5e 	      jsr	scorekernel+$4000	; 1
    559  1b07				   exit
    560  1b07		       a2 ff		      ldx	#255
    561  1b09		       8e 58 10 	      stx	FASTFETCH
    562  1b0c		       85 02		      sta	WSYNC
    563  1b0e		       a9 02		      lda	#2
    564  1b10		       85 01		      STA	VBLANK
    565  1b12		       a9 a7		      lda	#OVERSCAN_LINES
    566  1b14		       8d 96 02 	      sta	TIM64T
    567  1b17		       38		      sec
    568  1b18		       a9 d3		      lda	#KERNEL_LINES
    569  1b1a		       e5 ce		      sbc	temp4
    570  1b1c		       aa		      tax
    571  1b1d		       4a		      lsr
    572  1b1e		       4a		      lsr
    573  1b1f		       85 cd		      sta	temp3	; div4
    574  1b21		       4a		      lsr
    575  1b22		       4a		      lsr
    576  1b23		       85 cc		      sta	temp2	; div16
    577  1b25		       4a		      lsr
    578  1b26		       85 cb		      sta	temp1	; div32
    579  1b28		       18		      clc
    580  1b29		       8a		      txa
    581  1b2a		       65 cc		      adc	temp2
    582  1b2c		       65 cb		      adc	temp1
    583  1b2e		       38		      sec
    584  1b2f		       e5 cd		      sbc	temp3
    585  1b31		       85 ce		      sta	temp4	; approx line of first pf coll
      0  1b33					      RETURN
      1  1b33				  -	      ifnconst	bankswitch
      2  1b33				  -	      rts
      3  1b33					      else
      4  1b33		       4c e0 df 	      jmp	BS_return
      5  1b36					      endif
    587  1b36
    588  1b36							; jmp exit
    589  1b36
    590  1b36							; kernels resp1 23/28/33/38/43/48/53/58/63/68/73
    591  1b36
    592  1b36				   kernel1
    593  1b36		       85 11		      sta	RESP1	; 23
    594  1b38		       a9 12		      lda	#<DF2DATAW
    595  1b3a		       85 1b		      STA	GRP0	; 28 (VDEL)
    596  1b3c		       a9 23		      lda	#<DF3FLAG
    597  1b3e		       85 1f		      STA	ENABL	; 33 (VDEL)
    598  1b40		       a9 19		      lda	#<DF1FRACDATA
    599  1b42		       85 0f		      STA	PF2	; 38
      0  1b44					      sleep	5
      1  1b44				   .CYCLES    SET	5
      2  1b44
      3  1b44				  -	      IF	.CYCLES < 2
      4  1b44				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1b44				  -	      ERR
      6  1b44					      ENDIF
      7  1b44
      8  1b44					      IF	.CYCLES & 1
      9  1b44					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1b44		       04 00		      nop	0
     11  1b46				  -	      ELSE
     12  1b46				  -	      bit	VSYNC
     13  1b46					      ENDIF
     14  1b46				   .CYCLES    SET	.CYCLES - 3
     15  1b46					      ENDIF
     16  1b46
     17  1b46					      REPEAT	.CYCLES / 2
     18  1b46		       ea		      nop
     19  1b47					      REPEND
    601  1b47		       a9 1a		      lda	#<DF2FRACDATA	;45
    602  1b49		       85 0f		      sta	PF2	; 48
    603  1b4b		       a9 1b		      lda	#<DF3FRACDATA	;50
    604  1b4d		       85 0e		      sta	PF1	; 53
    605  1b4f		       a9 1d		      lda	#<DF5FRACDATA	; NUSIZ/RESP info (OK here, GRP1 off)
    606  1b51		       85 05		      STA	NUSIZ1	; 58
    607  1b53		       85 0c		      STA	REFP1	; 61
    608  1b55		       4c e2 1a 	      jmp	getbackearly	;64
    609  1b58
    610  1b58				   kernel2
    611  1b58		       a9 12		      lda	#<DF2DATAW
    612  1b5a		       85 1b		      STA	GRP0	; 25 (VDEL)
    613  1b5c		       85 11		      sta	RESP1	;28
    614  1b5e		       a9 23		      lda	#<DF3FLAG
    615  1b60		       85 1f		      STA	ENABL	; 33 (VDEL)
    616  1b62		       a9 19		      lda	#<DF1FRACDATA
    617  1b64		       85 0f		      STA	PF2	; 38
      0  1b66					      sleep	5
      1  1b66				   .CYCLES    SET	5
      2  1b66
      3  1b66				  -	      IF	.CYCLES < 2
      4  1b66				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1b66				  -	      ERR
      6  1b66					      ENDIF
      7  1b66
      8  1b66					      IF	.CYCLES & 1
      9  1b66					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1b66		       04 00		      nop	0
     11  1b68				  -	      ELSE
     12  1b68				  -	      bit	VSYNC
     13  1b68					      ENDIF
     14  1b68				   .CYCLES    SET	.CYCLES - 3
     15  1b68					      ENDIF
     16  1b68
     17  1b68					      REPEAT	.CYCLES / 2
     18  1b68		       ea		      nop
     19  1b69					      REPEND
    619  1b69		       a9 1a		      lda	#<DF2FRACDATA	;45
    620  1b6b		       85 0f		      sta	PF2	; 48
    621  1b6d		       a9 1b		      lda	#<DF3FRACDATA	;50
    622  1b6f		       85 0e		      sta	PF1	; 53
    623  1b71		       a9 1d		      lda	#<DF5FRACDATA	; NUSIZ/RESP info (OK here, GRP1 off)
    624  1b73		       85 05		      STA	NUSIZ1
    625  1b75		       85 0c		      STA	REFP1
    626  1b77		       4c e2 1a 	      jmp	getbackearly	;64
    627  1b7a
    628  1b7a				   kernel3
    629  1b7a		       a9 12		      lda	#<DF2DATAW
    630  1b7c		       85 1b		      STA	GRP0	; 25 (VDEL)
    631  1b7e		       a9 23		      lda	#<DF3FLAG
    632  1b80		       85 1f		      STA	ENABL	; 30 (VDEL)
    633  1b82		       85 11		      sta	RESP1	;33
    634  1b84		       a9 19		      lda	#<DF1FRACDATA
    635  1b86		       85 0f		      STA	PF2	; 38
      0  1b88					      sleep	5
      1  1b88				   .CYCLES    SET	5
      2  1b88
      3  1b88				  -	      IF	.CYCLES < 2
      4  1b88				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1b88				  -	      ERR
      6  1b88					      ENDIF
      7  1b88
      8  1b88					      IF	.CYCLES & 1
      9  1b88					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1b88		       04 00		      nop	0
     11  1b8a				  -	      ELSE
     12  1b8a				  -	      bit	VSYNC
     13  1b8a					      ENDIF
     14  1b8a				   .CYCLES    SET	.CYCLES - 3
     15  1b8a					      ENDIF
     16  1b8a
     17  1b8a					      REPEAT	.CYCLES / 2
     18  1b8a		       ea		      nop
     19  1b8b					      REPEND
    637  1b8b		       a9 1a		      lda	#<DF2FRACDATA	;45
    638  1b8d		       85 0f		      sta	PF2	; 48
    639  1b8f		       a9 1b		      lda	#<DF3FRACDATA	;50
    640  1b91		       85 0e		      sta	PF1	; 53
    641  1b93		       a9 1d		      lda	#<DF5FRACDATA	; NUSIZ/RESP info (OK here, GRP1 off)
    642  1b95		       85 05		      STA	NUSIZ1
    643  1b97		       85 0c		      STA	REFP1
    644  1b99		       4c e2 1a 	      JMP	getbackearly	; 64
    645  1b9c
    646  1b9c				   kernel4
    647  1b9c		       a9 12		      lda	#<DF2DATAW
    648  1b9e		       85 1b		      STA	GRP0	; 25 (VDEL)
    649  1ba0		       a9 23		      lda	#<DF3FLAG
    650  1ba2		       85 1f		      STA	ENABL	; 30(VDEL)
    651  1ba4		       a9 19		      lda	#<DF1FRACDATA
    652  1ba6		       85 0f		      STA	PF2	; 35
    653  1ba8		       85 11		      sta	RESP1	;38
      0  1baa					      sleep	5
      1  1baa				   .CYCLES    SET	5
      2  1baa
      3  1baa				  -	      IF	.CYCLES < 2
      4  1baa				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1baa				  -	      ERR
      6  1baa					      ENDIF
      7  1baa
      8  1baa					      IF	.CYCLES & 1
      9  1baa					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1baa		       04 00		      nop	0
     11  1bac				  -	      ELSE
     12  1bac				  -	      bit	VSYNC
     13  1bac					      ENDIF
     14  1bac				   .CYCLES    SET	.CYCLES - 3
     15  1bac					      ENDIF
     16  1bac
     17  1bac					      REPEAT	.CYCLES / 2
     18  1bac		       ea		      nop
     19  1bad					      REPEND
    655  1bad		       a9 1a		      lda	#<DF2FRACDATA	;45
    656  1baf		       85 0f		      sta	PF2	; 48
    657  1bb1		       a9 1b		      lda	#<DF3FRACDATA	;50
    658  1bb3		       85 0e		      sta	PF1	; 53
    659  1bb5		       a9 1d		      lda	#<DF5FRACDATA	; NUSIZ/RESP info (OK here, GRP1 off)
    660  1bb7		       85 05		      STA	NUSIZ1	; 58
    661  1bb9		       85 0c		      STA	REFP1	; 61
    662  1bbb		       4c e2 1a 	      JMP	getbackearly	; 64
    663  1bbe
    664  1bbe				   kernel5
    665  1bbe		       a9 12		      lda	#<DF2DATAW
    666  1bc0		       85 1b		      STA	GRP0	; (VDEL)
    667  1bc2		       a9 23		      lda	#<DF3FLAG
    668  1bc4		       85 1f		      STA	ENABL	; (VDEL)
    669  1bc6		       a9 19		      lda	#<DF1FRACDATA
    670  1bc8		       85 0f		      STA	PF2	; 35
      0  1bca					      sleep	5
      1  1bca				   .CYCLES    SET	5
      2  1bca
      3  1bca				  -	      IF	.CYCLES < 2
      4  1bca				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1bca				  -	      ERR
      6  1bca					      ENDIF
      7  1bca
      8  1bca					      IF	.CYCLES & 1
      9  1bca					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1bca		       04 00		      nop	0
     11  1bcc				  -	      ELSE
     12  1bcc				  -	      bit	VSYNC
     13  1bcc					      ENDIF
     14  1bcc				   .CYCLES    SET	.CYCLES - 3
     15  1bcc					      ENDIF
     16  1bcc
     17  1bcc					      REPEAT	.CYCLES / 2
     18  1bcc		       ea		      nop
     19  1bcd					      REPEND
    672  1bcd		       85 11		      sta	RESP1	;43
    673  1bcf		       a9 1a		      lda	#<DF2FRACDATA	;45
    674  1bd1		       85 0f		      sta	PF2	; 48
    675  1bd3		       a9 1b		      lda	#<DF3FRACDATA	;50
    676  1bd5		       85 0e		      sta	PF1	; 53
    677  1bd7		       a9 1d		      lda	#<DF5FRACDATA	; NUSIZ/RESP info (OK here, GRP1 off)
    678  1bd9		       85 05		      STA	NUSIZ1
    679  1bdb		       85 0c		      STA	REFP1
    680  1bdd		       4c e2 1a 	      JMP	getbackearly	; 64
    681  1be0
    682  1be0				   kernel6
    683  1be0		       a9 12		      lda	#<DF2DATAW
    684  1be2		       85 1b		      STA	GRP0	; 25 (VDEL)
    685  1be4		       a9 23		      lda	#<DF3FLAG
    686  1be6		       85 1f		      STA	ENABL	; 30 (VDEL)
    687  1be8		       a9 19		      lda	#<DF1FRACDATA
    688  1bea		       85 0f		      STA	PF2	; 35
    689  1bec		       a9 1d		      lda	#<DF5FRACDATA	; 37 NUSIZ/RESP info (OK here, GRP1 off)
    690  1bee		       85 05		      STA	NUSIZ1	; 40
    691  1bf0		       85 0c		      STA	REFP1	; 43
    692  1bf2		       a9 1a		      lda	#<DF2FRACDATA	;45
    693  1bf4		       85 0f		      sta	PF2	; 48
    694  1bf6		       a9 1b		      lda	#<DF3FRACDATA	;50
    695  1bf8		       85 11		      sta	RESP1	;53
    696  1bfa							; do a move right by 15
    697  1bfa		       85 0e		      sta	PF1	; 56
    698  1bfc		       86 21		      stx	HMP1	; 59
    699  1bfe		       a9 19		      lda	#<DF1FRACDATA
    700  1c00		       85 0f		      sta	PF2	; 64 (PF2L)
    701  1c02		       a9 18		      lda	#<DF0FRACDATA
    702  1c04		       85 0e		      sta	PF1	; 69 (PF1L) too early?
    703  1c06		       a9 08		      lda	#<DF0DATA	; 71
    704  1c08		       85 2a		      sta	HMOVE	; 74 adjust to +15 right
    705  1c0a
    706  1c0a		       85 06		      STA	COLUP0	; 1
    707  1c0c		       a9 09		      lda	#<DF1DATA
    708  1c0e		       85 07		      sta	COLUP1	; 6
    709  1c10		       a9 0b		      lda	#<DF3DATA
    710  1c12		       85 1c		      STA	GRP1	; 11
    711  1c14		       a9 20		      lda	#<DF0FLAG
    712  1c16		       85 1d		      STA	ENAM0	; 16
    713  1c18		       a9 1e		      lda	#<DF6FRACDATA
    714  1c1a		       85 09		      STA	COLUBK	; 21
    715  1c1c		       a9 1c		      lda	#<DF4FRACDATA
    716  1c1e		       85 08		      sta	COLUPF	; 26
      0  1c20					      sleep	2
      1  1c20				   .CYCLES    SET	2
      2  1c20
      3  1c20				  -	      IF	.CYCLES < 2
      4  1c20				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1c20				  -	      ERR
      6  1c20					      ENDIF
      7  1c20
      8  1c20				  -	      IF	.CYCLES & 1
      9  1c20				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1c20				  -	      nop	0
     11  1c20				  -	      ELSE
     12  1c20				  -	      bit	VSYNC
     13  1c20				  -	      ENDIF
     14  1c20				  -.CYCLES    SET	.CYCLES - 3
     15  1c20					      ENDIF
     16  1c20
     17  1c20					      REPEAT	.CYCLES / 2
     18  1c20		       ea		      nop
     19  1c21					      REPEND
    718  1c21		       4c 8d 1a 	      jmp	loop3	; 31
    719  1c24
    720  1c24				   kernel7
    721  1c24		       a9 12		      lda	#<DF2DATAW
    722  1c26		       85 1b		      STA	GRP0	; 25 (VDEL)
    723  1c28		       a9 23		      lda	#<DF3FLAG
    724  1c2a		       85 1f		      STA	ENABL	; 30 (VDEL)
    725  1c2c		       a9 19		      lda	#<DF1FRACDATA
    726  1c2e		       85 0f		      STA	PF2	; 35
    727  1c30		       a9 1d		      lda	#<DF5FRACDATA	; 37 NUSIZ/RESP info (OK here, GRP1 off)
    728  1c32		       85 05		      STA	NUSIZ1	; 40
    729  1c34		       85 0c		      STA	REFP1	; 43
    730  1c36		       a9 1a		      lda	#<DF2FRACDATA	;45
    731  1c38		       85 0f		      sta	PF2	; 48
      0  1c3a					      sleep	2
      1  1c3a				   .CYCLES    SET	2
      2  1c3a
      3  1c3a				  -	      IF	.CYCLES < 2
      4  1c3a				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1c3a				  -	      ERR
      6  1c3a					      ENDIF
      7  1c3a
      8  1c3a				  -	      IF	.CYCLES & 1
      9  1c3a				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1c3a				  -	      nop	0
     11  1c3a				  -	      ELSE
     12  1c3a				  -	      bit	VSYNC
     13  1c3a				  -	      ENDIF
     14  1c3a				  -.CYCLES    SET	.CYCLES - 3
     15  1c3a					      ENDIF
     16  1c3a
     17  1c3a					      REPEAT	.CYCLES / 2
     18  1c3a		       ea		      nop
     19  1c3b					      REPEND
    733  1c3b		       85 11		      sta	RESP1	;53
    734  1c3d		       a9 1b		      lda	#<DF3FRACDATA	;55
    735  1c3f		       85 0e		      sta	PF1	; 58
      0  1c41					      sleep	3
      1  1c41				   .CYCLES    SET	3
      2  1c41
      3  1c41				  -	      IF	.CYCLES < 2
      4  1c41				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1c41				  -	      ERR
      6  1c41					      ENDIF
      7  1c41
      8  1c41					      IF	.CYCLES & 1
      9  1c41					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1c41		       04 00		      nop	0
     11  1c43				  -	      ELSE
     12  1c43				  -	      bit	VSYNC
     13  1c43					      ENDIF
     14  1c43				   .CYCLES    SET	.CYCLES - 3
     15  1c43					      ENDIF
     16  1c43
     17  1c43				  -	      REPEAT	.CYCLES / 2
     18  1c43				  -	      nop
     19  1c43					      REPEND
    737  1c43		       4c e2 1a 	      JMP	getbackearly	; 64
    738  1c46
    739  1c46				   kernel8
    740  1c46		       a9 12		      lda	#<DF2DATAW
    741  1c48		       85 1b		      STA	GRP0	; (VDEL)
    742  1c4a		       a9 23		      lda	#<DF3FLAG
    743  1c4c		       85 1f		      STA	ENABL	; (VDEL)
    744  1c4e		       a9 19		      lda	#<DF1FRACDATA
    745  1c50		       85 0f		      STA	PF2	; 35
    746  1c52		       a9 1d		      lda	#<DF5FRACDATA	; 37 NUSIZ/RESP info (OK here, GRP1 off)
    747  1c54		       85 05		      STA	NUSIZ1	; 40
    748  1c56		       85 0c		      STA	REFP1	; 43
    749  1c58		       a9 1a		      lda	#<DF2FRACDATA	;45
    750  1c5a		       85 0f		      sta	PF2	; 48
    751  1c5c		       a9 1b		      lda	#<DF3FRACDATA	;50
    752  1c5e		       85 0e		      sta	PF1	; 53
      0  1c60					      sleep	2
      1  1c60				   .CYCLES    SET	2
      2  1c60
      3  1c60				  -	      IF	.CYCLES < 2
      4  1c60				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1c60				  -	      ERR
      6  1c60					      ENDIF
      7  1c60
      8  1c60				  -	      IF	.CYCLES & 1
      9  1c60				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1c60				  -	      nop	0
     11  1c60				  -	      ELSE
     12  1c60				  -	      bit	VSYNC
     13  1c60				  -	      ENDIF
     14  1c60				  -.CYCLES    SET	.CYCLES - 3
     15  1c60					      ENDIF
     16  1c60
     17  1c60					      REPEAT	.CYCLES / 2
     18  1c60		       ea		      nop
     19  1c61					      REPEND
    754  1c61		       85 11		      sta	RESP1	;58
      0  1c63					      sleep	3
      1  1c63				   .CYCLES    SET	3
      2  1c63
      3  1c63				  -	      IF	.CYCLES < 2
      4  1c63				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1c63				  -	      ERR
      6  1c63					      ENDIF
      7  1c63
      8  1c63					      IF	.CYCLES & 1
      9  1c63					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1c63		       04 00		      nop	0
     11  1c65				  -	      ELSE
     12  1c65				  -	      bit	VSYNC
     13  1c65					      ENDIF
     14  1c65				   .CYCLES    SET	.CYCLES - 3
     15  1c65					      ENDIF
     16  1c65
     17  1c65				  -	      REPEAT	.CYCLES / 2
     18  1c65				  -	      nop
     19  1c65					      REPEND
    756  1c65		       4c e2 1a 	      JMP	getbackearly	; 64
    757  1c68
    758  1c68				   kernel9
    759  1c68		       a9 12		      lda	#<DF2DATAW
    760  1c6a		       85 1b		      STA	GRP0	; (VDEL)
    761  1c6c		       a9 23		      lda	#<DF3FLAG
    762  1c6e		       85 1f		      STA	ENABL	; (VDEL)
    763  1c70		       a9 19		      lda	#<DF1FRACDATA
    764  1c72		       85 0f		      STA	PF2	; 35
    765  1c74		       a9 1d		      lda	#<DF5FRACDATA	; 37 NUSIZ/RESP info (OK here, GRP1 off)
    766  1c76		       85 05		      STA	NUSIZ1	; 40
    767  1c78		       85 0c		      STA	REFP1	; 43
    768  1c7a		       a9 1a		      lda	#<DF2FRACDATA	;45
    769  1c7c		       85 0f		      sta	PF2	; 48
    770  1c7e		       a9 1b		      lda	#<DF3FRACDATA	;50
    771  1c80		       85 0e		      sta	PF1	; 53
      0  1c82					      sleep	5
      1  1c82				   .CYCLES    SET	5
      2  1c82
      3  1c82				  -	      IF	.CYCLES < 2
      4  1c82				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1c82				  -	      ERR
      6  1c82					      ENDIF
      7  1c82
      8  1c82					      IF	.CYCLES & 1
      9  1c82					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1c82		       04 00		      nop	0
     11  1c84				  -	      ELSE
     12  1c84				  -	      bit	VSYNC
     13  1c84					      ENDIF
     14  1c84				   .CYCLES    SET	.CYCLES - 3
     15  1c84					      ENDIF
     16  1c84
     17  1c84					      REPEAT	.CYCLES / 2
     18  1c84		       ea		      nop
     19  1c85					      REPEND
    773  1c85		       a9 18		      lda	#<DF0FRACDATA
    774  1c87		       85 11		      sta	RESP1	;63
      0  1c89					      sleep	3
      1  1c89				   .CYCLES    SET	3
      2  1c89
      3  1c89				  -	      IF	.CYCLES < 2
      4  1c89				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1c89				  -	      ERR
      6  1c89					      ENDIF
      7  1c89
      8  1c89					      IF	.CYCLES & 1
      9  1c89					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1c89		       04 00		      nop	0
     11  1c8b				  -	      ELSE
     12  1c8b				  -	      bit	VSYNC
     13  1c8b					      ENDIF
     14  1c8b				   .CYCLES    SET	.CYCLES - 3
     15  1c8b					      ENDIF
     16  1c8b
     17  1c8b				  -	      REPEAT	.CYCLES / 2
     18  1c8b				  -	      nop
     19  1c8b					      REPEND
    776  1c8b		       85 0e		      sta	PF1	; 69 (PF1L) too early?
    777  1c8d		       4c 71 1a 	      jmp	loop	;72
    778  1c90
    779  1c90				   kernel10
    780  1c90		       a9 12		      lda	#<DF2DATAW
    781  1c92		       85 1b		      STA	GRP0	; 25 (VDEL)
    782  1c94		       a9 23		      lda	#<DF3FLAG
    783  1c96		       85 1f		      STA	ENABL	; 30 (VDEL)
    784  1c98		       a9 19		      lda	#<DF1FRACDATA
    785  1c9a		       85 0f		      STA	PF2	; 35
    786  1c9c		       a9 1d		      lda	#<DF5FRACDATA	; 37 NUSIZ/RESP info (OK here, GRP1 off)
    787  1c9e		       85 05		      STA	NUSIZ1	; 40
    788  1ca0		       85 0c		      STA	REFP1	; 43
    789  1ca2		       a9 1a		      lda	#<DF2FRACDATA	;45
    790  1ca4		       85 0f		      sta	PF2	; 48
    791  1ca6		       a9 1b		      lda	#<DF3FRACDATA	;50
    792  1ca8		       85 0e		      sta	PF1	; 53
      0  1caa					      sleep	6
      1  1caa				   .CYCLES    SET	6
      2  1caa
      3  1caa				  -	      IF	.CYCLES < 2
      4  1caa				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1caa				  -	      ERR
      6  1caa					      ENDIF
      7  1caa
      8  1caa				  -	      IF	.CYCLES & 1
      9  1caa				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1caa				  -	      nop	0
     11  1caa				  -	      ELSE
     12  1caa				  -	      bit	VSYNC
     13  1caa				  -	      ENDIF
     14  1caa				  -.CYCLES    SET	.CYCLES - 3
     15  1caa					      ENDIF
     16  1caa
     17  1caa					      REPEAT	.CYCLES / 2
     18  1caa		       ea		      nop
     17  1caa					      REPEND
     18  1cab		       ea		      nop
     17  1cab					      REPEND
     18  1cac		       ea		      nop
     19  1cad					      REPEND
    794  1cad		       a9 18		      lda	#<DF0FRACDATA
    795  1caf		       ae 08 10 	      LDX	DF0DATA	; 65
    796  1cb2		       85 11		      sta	RESP1	; 68
    797  1cb4		       85 0e		      STA	PF1	; 71
    798  1cb6		       a9 09		      lda	#<DF1DATA	; 74
    799  1cb8		       86 06		      STX	COLUP0	; 0
    800  1cba		       4c 77 1a 	      jmp	loop2	; 3
    801  1cbd
    802  1cbd				   kernel11
    803  1cbd		       a9 12		      lda	#<DF2DATAW
    804  1cbf		       85 1b		      STA	GRP0	; (VDEL)
    805  1cc1		       a9 23		      lda	#<DF3FLAG
    806  1cc3		       85 1f		      STA	ENABL	; (VDEL)
    807  1cc5		       a9 19		      lda	#<DF1FRACDATA
    808  1cc7		       85 0f		      STA	PF2	; 35
    809  1cc9		       a9 1d		      lda	#<DF5FRACDATA	; NUSIZ/RESP info (OK here, GRP1 off)
    810  1ccb		       85 05		      STA	NUSIZ1
    811  1ccd		       85 0c		      STA	REFP1
    812  1ccf		       a9 1a		      lda	#<DF2FRACDATA	;45
    813  1cd1		       85 0f		      sta	PF2	; 48
    814  1cd3		       a9 1b		      lda	#<DF3FRACDATA	;50
    815  1cd5		       85 0e		      sta	PF1	; 53
      0  1cd7					      sleep	3
      1  1cd7				   .CYCLES    SET	3
      2  1cd7
      3  1cd7				  -	      IF	.CYCLES < 2
      4  1cd7				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1cd7				  -	      ERR
      6  1cd7					      ENDIF
      7  1cd7
      8  1cd7					      IF	.CYCLES & 1
      9  1cd7					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1cd7		       04 00		      nop	0
     11  1cd9				  -	      ELSE
     12  1cd9				  -	      bit	VSYNC
     13  1cd9					      ENDIF
     14  1cd9				   .CYCLES    SET	.CYCLES - 3
     15  1cd9					      ENDIF
     16  1cd9
     17  1cd9				  -	      REPEAT	.CYCLES / 2
     18  1cd9				  -	      nop
     19  1cd9					      REPEND
    817  1cd9		       a9 19		      lda	#<DF1FRACDATA	;45
    818  1cdb		       85 0f		      sta	PF2	; 61
    819  1cdd		       ae 08 10 	      LDX	DF0DATA	; 65
    820  1ce0
    821  1ce0		       a9 18		      lda	#<DF0FRACDATA	; 67
    822  1ce2		       85 0e		      sta	PF1	; 70
    823  1ce4		       85 11		      sta	RESP1	; 73
    824  1ce6		       86 06		      STX	COLUP0	; 0
    825  1ce8		       a9 09		      lda	#<DF1DATA	; 2
    826  1cea		       85 07		      sta	COLUP1	; 5
    827  1cec		       a9 0b		      lda	#<DF3DATA
    828  1cee		       85 1c		      STA	GRP1	; 10
    829  1cf0		       a9 20		      lda	#<DF0FLAG
    830  1cf2		       85 1d		      STA	ENAM0	; 25
    831  1cf4		       a9 1e		      lda	#<DF6FRACDATA
    832  1cf6		       85 09		      STA	COLUBK	; 20
    833  1cf8		       a9 1c		      lda	#<DF4FRACDATA
    834  1cfa		       85 08		      sta	COLUPF	; 25
      0  1cfc					      sleep	3
      1  1cfc				   .CYCLES    SET	3
      2  1cfc
      3  1cfc				  -	      IF	.CYCLES < 2
      4  1cfc				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1cfc				  -	      ERR
      6  1cfc					      ENDIF
      7  1cfc
      8  1cfc					      IF	.CYCLES & 1
      9  1cfc					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1cfc		       04 00		      nop	0
     11  1cfe				  -	      ELSE
     12  1cfe				  -	      bit	VSYNC
     13  1cfe					      ENDIF
     14  1cfe				   .CYCLES    SET	.CYCLES - 3
     15  1cfe					      ENDIF
     16  1cfe
     17  1cfe				  -	      REPEAT	.CYCLES / 2
     18  1cfe				  -	      nop
     19  1cfe					      REPEND
    836  1cfe		       4c 8d 1a 	      jmp	loop3	; 31
    837  1d01
    838  1d01				   set_fetchers
    839  1d01		       ad 6c 1d 	      lda	dflow
    840  1d04		       8d 50 10 	      sta	DF0LOW
    841  1d07		       ad 74 1d 	      lda	dfhigh
    842  1d0a		       8d 68 10 	      sta	DF0HI
    843  1d0d
    844  1d0d		       ad 6d 1d 	      lda	dflow+1
    845  1d10		       8d 51 10 	      sta	DF1LOW
    846  1d13		       ad 75 1d 	      lda	dfhigh+1
    847  1d16		       8d 69 10 	      sta	DF1HI
    848  1d19
    849  1d19		       ad 6e 1d 	      lda	dflow+2
    850  1d1c		       8d 52 10 	      sta	DF2LOW
    851  1d1f		       ad 76 1d 	      lda	dfhigh+2
    852  1d22		       8d 6a 10 	      sta	DF2HI
    853  1d25
    854  1d25				   set_fetchers36		; sets just 3-6
    855  1d25		       ad 6f 1d 	      lda	dflow+3
    856  1d28		       8d 53 10 	      sta	DF3LOW
    857  1d2b		       ad 77 1d 	      lda	dfhigh+3
    858  1d2e		       8d 6b 10 	      sta	DF3HI
    859  1d31
    860  1d31		       ad 70 1d 	      lda	dflow+4
    861  1d34		       8d 54 10 	      sta	DF4LOW
    862  1d37		       ad 78 1d 	      lda	dfhigh+4
    863  1d3a		       8d 6c 10 	      sta	DF4HI
    864  1d3d
    865  1d3d		       ad 71 1d 	      lda	dflow+5
    866  1d40		       8d 55 10 	      sta	DF5LOW
    867  1d43		       ad 79 1d 	      lda	dfhigh+5
    868  1d46		       8d 6d 10 	      sta	DF5HI
    869  1d49
    870  1d49		       ad 72 1d 	      lda	dflow+6
    871  1d4c		       8d 56 10 	      sta	DF6LOW
    872  1d4f		       ad 7a 1d 	      lda	dfhigh+6
    873  1d52		       8d 6e 10 	      sta	DF6HI
    874  1d55
    875  1d55		       60		      rts
    876  1d56
    877  1d56							;9d bad
    878  1d56							; the below isn't quite right
    879  1d56							;DF0DATA: COLUP0
    880  1d56							;DF1DATA: COLUP1
    881  1d56							;DF2DATAW: GRP0
    882  1d56							;DF3DATA: GRP1
    883  1d56							;DF4DATA: 2lk lines until repos/HMP1
    884  1d56							;DF5DATA: low byte of repo kernels (xpos mod 15)
    885  1d56							;DF6DATA: High byte of repo kernels (x pos div 15)
    886  1d56							;DF7DATA: Programmer's stack
    887  1d56							;DF0FRACDATA: PF1L
    888  1d56							;DF1FRACDATA: PF2L
    889  1d56							;DF4FRACDATA: COLUPF
    890  1d56							;DF2FRACDATA: PF2R
    891  1d56							;DF3FRACDATA: PF2L
    892  1d56							;DF5FRACDATA: Sprite NUSIZ1/REFP1 (only during repos)
    893  1d56							;DF6FRACDATA: COLUBK
    894  1d56							;DF7FRACDATA: HMP1
    895  1d56							;DF3FLAG: kernel exit loop ?? (use flags instead?)
    896  1d56							;DF0FLAG: ENAM0
    897  1d56							;DF1FLAG: ENAM1
    898  1d56							;DF3FLAG: ENABL
    899  1d56
    900  1d56				   fetcher_address_table
    901  1d56				   kernello
    902  1d56		       36		      .byte.b	<kernel1
    903  1d57		       58		      .byte.b	<kernel2
    904  1d58		       7a		      .byte.b	<kernel3
    905  1d59		       9c		      .byte.b	<kernel4
    906  1d5a		       be		      .byte.b	<kernel5
    907  1d5b		       e0		      .byte.b	<kernel6
    908  1d5c		       24		      .byte.b	<kernel7
    909  1d5d		       46		      .byte.b	<kernel8
    910  1d5e		       68		      .byte.b	<kernel9
    911  1d5f		       90		      .byte.b	<kernel10
    912  1d60		       bd		      .byte.b	<kernel11
    913  1d61				   kernelhi
    914  1d61		       1b		      .byte.b	>kernel1
    915  1d62		       1b		      .byte.b	>kernel2
    916  1d63		       1b		      .byte.b	>kernel3
    917  1d64		       1b		      .byte.b	>kernel4
    918  1d65		       1b		      .byte.b	>kernel5
    919  1d66		       1b		      .byte.b	>kernel6
    920  1d67		       1c		      .byte.b	>kernel7
    921  1d68		       1c		      .byte.b	>kernel8
    922  1d69		       1c		      .byte.b	>kernel9
    923  1d6a		       1c		      .byte.b	>kernel10
    924  1d6b		       1c		      .byte.b	>kernel11
    925  1d6c				   dflow
    926  1d6c		       08		      .byte.b	<P0COLOR
    927  1d6d		       08		      .byte.b	<P1COLOR
    928  1d6e		       08		      .byte.b	<P0GFX
    929  1d6f		       08		      .byte.b	<P1GFX
    930  1d70		       2d		      .byte.b	<P1SKIP
    931  1d71		       08		      .byte.b	<JUMPTABLELO
    932  1d72		       14		      .byte.b	<JUMPTABLEHI
    933  1d73		       a5		      .byte.b	<USERSTACK
    934  1d74				   dfhigh
    935  1d74		       05		      .byte.b	(>P0COLOR) & $0F
    936  1d75		       03		      .byte.b	(>P1COLOR) & $0F
    937  1d76		       04		      .byte.b	(>P0GFX) & $0F
    938  1d77		       02		      .byte.b	(>P1GFX) & $0F
    939  1d78		       0b		      .byte.b	(>P1SKIP) & $0F
    940  1d79		       0b		      .byte.b	(>JUMPTABLELO) & $0F
    941  1d7a		       0b		      .byte.b	(>JUMPTABLEHI) & $0F
    942  1d7b		       0d		      .byte.b	(>USERSTACK) & $0F
    943  1d7c				   dffraclow
    944  1d7c		       08		      .byte.b	<PF1L
    945  1d7d		       08		      .byte.b	<PF2L
    946  1d7e		       08		      .byte.b	<PF1R
    947  1d7f		       08		      .byte.b	<PF2R
    948  1d80		       08		      .byte.b	<PFCOLS
    949  1d81		       39		      .byte.b	<NUSIZREFP
    950  1d82		       a5		      .byte.b	<BKCOLS
    951  1d83		       20		      .byte.b	<P1HMP
    952  1d84				   dffrachi
    953  1d84		       06		      .byte.b	(>PF1L) & $0F
    954  1d85		       07		      .byte.b	(>PF2L) & $0F
    955  1d86		       08		      .byte.b	(>PF1R) & $0F
    956  1d87		       09		      .byte.b	(>PF2R) & $0F
    957  1d88		       0a		      .byte.b	(>PFCOLS) & $0F
    958  1d89		       0b		      .byte.b	(>NUSIZREFP) & $0F
    959  1d8a		       0b		      .byte.b	(>BKCOLS) & $0F
    960  1d8b		       0b		      .byte.b	(>P1HMP) & $0F
    961  1d8c				   scorepointer
    962  1d8c		       94		      .byte.b	<scoretable
    963  1d8d		       08		      .byte.b	((>scoretable) & $0f) | (((>scoretable) / 2) & $70)
    964  1d8e				   scoresetup		; pointers to digit graphics
    965  1d8e		       45		      .byte.b	<scoredata
    966  1d8f		       0b		      .byte.b	(>scoredata) & $0F
    967  1d90				   Hmval		; 112 wuz first
    968  1d90		       60 50 40 30*	      .byte.b	96, 80, 64, 48, 32, 16, 1, 240
    969  1d98				   Hmval74
    970  1d98		       e0 d0 c0 b0*	      .byte.b	224, 208, 192, 176, 160, 144, 128
    971  1d9f		       60 50 40 30*	      .byte.b	96, 80, 64, 48, 32, 16, 1, 240, 224, 208, 192, 176, 160, 144, 128, 96
    972  1daf		       50 40 30 20*	      .byte.b	80, 64, 48, 32, 16, 1, 240, 224, 208, 192, 176, 160, 144, 128, 96, 80
    973  1dbf		       40 30 20 10*	      .byte.b	64, 48, 32, 16, 1, 240, 224, 208, 192, 176, 160, 144, 128, 96, 80, 64
    974  1dcf		       30 20 10 01*	      .byte.b	48, 32, 16, 1, 240, 224, 208, 192, 176, 160, 144, 128, 96, 80, 64, 48
    975  1ddf		       20 10 01 f0*	      .byte.b	32, 16, 1, 240, 224, 208, 192, 176, 160, 144, 128, 96, 80, 64, 48, 32
    976  1def		       10 01 f0 e0*	      .byte.b	16, 1, 240, 224, 208, 192, 176, 160, 144, 128, 96, 80, 64, 48, 32, 16
    977  1dff		       01 f0 e0 d0*	      .byte.b	1, 240, 224, 208, 192, 176, 160, 144, 128, 96, 80, 64, 48, 32, 16, 1
    978  1e0f		       f0 e0 d0 c0*	      .byte.b	240, 224, 208, 192, 176, 160, 144, 128, 96, 80, 64, 48, 32, 16, 1, 240
    979  1e1f		       e0 d0 c0 b0*	      .byte.b	224, 208, 192, 176, 160, 144, 128, 96, 80, 64, 48, 32, 16, 1, 240, 224, 208, 192
    980  1e31		       b0 a0 90 80*	      .byte.b	176,160,144,128,16,1,240,224
    981  1e39
    982  1e39
    983  1e39				   kernel_setup
    984  1e39							;--position P0, top P1, M0, M1, BL
    985  1e39		       a2 00		      ldx	#0	; first sprite displayed
    986  1e3b		       b5 85		      lda	SpriteGfxIndex,x
    987  1e3d		       aa		      tax
    988  1e3e		       b5 90		      lda	player1x,x
    989  1e40		       c9 a0		      cmp	#160
    990  1e42		       90 0a		      bcc	nostorep1
    991  1e44		       c9 d0		      cmp	#208
    992  1e46		       b0 02		      bcs	ksadjustdown
    993  1e48							; 160-208: minus 160
    994  1e48							;add 160 is like minus 96
    995  1e48							; so minus 64
    996  1e48		       e9 3f		      sbc	#63	;cc
    997  1e4a				   ksadjustdown
    998  1e4a							; 209-255: add 160
    999  1e4a		       69 9f		      adc	#159	; cs
   1000  1e4c		       95 90		      sta	player1x,x
   1001  1e4e				   nostorep1
   1002  1e4e		       85 02		      sta	WSYNC
   1003  1e50		       a2 04		      ldx	#4
   1004  1e52		       85 81		      sta	topP1x	; cache top p1
   1005  1e54				   HorPosLoop
   1006  1e54		       b5 80		      lda	player0x,X
   1007  1e56		       38		      sec
   1008  1e57				   DivideLoop
   1009  1e57		       e9 0f		      sbc	#15
   1010  1e59		       b0 fc		      bcs	DivideLoop
      0  1e5b					      sleep	4
      1  1e5b				   .CYCLES    SET	4
      2  1e5b
      3  1e5b				  -	      IF	.CYCLES < 2
      4  1e5b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1e5b				  -	      ERR
      6  1e5b					      ENDIF
      7  1e5b
      8  1e5b				  -	      IF	.CYCLES & 1
      9  1e5b				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1e5b				  -	      nop	0
     11  1e5b				  -	      ELSE
     12  1e5b				  -	      bit	VSYNC
     13  1e5b				  -	      ENDIF
     14  1e5b				  -.CYCLES    SET	.CYCLES - 3
     15  1e5b					      ENDIF
     16  1e5b
     17  1e5b					      REPEAT	.CYCLES / 2
     18  1e5b		       ea		      nop
     17  1e5b					      REPEND
     18  1e5c		       ea		      nop
     19  1e5d					      REPEND
   1012  1e5d		       95 10		      sta	RESP0,X
   1013  1e5f		       85 02		      sta	WSYNC
   1014  1e61		       ca		      dex		;2
   1015  1e62		       10 f0		      bpl	HorPosLoop	;4/5
   1016  1e64
   1017  1e64		       a4 80		      ldy	player0x	; 7
   1018  1e66		       b9 90 1d 	      lda	Hmval,y	; 11
   1019  1e69		       85 20		      sta	HMP0	; 14
   1020  1e6b
   1021  1e6b		       a4 81		      ldy	player0x+1
   1022  1e6d		       b9 90 1d 	      lda	Hmval,y
   1023  1e70		       85 21		      sta	HMP0+1	; 24
   1024  1e72
   1025  1e72		       a4 82		      ldy	player0x+2
   1026  1e74		       b9 90 1d 	      lda	Hmval,y
   1027  1e77		       85 22		      sta	HMP0+2	; 34
   1028  1e79
   1029  1e79		       a4 83		      ldy	player0x+3
   1030  1e7b		       b9 90 1d 	      lda	Hmval,y
   1031  1e7e		       85 23		      sta	HMP0+3	; 44
   1032  1e80
   1033  1e80		       a4 84		      ldy	player0x+4
   1034  1e82		       b9 90 1d 	      lda	Hmval,y
   1035  1e85		       85 24		      sta	HMP0+4	; 54
   1036  1e87
   1037  1e87		       85 02		      sta	WSYNC
   1038  1e89		       85 2a		      sta	HMOVE
   1039  1e8b
   1040  1e8b				   myrts
   1041  1e8b		       60		      rts
   1042  1e8c
   1043  1e8c
   1044  1e8c				   pfsetup
   1045  1e8c
   1046  1e8c		       84 cb		      sty	temp1
   1047  1e8e		       85 cc		      sta	temp2
   1048  1e90		       86 cd		      stx	temp3
   1049  1e92		       a2 03		      ldx	#3
   1050  1e94				   pfsetupp
   1051  1e94		       bd 7c 1d 	      lda	dffraclow,x
   1052  1e97		       9d 50 10 	      sta	DF0LOW,x
   1053  1e9a		       bd 84 1d 	      lda	dffrachi,x
   1054  1e9d		       9d 68 10 	      sta	DF0HI,x
   1055  1ea0		       a5 cc		      lda	temp2
   1056  1ea2		       8d 59 10 	      sta	PARAMETER
   1057  1ea5		       a5 cd		      lda	temp3
   1058  1ea7		       8d 59 10 	      sta	PARAMETER
   1059  1eaa		       8e 59 10 	      stx	PARAMETER
   1060  1ead		       8c 59 10 	      sty	PARAMETER
   1061  1eb0		       a9 01		      LDA	#1
   1062  1eb2		       8d 5a 10 	      sta	CALLFUNCTION
   1063  1eb5		       18		      clc
   1064  1eb6		       a5 cc		      lda	temp2
   1065  1eb8		       65 cb		      adc	temp1
   1066  1eba		       85 cc		      sta	temp2
   1067  1ebc		       a5 cd		      lda	temp3
   1068  1ebe		       69 00		      adc	#0
   1069  1ec0		       85 cd		      sta	temp3
   1070  1ec2		       ca		      dex
   1071  1ec3		       10 cf		      bpl	pfsetupp
      0  1ec5					      RETURN
      1  1ec5				  -	      ifnconst	bankswitch
      2  1ec5				  -	      rts
      3  1ec5					      else
      4  1ec5		       4c e0 df 	      jmp	BS_return
      5  1ec8					      endif
   1073  1ec8
   1074  1ec8
   1075  1ec8				   scorekernel
   1076  1ec8				  -	      ifconst	minikernel
   1077  1ec8				  -			;; disable fast fetch, call the minikernel, and re-enable fast fetch
   1078  1ec8				  -	      lda	#255
   1079  1ec8				  -	      sta	FASTFETCH
   1080  1ec8				  -	      jsr	minikernel
   1081  1ec8				  -	      lda	#0
   1082  1ec8				  -	      sta.w	FASTFETCH
   1083  1ec8					      endif
   1084  1ec8		       a6 eb		      ldx	scorecolor
   1085  1eca		       86 06		      stx	COLUP0
   1086  1ecc		       86 07		      stx	COLUP1
   1087  1ece		       a2 00		      ldx	#0
   1088  1ed0		       86 0e		      STx	PF1
   1089  1ed2		       86 0b		      stx	REFP0
   1090  1ed4		       86 0c		      stx	REFP1
   1091  1ed6		       86 1b		      STx	GRP0
   1092  1ed8		       86 1c		      STx	GRP1
   1093  1eda		       86 0f		      STx	PF2
   1094  1edc		       86 2b		      stx	HMCLR
   1095  1ede		       86 1d		      stx	ENAM0
   1096  1ee0		       86 1e		      stx	ENAM1
   1097  1ee2		       86 1f		      stx	ENABL
   1098  1ee4
   1099  1ee4
   1100  1ee4				  -	      ifconst	pfscore
   1101  1ee4				  -	      lda	pfscorecolor
   1102  1ee4				  -	      sta	COLUPF
   1103  1ee4					      endif
   1104  1ee4
   1105  1ee4				  -	      ifconst	noscore
   1106  1ee4				  -	      ldx	#10
   1107  1ee4				  -noscoreloop
   1108  1ee4				  -	      sta	WSYNC
   1109  1ee4				  -	      dex
   1110  1ee4				  -	      bpl	noscoreloop
   1111  1ee4				  -	      rts
   1112  1ee4					      else
   1113  1ee4
   1114  1ee4		       85 2b		      sta	HMCLR
   1115  1ee6		       a2 f0		      ldx	#$f0
   1116  1ee8		       86 20		      stx	HMP0
   1117  1eea
   1118  1eea							; set up fetchers 0-5 to handle score digits
   1119  1eea		       a2 45		      ldx	#<(scoredata)
   1120  1eec		       8e 56 10 	      stx	DF6LOW
   1121  1eef		       a2 0b		      ldx	#(>(scoredata)) & $0F
   1122  1ef1		       8e 6e 10 	      stx	DF6HI
   1123  1ef4		       a2 4d		      ldx	#<(scoredata+8)
   1124  1ef6		       8e 50 10 	      stx	DF0LOW
   1125  1ef9		       a2 0b		      ldx	#(>(scoredata+8)) & $0F
   1126  1efb		       8e 68 10 	      stx	DF0HI
   1127  1efe		       a2 55		      ldx	#<(scoredata+16)
   1128  1f00		       8e 51 10 	      stx	DF1LOW
   1129  1f03							; cycle 0??
   1130  1f03		       a2 0b		      ldx	#(>(scoredata+16)) & $0F
   1131  1f05		       8e 69 10 	      stx	DF1HI
   1132  1f08		       a2 5d		      ldx	#<(scoredata+24)
   1133  1f0a		       8e 52 10 	      stx	DF2LOW
   1134  1f0d		       a2 0b		      ldx	#(>(scoredata+24)) & $0F
   1135  1f0f		       8e 6a 10 	      stx	DF2HI
   1136  1f12
   1137  1f12		       85 02		      sta	WSYNC
   1138  1f14		       a2 00		      ldx	#0
   1139  1f16		       86 1b		      STx	GRP0
   1140  1f18		       86 1c		      STx	GRP1	; seems to be needed because of vdel
   1141  1f1a
   1142  1f1a		       a2 65		      ldx	#<(scoredata+32)
   1143  1f1c		       8e 53 10 	      stx	DF3LOW
   1144  1f1f		       a2 0b		      ldx	#(>(scoredata+32)) & $0F
   1145  1f21		       8e 6b 10 	      stx	DF3HI
   1146  1f24		       a2 6d		      ldx	#<(scoredata+40)
   1147  1f26		       8e 54 10 	      stx	DF4LOW
   1148  1f29		       a2 0b		      ldx	#(>(scoredata+40)) & $0F
   1149  1f2b		       8e 6c 10 	      stx	DF4HI
   1150  1f2e
   1151  1f2e		       a0 07		      LDY	#7
   1152  1f30		       a2 03		      LDx	#$03
   1153  1f32		       84 25		      STY	VDELP0
   1154  1f34		       85 10		      STA	RESP0
   1155  1f36		       85 11		      STA	RESP1
   1156  1f38		       84 cb		      sty	temp1
   1157  1f3a
   1158  1f3a		       86 04		      STx	NUSIZ0
   1159  1f3c		       86 05		      STx	NUSIZ1
   1160  1f3e		       86 26		      STx	VDELP1
   1161  1f40		       a2 75		      ldx	#<(scoredata+48)
   1162  1f42		       8e 55 10 	      stx	DF5LOW
   1163  1f45		       a2 0b		      ldx	#(>(scoredata+48)) & $0F
   1164  1f47		       8e 6d 10 	      stx	DF5HI
   1165  1f4a		       8d 2a 00 	      STA.w	HMOVE	; cycle 73 ?
   1166  1f4d				   scoreloop
   1167  1f4d		       a9 0e		      lda	#<DF6DATA	;59
   1168  1f4f		       85 06		      sta	COLUP0	;62
   1169  1f51		       85 07		      sta	COLUP1	;65
   1170  1f53		       a9 09		      lda	#<DF1DATA	;75
   1171  1f55		       85 1b		      sta	GRP0	;2
   1172  1f57		       a9 08		      lda	#<DF0DATA	;4
   1173  1f59		       85 1c		      sta	GRP1	;7
   1174  1f5b		       a9 0b		      lda	#<DF3DATA	;9
   1175  1f5d		       85 1b		      sta	GRP0	;12
   1176  1f5f
   1177  1f5f							; REVENG - rearranged to correct pf write timing and A register overwrite
   1178  1f5f				  -	      ifconst	pfscore
   1179  1f5f				  -	      lda	pfscore1
   1180  1f5f				  -	      sta	PF1
   1181  1f5f					      else
      0  1f5f					      sleep	6
      1  1f5f				   .CYCLES    SET	6
      2  1f5f
      3  1f5f				  -	      IF	.CYCLES < 2
      4  1f5f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1f5f				  -	      ERR
      6  1f5f					      ENDIF
      7  1f5f
      8  1f5f				  -	      IF	.CYCLES & 1
      9  1f5f				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1f5f				  -	      nop	0
     11  1f5f				  -	      ELSE
     12  1f5f				  -	      bit	VSYNC
     13  1f5f				  -	      ENDIF
     14  1f5f				  -.CYCLES    SET	.CYCLES - 3
     15  1f5f					      ENDIF
     16  1f5f
     17  1f5f					      REPEAT	.CYCLES / 2
     18  1f5f		       ea		      nop
     17  1f5f					      REPEND
     18  1f60		       ea		      nop
     17  1f60					      REPEND
     18  1f61		       ea		      nop
     19  1f62					      REPEND
   1183  1f62					      endif
      0  1f62					      sleep	5
      1  1f62				   .CYCLES    SET	5
      2  1f62
      3  1f62				  -	      IF	.CYCLES < 2
      4  1f62				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1f62				  -	      ERR
      6  1f62					      ENDIF
      7  1f62
      8  1f62					      IF	.CYCLES & 1
      9  1f62					      IFNCONST	NO_ILLEGAL_OPCODES
     10  1f62		       04 00		      nop	0
     11  1f64				  -	      ELSE
     12  1f64				  -	      bit	VSYNC
     13  1f64					      ENDIF
     14  1f64				   .CYCLES    SET	.CYCLES - 3
     15  1f64					      ENDIF
     16  1f64
     17  1f64					      REPEAT	.CYCLES / 2
     18  1f64		       ea		      nop
     19  1f65					      REPEND
   1185  1f65		       ae 0a 10 	      ldx	DF2DATA	;16
   1186  1f68		       ac 0d 10 	      ldy	DF5DATA	;20
   1187  1f6b		       a9 0c		      lda	#<DF4DATA	;22
   1188  1f6d
   1189  1f6d		       86 1c		      stx	GRP1	;40
   1190  1f6f		       84 1b		      sty	GRP0	;43
   1191  1f71		       85 1c		      sta	GRP1	;46
   1192  1f73		       85 1b		      sta	GRP0	;49
   1193  1f75				  -	      ifconst	pfscore
   1194  1f75				  -	      lda	pfscore2
   1195  1f75				  -	      sta	PF1
   1196  1f75					      else
      0  1f75					      sleep	6
      1  1f75				   .CYCLES    SET	6
      2  1f75
      3  1f75				  -	      IF	.CYCLES < 2
      4  1f75				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1f75				  -	      ERR
      6  1f75					      ENDIF
      7  1f75
      8  1f75				  -	      IF	.CYCLES & 1
      9  1f75				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1f75				  -	      nop	0
     11  1f75				  -	      ELSE
     12  1f75				  -	      bit	VSYNC
     13  1f75				  -	      ENDIF
     14  1f75				  -.CYCLES    SET	.CYCLES - 3
     15  1f75					      ENDIF
     16  1f75
     17  1f75					      REPEAT	.CYCLES / 2
     18  1f75		       ea		      nop
     17  1f75					      REPEND
     18  1f76		       ea		      nop
     17  1f76					      REPEND
     18  1f77		       ea		      nop
     19  1f78					      REPEND
   1198  1f78					      endif
   1199  1f78							; sleep 2 ;57
      0  1f78					      sleep	6
      1  1f78				   .CYCLES    SET	6
      2  1f78
      3  1f78				  -	      IF	.CYCLES < 2
      4  1f78				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  1f78				  -	      ERR
      6  1f78					      ENDIF
      7  1f78
      8  1f78				  -	      IF	.CYCLES & 1
      9  1f78				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  1f78				  -	      nop	0
     11  1f78				  -	      ELSE
     12  1f78				  -	      bit	VSYNC
     13  1f78				  -	      ENDIF
     14  1f78				  -.CYCLES    SET	.CYCLES - 3
     15  1f78					      ENDIF
     16  1f78
     17  1f78					      REPEAT	.CYCLES / 2
     18  1f78		       ea		      nop
     17  1f78					      REPEND
     18  1f79		       ea		      nop
     17  1f79					      REPEND
     18  1f7a		       ea		      nop
     19  1f7b					      REPEND
   1201  1f7b		       c6 cb		      dec	temp1	;70
   1202  1f7d		       10 ce		      bpl	scoreloop	;72/73
   1203  1f7f		       a2 00		      LDx	#0
   1204  1f81		       86 0e		      stx	PF1
   1205  1f83		       86 1b		      STx	GRP0
   1206  1f85		       86 1c		      STx	GRP1
   1207  1f87		       86 25		      STx	VDELP0
   1208  1f89		       86 26		      STx	VDELP1	;do we need these
   1209  1f8b		       86 04		      STx	NUSIZ0
   1210  1f8d		       86 05		      STx	NUSIZ1
   1211  1f8f
   1212  1f8f		       60		      rts
   1213  1f90
   1214  1f90
   1215  1f90					      endif		; noscore
   1216  1f90				   game
   1217  1f90				   .
   1218  1f90							;
   1219  1f90
   1220  1f90				   .
   1221  1f90							;
   1222  1f90
   1223  1f90				   .
   1224  1f90							;
   1225  1f90
   1226  1f90				   .
   1227  1f90							;
   1228  1f90
   1229  1f90				   .L00 		;  set kernel DPC +
   1230  1f90
   1231  1f90				   .L01 		;  set tv ntsc
   1232  1f90
   1233  1f90				   .
   1234  1f90							;
   1235  1f90
   1236  1f90				   .L02 		;  set smartbranching on
   1237  1f90
   1238  1f90				   .
   1239  1f90							;
   1240  1f90
   1241  1f90				   .
   1242  1f90							;
   1243  1f90
   1244  1f90				   .L03 		;  dim stackCounter  =  a
   1245  1f90
   1246  1f90				   .L04 		;  dim neighbors  =  b
   1247  1f90
   1248  1f90				   .L05 		;  dim chkX  =  c
   1249  1f90
   1250  1f90				   .L06 		;  dim chkY  =  d
   1251  1f90
   1252  1f90				   .L07 		;  dim tmp  =	e
   1253  1f90
   1254  1f90				   .L08 		;  dim drawCounter  =	f
   1255  1f90
   1256  1f90				   .
   1257  1f90							;
   1258  1f90
   1259  1f90				   .L09 		;  rem x, y are used for loops. z used for bits
   1260  1f90
   1261  1f90							;.flipNeeded.	z{0}.
   1262  1f90				   .L010		;  def flipNeeded  =  z{0}
   1263  1f90
   1264  1f90				   .
   1265  1f90							;
   1266  1f90
   1267  1f90				   .
   1268  1f90							;
   1269  1f90
   1270  1f90							;.MAXX.  30.
   1271  1f90				   .L011		;  def MAXX  =  30
   1272  1f90
   1273  1f90							;.MAXY.  20.
   1274  1f90				   .L012		;  def MAXY  =  20
   1275  1f90
   1276  1f90							;.FILLVALUE.  50.
   1277  1f90				   .L013		;  def FILLVALUE  =  50
   1278  1f90
   1279  1f90							;.RES.  32.
   1280  1f90				   .L014		;  def RES  =	32
   1281  1f90
   1282  1f90							;.REDRAW_FRAME.  6.
   1283  1f90				   .L015		;  def REDRAW_FRAME  =  6
   1284  1f90
   1285  1f90				   .
   1286  1f90							;
   1287  1f90
   1288  1f90				   .L016		;  goto Init bank2
   1289  1f90
   1290  1f90		       85 81		      sta	temp7
   1291  1f92		       a9 30		      lda	#>(.Init-1)
   1292  1f94		       48		      pha
   1293  1f95		       a9 a3		      lda	#<(.Init-1)
   1294  1f97		       48		      pha
   1295  1f98		       a5 81		      lda	temp7
   1296  1f9a		       48		      pha
   1297  1f9b		       8a		      txa
   1298  1f9c		       48		      pha
   1299  1f9d		       a2 02		      ldx	#2
   1300  1f9f		       4c ee df 	      jmp	BS_jsr
   1301  1fa2				   .
   1302  1fa2							;
   1303  1fa2
   1304  1fa2				   .
   1305  1fa2							;
   1306  1fa2
   1307  1fa2				   .
   1308  1fa2							;
   1309  1fa2
   1310  1fa2				   .
   1311  1fa2							;
   1312  1fa2
   1313  1fa2				   .
   1314  1fa2							;
   1315  1fa2
   1316  1fa2				   .
   1317  1fa2							;
   1318  1fa2
   1319  1fa2				   .L017		;  bank 2
   1320  1fa2
   1321  1fa2					      if	ECHO1
      50 bytes of ROM space left in bank 1
   1322  1fa2					      echo	"    ",[(start_bank1 - *)]d , "bytes of ROM space left in bank 1")
   1323  1fa2					      endif
   1324  1fa2		       00 01	   ECHO1      =	1
   1325  1fd4					      ORG	$1FF4-bscode_length
   1326  1fd4					      RORG	$1FF4-bscode_length
   1327  1fd4		       a2 ff	   start_bank1 ldx	#$ff
   1328  1fd6					      ifconst	FASTFETCH	; using DPC+
   1329  1fd6		       8e 58 10 	      stx	FASTFETCH
   1330  1fd9					      endif
   1331  1fd9		       9a		      txs
   1332  1fda				  -	      if	bankswitch == 64
   1333  1fda				  -	      lda	#(((>(start-1)) & $0F) | $F0)
   1334  1fda					      else
   1335  1fda		       a9 18		      lda	#>(start-1)
   1336  1fdc					      endif
   1337  1fdc		       48		      pha
   1338  1fdd		       a9 eb		      lda	#<(start-1)
   1339  1fdf		       48		      pha
   1340  1fe0		       48		      pha
   1341  1fe1		       8a		      txa
   1342  1fe2		       48		      pha
   1343  1fe3		       ba		      tsx
   1344  1fe4					      if	bankswitch != 64
   1345  1fe4		       b5 04		      lda	4,x	; get high byte of return address
   1346  1fe6		       2a		      rol
   1347  1fe7		       2a		      rol
   1348  1fe8		       2a		      rol
   1349  1fe9		       2a		      rol
   1350  1fea		       29 07		      and	#bs_mask	;1 3 or 7 for F8/F6/F4
   1351  1fec		       aa		      tax
   1352  1fed		       e8		      inx
   1353  1fee				  -	      else
   1354  1fee				  -	      lda	4,x	; get high byte of return address
   1355  1fee				  -	      tay
   1356  1fee				  -	      ora	#$10	; change our bank nibble into a valid rom mirror
   1357  1fee				  -	      sta	4,x
   1358  1fee				  -	      tya
   1359  1fee				  -	      lsr
   1360  1fee				  -	      lsr
   1361  1fee				  -	      lsr
   1362  1fee				  -	      lsr
   1363  1fee				  -	      tax
   1364  1fee				  -	      inx
   1365  1fee					      endif
   1366  1fee		       bd f5 1f 	      lda	bankswitch_hotspot-1,x
   1367  1ff1		       68		      pla
   1368  1ff2		       aa		      tax
   1369  1ff3		       68		      pla
   1370  1ff4		       60		      rts
   1371  1ff5				  -	      if	((* & $1FFF) > ((bankswitch_hotspot & $1FFF) - 1))
   1372  1ff5				  -	      echo	"WARNING: size parameter in banksw.asm too small - the program probably will not work."
   1373  1ff5				  -	      echo	"Change to",[(*-begin_bscode+1)&$FF]d,"and try again."
   1374  1ff5					      endif
   1375  1ffc					      ORG	$1FFC
   1376  1ffc					      RORG	$1FFC
   1377  1ffc		       d4 1f		      .word.w	start_bank1
   1378  1ffe		       d4 1f		      .word.w	start_bank1
   1379  2000					      ORG	$2000
   1380  2000					      RORG	$3000
   1381  2000				   HMdiv
   1382  2000		       00 00 00 00*	      .byte.b	0, 0, 0, 0, 0, 0, 0
   1383  2007		       01 01 01 01*	      .byte.b	1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2
   1384  2017		       02 02 02 02*	      .byte.b	2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3
   1385  2027		       03 03 03 03*	      .byte.b	3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 4, 4, 4
   1386  2037		       04 04 04 04*	      .byte.b	4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 5, 5, 5, 5
   1387  2047		       05 05 05 05*	      .byte.b	5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 6, 6, 6, 6, 6
   1388  2057		       06 06 06 06*	      .byte.b	6, 6, 6, 6, 6, 6, 6, 6, 6, 6, 7, 7, 7, 7, 7, 7
   1389  2067		       07 07 07 07*	      .byte.b	7, 7, 7, 7, 7, 7, 7, 7, 7, 8, 8, 8, 8, 8, 8, 8
   1390  2077		       08 08 08 08*	      .byte.b	8, 8, 8, 8, 8, 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9
   1391  2087		       09 09 09 09*	      .byte.b	9, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10
   1392  2097		       0a 0a 0a 0a*	      .byte.b	10,10,10,10,10,10,0,0,0
   1393  20a0				   .L018		;  temp1 = temp1
   1394  20a0
   1395  20a0		       a5 cb		      LDA	temp1
   1396  20a2		       85 cb		      STA	temp1
   1397  20a4				   .
   1398  20a4							;
   1399  20a4
   1400  20a4				   .Init
   1401  20a4							; Init
   1402  20a4
   1403  20a4				   .L019		;  drawscreen
   1404  20a4
   1405  20a4		       85 81		      sta	temp7
   1406  20a6		       a9 30		      lda	#>(ret_point1-1)
   1407  20a8		       48		      pha
   1408  20a9		       a9 bb		      lda	#<(ret_point1-1)
   1409  20ab		       48		      pha
   1410  20ac		       a9 19		      lda	#>(drawscreen-1)
   1411  20ae		       48		      pha
   1412  20af		       a9 50		      lda	#<(drawscreen-1)
   1413  20b1		       48		      pha
   1414  20b2		       a5 81		      lda	temp7
   1415  20b4		       48		      pha
   1416  20b5		       8a		      txa
   1417  20b6		       48		      pha
   1418  20b7		       a2 01		      ldx	#1
   1419  20b9		       4c ee df 	      jmp	BS_jsr
   1420  20bc				   ret_point1
   1421  20bc				   .L020		;  pfclear
   1422  20bc
   1423  20bc		       a9 a4		      lda	#<C_function
   1424  20be		       8d 50 10 	      sta	DF0LOW
   1425  20c1		       a9 01		      lda	#(>C_function) & $0F
   1426  20c3		       8d 68 10 	      sta	DF0HI
   1427  20c6		       a2 1c		      ldx	#28
   1428  20c8		       8e 78 10 	      stx	DF0WRITE
   1429  20cb		       a9 00		      LDA	#0
   1430  20cd		       8d 78 10 	      sta	DF0WRITE
   1431  20d0		       a9 ff		      lda	#255
   1432  20d2		       8d 5a 10 	      sta	CALLFUNCTION
   1433  20d5				   .L021		;  AUDV0  =  0  :  AUDV1  =  0
   1434  20d5
   1435  20d5		       a9 00		      LDA	#0
   1436  20d7		       85 19		      STA	AUDV0
   1437  20d9		       85 1a		      STA	AUDV1
   1438  20db				   .
   1439  20db							;
   1440  20db
   1441  20db				   .
   1442  20db							;
   1443  20db
   1444  20db				   .L022		;  a  =  0  :	b  =  0  :  c  =  0  :	d  =  0  :  e  =  0  :	f  =  0  :  g  =  0  :	h  =  0  :  i  =  0
   1445  20db
   1446  20db		       a9 00		      LDA	#0
   1447  20dd		       85 d1		      STA	a
   1448  20df		       85 d2		      STA	b
   1449  20e1		       85 d3		      STA	c
   1450  20e3		       85 d4		      STA	d
   1451  20e5		       85 d5		      STA	e
   1452  20e7		       85 d6		      STA	f
   1453  20e9		       85 d7		      STA	g
   1454  20eb		       85 d8		      STA	h
   1455  20ed		       85 d9		      STA	i
   1456  20ef				   .L023		;  j  =  0  :	k  =  0  :  l  =  0  :	m  =  0  :  n  =  0  :	o  =  0  :  p  =  0  :	q  =  0  :  r  =  0
   1457  20ef
   1458  20ef		       a9 00		      LDA	#0
   1459  20f1		       85 da		      STA	j
   1460  20f3		       85 db		      STA	k
   1461  20f5		       85 dc		      STA	l
   1462  20f7		       85 dd		      STA	m
   1463  20f9		       85 de		      STA	n
   1464  20fb		       85 df		      STA	o
   1465  20fd		       85 e0		      STA	p
   1466  20ff		       85 e1		      STA	q
   1467  2101		       85 e2		      STA	r
   1468  2103				   .L024		;  s  =  0  :	t  =  0  :  u  =  0  :	v  =  0  :  w  =  0  :	x  =  0  :  y  =  0  :	z  =  0
   1469  2103
   1470  2103		       a9 00		      LDA	#0
   1471  2105		       85 e3		      STA	s
   1472  2107		       85 e4		      STA	t
   1473  2109		       85 e5		      STA	u
   1474  210b		       85 e6		      STA	v
   1475  210d		       85 e7		      STA	w
   1476  210f		       85 e8		      STA	x
   1477  2111		       85 e9		      STA	y
   1478  2113		       85 ea		      STA	z
   1479  2115				   .L025		;  var0  =  0	:  var1  =  0  :  var2	=  0  :  var3  =  0  :	var4  =  0
   1480  2115
   1481  2115		       a9 00		      LDA	#0
   1482  2117		       85 ec		      STA	var0
   1483  2119		       85 ed		      STA	var1
   1484  211b		       85 ee		      STA	var2
   1485  211d		       85 ef		      STA	var3
   1486  211f		       85 f0		      STA	var4
   1487  2121				   .L026		;  var5  =  0	:  var6  =  0  :  var7	=  0  :  var8  =  0
   1488  2121
   1489  2121		       a9 00		      LDA	#0
   1490  2123		       85 f1		      STA	var5
   1491  2125		       85 f2		      STA	var6
   1492  2127		       85 f3		      STA	var7
   1493  2129		       85 f4		      STA	var8
   1494  212b				   .
   1495  212b							;
   1496  212b
   1497  212b				   .
   1498  212b							;
   1499  212b
   1500  212b				   .L027		;  scorecolors:
   1501  212b
   1502  212b		       a9 45		      lda	#<scoredata
   1503  212d		       8d 50 10 	      STA	DF0LOW
   1504  2130		       a9 0b		      lda	#((>scoredata) & $0f)
   1505  2132		       8d 68 10 	      STA	DF0HI
   1506  2135		       a9 1e		      lda	#$1E
   1507  2137
   1508  2137		       8d 78 10 	      sta	DF0WRITE
   1509  213a		       a9 1c		      lda	#$1C
   1510  213c
   1511  213c		       8d 78 10 	      sta	DF0WRITE
   1512  213f		       a9 1a		      lda	#$1A
   1513  2141
   1514  2141		       8d 78 10 	      sta	DF0WRITE
   1515  2144		       a9 1a		      lda	#$1A
   1516  2146
   1517  2146		       8d 78 10 	      sta	DF0WRITE
   1518  2149		       a9 18		      lda	#$18
   1519  214b
   1520  214b		       8d 78 10 	      sta	DF0WRITE
   1521  214e		       a9 18		      lda	#$18
   1522  2150
   1523  2150		       8d 78 10 	      sta	DF0WRITE
   1524  2153		       a9 16		      lda	#$16
   1525  2155
   1526  2155		       8d 78 10 	      sta	DF0WRITE
   1527  2158		       a9 16		      lda	#$16
   1528  215a
   1529  215a		       8d 78 10 	      sta	DF0WRITE
   1530  215d				   .
   1531  215d							;
   1532  215d
   1533  215d				   .
   1534  215d							;
   1535  215d
   1536  215d				   .L028		;  gosub SeedRandom bank4
   1537  215d
   1538  215d		       85 81		      sta	temp7
   1539  215f		       a9 31		      lda	#>(ret_point2-1)
   1540  2161		       48		      pha
   1541  2162		       a9 74		      lda	#<(ret_point2-1)
   1542  2164		       48		      pha
   1543  2165		       a9 70		      lda	#>(.SeedRandom-1)
   1544  2167		       48		      pha
   1545  2168		       a9 84		      lda	#<(.SeedRandom-1)
   1546  216a		       48		      pha
   1547  216b		       a5 81		      lda	temp7
   1548  216d		       48		      pha
   1549  216e		       8a		      txa
   1550  216f		       48		      pha
   1551  2170		       a2 04		      ldx	#4
   1552  2172		       4c ee df 	      jmp	BS_jsr
   1553  2175				   ret_point2
   1554  2175				   .
   1555  2175							;
   1556  2175
   1557  2175				   .L029		;  goto MainLoop bank3
   1558  2175
   1559  2175		       85 81		      sta	temp7
   1560  2177		       a9 50		      lda	#>(.MainLoop-1)
   1561  2179		       48		      pha
   1562  217a		       a9 84		      lda	#<(.MainLoop-1)
   1563  217c		       48		      pha
   1564  217d		       a5 81		      lda	temp7
   1565  217f		       48		      pha
   1566  2180		       8a		      txa
   1567  2181		       48		      pha
   1568  2182		       a2 03		      ldx	#3
   1569  2184		       4c ee df 	      jmp	BS_jsr
   1570  2187				   .
   1571  2187							;
   1572  2187
   1573  2187				   .
   1574  2187							;
   1575  2187
   1576  2187				   .
   1577  2187							;
   1578  2187
   1579  2187				   .
   1580  2187							;
   1581  2187
   1582  2187				   .L030		;  bank 3
   1583  2187
   1584  2187					      if	ECHO2
      3661 bytes of ROM space left in bank 2
   1585  2187					      echo	"    ",[(start_bank2 - *)]d , "bytes of ROM space left in bank 2")
   1586  2187					      endif
   1587  2187		       00 01	   ECHO2      =	1
   1588  2fd4					      ORG	$2FF4-bscode_length
   1589  2fd4					      RORG	$3FF4-bscode_length
   1590  2fd4		       a2 ff	   start_bank2 ldx	#$ff
   1591  2fd6					      ifconst	FASTFETCH	; using DPC+
   1592  2fd6		       8e 58 10 	      stx	FASTFETCH
   1593  2fd9					      endif
   1594  2fd9		       9a		      txs
   1595  2fda				  -	      if	bankswitch == 64
   1596  2fda				  -	      lda	#(((>(start-1)) & $0F) | $F0)
   1597  2fda					      else
   1598  2fda		       a9 18		      lda	#>(start-1)
   1599  2fdc					      endif
   1600  2fdc		       48		      pha
   1601  2fdd		       a9 eb		      lda	#<(start-1)
   1602  2fdf		       48		      pha
   1603  2fe0		       48		      pha
   1604  2fe1		       8a		      txa
   1605  2fe2		       48		      pha
   1606  2fe3		       ba		      tsx
   1607  2fe4					      if	bankswitch != 64
   1608  2fe4		       b5 04		      lda	4,x	; get high byte of return address
   1609  2fe6		       2a		      rol
   1610  2fe7		       2a		      rol
   1611  2fe8		       2a		      rol
   1612  2fe9		       2a		      rol
   1613  2fea		       29 07		      and	#bs_mask	;1 3 or 7 for F8/F6/F4
   1614  2fec		       aa		      tax
   1615  2fed		       e8		      inx
   1616  2fee				  -	      else
   1617  2fee				  -	      lda	4,x	; get high byte of return address
   1618  2fee				  -	      tay
   1619  2fee				  -	      ora	#$10	; change our bank nibble into a valid rom mirror
   1620  2fee				  -	      sta	4,x
   1621  2fee				  -	      tya
   1622  2fee				  -	      lsr
   1623  2fee				  -	      lsr
   1624  2fee				  -	      lsr
   1625  2fee				  -	      lsr
   1626  2fee				  -	      tax
   1627  2fee				  -	      inx
   1628  2fee					      endif
   1629  2fee		       bd f5 1f 	      lda	bankswitch_hotspot-1,x
   1630  2ff1		       68		      pla
   1631  2ff2		       aa		      tax
   1632  2ff3		       68		      pla
   1633  2ff4		       60		      rts
   1634  2ff5				  -	      if	((* & $1FFF) > ((bankswitch_hotspot & $1FFF) - 1))
   1635  2ff5				  -	      echo	"WARNING: size parameter in banksw.asm too small - the program probably will not work."
   1636  2ff5				  -	      echo	"Change to",[(*-begin_bscode+1)&$FF]d,"and try again."
   1637  2ff5					      endif
   1638  2ffc					      ORG	$2FFC
   1639  2ffc					      RORG	$3FFC
   1640  2ffc		       d4 3f		      .word.w	start_bank2
   1641  2ffe		       d4 3f		      .word.w	start_bank2
   1642  3000					      ORG	$3000
   1643  3000					      RORG	$5000
   1644  3000					      repeat	129
   1645  3000		       00		      .byte.b	0
   1644  3000					      repend
   1645  3001		       00		      .byte.b	0
   1644  3001					      repend
   1645  3002		       00		      .byte.b	0
   1644  3002					      repend
   1645  3003		       00		      .byte.b	0
   1644  3003					      repend
   1645  3004		       00		      .byte.b	0
   1644  3004					      repend
   1645  3005		       00		      .byte.b	0
   1644  3005					      repend
   1645  3006		       00		      .byte.b	0
   1644  3006					      repend
   1645  3007		       00		      .byte.b	0
   1644  3007					      repend
   1645  3008		       00		      .byte.b	0
   1644  3008					      repend
   1645  3009		       00		      .byte.b	0
   1644  3009					      repend
   1645  300a		       00		      .byte.b	0
   1644  300a					      repend
   1645  300b		       00		      .byte.b	0
   1644  300b					      repend
   1645  300c		       00		      .byte.b	0
   1644  300c					      repend
   1645  300d		       00		      .byte.b	0
   1644  300d					      repend
   1645  300e		       00		      .byte.b	0
   1644  300e					      repend
   1645  300f		       00		      .byte.b	0
   1644  300f					      repend
   1645  3010		       00		      .byte.b	0
   1644  3010					      repend
   1645  3011		       00		      .byte.b	0
   1644  3011					      repend
   1645  3012		       00		      .byte.b	0
   1644  3012					      repend
   1645  3013		       00		      .byte.b	0
   1644  3013					      repend
   1645  3014		       00		      .byte.b	0
   1644  3014					      repend
   1645  3015		       00		      .byte.b	0
   1644  3015					      repend
   1645  3016		       00		      .byte.b	0
   1644  3016					      repend
   1645  3017		       00		      .byte.b	0
   1644  3017					      repend
   1645  3018		       00		      .byte.b	0
   1644  3018					      repend
   1645  3019		       00		      .byte.b	0
   1644  3019					      repend
   1645  301a		       00		      .byte.b	0
   1644  301a					      repend
   1645  301b		       00		      .byte.b	0
   1644  301b					      repend
   1645  301c		       00		      .byte.b	0
   1644  301c					      repend
   1645  301d		       00		      .byte.b	0
   1644  301d					      repend
   1645  301e		       00		      .byte.b	0
   1644  301e					      repend
   1645  301f		       00		      .byte.b	0
   1644  301f					      repend
   1645  3020		       00		      .byte.b	0
   1644  3020					      repend
   1645  3021		       00		      .byte.b	0
   1644  3021					      repend
   1645  3022		       00		      .byte.b	0
   1644  3022					      repend
   1645  3023		       00		      .byte.b	0
   1644  3023					      repend
   1645  3024		       00		      .byte.b	0
   1644  3024					      repend
   1645  3025		       00		      .byte.b	0
   1644  3025					      repend
   1645  3026		       00		      .byte.b	0
   1644  3026					      repend
   1645  3027		       00		      .byte.b	0
   1644  3027					      repend
   1645  3028		       00		      .byte.b	0
   1644  3028					      repend
   1645  3029		       00		      .byte.b	0
   1644  3029					      repend
   1645  302a		       00		      .byte.b	0
   1644  302a					      repend
   1645  302b		       00		      .byte.b	0
   1644  302b					      repend
   1645  302c		       00		      .byte.b	0
   1644  302c					      repend
   1645  302d		       00		      .byte.b	0
   1644  302d					      repend
   1645  302e		       00		      .byte.b	0
   1644  302e					      repend
   1645  302f		       00		      .byte.b	0
   1644  302f					      repend
   1645  3030		       00		      .byte.b	0
   1644  3030					      repend
   1645  3031		       00		      .byte.b	0
   1644  3031					      repend
   1645  3032		       00		      .byte.b	0
   1644  3032					      repend
   1645  3033		       00		      .byte.b	0
   1644  3033					      repend
   1645  3034		       00		      .byte.b	0
   1644  3034					      repend
   1645  3035		       00		      .byte.b	0
   1644  3035					      repend
   1645  3036		       00		      .byte.b	0
   1644  3036					      repend
   1645  3037		       00		      .byte.b	0
   1644  3037					      repend
   1645  3038		       00		      .byte.b	0
   1644  3038					      repend
   1645  3039		       00		      .byte.b	0
   1644  3039					      repend
   1645  303a		       00		      .byte.b	0
   1644  303a					      repend
   1645  303b		       00		      .byte.b	0
   1644  303b					      repend
   1645  303c		       00		      .byte.b	0
   1644  303c					      repend
   1645  303d		       00		      .byte.b	0
   1644  303d					      repend
   1645  303e		       00		      .byte.b	0
   1644  303e					      repend
   1645  303f		       00		      .byte.b	0
   1644  303f					      repend
   1645  3040		       00		      .byte.b	0
   1644  3040					      repend
   1645  3041		       00		      .byte.b	0
   1644  3041					      repend
   1645  3042		       00		      .byte.b	0
   1644  3042					      repend
   1645  3043		       00		      .byte.b	0
   1644  3043					      repend
   1645  3044		       00		      .byte.b	0
   1644  3044					      repend
   1645  3045		       00		      .byte.b	0
   1644  3045					      repend
   1645  3046		       00		      .byte.b	0
   1644  3046					      repend
   1645  3047		       00		      .byte.b	0
   1644  3047					      repend
   1645  3048		       00		      .byte.b	0
   1644  3048					      repend
   1645  3049		       00		      .byte.b	0
   1644  3049					      repend
   1645  304a		       00		      .byte.b	0
   1644  304a					      repend
   1645  304b		       00		      .byte.b	0
   1644  304b					      repend
   1645  304c		       00		      .byte.b	0
   1644  304c					      repend
   1645  304d		       00		      .byte.b	0
   1644  304d					      repend
   1645  304e		       00		      .byte.b	0
   1644  304e					      repend
   1645  304f		       00		      .byte.b	0
   1644  304f					      repend
   1645  3050		       00		      .byte.b	0
   1644  3050					      repend
   1645  3051		       00		      .byte.b	0
   1644  3051					      repend
   1645  3052		       00		      .byte.b	0
   1644  3052					      repend
   1645  3053		       00		      .byte.b	0
   1644  3053					      repend
   1645  3054		       00		      .byte.b	0
   1644  3054					      repend
   1645  3055		       00		      .byte.b	0
   1644  3055					      repend
   1645  3056		       00		      .byte.b	0
   1644  3056					      repend
   1645  3057		       00		      .byte.b	0
   1644  3057					      repend
   1645  3058		       00		      .byte.b	0
   1644  3058					      repend
   1645  3059		       00		      .byte.b	0
   1644  3059					      repend
   1645  305a		       00		      .byte.b	0
   1644  305a					      repend
   1645  305b		       00		      .byte.b	0
   1644  305b					      repend
   1645  305c		       00		      .byte.b	0
   1644  305c					      repend
   1645  305d		       00		      .byte.b	0
   1644  305d					      repend
   1645  305e		       00		      .byte.b	0
   1644  305e					      repend
   1645  305f		       00		      .byte.b	0
   1644  305f					      repend
   1645  3060		       00		      .byte.b	0
   1644  3060					      repend
   1645  3061		       00		      .byte.b	0
   1644  3061					      repend
   1645  3062		       00		      .byte.b	0
   1644  3062					      repend
   1645  3063		       00		      .byte.b	0
   1644  3063					      repend
   1645  3064		       00		      .byte.b	0
   1644  3064					      repend
   1645  3065		       00		      .byte.b	0
   1644  3065					      repend
   1645  3066		       00		      .byte.b	0
   1644  3066					      repend
   1645  3067		       00		      .byte.b	0
   1644  3067					      repend
   1645  3068		       00		      .byte.b	0
   1644  3068					      repend
   1645  3069		       00		      .byte.b	0
   1644  3069					      repend
   1645  306a		       00		      .byte.b	0
   1644  306a					      repend
   1645  306b		       00		      .byte.b	0
   1644  306b					      repend
   1645  306c		       00		      .byte.b	0
   1644  306c					      repend
   1645  306d		       00		      .byte.b	0
   1644  306d					      repend
   1645  306e		       00		      .byte.b	0
   1644  306e					      repend
   1645  306f		       00		      .byte.b	0
   1644  306f					      repend
   1645  3070		       00		      .byte.b	0
   1644  3070					      repend
   1645  3071		       00		      .byte.b	0
   1644  3071					      repend
   1645  3072		       00		      .byte.b	0
   1644  3072					      repend
   1645  3073		       00		      .byte.b	0
   1644  3073					      repend
   1645  3074		       00		      .byte.b	0
   1644  3074					      repend
   1645  3075		       00		      .byte.b	0
   1644  3075					      repend
   1645  3076		       00		      .byte.b	0
   1644  3076					      repend
   1645  3077		       00		      .byte.b	0
   1644  3077					      repend
   1645  3078		       00		      .byte.b	0
   1644  3078					      repend
   1645  3079		       00		      .byte.b	0
   1644  3079					      repend
   1645  307a		       00		      .byte.b	0
   1644  307a					      repend
   1645  307b		       00		      .byte.b	0
   1644  307b					      repend
   1645  307c		       00		      .byte.b	0
   1644  307c					      repend
   1645  307d		       00		      .byte.b	0
   1644  307d					      repend
   1645  307e		       00		      .byte.b	0
   1644  307e					      repend
   1645  307f		       00		      .byte.b	0
   1644  307f					      repend
   1645  3080		       00		      .byte.b	0
   1646  3081					      repend
   1647  3081				   .L031		;  temp1 = temp1
   1648  3081
   1649  3081		       a5 cb		      LDA	temp1
   1650  3083		       85 cb		      STA	temp1
   1651  3085				   .
   1652  3085							;
   1653  3085
   1654  3085				   .
   1655  3085							;
   1656  3085
   1657  3085				   .MainLoop
   1658  3085							; MainLoop
   1659  3085
   1660  3085				   .
   1661  3085							;
   1662  3085
   1663  3085				   .
   1664  3085							;
   1665  3085
   1666  3085				   .L032		;  stackCounter  =  0
   1667  3085
   1668  3085		       a9 00		      LDA	#0
   1669  3087		       85 d1		      STA	stackCounter
   1670  3089				   .
   1671  3089							;
   1672  3089
   1673  3089				   .
   1674  3089							;
   1675  3089
   1676  3089				   .L033		;  for y  =  1 to MAXY
   1677  3089
   1678  3089		       a9 01		      LDA	#1
   1679  308b		       85 e9		      STA	y
   1680  308d				   .L033fory
   1681  308d				   .L034		;  for x  =  1 to MAXX
   1682  308d
   1683  308d		       a9 01		      LDA	#1
   1684  308f		       85 e8		      STA	x
   1685  3091				   .L034forx
   1686  3091				   .
   1687  3091							;
   1688  3091
   1689  3091				   .
   1690  3091							;
   1691  3091
   1692  3091				   .L035		;  neighbors  =  0
   1693  3091
   1694  3091		       a9 00		      LDA	#0
   1695  3093		       85 d2		      STA	neighbors
   1696  3095				   .
   1697  3095							;
   1698  3095
   1699  3095				   .L036		;  chkX  =  x	-  1
   1700  3095
   1701  3095		       a5 e8		      LDA	x
   1702  3097		       38		      SEC
   1703  3098		       e9 01		      SBC	#1
   1704  309a		       85 d3		      STA	chkX
   1705  309c				   .L037		;  if pfread ( chkX ,	y )  then neighbors  =	neighbors  +  1
   1706  309c
   1707  309c		       a9 a4		      lda	#<C_function
   1708  309e		       8d 50 10 	      sta	DF0LOW
   1709  30a1		       a9 01		      lda	#(>C_function) & $0F
   1710  30a3		       8d 68 10 	      sta	DF0HI
   1711  30a6		       a9 18		      lda	#24
   1712  30a8		       8d 78 10 	      sta	DF0WRITE
   1713  30ab		       a5 d3		      LDA	chkX
   1714  30ad		       8d 78 10 	      STA	DF0WRITE
   1715  30b0		       a4 e9		      LDY	y
   1716  30b2		       8c 78 10 	      STY	DF0WRITE
   1717  30b5		       a9 ff		      lda	#255
   1718  30b7		       8d 5a 10 	      sta	CALLFUNCTION
   1719  30ba		       ad 08 10 	      LDA	DF0DATA
   1720  30bd		       d0 02		      BNE	.skipL037
   1721  30bf				   .condpart0
   1722  30bf		       e6 d2		      INC	neighbors
   1723  30c1				   .skipL037
   1724  30c1				   .L038		;  chkY  =  y	-  1
   1725  30c1
   1726  30c1		       a5 e9		      LDA	y
   1727  30c3		       38		      SEC
   1728  30c4		       e9 01		      SBC	#1
   1729  30c6		       85 d4		      STA	chkY
   1730  30c8				   .L039		;  if pfread ( x ,  chkY )  then neighbors  =	neighbors  +  1
   1731  30c8
   1732  30c8		       a9 a4		      lda	#<C_function
   1733  30ca		       8d 50 10 	      sta	DF0LOW
   1734  30cd		       a9 01		      lda	#(>C_function) & $0F
   1735  30cf		       8d 68 10 	      sta	DF0HI
   1736  30d2		       a9 18		      lda	#24
   1737  30d4		       8d 78 10 	      sta	DF0WRITE
   1738  30d7		       a5 e8		      LDA	x
   1739  30d9		       8d 78 10 	      STA	DF0WRITE
   1740  30dc		       a4 d4		      LDY	chkY
   1741  30de		       8c 78 10 	      STY	DF0WRITE
   1742  30e1		       a9 ff		      lda	#255
   1743  30e3		       8d 5a 10 	      sta	CALLFUNCTION
   1744  30e6		       ad 08 10 	      LDA	DF0DATA
   1745  30e9		       d0 02		      BNE	.skipL039
   1746  30eb				   .condpart1
   1747  30eb		       e6 d2		      INC	neighbors
   1748  30ed				   .skipL039
   1749  30ed				   .L040		;  chkX  =  x	+  1
   1750  30ed
   1751  30ed		       a5 e8		      LDA	x
   1752  30ef		       18		      CLC
   1753  30f0		       69 01		      ADC	#1
   1754  30f2		       85 d3		      STA	chkX
   1755  30f4				   .L041		;  if pfread ( chkX ,	y )  then neighbors  =	neighbors  +  1
   1756  30f4
   1757  30f4		       a9 a4		      lda	#<C_function
   1758  30f6		       8d 50 10 	      sta	DF0LOW
   1759  30f9		       a9 01		      lda	#(>C_function) & $0F
   1760  30fb		       8d 68 10 	      sta	DF0HI
   1761  30fe		       a9 18		      lda	#24
   1762  3100		       8d 78 10 	      sta	DF0WRITE
   1763  3103		       a5 d3		      LDA	chkX
   1764  3105		       8d 78 10 	      STA	DF0WRITE
   1765  3108		       a4 e9		      LDY	y
   1766  310a		       8c 78 10 	      STY	DF0WRITE
   1767  310d		       a9 ff		      lda	#255
   1768  310f		       8d 5a 10 	      sta	CALLFUNCTION
   1769  3112		       ad 08 10 	      LDA	DF0DATA
   1770  3115		       d0 02		      BNE	.skipL041
   1771  3117				   .condpart2
   1772  3117		       e6 d2		      INC	neighbors
   1773  3119				   .skipL041
   1774  3119				   .L042		;  chkY  =  y	+  1
   1775  3119
   1776  3119		       a5 e9		      LDA	y
   1777  311b		       18		      CLC
   1778  311c		       69 01		      ADC	#1
   1779  311e		       85 d4		      STA	chkY
   1780  3120				   .L043		;  if pfread ( x ,  chkY )  then neighbors  =	neighbors  +  1
   1781  3120
   1782  3120		       a9 a4		      lda	#<C_function
   1783  3122		       8d 50 10 	      sta	DF0LOW
   1784  3125		       a9 01		      lda	#(>C_function) & $0F
   1785  3127		       8d 68 10 	      sta	DF0HI
   1786  312a		       a9 18		      lda	#24
   1787  312c		       8d 78 10 	      sta	DF0WRITE
   1788  312f		       a5 e8		      LDA	x
   1789  3131		       8d 78 10 	      STA	DF0WRITE
   1790  3134		       a4 d4		      LDY	chkY
   1791  3136		       8c 78 10 	      STY	DF0WRITE
   1792  3139		       a9 ff		      lda	#255
   1793  313b		       8d 5a 10 	      sta	CALLFUNCTION
   1794  313e		       ad 08 10 	      LDA	DF0DATA
   1795  3141		       d0 02		      BNE	.skipL043
   1796  3143				   .condpart3
   1797  3143		       e6 d2		      INC	neighbors
   1798  3145				   .skipL043
   1799  3145				   .
   1800  3145							;
   1801  3145
   1802  3145				   .L044		;  chkX  =  x	-  1  :  chkY  =  y  -	1
   1803  3145
   1804  3145		       a5 e8		      LDA	x
   1805  3147		       38		      SEC
   1806  3148		       e9 01		      SBC	#1
   1807  314a		       85 d3		      STA	chkX
   1808  314c		       a5 e9		      LDA	y
   1809  314e		       38		      SEC
   1810  314f		       e9 01		      SBC	#1
   1811  3151		       85 d4		      STA	chkY
   1812  3153				   .L045		;  if pfread ( chkX ,	chkY )	then neighbors	=  neighbors  +  1
   1813  3153
   1814  3153		       a9 a4		      lda	#<C_function
   1815  3155		       8d 50 10 	      sta	DF0LOW
   1816  3158		       a9 01		      lda	#(>C_function) & $0F
   1817  315a		       8d 68 10 	      sta	DF0HI
   1818  315d		       a9 18		      lda	#24
   1819  315f		       8d 78 10 	      sta	DF0WRITE
   1820  3162		       a5 d3		      LDA	chkX
   1821  3164		       8d 78 10 	      STA	DF0WRITE
   1822  3167		       a4 d4		      LDY	chkY
   1823  3169		       8c 78 10 	      STY	DF0WRITE
   1824  316c		       a9 ff		      lda	#255
   1825  316e		       8d 5a 10 	      sta	CALLFUNCTION
   1826  3171		       ad 08 10 	      LDA	DF0DATA
   1827  3174		       d0 02		      BNE	.skipL045
   1828  3176				   .condpart4
   1829  3176		       e6 d2		      INC	neighbors
   1830  3178				   .skipL045
   1831  3178				   .L046		;  chkX  =  x	-  1  :  chkY  =  y  +	1
   1832  3178
   1833  3178		       a5 e8		      LDA	x
   1834  317a		       38		      SEC
   1835  317b		       e9 01		      SBC	#1
   1836  317d		       85 d3		      STA	chkX
   1837  317f		       a5 e9		      LDA	y
   1838  3181		       18		      CLC
   1839  3182		       69 01		      ADC	#1
   1840  3184		       85 d4		      STA	chkY
   1841  3186				   .L047		;  if pfread ( chkX ,	chkY )	then neighbors	=  neighbors  +  1
   1842  3186
   1843  3186		       a9 a4		      lda	#<C_function
   1844  3188		       8d 50 10 	      sta	DF0LOW
   1845  318b		       a9 01		      lda	#(>C_function) & $0F
   1846  318d		       8d 68 10 	      sta	DF0HI
   1847  3190		       a9 18		      lda	#24
   1848  3192		       8d 78 10 	      sta	DF0WRITE
   1849  3195		       a5 d3		      LDA	chkX
   1850  3197		       8d 78 10 	      STA	DF0WRITE
   1851  319a		       a4 d4		      LDY	chkY
   1852  319c		       8c 78 10 	      STY	DF0WRITE
   1853  319f		       a9 ff		      lda	#255
   1854  31a1		       8d 5a 10 	      sta	CALLFUNCTION
   1855  31a4		       ad 08 10 	      LDA	DF0DATA
   1856  31a7		       d0 02		      BNE	.skipL047
   1857  31a9				   .condpart5
   1858  31a9		       e6 d2		      INC	neighbors
   1859  31ab				   .skipL047
   1860  31ab				   .L048		;  chkX  =  x	+  1  :  chkY  =  y  -	1
   1861  31ab
   1862  31ab		       a5 e8		      LDA	x
   1863  31ad		       18		      CLC
   1864  31ae		       69 01		      ADC	#1
   1865  31b0		       85 d3		      STA	chkX
   1866  31b2		       a5 e9		      LDA	y
   1867  31b4		       38		      SEC
   1868  31b5		       e9 01		      SBC	#1
   1869  31b7		       85 d4		      STA	chkY
   1870  31b9				   .L049		;  if pfread ( chkX ,	chkY )	then neighbors	=  neighbors  +  1
   1871  31b9
   1872  31b9		       a9 a4		      lda	#<C_function
   1873  31bb		       8d 50 10 	      sta	DF0LOW
   1874  31be		       a9 01		      lda	#(>C_function) & $0F
   1875  31c0		       8d 68 10 	      sta	DF0HI
   1876  31c3		       a9 18		      lda	#24
   1877  31c5		       8d 78 10 	      sta	DF0WRITE
   1878  31c8		       a5 d3		      LDA	chkX
   1879  31ca		       8d 78 10 	      STA	DF0WRITE
   1880  31cd		       a4 d4		      LDY	chkY
   1881  31cf		       8c 78 10 	      STY	DF0WRITE
   1882  31d2		       a9 ff		      lda	#255
   1883  31d4		       8d 5a 10 	      sta	CALLFUNCTION
   1884  31d7		       ad 08 10 	      LDA	DF0DATA
   1885  31da		       d0 02		      BNE	.skipL049
   1886  31dc				   .condpart6
   1887  31dc		       e6 d2		      INC	neighbors
   1888  31de				   .skipL049
   1889  31de				   .L050		;  chkX  =  x	+  1  :  chkY  =  y  +	1
   1890  31de
   1891  31de		       a5 e8		      LDA	x
   1892  31e0		       18		      CLC
   1893  31e1		       69 01		      ADC	#1
   1894  31e3		       85 d3		      STA	chkX
   1895  31e5		       a5 e9		      LDA	y
   1896  31e7		       18		      CLC
   1897  31e8		       69 01		      ADC	#1
   1898  31ea		       85 d4		      STA	chkY
   1899  31ec				   .L051		;  if pfread ( chkX ,	chkY )	then neighbors	=  neighbors  +  1
   1900  31ec
   1901  31ec		       a9 a4		      lda	#<C_function
   1902  31ee		       8d 50 10 	      sta	DF0LOW
   1903  31f1		       a9 01		      lda	#(>C_function) & $0F
   1904  31f3		       8d 68 10 	      sta	DF0HI
   1905  31f6		       a9 18		      lda	#24
   1906  31f8		       8d 78 10 	      sta	DF0WRITE
   1907  31fb		       a5 d3		      LDA	chkX
   1908  31fd		       8d 78 10 	      STA	DF0WRITE
   1909  3200		       a4 d4		      LDY	chkY
   1910  3202		       8c 78 10 	      STY	DF0WRITE
   1911  3205		       a9 ff		      lda	#255
   1912  3207		       8d 5a 10 	      sta	CALLFUNCTION
   1913  320a		       ad 08 10 	      LDA	DF0DATA
   1914  320d		       d0 02		      BNE	.skipL051
   1915  320f				   .condpart7
   1916  320f		       e6 d2		      INC	neighbors
   1917  3211				   .skipL051
   1918  3211				   .
   1919  3211							;
   1920  3211
   1921  3211				   .
   1922  3211							;
   1923  3211
   1924  3211				   .L052		;  flipNeeded	=  0
   1925  3211
   1926  3211		       a5 ea		      LDA	z
   1927  3213		       29 fe		      AND	#254
   1928  3215		       85 ea		      STA	z
   1929  3217				   .L053		;  if !pfread ( x , y )  then goto __deadCellChecks
   1930  3217
   1931  3217		       a9 a4		      lda	#<C_function
   1932  3219		       8d 50 10 	      sta	DF0LOW
   1933  321c		       a9 01		      lda	#(>C_function) & $0F
   1934  321e		       8d 68 10 	      sta	DF0HI
   1935  3221		       a9 18		      lda	#24
   1936  3223		       8d 78 10 	      sta	DF0WRITE
   1937  3226		       a5 e8		      LDA	x
   1938  3228		       8d 78 10 	      STA	DF0WRITE
   1939  322b		       a4 e9		      LDY	y
   1940  322d		       8c 78 10 	      STY	DF0WRITE
   1941  3230		       a9 ff		      lda	#255
   1942  3232		       8d 5a 10 	      sta	CALLFUNCTION
   1943  3235		       ad 08 10 	      LDA	DF0DATA
   1944  3238		       f0 03		      BEQ	.skipL053
   1945  323a				   .condpart8
   1946  323a		       4c 58 52 	      jmp	.__deadCellChecks
   1947  323d
   1948  323d				   .skipL053
   1949  323d				   .
   1950  323d							;
   1951  323d
   1952  323d				   .__livingCellChecks
   1953  323d							; __livingCellChecks
   1954  323d
   1955  323d				   .L054		;  if neighbors  <  2 then flipNeeded	=  1
   1956  323d
   1957  323d		       a5 d2		      LDA	neighbors
   1958  323f		       c9 02		      CMP	#2
   1959  3241		       b0 06		      BCS	.skipL054
   1960  3243				   .condpart9
   1961  3243		       a5 ea		      LDA	z
   1962  3245		       09 01		      ORA	#1
   1963  3247		       85 ea		      STA	z
   1964  3249				   .skipL054
   1965  3249				   .L055		;  if neighbors  >  3 then flipNeeded	=  1
   1966  3249
   1967  3249		       a9 03		      LDA	#3
   1968  324b		       c5 d2		      CMP	neighbors
   1969  324d		       b0 06		      BCS	.skipL055
   1970  324f				   .condpart10
   1971  324f		       a5 ea		      LDA	z
   1972  3251		       09 01		      ORA	#1
   1973  3253		       85 ea		      STA	z
   1974  3255				   .skipL055
   1975  3255				   .L056		;  goto __doneChecking
   1976  3255
   1977  3255		       4c 64 52 	      jmp	.__doneChecking
   1978  3258
   1979  3258				   .__deadCellChecks
   1980  3258							; __deadCellChecks
   1981  3258
   1982  3258				   .L057		;  if neighbors  =  3 then flipNeeded	=  1
   1983  3258
   1984  3258		       a5 d2		      LDA	neighbors
   1985  325a		       c9 03		      CMP	#3
   1986  325c		       d0 06		      BNE	.skipL057
   1987  325e				   .condpart11
   1988  325e		       a5 ea		      LDA	z
   1989  3260		       09 01		      ORA	#1
   1990  3262		       85 ea		      STA	z
   1991  3264				   .skipL057
   1992  3264				   .__doneChecking
   1993  3264							; __doneChecking
   1994  3264
   1995  3264				   .
   1996  3264							;
   1997  3264
   1998  3264				   .
   1999  3264							;
   2000  3264
   2001  3264				   .L058		;  if !flipNeeded goto __endChecks
   2002  3264
   2003  3264		       a5 ea		      LDA	z
   2004  3266		       4a		      LSR
   2005  3267					      if	((* - .__endChecks) < 127) && ((* - .__endChecks) > -128)
   2006  3267		       90 0c		      bcc	.__endChecks
   2007  3269				  -	      else
   2008  3269				  -	      bcs	.0skip__endChecks
   2009  3269				  -	      jmp	.__endChecks
   2010  3269				  -.0skip__endChecks
   2011  3269					      endif
   2012  3269				   .
   2013  3269							;
   2014  3269
   2015  3269				   .
   2016  3269							;
   2017  3269
   2018  3269				   .L059		;  push x y
   2019  3269
   2020  3269		       a5 e8		      lda	x
   2021  326b		       8d 67 10 	      sta	DF7PUSH
   2022  326e		       a5 e9		      lda	y
   2023  3270		       8d 67 10 	      sta	DF7PUSH
   2024  3273				   .L060		;  stackCounter  =  stackCounter  +  1
   2025  3273
   2026  3273		       e6 d1		      INC	stackCounter
   2027  3275				   .
   2028  3275							;
   2029  3275
   2030  3275				   .__endChecks
   2031  3275							; __endChecks
   2032  3275
   2033  3275				   .L061		;  gosub DrawUpdate
   2034  3275
   2035  3275		       20 e5 52 	      jsr	.DrawUpdate
   2036  3278
   2037  3278				   .L062		;  next
   2038  3278
   2039  3278		       a5 e8		      LDA	x
   2040  327a		       c9 1e		      CMP	#30
   2041  327c
   2042  327c		       e6 e8		      INC	x
   2043  327e				  -	      if	((* - .L034forx) < 127) && ((* - .L034forx) > -128)
   2044  327e				  -	      bcc	.L034forx
   2045  327e					      else
   2046  327e		       b0 03		      bcs	.1skipL034forx
   2047  3280		       4c 91 50 	      jmp	.L034forx
   2048  3283				   .1skipL034forx
   2049  3283					      endif
   2050  3283				   .L063		;  next
   2051  3283
   2052  3283		       a5 e9		      LDA	y
   2053  3285		       c9 14		      CMP	#20
   2054  3287
   2055  3287		       e6 e9		      INC	y
   2056  3289				  -	      if	((* - .L033fory) < 127) && ((* - .L033fory) > -128)
   2057  3289				  -	      bcc	.L033fory
   2058  3289					      else
   2059  3289		       b0 03		      bcs	.2skipL033fory
   2060  328b		       4c 8d 50 	      jmp	.L033fory
   2061  328e				   .2skipL033fory
   2062  328e					      endif
   2063  328e				   .
   2064  328e							;
   2065  328e
   2066  328e				   .
   2067  328e							;
   2068  328e
   2069  328e				   .L064		;  for tmp  =	stackCounter to 1 step -1
   2070  328e
   2071  328e		       a5 d1		      LDA	stackCounter
   2072  3290		       85 d5		      STA	tmp
   2073  3292				   .L064fortmp
   2074  3292				   .L065		;  pull x y
   2075  3292
   2076  3292		       ad 0f 10 	      lda	DF7DATA
   2077  3295		       85 e9		      sta	y
   2078  3297		       ad 0f 10 	      lda	DF7DATA
   2079  329a		       85 e8		      sta	x
   2080  329c				   .L066		;  pfpixel x y flip
   2081  329c
   2082  329c		       a9 a4		      lda	#<C_function
   2083  329e		       8d 50 10 	      sta	DF0LOW
   2084  32a1		       a9 01		      lda	#(>C_function) & $0F
   2085  32a3		       8d 68 10 	      sta	DF0HI
   2086  32a6		       a2 0e		      LDX	#14
   2087  32a8		       8e 78 10 	      STX	DF0WRITE
   2088  32ab		       8e 78 10 	      STX	DF0WRITE
   2089  32ae		       a4 e9		      LDY	y
   2090  32b0		       8c 78 10 	      STY	DF0WRITE
   2091  32b3		       a5 e8		      LDA	x
   2092  32b5		       8d 78 10 	      STA	DF0WRITE
   2093  32b8		       a9 ff		      lda	#255
   2094  32ba		       8d 5a 10 	      sta	CALLFUNCTION
   2095  32bd				   .
   2096  32bd							;
   2097  32bd
   2098  32bd				   .L067		;  gosub DrawUpdate
   2099  32bd
   2100  32bd		       20 e5 52 	      jsr	.DrawUpdate
   2101  32c0
   2102  32c0				   .L068		;  next
   2103  32c0
   2104  32c0		       a5 d5		      LDA	tmp
   2105  32c2		       18		      CLC
   2106  32c3		       69 ff		      ADC	#-1
   2107  32c5
   2108  32c5					      if	((* - .L064fortmp_failsafe) < 127) && ((* - .L064fortmp_failsafe) > -128)
   2109  32c5		       90 06		      bcc	.L064fortmp_failsafe
   2110  32c7				  -	      else
   2111  32c7				  -	      bcs	.3skipL064fortmp_failsafe
   2112  32c7				  -	      jmp	.L064fortmp_failsafe
   2113  32c7				  -.3skipL064fortmp_failsafe
   2114  32c7					      endif
   2115  32c7		       85 d5		      STA	tmp
   2116  32c9		       c9 01		      CMP	#1
   2117  32cb					      if	((* - .L064fortmp) < 127) && ((* - .L064fortmp) > -128)
   2118  32cb		       b0 c5		      bcs	.L064fortmp
   2119  32cd				  -	      else
   2120  32cd				  -	      bcc	.4skipL064fortmp
   2121  32cd				  -	      jmp	.L064fortmp
   2122  32cd				  -.4skipL064fortmp
   2123  32cd					      endif
   2124  32cd				   .L064fortmp_failsafe
   2125  32cd				   .
   2126  32cd							;
   2127  32cd
   2128  32cd				   .
   2129  32cd							;
   2130  32cd
   2131  32cd				   .L069		;  score  =  score  +	1
   2132  32cd
   2133  32cd		       f8		      SED
   2134  32ce		       18		      CLC
   2135  32cf		       a5 ba		      LDA	score+2
   2136  32d1		       69 01		      ADC	#$01
   2137  32d3		       85 ba		      STA	score+2
   2138  32d5		       a5 b9		      LDA	score+1
   2139  32d7		       69 00		      ADC	#$00
   2140  32d9		       85 b9		      STA	score+1
   2141  32db		       a5 b8		      LDA	score
   2142  32dd		       69 00		      ADC	#$00
   2143  32df		       85 b8		      STA	score
   2144  32e1		       d8		      CLD
   2145  32e2				   .L070		;  goto MainLoop
   2146  32e2
   2147  32e2		       4c 85 50 	      jmp	.MainLoop
   2148  32e5
   2149  32e5				   .
   2150  32e5							;
   2151  32e5
   2152  32e5				   .
   2153  32e5							;
   2154  32e5
   2155  32e5				   .
   2156  32e5							;
   2157  32e5
   2158  32e5				   .
   2159  32e5							;
   2160  32e5
   2161  32e5				   .
   2162  32e5							;
   2163  32e5
   2164  32e5				   .
   2165  32e5							;
   2166  32e5
   2167  32e5				   .
   2168  32e5							;
   2169  32e5
   2170  32e5				   .
   2171  32e5							;
   2172  32e5
   2173  32e5				   .
   2174  32e5							;
   2175  32e5
   2176  32e5				   .DrawUpdate
   2177  32e5							; DrawUpdate
   2178  32e5
   2179  32e5				   .
   2180  32e5							;
   2181  32e5
   2182  32e5				   .L071		;  if drawCounter  <  REDRAW_FRAME then drawCounter  =  drawCounter  +  1 else drawCounter  =	0
   2183  32e5
   2184  32e5		       a5 d6		      LDA	drawCounter
   2185  32e7		       c9 06		      CMP	#6
   2186  32e9		       b0 05		      BCS	.skipL071
   2187  32eb				   .condpart12
   2188  32eb		       e6 d6		      INC	drawCounter
   2189  32ed		       4c f4 52 	      jmp	.skipelse0
   2190  32f0				   .skipL071
   2191  32f0		       a9 00		      LDA	#0
   2192  32f2		       85 d6		      STA	drawCounter
   2193  32f4				   .skipelse0
   2194  32f4				   .L072		;  if drawCounter  <>	0 then return
   2195  32f4
   2196  32f4		       a5 d6		      LDA	drawCounter
   2197  32f6		       c9 00		      CMP	#0
   2198  32f8		       f0 0d		      BEQ	.skipL072
   2199  32fa				   .condpart13
   2200  32fa		       ba		      tsx
   2201  32fb		       b5 02		      lda	2,x	; check return address
   2202  32fd		       49 52		      eor	#(>*)	; vs. current PCH
   2203  32ff		       29 e0		      and	#$E0	;  mask off all but top 3 bits
   2204  3301		       f0 03		      beq	*+5	; if equal, do normal return
   2205  3303		       4c e0 df 	      JMP	BS_return
   2206  3306		       60		      RTS
   2207  3307				   .skipL072
   2208  3307				   .
   2209  3307							;
   2210  3307
   2211  3307				   .
   2212  3307							;
   2213  3307
   2214  3307				   .L073		;  pfcolors:
   2215  3307
   2216  3307		       a9 08		      LDA	#<PFCOLS
   2217  3309		       8d 50 10 	      STA	DF0LOW
   2218  330c		       a9 0a		      LDA	#(>PFCOLS) & $0F
   2219  330e		       8d 68 10 	      STA	DF0HI
   2220  3311		       a9 a8		      LDA	#<playfieldcolorL073
   2221  3313		       8d 59 10 	      STA	PARAMETER
   2222  3316		       a9 61		      LDA	#((>playfieldcolorL073) & $0f) | (((>playfieldcolorL073) / 2) & $70)
   2223  3318		       8d 59 10 	      STA	PARAMETER
   2224  331b		       a9 00		      LDA	#0
   2225  331d		       8d 59 10 	      STA	PARAMETER
   2226  3320		       a9 01		      LDA	#1
   2227  3322		       8d 59 10 	      STA	PARAMETER
   2228  3325		       a9 01		      LDA	#1
   2229  3327		       8d 5a 10 	      STA	CALLFUNCTION
   2230  332a				   .L074		;  bkcolors:
   2231  332a
   2232  332a		       a9 a5		      LDA	#<BKCOLS
   2233  332c		       8d 50 10 	      STA	DF0LOW
   2234  332f		       a9 0b		      LDA	#(>BKCOLS) & $0F
   2235  3331		       8d 68 10 	      STA	DF0HI
   2236  3334		       a9 a9		      LDA	#<backgroundcolorL074
   2237  3336		       8d 59 10 	      STA	PARAMETER
   2238  3339		       a9 61		      LDA	#((>backgroundcolorL074) & $0f) | (((>backgroundcolorL074) / 2) & $70)
   2239  333b		       8d 59 10 	      STA	PARAMETER
   2240  333e		       a9 00		      LDA	#0
   2241  3340		       8d 59 10 	      STA	PARAMETER
   2242  3343		       a9 01		      LDA	#1
   2243  3345		       8d 59 10 	      STA	PARAMETER
   2244  3348		       a9 01		      LDA	#1
   2245  334a		       8d 5a 10 	      STA	CALLFUNCTION
   2246  334d				   .
   2247  334d							;
   2248  334d
   2249  334d				   .L075		;  DF6FRACINC	=  1  :  DF4FRACINC  =	1
   2250  334d
   2251  334d		       a9 01		      LDA	#1
   2252  334f		       8d 3e 10 	      STA	DF6FRACINC
   2253  3352		       8d 3c 10 	      STA	DF4FRACINC
   2254  3355				   .L076		;  DF0FRACINC	=  RES	:  DF1FRACINC  =  RES
   2255  3355
   2256  3355		       a9 20		      LDA	#32
   2257  3357		       8d 38 10 	      STA	DF0FRACINC
   2258  335a		       8d 39 10 	      STA	DF1FRACINC
   2259  335d				   .L077		;  DF2FRACINC	=  RES	:  DF3FRACINC  =  RES
   2260  335d
   2261  335d		       a9 20		      LDA	#32
   2262  335f		       8d 3a 10 	      STA	DF2FRACINC
   2263  3362		       8d 3b 10 	      STA	DF3FRACINC
   2264  3365				   .
   2265  3365							;
   2266  3365
   2267  3365				   .L078		;  drawscreen
   2268  3365
   2269  3365		       85 81		      sta	temp7
   2270  3367		       a9 53		      lda	#>(ret_point3-1)
   2271  3369		       48		      pha
   2272  336a		       a9 7c		      lda	#<(ret_point3-1)
   2273  336c		       48		      pha
   2274  336d		       a9 19		      lda	#>(drawscreen-1)
   2275  336f		       48		      pha
   2276  3370		       a9 50		      lda	#<(drawscreen-1)
   2277  3372		       48		      pha
   2278  3373		       a5 81		      lda	temp7
   2279  3375		       48		      pha
   2280  3376		       8a		      txa
   2281  3377		       48		      pha
   2282  3378		       a2 01		      ldx	#1
   2283  337a		       4c ee df 	      jmp	BS_jsr
   2284  337d				   ret_point3
   2285  337d				   .L079		;  return
   2286  337d
   2287  337d		       ba		      tsx
   2288  337e		       b5 02		      lda	2,x	; check return address
   2289  3380		       49 53		      eor	#(>*)	; vs. current PCH
   2290  3382		       29 e0		      and	#$E0	;  mask off all but top 3 bits
   2291  3384		       f0 03		      beq	*+5	; if equal, do normal return
   2292  3386		       4c e0 df 	      JMP	BS_return
   2293  3389		       60		      RTS
   2294  338a				   .
   2295  338a							;
   2296  338a
   2297  338a				   .
   2298  338a							;
   2299  338a
   2300  338a				   .
   2301  338a							;
   2302  338a
   2303  338a				   .L080		;  bank 4
   2304  338a
   2305  338a					      if	ECHO3
      3146 bytes of ROM space left in bank 3
   2306  338a					      echo	"    ",[(start_bank3 - *)]d , "bytes of ROM space left in bank 3")
   2307  338a					      endif
   2308  338a		       00 01	   ECHO3      =	1
   2309  3fd4					      ORG	$3FF4-bscode_length
   2310  3fd4					      RORG	$5FF4-bscode_length
   2311  3fd4		       a2 ff	   start_bank3 ldx	#$ff
   2312  3fd6					      ifconst	FASTFETCH	; using DPC+
   2313  3fd6		       8e 58 10 	      stx	FASTFETCH
   2314  3fd9					      endif
   2315  3fd9		       9a		      txs
   2316  3fda				  -	      if	bankswitch == 64
   2317  3fda				  -	      lda	#(((>(start-1)) & $0F) | $F0)
   2318  3fda					      else
   2319  3fda		       a9 18		      lda	#>(start-1)
   2320  3fdc					      endif
   2321  3fdc		       48		      pha
   2322  3fdd		       a9 eb		      lda	#<(start-1)
   2323  3fdf		       48		      pha
   2324  3fe0		       48		      pha
   2325  3fe1		       8a		      txa
   2326  3fe2		       48		      pha
   2327  3fe3		       ba		      tsx
   2328  3fe4					      if	bankswitch != 64
   2329  3fe4		       b5 04		      lda	4,x	; get high byte of return address
   2330  3fe6		       2a		      rol
   2331  3fe7		       2a		      rol
   2332  3fe8		       2a		      rol
   2333  3fe9		       2a		      rol
   2334  3fea		       29 07		      and	#bs_mask	;1 3 or 7 for F8/F6/F4
   2335  3fec		       aa		      tax
   2336  3fed		       e8		      inx
   2337  3fee				  -	      else
   2338  3fee				  -	      lda	4,x	; get high byte of return address
   2339  3fee				  -	      tay
   2340  3fee				  -	      ora	#$10	; change our bank nibble into a valid rom mirror
   2341  3fee				  -	      sta	4,x
   2342  3fee				  -	      tya
   2343  3fee				  -	      lsr
   2344  3fee				  -	      lsr
   2345  3fee				  -	      lsr
   2346  3fee				  -	      lsr
   2347  3fee				  -	      tax
   2348  3fee				  -	      inx
   2349  3fee					      endif
   2350  3fee		       bd f5 1f 	      lda	bankswitch_hotspot-1,x
   2351  3ff1		       68		      pla
   2352  3ff2		       aa		      tax
   2353  3ff3		       68		      pla
   2354  3ff4		       60		      rts
   2355  3ff5				  -	      if	((* & $1FFF) > ((bankswitch_hotspot & $1FFF) - 1))
   2356  3ff5				  -	      echo	"WARNING: size parameter in banksw.asm too small - the program probably will not work."
   2357  3ff5				  -	      echo	"Change to",[(*-begin_bscode+1)&$FF]d,"and try again."
   2358  3ff5					      endif
   2359  3ffc					      ORG	$3FFC
   2360  3ffc					      RORG	$5FFC
   2361  3ffc		       d4 5f		      .word.w	start_bank3
   2362  3ffe		       d4 5f		      .word.w	start_bank3
   2363  4000					      ORG	$4000
   2364  4000					      RORG	$7000
   2365  4000					      repeat	129
   2366  4000		       00		      .byte.b	0
   2365  4000					      repend
   2366  4001		       00		      .byte.b	0
   2365  4001					      repend
   2366  4002		       00		      .byte.b	0
   2365  4002					      repend
   2366  4003		       00		      .byte.b	0
   2365  4003					      repend
   2366  4004		       00		      .byte.b	0
   2365  4004					      repend
   2366  4005		       00		      .byte.b	0
   2365  4005					      repend
   2366  4006		       00		      .byte.b	0
   2365  4006					      repend
   2366  4007		       00		      .byte.b	0
   2365  4007					      repend
   2366  4008		       00		      .byte.b	0
   2365  4008					      repend
   2366  4009		       00		      .byte.b	0
   2365  4009					      repend
   2366  400a		       00		      .byte.b	0
   2365  400a					      repend
   2366  400b		       00		      .byte.b	0
   2365  400b					      repend
   2366  400c		       00		      .byte.b	0
   2365  400c					      repend
   2366  400d		       00		      .byte.b	0
   2365  400d					      repend
   2366  400e		       00		      .byte.b	0
   2365  400e					      repend
   2366  400f		       00		      .byte.b	0
   2365  400f					      repend
   2366  4010		       00		      .byte.b	0
   2365  4010					      repend
   2366  4011		       00		      .byte.b	0
   2365  4011					      repend
   2366  4012		       00		      .byte.b	0
   2365  4012					      repend
   2366  4013		       00		      .byte.b	0
   2365  4013					      repend
   2366  4014		       00		      .byte.b	0
   2365  4014					      repend
   2366  4015		       00		      .byte.b	0
   2365  4015					      repend
   2366  4016		       00		      .byte.b	0
   2365  4016					      repend
   2366  4017		       00		      .byte.b	0
   2365  4017					      repend
   2366  4018		       00		      .byte.b	0
   2365  4018					      repend
   2366  4019		       00		      .byte.b	0
   2365  4019					      repend
   2366  401a		       00		      .byte.b	0
   2365  401a					      repend
   2366  401b		       00		      .byte.b	0
   2365  401b					      repend
   2366  401c		       00		      .byte.b	0
   2365  401c					      repend
   2366  401d		       00		      .byte.b	0
   2365  401d					      repend
   2366  401e		       00		      .byte.b	0
   2365  401e					      repend
   2366  401f		       00		      .byte.b	0
   2365  401f					      repend
   2366  4020		       00		      .byte.b	0
   2365  4020					      repend
   2366  4021		       00		      .byte.b	0
   2365  4021					      repend
   2366  4022		       00		      .byte.b	0
   2365  4022					      repend
   2366  4023		       00		      .byte.b	0
   2365  4023					      repend
   2366  4024		       00		      .byte.b	0
   2365  4024					      repend
   2366  4025		       00		      .byte.b	0
   2365  4025					      repend
   2366  4026		       00		      .byte.b	0
   2365  4026					      repend
   2366  4027		       00		      .byte.b	0
   2365  4027					      repend
   2366  4028		       00		      .byte.b	0
   2365  4028					      repend
   2366  4029		       00		      .byte.b	0
   2365  4029					      repend
   2366  402a		       00		      .byte.b	0
   2365  402a					      repend
   2366  402b		       00		      .byte.b	0
   2365  402b					      repend
   2366  402c		       00		      .byte.b	0
   2365  402c					      repend
   2366  402d		       00		      .byte.b	0
   2365  402d					      repend
   2366  402e		       00		      .byte.b	0
   2365  402e					      repend
   2366  402f		       00		      .byte.b	0
   2365  402f					      repend
   2366  4030		       00		      .byte.b	0
   2365  4030					      repend
   2366  4031		       00		      .byte.b	0
   2365  4031					      repend
   2366  4032		       00		      .byte.b	0
   2365  4032					      repend
   2366  4033		       00		      .byte.b	0
   2365  4033					      repend
   2366  4034		       00		      .byte.b	0
   2365  4034					      repend
   2366  4035		       00		      .byte.b	0
   2365  4035					      repend
   2366  4036		       00		      .byte.b	0
   2365  4036					      repend
   2366  4037		       00		      .byte.b	0
   2365  4037					      repend
   2366  4038		       00		      .byte.b	0
   2365  4038					      repend
   2366  4039		       00		      .byte.b	0
   2365  4039					      repend
   2366  403a		       00		      .byte.b	0
   2365  403a					      repend
   2366  403b		       00		      .byte.b	0
   2365  403b					      repend
   2366  403c		       00		      .byte.b	0
   2365  403c					      repend
   2366  403d		       00		      .byte.b	0
   2365  403d					      repend
   2366  403e		       00		      .byte.b	0
   2365  403e					      repend
   2366  403f		       00		      .byte.b	0
   2365  403f					      repend
   2366  4040		       00		      .byte.b	0
   2365  4040					      repend
   2366  4041		       00		      .byte.b	0
   2365  4041					      repend
   2366  4042		       00		      .byte.b	0
   2365  4042					      repend
   2366  4043		       00		      .byte.b	0
   2365  4043					      repend
   2366  4044		       00		      .byte.b	0
   2365  4044					      repend
   2366  4045		       00		      .byte.b	0
   2365  4045					      repend
   2366  4046		       00		      .byte.b	0
   2365  4046					      repend
   2366  4047		       00		      .byte.b	0
   2365  4047					      repend
   2366  4048		       00		      .byte.b	0
   2365  4048					      repend
   2366  4049		       00		      .byte.b	0
   2365  4049					      repend
   2366  404a		       00		      .byte.b	0
   2365  404a					      repend
   2366  404b		       00		      .byte.b	0
   2365  404b					      repend
   2366  404c		       00		      .byte.b	0
   2365  404c					      repend
   2366  404d		       00		      .byte.b	0
   2365  404d					      repend
   2366  404e		       00		      .byte.b	0
   2365  404e					      repend
   2366  404f		       00		      .byte.b	0
   2365  404f					      repend
   2366  4050		       00		      .byte.b	0
   2365  4050					      repend
   2366  4051		       00		      .byte.b	0
   2365  4051					      repend
   2366  4052		       00		      .byte.b	0
   2365  4052					      repend
   2366  4053		       00		      .byte.b	0
   2365  4053					      repend
   2366  4054		       00		      .byte.b	0
   2365  4054					      repend
   2366  4055		       00		      .byte.b	0
   2365  4055					      repend
   2366  4056		       00		      .byte.b	0
   2365  4056					      repend
   2366  4057		       00		      .byte.b	0
   2365  4057					      repend
   2366  4058		       00		      .byte.b	0
   2365  4058					      repend
   2366  4059		       00		      .byte.b	0
   2365  4059					      repend
   2366  405a		       00		      .byte.b	0
   2365  405a					      repend
   2366  405b		       00		      .byte.b	0
   2365  405b					      repend
   2366  405c		       00		      .byte.b	0
   2365  405c					      repend
   2366  405d		       00		      .byte.b	0
   2365  405d					      repend
   2366  405e		       00		      .byte.b	0
   2365  405e					      repend
   2366  405f		       00		      .byte.b	0
   2365  405f					      repend
   2366  4060		       00		      .byte.b	0
   2365  4060					      repend
   2366  4061		       00		      .byte.b	0
   2365  4061					      repend
   2366  4062		       00		      .byte.b	0
   2365  4062					      repend
   2366  4063		       00		      .byte.b	0
   2365  4063					      repend
   2366  4064		       00		      .byte.b	0
   2365  4064					      repend
   2366  4065		       00		      .byte.b	0
   2365  4065					      repend
   2366  4066		       00		      .byte.b	0
   2365  4066					      repend
   2366  4067		       00		      .byte.b	0
   2365  4067					      repend
   2366  4068		       00		      .byte.b	0
   2365  4068					      repend
   2366  4069		       00		      .byte.b	0
   2365  4069					      repend
   2366  406a		       00		      .byte.b	0
   2365  406a					      repend
   2366  406b		       00		      .byte.b	0
   2365  406b					      repend
   2366  406c		       00		      .byte.b	0
   2365  406c					      repend
   2366  406d		       00		      .byte.b	0
   2365  406d					      repend
   2366  406e		       00		      .byte.b	0
   2365  406e					      repend
   2366  406f		       00		      .byte.b	0
   2365  406f					      repend
   2366  4070		       00		      .byte.b	0
   2365  4070					      repend
   2366  4071		       00		      .byte.b	0
   2365  4071					      repend
   2366  4072		       00		      .byte.b	0
   2365  4072					      repend
   2366  4073		       00		      .byte.b	0
   2365  4073					      repend
   2366  4074		       00		      .byte.b	0
   2365  4074					      repend
   2366  4075		       00		      .byte.b	0
   2365  4075					      repend
   2366  4076		       00		      .byte.b	0
   2365  4076					      repend
   2366  4077		       00		      .byte.b	0
   2365  4077					      repend
   2366  4078		       00		      .byte.b	0
   2365  4078					      repend
   2366  4079		       00		      .byte.b	0
   2365  4079					      repend
   2366  407a		       00		      .byte.b	0
   2365  407a					      repend
   2366  407b		       00		      .byte.b	0
   2365  407b					      repend
   2366  407c		       00		      .byte.b	0
   2365  407c					      repend
   2366  407d		       00		      .byte.b	0
   2365  407d					      repend
   2366  407e		       00		      .byte.b	0
   2365  407e					      repend
   2366  407f		       00		      .byte.b	0
   2365  407f					      repend
   2366  4080		       00		      .byte.b	0
   2367  4081					      repend
   2368  4081				   .L081		;  temp1 = temp1
   2369  4081
   2370  4081		       a5 cb		      LDA	temp1
   2371  4083		       85 cb		      STA	temp1
   2372  4085				   .
   2373  4085							;
   2374  4085
   2375  4085				   .
   2376  4085							;
   2377  4085
   2378  4085				   .
   2379  4085							;
   2380  4085
   2381  4085				   .
   2382  4085							;
   2383  4085
   2384  4085				   .SeedRandom
   2385  4085							; SeedRandom
   2386  4085
   2387  4085				   .L082		;  for y  =  1 to MAXY
   2388  4085
   2389  4085		       a9 01		      LDA	#1
   2390  4087		       85 e9		      STA	y
   2391  4089				   .L082fory
   2392  4089				   .L083		;  for x  =  1 to MAXX
   2393  4089
   2394  4089		       a9 01		      LDA	#1
   2395  408b		       85 e8		      STA	x
   2396  408d				   .L083forx
   2397  408d				   .L084		;  if rand  <	FILLVALUE then pfpixel x y on
   2398  408d
   2399  408d		       ad 00 10 	      LDA	rand
   2400  4090		       c9 32		      CMP	#50
   2401  4092		       b0 21		      BCS	.skipL084
   2402  4094				   .condpart14
   2403  4094		       a9 a4		      lda	#<C_function
   2404  4096		       8d 50 10 	      sta	DF0LOW
   2405  4099		       a9 01		      lda	#(>C_function) & $0F
   2406  409b		       8d 68 10 	      sta	DF0HI
   2407  409e		       a2 0c		      LDX	#12
   2408  40a0		       8e 78 10 	      STX	DF0WRITE
   2409  40a3		       8e 78 10 	      STX	DF0WRITE
   2410  40a6		       a4 e9		      LDY	y
   2411  40a8		       8c 78 10 	      STY	DF0WRITE
   2412  40ab		       a5 e8		      LDA	x
   2413  40ad		       8d 78 10 	      STA	DF0WRITE
   2414  40b0		       a9 ff		      lda	#255
   2415  40b2		       8d 5a 10 	      sta	CALLFUNCTION
   2416  40b5				   .skipL084
   2417  40b5				   .L085		;  next
   2418  40b5
   2419  40b5		       a5 e8		      LDA	x
   2420  40b7		       c9 1e		      CMP	#30
   2421  40b9
   2422  40b9		       e6 e8		      INC	x
   2423  40bb					      if	((* - .L083forx) < 127) && ((* - .L083forx) > -128)
   2424  40bb		       90 d0		      bcc	.L083forx
   2425  40bd				  -	      else
   2426  40bd				  -	      bcs	.5skipL083forx
   2427  40bd				  -	      jmp	.L083forx
   2428  40bd				  -.5skipL083forx
   2429  40bd					      endif
   2430  40bd				   .L086		;  drawscreen
   2431  40bd
   2432  40bd		       85 81		      sta	temp7
   2433  40bf		       a9 70		      lda	#>(ret_point4-1)
   2434  40c1		       48		      pha
   2435  40c2		       a9 d4		      lda	#<(ret_point4-1)
   2436  40c4		       48		      pha
   2437  40c5		       a9 19		      lda	#>(drawscreen-1)
   2438  40c7		       48		      pha
   2439  40c8		       a9 50		      lda	#<(drawscreen-1)
   2440  40ca		       48		      pha
   2441  40cb		       a5 81		      lda	temp7
   2442  40cd		       48		      pha
   2443  40ce		       8a		      txa
   2444  40cf		       48		      pha
   2445  40d0		       a2 01		      ldx	#1
   2446  40d2		       4c ee df 	      jmp	BS_jsr
   2447  40d5				   ret_point4
   2448  40d5				   .L087		;  next
   2449  40d5
   2450  40d5		       a5 e9		      LDA	y
   2451  40d7		       c9 14		      CMP	#20
   2452  40d9
   2453  40d9		       e6 e9		      INC	y
   2454  40db					      if	((* - .L082fory) < 127) && ((* - .L082fory) > -128)
   2455  40db		       90 ac		      bcc	.L082fory
   2456  40dd				  -	      else
   2457  40dd				  -	      bcs	.6skipL082fory
   2458  40dd				  -	      jmp	.L082fory
   2459  40dd				  -.6skipL082fory
   2460  40dd					      endif
   2461  40dd				   .L088		;  return
   2462  40dd
   2463  40dd		       ba		      tsx
   2464  40de		       b5 02		      lda	2,x	; check return address
   2465  40e0		       49 70		      eor	#(>*)	; vs. current PCH
   2466  40e2		       29 e0		      and	#$E0	;  mask off all but top 3 bits
   2467  40e4		       f0 03		      beq	*+5	; if equal, do normal return
   2468  40e6		       4c e0 df 	      JMP	BS_return
   2469  40e9		       60		      RTS
   2470  40ea				   .
   2471  40ea							;
   2472  40ea
   2473  40ea				   .
   2474  40ea							;
   2475  40ea
   2476  40ea				   .
   2477  40ea							;
   2478  40ea
   2479  40ea				   .
   2480  40ea							;
   2481  40ea
   2482  40ea				   .SeedGlider
   2483  40ea							; SeedGlider
   2484  40ea
   2485  40ea				   .L089		;  playfield:
   2486  40ea
   2487  40ea		       a0 11		      ldy	#17
   2488  40ec		       a9 aa		      LDA	#<PF_data1
   2489  40ee		       a2 61		      LDX	#((>PF_data1) & $0f) | (((>PF_data1) / 2) & $70)
   2490  40f0		       85 81		      sta	temp7
   2491  40f2		       a9 71		      lda	#>(ret_point5-1)
   2492  40f4		       48		      pha
   2493  40f5		       a9 07		      lda	#<(ret_point5-1)
   2494  40f7		       48		      pha
   2495  40f8		       a9 1e		      lda	#>(pfsetup-1)
   2496  40fa		       48		      pha
   2497  40fb		       a9 8b		      lda	#<(pfsetup-1)
   2498  40fd		       48		      pha
   2499  40fe		       a5 81		      lda	temp7
   2500  4100		       48		      pha
   2501  4101		       8a		      txa
   2502  4102		       48		      pha
   2503  4103		       a2 01		      ldx	#1
   2504  4105		       4c ee df 	      jmp	BS_jsr
   2505  4108				   ret_point5
   2506  4108				   .L090		;  return
   2507  4108
   2508  4108		       ba		      tsx
   2509  4109		       b5 02		      lda	2,x	; check return address
   2510  410b		       49 71		      eor	#(>*)	; vs. current PCH
   2511  410d		       29 e0		      and	#$E0	;  mask off all but top 3 bits
   2512  410f		       f0 03		      beq	*+5	; if equal, do normal return
   2513  4111		       4c e0 df 	      JMP	BS_return
   2514  4114		       60		      RTS
   2515  4115				   .
   2516  4115							;
   2517  4115
   2518  4115				   .
   2519  4115							;
   2520  4115
   2521  4115				   .
   2522  4115							;
   2523  4115
   2524  4115				   .
   2525  4115							;
   2526  4115
   2527  4115				   .SeedExploders
   2528  4115							; SeedExploders
   2529  4115
   2530  4115				   .L091		;  playfield:
   2531  4115
   2532  4115		       a0 11		      ldy	#17
   2533  4117		       a9 ee		      LDA	#<PF_data2
   2534  4119		       a2 61		      LDX	#((>PF_data2) & $0f) | (((>PF_data2) / 2) & $70)
   2535  411b		       85 81		      sta	temp7
   2536  411d		       a9 71		      lda	#>(ret_point6-1)
   2537  411f		       48		      pha
   2538  4120		       a9 32		      lda	#<(ret_point6-1)
   2539  4122		       48		      pha
   2540  4123		       a9 1e		      lda	#>(pfsetup-1)
   2541  4125		       48		      pha
   2542  4126		       a9 8b		      lda	#<(pfsetup-1)
   2543  4128		       48		      pha
   2544  4129		       a5 81		      lda	temp7
   2545  412b		       48		      pha
   2546  412c		       8a		      txa
   2547  412d		       48		      pha
   2548  412e		       a2 01		      ldx	#1
   2549  4130		       4c ee df 	      jmp	BS_jsr
   2550  4133				   ret_point6
   2551  4133				   .L092		;  return
   2552  4133
   2553  4133		       ba		      tsx
   2554  4134		       b5 02		      lda	2,x	; check return address
   2555  4136		       49 71		      eor	#(>*)	; vs. current PCH
   2556  4138		       29 e0		      and	#$E0	;  mask off all but top 3 bits
   2557  413a		       f0 03		      beq	*+5	; if equal, do normal return
   2558  413c		       4c e0 df 	      JMP	BS_return
   2559  413f		       60		      RTS
   2560  4140				   .
   2561  4140							;
   2562  4140
   2563  4140				   .
   2564  4140							;
   2565  4140
   2566  4140				   .
   2567  4140							;
   2568  4140
   2569  4140				   .
   2570  4140							;
   2571  4140
   2572  4140				   .SeedMix
   2573  4140							; SeedMix
   2574  4140
   2575  4140				   .L093		;  playfield:
   2576  4140
   2577  4140		       a0 11		      ldy	#17
   2578  4142		       a9 32		      LDA	#<PF_data3
   2579  4144		       a2 62		      LDX	#((>PF_data3) & $0f) | (((>PF_data3) / 2) & $70)
   2580  4146		       85 81		      sta	temp7
   2581  4148		       a9 71		      lda	#>(ret_point7-1)
   2582  414a		       48		      pha
   2583  414b		       a9 5d		      lda	#<(ret_point7-1)
   2584  414d		       48		      pha
   2585  414e		       a9 1e		      lda	#>(pfsetup-1)
   2586  4150		       48		      pha
   2587  4151		       a9 8b		      lda	#<(pfsetup-1)
   2588  4153		       48		      pha
   2589  4154		       a5 81		      lda	temp7
   2590  4156		       48		      pha
   2591  4157		       8a		      txa
   2592  4158		       48		      pha
   2593  4159		       a2 01		      ldx	#1
   2594  415b		       4c ee df 	      jmp	BS_jsr
   2595  415e				   ret_point7
   2596  415e				   .L094		;  return
   2597  415e
   2598  415e		       ba		      tsx
   2599  415f		       b5 02		      lda	2,x	; check return address
   2600  4161		       49 71		      eor	#(>*)	; vs. current PCH
   2601  4163		       29 e0		      and	#$E0	;  mask off all but top 3 bits
   2602  4165		       f0 03		      beq	*+5	; if equal, do normal return
   2603  4167		       4c e0 df 	      JMP	BS_return
   2604  416a		       60		      RTS
   2605  416b				   .
   2606  416b							;
   2607  416b
   2608  416b				   .
   2609  416b							;
   2610  416b
   2611  416b				   .
   2612  416b							;
   2613  416b
   2614  416b				   .
   2615  416b							;
   2616  416b
   2617  416b				   .L095		;  bank 5
   2618  416b
   2619  416b					      if	ECHO4
      3689 bytes of ROM space left in bank 4
   2620  416b					      echo	"    ",[(start_bank4 - *)]d , "bytes of ROM space left in bank 4")
   2621  416b					      endif
   2622  416b		       00 01	   ECHO4      =	1
   2623  4fd4					      ORG	$4FF4-bscode_length
   2624  4fd4					      RORG	$7FF4-bscode_length
   2625  4fd4		       a2 ff	   start_bank4 ldx	#$ff
   2626  4fd6					      ifconst	FASTFETCH	; using DPC+
   2627  4fd6		       8e 58 10 	      stx	FASTFETCH
   2628  4fd9					      endif
   2629  4fd9		       9a		      txs
   2630  4fda				  -	      if	bankswitch == 64
   2631  4fda				  -	      lda	#(((>(start-1)) & $0F) | $F0)
   2632  4fda					      else
   2633  4fda		       a9 18		      lda	#>(start-1)
   2634  4fdc					      endif
   2635  4fdc		       48		      pha
   2636  4fdd		       a9 eb		      lda	#<(start-1)
   2637  4fdf		       48		      pha
   2638  4fe0		       48		      pha
   2639  4fe1		       8a		      txa
   2640  4fe2		       48		      pha
   2641  4fe3		       ba		      tsx
   2642  4fe4					      if	bankswitch != 64
   2643  4fe4		       b5 04		      lda	4,x	; get high byte of return address
   2644  4fe6		       2a		      rol
   2645  4fe7		       2a		      rol
   2646  4fe8		       2a		      rol
   2647  4fe9		       2a		      rol
   2648  4fea		       29 07		      and	#bs_mask	;1 3 or 7 for F8/F6/F4
   2649  4fec		       aa		      tax
   2650  4fed		       e8		      inx
   2651  4fee				  -	      else
   2652  4fee				  -	      lda	4,x	; get high byte of return address
   2653  4fee				  -	      tay
   2654  4fee				  -	      ora	#$10	; change our bank nibble into a valid rom mirror
   2655  4fee				  -	      sta	4,x
   2656  4fee				  -	      tya
   2657  4fee				  -	      lsr
   2658  4fee				  -	      lsr
   2659  4fee				  -	      lsr
   2660  4fee				  -	      lsr
   2661  4fee				  -	      tax
   2662  4fee				  -	      inx
   2663  4fee					      endif
   2664  4fee		       bd f5 1f 	      lda	bankswitch_hotspot-1,x
   2665  4ff1		       68		      pla
   2666  4ff2		       aa		      tax
   2667  4ff3		       68		      pla
   2668  4ff4		       60		      rts
   2669  4ff5				  -	      if	((* & $1FFF) > ((bankswitch_hotspot & $1FFF) - 1))
   2670  4ff5				  -	      echo	"WARNING: size parameter in banksw.asm too small - the program probably will not work."
   2671  4ff5				  -	      echo	"Change to",[(*-begin_bscode+1)&$FF]d,"and try again."
   2672  4ff5					      endif
   2673  4ffc					      ORG	$4FFC
   2674  4ffc					      RORG	$7FFC
   2675  4ffc		       d4 7f		      .word.w	start_bank4
   2676  4ffe		       d4 7f		      .word.w	start_bank4
   2677  5000					      ORG	$5000
   2678  5000					      RORG	$9000
   2679  5000					      repeat	129
   2680  5000		       00		      .byte.b	0
   2679  5000					      repend
   2680  5001		       00		      .byte.b	0
   2679  5001					      repend
   2680  5002		       00		      .byte.b	0
   2679  5002					      repend
   2680  5003		       00		      .byte.b	0
   2679  5003					      repend
   2680  5004		       00		      .byte.b	0
   2679  5004					      repend
   2680  5005		       00		      .byte.b	0
   2679  5005					      repend
   2680  5006		       00		      .byte.b	0
   2679  5006					      repend
   2680  5007		       00		      .byte.b	0
   2679  5007					      repend
   2680  5008		       00		      .byte.b	0
   2679  5008					      repend
   2680  5009		       00		      .byte.b	0
   2679  5009					      repend
   2680  500a		       00		      .byte.b	0
   2679  500a					      repend
   2680  500b		       00		      .byte.b	0
   2679  500b					      repend
   2680  500c		       00		      .byte.b	0
   2679  500c					      repend
   2680  500d		       00		      .byte.b	0
   2679  500d					      repend
   2680  500e		       00		      .byte.b	0
   2679  500e					      repend
   2680  500f		       00		      .byte.b	0
   2679  500f					      repend
   2680  5010		       00		      .byte.b	0
   2679  5010					      repend
   2680  5011		       00		      .byte.b	0
   2679  5011					      repend
   2680  5012		       00		      .byte.b	0
   2679  5012					      repend
   2680  5013		       00		      .byte.b	0
   2679  5013					      repend
   2680  5014		       00		      .byte.b	0
   2679  5014					      repend
   2680  5015		       00		      .byte.b	0
   2679  5015					      repend
   2680  5016		       00		      .byte.b	0
   2679  5016					      repend
   2680  5017		       00		      .byte.b	0
   2679  5017					      repend
   2680  5018		       00		      .byte.b	0
   2679  5018					      repend
   2680  5019		       00		      .byte.b	0
   2679  5019					      repend
   2680  501a		       00		      .byte.b	0
   2679  501a					      repend
   2680  501b		       00		      .byte.b	0
   2679  501b					      repend
   2680  501c		       00		      .byte.b	0
   2679  501c					      repend
   2680  501d		       00		      .byte.b	0
   2679  501d					      repend
   2680  501e		       00		      .byte.b	0
   2679  501e					      repend
   2680  501f		       00		      .byte.b	0
   2679  501f					      repend
   2680  5020		       00		      .byte.b	0
   2679  5020					      repend
   2680  5021		       00		      .byte.b	0
   2679  5021					      repend
   2680  5022		       00		      .byte.b	0
   2679  5022					      repend
   2680  5023		       00		      .byte.b	0
   2679  5023					      repend
   2680  5024		       00		      .byte.b	0
   2679  5024					      repend
   2680  5025		       00		      .byte.b	0
   2679  5025					      repend
   2680  5026		       00		      .byte.b	0
   2679  5026					      repend
   2680  5027		       00		      .byte.b	0
   2679  5027					      repend
   2680  5028		       00		      .byte.b	0
   2679  5028					      repend
   2680  5029		       00		      .byte.b	0
   2679  5029					      repend
   2680  502a		       00		      .byte.b	0
   2679  502a					      repend
   2680  502b		       00		      .byte.b	0
   2679  502b					      repend
   2680  502c		       00		      .byte.b	0
   2679  502c					      repend
   2680  502d		       00		      .byte.b	0
   2679  502d					      repend
   2680  502e		       00		      .byte.b	0
   2679  502e					      repend
   2680  502f		       00		      .byte.b	0
   2679  502f					      repend
   2680  5030		       00		      .byte.b	0
   2679  5030					      repend
   2680  5031		       00		      .byte.b	0
   2679  5031					      repend
   2680  5032		       00		      .byte.b	0
   2679  5032					      repend
   2680  5033		       00		      .byte.b	0
   2679  5033					      repend
   2680  5034		       00		      .byte.b	0
   2679  5034					      repend
   2680  5035		       00		      .byte.b	0
   2679  5035					      repend
   2680  5036		       00		      .byte.b	0
   2679  5036					      repend
   2680  5037		       00		      .byte.b	0
   2679  5037					      repend
   2680  5038		       00		      .byte.b	0
   2679  5038					      repend
   2680  5039		       00		      .byte.b	0
   2679  5039					      repend
   2680  503a		       00		      .byte.b	0
   2679  503a					      repend
   2680  503b		       00		      .byte.b	0
   2679  503b					      repend
   2680  503c		       00		      .byte.b	0
   2679  503c					      repend
   2680  503d		       00		      .byte.b	0
   2679  503d					      repend
   2680  503e		       00		      .byte.b	0
   2679  503e					      repend
   2680  503f		       00		      .byte.b	0
   2679  503f					      repend
   2680  5040		       00		      .byte.b	0
   2679  5040					      repend
   2680  5041		       00		      .byte.b	0
   2679  5041					      repend
   2680  5042		       00		      .byte.b	0
   2679  5042					      repend
   2680  5043		       00		      .byte.b	0
   2679  5043					      repend
   2680  5044		       00		      .byte.b	0
   2679  5044					      repend
   2680  5045		       00		      .byte.b	0
   2679  5045					      repend
   2680  5046		       00		      .byte.b	0
   2679  5046					      repend
   2680  5047		       00		      .byte.b	0
   2679  5047					      repend
   2680  5048		       00		      .byte.b	0
   2679  5048					      repend
   2680  5049		       00		      .byte.b	0
   2679  5049					      repend
   2680  504a		       00		      .byte.b	0
   2679  504a					      repend
   2680  504b		       00		      .byte.b	0
   2679  504b					      repend
   2680  504c		       00		      .byte.b	0
   2679  504c					      repend
   2680  504d		       00		      .byte.b	0
   2679  504d					      repend
   2680  504e		       00		      .byte.b	0
   2679  504e					      repend
   2680  504f		       00		      .byte.b	0
   2679  504f					      repend
   2680  5050		       00		      .byte.b	0
   2679  5050					      repend
   2680  5051		       00		      .byte.b	0
   2679  5051					      repend
   2680  5052		       00		      .byte.b	0
   2679  5052					      repend
   2680  5053		       00		      .byte.b	0
   2679  5053					      repend
   2680  5054		       00		      .byte.b	0
   2679  5054					      repend
   2680  5055		       00		      .byte.b	0
   2679  5055					      repend
   2680  5056		       00		      .byte.b	0
   2679  5056					      repend
   2680  5057		       00		      .byte.b	0
   2679  5057					      repend
   2680  5058		       00		      .byte.b	0
   2679  5058					      repend
   2680  5059		       00		      .byte.b	0
   2679  5059					      repend
   2680  505a		       00		      .byte.b	0
   2679  505a					      repend
   2680  505b		       00		      .byte.b	0
   2679  505b					      repend
   2680  505c		       00		      .byte.b	0
   2679  505c					      repend
   2680  505d		       00		      .byte.b	0
   2679  505d					      repend
   2680  505e		       00		      .byte.b	0
   2679  505e					      repend
   2680  505f		       00		      .byte.b	0
   2679  505f					      repend
   2680  5060		       00		      .byte.b	0
   2679  5060					      repend
   2680  5061		       00		      .byte.b	0
   2679  5061					      repend
   2680  5062		       00		      .byte.b	0
   2679  5062					      repend
   2680  5063		       00		      .byte.b	0
   2679  5063					      repend
   2680  5064		       00		      .byte.b	0
   2679  5064					      repend
   2680  5065		       00		      .byte.b	0
   2679  5065					      repend
   2680  5066		       00		      .byte.b	0
   2679  5066					      repend
   2680  5067		       00		      .byte.b	0
   2679  5067					      repend
   2680  5068		       00		      .byte.b	0
   2679  5068					      repend
   2680  5069		       00		      .byte.b	0
   2679  5069					      repend
   2680  506a		       00		      .byte.b	0
   2679  506a					      repend
   2680  506b		       00		      .byte.b	0
   2679  506b					      repend
   2680  506c		       00		      .byte.b	0
   2679  506c					      repend
   2680  506d		       00		      .byte.b	0
   2679  506d					      repend
   2680  506e		       00		      .byte.b	0
   2679  506e					      repend
   2680  506f		       00		      .byte.b	0
   2679  506f					      repend
   2680  5070		       00		      .byte.b	0
   2679  5070					      repend
   2680  5071		       00		      .byte.b	0
   2679  5071					      repend
   2680  5072		       00		      .byte.b	0
   2679  5072					      repend
   2680  5073		       00		      .byte.b	0
   2679  5073					      repend
   2680  5074		       00		      .byte.b	0
   2679  5074					      repend
   2680  5075		       00		      .byte.b	0
   2679  5075					      repend
   2680  5076		       00		      .byte.b	0
   2679  5076					      repend
   2680  5077		       00		      .byte.b	0
   2679  5077					      repend
   2680  5078		       00		      .byte.b	0
   2679  5078					      repend
   2680  5079		       00		      .byte.b	0
   2679  5079					      repend
   2680  507a		       00		      .byte.b	0
   2679  507a					      repend
   2680  507b		       00		      .byte.b	0
   2679  507b					      repend
   2680  507c		       00		      .byte.b	0
   2679  507c					      repend
   2680  507d		       00		      .byte.b	0
   2679  507d					      repend
   2680  507e		       00		      .byte.b	0
   2679  507e					      repend
   2680  507f		       00		      .byte.b	0
   2679  507f					      repend
   2680  5080		       00		      .byte.b	0
   2681  5081					      repend
   2682  5081				   .L096		;  temp1 = temp1
   2683  5081
   2684  5081		       a5 cb		      LDA	temp1
   2685  5083		       85 cb		      STA	temp1
   2686  5085				   .
   2687  5085							;
   2688  5085
   2689  5085				   .
   2690  5085							;
   2691  5085
   2692  5085				   .L097		;  bank 6
   2693  5085
   2694  5085					      if	ECHO5
      3919 bytes of ROM space left in bank 5
   2695  5085					      echo	"    ",[(start_bank5 - *)]d , "bytes of ROM space left in bank 5")
   2696  5085					      endif
   2697  5085		       00 01	   ECHO5      =	1
   2698  5fd4					      ORG	$5FF4-bscode_length
   2699  5fd4					      RORG	$9FF4-bscode_length
   2700  5fd4		       a2 ff	   start_bank5 ldx	#$ff
   2701  5fd6					      ifconst	FASTFETCH	; using DPC+
   2702  5fd6		       8e 58 10 	      stx	FASTFETCH
   2703  5fd9					      endif
   2704  5fd9		       9a		      txs
   2705  5fda				  -	      if	bankswitch == 64
   2706  5fda				  -	      lda	#(((>(start-1)) & $0F) | $F0)
   2707  5fda					      else
   2708  5fda		       a9 18		      lda	#>(start-1)
   2709  5fdc					      endif
   2710  5fdc		       48		      pha
   2711  5fdd		       a9 eb		      lda	#<(start-1)
   2712  5fdf		       48		      pha
   2713  5fe0		       48		      pha
   2714  5fe1		       8a		      txa
   2715  5fe2		       48		      pha
   2716  5fe3		       ba		      tsx
   2717  5fe4					      if	bankswitch != 64
   2718  5fe4		       b5 04		      lda	4,x	; get high byte of return address
   2719  5fe6		       2a		      rol
   2720  5fe7		       2a		      rol
   2721  5fe8		       2a		      rol
   2722  5fe9		       2a		      rol
   2723  5fea		       29 07		      and	#bs_mask	;1 3 or 7 for F8/F6/F4
   2724  5fec		       aa		      tax
   2725  5fed		       e8		      inx
   2726  5fee				  -	      else
   2727  5fee				  -	      lda	4,x	; get high byte of return address
   2728  5fee				  -	      tay
   2729  5fee				  -	      ora	#$10	; change our bank nibble into a valid rom mirror
   2730  5fee				  -	      sta	4,x
   2731  5fee				  -	      tya
   2732  5fee				  -	      lsr
   2733  5fee				  -	      lsr
   2734  5fee				  -	      lsr
   2735  5fee				  -	      lsr
   2736  5fee				  -	      tax
   2737  5fee				  -	      inx
   2738  5fee					      endif
   2739  5fee		       bd f5 1f 	      lda	bankswitch_hotspot-1,x
   2740  5ff1		       68		      pla
   2741  5ff2		       aa		      tax
   2742  5ff3		       68		      pla
   2743  5ff4		       60		      rts
   2744  5ff5				  -	      if	((* & $1FFF) > ((bankswitch_hotspot & $1FFF) - 1))
   2745  5ff5				  -	      echo	"WARNING: size parameter in banksw.asm too small - the program probably will not work."
   2746  5ff5				  -	      echo	"Change to",[(*-begin_bscode+1)&$FF]d,"and try again."
   2747  5ff5					      endif
   2748  5ffc					      ORG	$5FFC
   2749  5ffc					      RORG	$9FFC
   2750  5ffc		       d4 9f		      .word.w	start_bank5
   2751  5ffe		       d4 9f		      .word.w	start_bank5
   2752  6000					      ORG	$6000
   2753  6000					      RORG	$B000
   2754  6000					      repeat	129
   2755  6000		       00		      .byte.b	0
   2754  6000					      repend
   2755  6001		       00		      .byte.b	0
   2754  6001					      repend
   2755  6002		       00		      .byte.b	0
   2754  6002					      repend
   2755  6003		       00		      .byte.b	0
   2754  6003					      repend
   2755  6004		       00		      .byte.b	0
   2754  6004					      repend
   2755  6005		       00		      .byte.b	0
   2754  6005					      repend
   2755  6006		       00		      .byte.b	0
   2754  6006					      repend
   2755  6007		       00		      .byte.b	0
   2754  6007					      repend
   2755  6008		       00		      .byte.b	0
   2754  6008					      repend
   2755  6009		       00		      .byte.b	0
   2754  6009					      repend
   2755  600a		       00		      .byte.b	0
   2754  600a					      repend
   2755  600b		       00		      .byte.b	0
   2754  600b					      repend
   2755  600c		       00		      .byte.b	0
   2754  600c					      repend
   2755  600d		       00		      .byte.b	0
   2754  600d					      repend
   2755  600e		       00		      .byte.b	0
   2754  600e					      repend
   2755  600f		       00		      .byte.b	0
   2754  600f					      repend
   2755  6010		       00		      .byte.b	0
   2754  6010					      repend
   2755  6011		       00		      .byte.b	0
   2754  6011					      repend
   2755  6012		       00		      .byte.b	0
   2754  6012					      repend
   2755  6013		       00		      .byte.b	0
   2754  6013					      repend
   2755  6014		       00		      .byte.b	0
   2754  6014					      repend
   2755  6015		       00		      .byte.b	0
   2754  6015					      repend
   2755  6016		       00		      .byte.b	0
   2754  6016					      repend
   2755  6017		       00		      .byte.b	0
   2754  6017					      repend
   2755  6018		       00		      .byte.b	0
   2754  6018					      repend
   2755  6019		       00		      .byte.b	0
   2754  6019					      repend
   2755  601a		       00		      .byte.b	0
   2754  601a					      repend
   2755  601b		       00		      .byte.b	0
   2754  601b					      repend
   2755  601c		       00		      .byte.b	0
   2754  601c					      repend
   2755  601d		       00		      .byte.b	0
   2754  601d					      repend
   2755  601e		       00		      .byte.b	0
   2754  601e					      repend
   2755  601f		       00		      .byte.b	0
   2754  601f					      repend
   2755  6020		       00		      .byte.b	0
   2754  6020					      repend
   2755  6021		       00		      .byte.b	0
   2754  6021					      repend
   2755  6022		       00		      .byte.b	0
   2754  6022					      repend
   2755  6023		       00		      .byte.b	0
   2754  6023					      repend
   2755  6024		       00		      .byte.b	0
   2754  6024					      repend
   2755  6025		       00		      .byte.b	0
   2754  6025					      repend
   2755  6026		       00		      .byte.b	0
   2754  6026					      repend
   2755  6027		       00		      .byte.b	0
   2754  6027					      repend
   2755  6028		       00		      .byte.b	0
   2754  6028					      repend
   2755  6029		       00		      .byte.b	0
   2754  6029					      repend
   2755  602a		       00		      .byte.b	0
   2754  602a					      repend
   2755  602b		       00		      .byte.b	0
   2754  602b					      repend
   2755  602c		       00		      .byte.b	0
   2754  602c					      repend
   2755  602d		       00		      .byte.b	0
   2754  602d					      repend
   2755  602e		       00		      .byte.b	0
   2754  602e					      repend
   2755  602f		       00		      .byte.b	0
   2754  602f					      repend
   2755  6030		       00		      .byte.b	0
   2754  6030					      repend
   2755  6031		       00		      .byte.b	0
   2754  6031					      repend
   2755  6032		       00		      .byte.b	0
   2754  6032					      repend
   2755  6033		       00		      .byte.b	0
   2754  6033					      repend
   2755  6034		       00		      .byte.b	0
   2754  6034					      repend
   2755  6035		       00		      .byte.b	0
   2754  6035					      repend
   2755  6036		       00		      .byte.b	0
   2754  6036					      repend
   2755  6037		       00		      .byte.b	0
   2754  6037					      repend
   2755  6038		       00		      .byte.b	0
   2754  6038					      repend
   2755  6039		       00		      .byte.b	0
   2754  6039					      repend
   2755  603a		       00		      .byte.b	0
   2754  603a					      repend
   2755  603b		       00		      .byte.b	0
   2754  603b					      repend
   2755  603c		       00		      .byte.b	0
   2754  603c					      repend
   2755  603d		       00		      .byte.b	0
   2754  603d					      repend
   2755  603e		       00		      .byte.b	0
   2754  603e					      repend
   2755  603f		       00		      .byte.b	0
   2754  603f					      repend
   2755  6040		       00		      .byte.b	0
   2754  6040					      repend
   2755  6041		       00		      .byte.b	0
   2754  6041					      repend
   2755  6042		       00		      .byte.b	0
   2754  6042					      repend
   2755  6043		       00		      .byte.b	0
   2754  6043					      repend
   2755  6044		       00		      .byte.b	0
   2754  6044					      repend
   2755  6045		       00		      .byte.b	0
   2754  6045					      repend
   2755  6046		       00		      .byte.b	0
   2754  6046					      repend
   2755  6047		       00		      .byte.b	0
   2754  6047					      repend
   2755  6048		       00		      .byte.b	0
   2754  6048					      repend
   2755  6049		       00		      .byte.b	0
   2754  6049					      repend
   2755  604a		       00		      .byte.b	0
   2754  604a					      repend
   2755  604b		       00		      .byte.b	0
   2754  604b					      repend
   2755  604c		       00		      .byte.b	0
   2754  604c					      repend
   2755  604d		       00		      .byte.b	0
   2754  604d					      repend
   2755  604e		       00		      .byte.b	0
   2754  604e					      repend
   2755  604f		       00		      .byte.b	0
   2754  604f					      repend
   2755  6050		       00		      .byte.b	0
   2754  6050					      repend
   2755  6051		       00		      .byte.b	0
   2754  6051					      repend
   2755  6052		       00		      .byte.b	0
   2754  6052					      repend
   2755  6053		       00		      .byte.b	0
   2754  6053					      repend
   2755  6054		       00		      .byte.b	0
   2754  6054					      repend
   2755  6055		       00		      .byte.b	0
   2754  6055					      repend
   2755  6056		       00		      .byte.b	0
   2754  6056					      repend
   2755  6057		       00		      .byte.b	0
   2754  6057					      repend
   2755  6058		       00		      .byte.b	0
   2754  6058					      repend
   2755  6059		       00		      .byte.b	0
   2754  6059					      repend
   2755  605a		       00		      .byte.b	0
   2754  605a					      repend
   2755  605b		       00		      .byte.b	0
   2754  605b					      repend
   2755  605c		       00		      .byte.b	0
   2754  605c					      repend
   2755  605d		       00		      .byte.b	0
   2754  605d					      repend
   2755  605e		       00		      .byte.b	0
   2754  605e					      repend
   2755  605f		       00		      .byte.b	0
   2754  605f					      repend
   2755  6060		       00		      .byte.b	0
   2754  6060					      repend
   2755  6061		       00		      .byte.b	0
   2754  6061					      repend
   2755  6062		       00		      .byte.b	0
   2754  6062					      repend
   2755  6063		       00		      .byte.b	0
   2754  6063					      repend
   2755  6064		       00		      .byte.b	0
   2754  6064					      repend
   2755  6065		       00		      .byte.b	0
   2754  6065					      repend
   2755  6066		       00		      .byte.b	0
   2754  6066					      repend
   2755  6067		       00		      .byte.b	0
   2754  6067					      repend
   2755  6068		       00		      .byte.b	0
   2754  6068					      repend
   2755  6069		       00		      .byte.b	0
   2754  6069					      repend
   2755  606a		       00		      .byte.b	0
   2754  606a					      repend
   2755  606b		       00		      .byte.b	0
   2754  606b					      repend
   2755  606c		       00		      .byte.b	0
   2754  606c					      repend
   2755  606d		       00		      .byte.b	0
   2754  606d					      repend
   2755  606e		       00		      .byte.b	0
   2754  606e					      repend
   2755  606f		       00		      .byte.b	0
   2754  606f					      repend
   2755  6070		       00		      .byte.b	0
   2754  6070					      repend
   2755  6071		       00		      .byte.b	0
   2754  6071					      repend
   2755  6072		       00		      .byte.b	0
   2754  6072					      repend
   2755  6073		       00		      .byte.b	0
   2754  6073					      repend
   2755  6074		       00		      .byte.b	0
   2754  6074					      repend
   2755  6075		       00		      .byte.b	0
   2754  6075					      repend
   2755  6076		       00		      .byte.b	0
   2754  6076					      repend
   2755  6077		       00		      .byte.b	0
   2754  6077					      repend
   2755  6078		       00		      .byte.b	0
   2754  6078					      repend
   2755  6079		       00		      .byte.b	0
   2754  6079					      repend
   2755  607a		       00		      .byte.b	0
   2754  607a					      repend
   2755  607b		       00		      .byte.b	0
   2754  607b					      repend
   2755  607c		       00		      .byte.b	0
   2754  607c					      repend
   2755  607d		       00		      .byte.b	0
   2754  607d					      repend
   2755  607e		       00		      .byte.b	0
   2754  607e					      repend
   2755  607f		       00		      .byte.b	0
   2754  607f					      repend
   2755  6080		       00		      .byte.b	0
   2756  6081					      repend
   2757  6081				   .L098		;  temp1 = temp1
   2758  6081		       a5 cb		      LDA	temp1
   2759  6083		       85 cb		      STA	temp1
   2760  6085					      if	ECHO6
      3919 bytes of ROM space left in bank 6
   2761  6085					      echo	"    ",[(start_bank6 - *)]d , "bytes of ROM space left in bank 6")
   2762  6085					      endif
   2763  6085		       00 01	   ECHO6      =	1
   2764  6fd4					      ORG	$6FF4-bscode_length
   2765  6fd4					      RORG	$BFF4-bscode_length
   2766  6fd4		       a2 ff	   start_bank6 ldx	#$ff
   2767  6fd6					      ifconst	FASTFETCH	; using DPC+
   2768  6fd6		       8e 58 10 	      stx	FASTFETCH
   2769  6fd9					      endif
   2770  6fd9		       9a		      txs
   2771  6fda				  -	      if	bankswitch == 64
   2772  6fda				  -	      lda	#(((>(start-1)) & $0F) | $F0)
   2773  6fda					      else
   2774  6fda		       a9 18		      lda	#>(start-1)
   2775  6fdc					      endif
   2776  6fdc		       48		      pha
   2777  6fdd		       a9 eb		      lda	#<(start-1)
   2778  6fdf		       48		      pha
   2779  6fe0		       48		      pha
   2780  6fe1		       8a		      txa
   2781  6fe2		       48		      pha
   2782  6fe3		       ba		      tsx
   2783  6fe4					      if	bankswitch != 64
   2784  6fe4		       b5 04		      lda	4,x	; get high byte of return address
   2785  6fe6		       2a		      rol
   2786  6fe7		       2a		      rol
   2787  6fe8		       2a		      rol
   2788  6fe9		       2a		      rol
   2789  6fea		       29 07		      and	#bs_mask	;1 3 or 7 for F8/F6/F4
   2790  6fec		       aa		      tax
   2791  6fed		       e8		      inx
   2792  6fee				  -	      else
   2793  6fee				  -	      lda	4,x	; get high byte of return address
   2794  6fee				  -	      tay
   2795  6fee				  -	      ora	#$10	; change our bank nibble into a valid rom mirror
   2796  6fee				  -	      sta	4,x
   2797  6fee				  -	      tya
   2798  6fee				  -	      lsr
   2799  6fee				  -	      lsr
   2800  6fee				  -	      lsr
   2801  6fee				  -	      lsr
   2802  6fee				  -	      tax
   2803  6fee				  -	      inx
   2804  6fee					      endif
   2805  6fee		       bd f5 1f 	      lda	bankswitch_hotspot-1,x
   2806  6ff1		       68		      pla
   2807  6ff2		       aa		      tax
   2808  6ff3		       68		      pla
   2809  6ff4		       60		      rts
   2810  6ff5				  -	      if	((* & $1FFF) > ((bankswitch_hotspot & $1FFF) - 1))
   2811  6ff5				  -	      echo	"WARNING: size parameter in banksw.asm too small - the program probably will not work."
   2812  6ff5				  -	      echo	"Change to",[(*-begin_bscode+1)&$FF]d,"and try again."
   2813  6ff5					      endif
   2814  6ffc					      ORG	$6FFC
   2815  6ffc					      RORG	$BFFC
   2816  6ffc		       d4 bf		      .word.w	start_bank6
   2817  6ffe		       d4 bf		      .word.w	start_bank6
   2818  7000					      ORG	$7000
   2819  7000					      RORG	$D000
   2820  7000					      repeat	129
   2821  7000		       00		      .byte.b	0
   2820  7000					      repend
   2821  7001		       00		      .byte.b	0
   2820  7001					      repend
   2821  7002		       00		      .byte.b	0
   2820  7002					      repend
   2821  7003		       00		      .byte.b	0
   2820  7003					      repend
   2821  7004		       00		      .byte.b	0
   2820  7004					      repend
   2821  7005		       00		      .byte.b	0
   2820  7005					      repend
   2821  7006		       00		      .byte.b	0
   2820  7006					      repend
   2821  7007		       00		      .byte.b	0
   2820  7007					      repend
   2821  7008		       00		      .byte.b	0
   2820  7008					      repend
   2821  7009		       00		      .byte.b	0
   2820  7009					      repend
   2821  700a		       00		      .byte.b	0
   2820  700a					      repend
   2821  700b		       00		      .byte.b	0
   2820  700b					      repend
   2821  700c		       00		      .byte.b	0
   2820  700c					      repend
   2821  700d		       00		      .byte.b	0
   2820  700d					      repend
   2821  700e		       00		      .byte.b	0
   2820  700e					      repend
   2821  700f		       00		      .byte.b	0
   2820  700f					      repend
   2821  7010		       00		      .byte.b	0
   2820  7010					      repend
   2821  7011		       00		      .byte.b	0
   2820  7011					      repend
   2821  7012		       00		      .byte.b	0
   2820  7012					      repend
   2821  7013		       00		      .byte.b	0
   2820  7013					      repend
   2821  7014		       00		      .byte.b	0
   2820  7014					      repend
   2821  7015		       00		      .byte.b	0
   2820  7015					      repend
   2821  7016		       00		      .byte.b	0
   2820  7016					      repend
   2821  7017		       00		      .byte.b	0
   2820  7017					      repend
   2821  7018		       00		      .byte.b	0
   2820  7018					      repend
   2821  7019		       00		      .byte.b	0
   2820  7019					      repend
   2821  701a		       00		      .byte.b	0
   2820  701a					      repend
   2821  701b		       00		      .byte.b	0
   2820  701b					      repend
   2821  701c		       00		      .byte.b	0
   2820  701c					      repend
   2821  701d		       00		      .byte.b	0
   2820  701d					      repend
   2821  701e		       00		      .byte.b	0
   2820  701e					      repend
   2821  701f		       00		      .byte.b	0
   2820  701f					      repend
   2821  7020		       00		      .byte.b	0
   2820  7020					      repend
   2821  7021		       00		      .byte.b	0
   2820  7021					      repend
   2821  7022		       00		      .byte.b	0
   2820  7022					      repend
   2821  7023		       00		      .byte.b	0
   2820  7023					      repend
   2821  7024		       00		      .byte.b	0
   2820  7024					      repend
   2821  7025		       00		      .byte.b	0
   2820  7025					      repend
   2821  7026		       00		      .byte.b	0
   2820  7026					      repend
   2821  7027		       00		      .byte.b	0
   2820  7027					      repend
   2821  7028		       00		      .byte.b	0
   2820  7028					      repend
   2821  7029		       00		      .byte.b	0
   2820  7029					      repend
   2821  702a		       00		      .byte.b	0
   2820  702a					      repend
   2821  702b		       00		      .byte.b	0
   2820  702b					      repend
   2821  702c		       00		      .byte.b	0
   2820  702c					      repend
   2821  702d		       00		      .byte.b	0
   2820  702d					      repend
   2821  702e		       00		      .byte.b	0
   2820  702e					      repend
   2821  702f		       00		      .byte.b	0
   2820  702f					      repend
   2821  7030		       00		      .byte.b	0
   2820  7030					      repend
   2821  7031		       00		      .byte.b	0
   2820  7031					      repend
   2821  7032		       00		      .byte.b	0
   2820  7032					      repend
   2821  7033		       00		      .byte.b	0
   2820  7033					      repend
   2821  7034		       00		      .byte.b	0
   2820  7034					      repend
   2821  7035		       00		      .byte.b	0
   2820  7035					      repend
   2821  7036		       00		      .byte.b	0
   2820  7036					      repend
   2821  7037		       00		      .byte.b	0
   2820  7037					      repend
   2821  7038		       00		      .byte.b	0
   2820  7038					      repend
   2821  7039		       00		      .byte.b	0
   2820  7039					      repend
   2821  703a		       00		      .byte.b	0
   2820  703a					      repend
   2821  703b		       00		      .byte.b	0
   2820  703b					      repend
   2821  703c		       00		      .byte.b	0
   2820  703c					      repend
   2821  703d		       00		      .byte.b	0
   2820  703d					      repend
   2821  703e		       00		      .byte.b	0
   2820  703e					      repend
   2821  703f		       00		      .byte.b	0
   2820  703f					      repend
   2821  7040		       00		      .byte.b	0
   2820  7040					      repend
   2821  7041		       00		      .byte.b	0
   2820  7041					      repend
   2821  7042		       00		      .byte.b	0
   2820  7042					      repend
   2821  7043		       00		      .byte.b	0
   2820  7043					      repend
   2821  7044		       00		      .byte.b	0
   2820  7044					      repend
   2821  7045		       00		      .byte.b	0
   2820  7045					      repend
   2821  7046		       00		      .byte.b	0
   2820  7046					      repend
   2821  7047		       00		      .byte.b	0
   2820  7047					      repend
   2821  7048		       00		      .byte.b	0
   2820  7048					      repend
   2821  7049		       00		      .byte.b	0
   2820  7049					      repend
   2821  704a		       00		      .byte.b	0
   2820  704a					      repend
   2821  704b		       00		      .byte.b	0
   2820  704b					      repend
   2821  704c		       00		      .byte.b	0
   2820  704c					      repend
   2821  704d		       00		      .byte.b	0
   2820  704d					      repend
   2821  704e		       00		      .byte.b	0
   2820  704e					      repend
   2821  704f		       00		      .byte.b	0
   2820  704f					      repend
   2821  7050		       00		      .byte.b	0
   2820  7050					      repend
   2821  7051		       00		      .byte.b	0
   2820  7051					      repend
   2821  7052		       00		      .byte.b	0
   2820  7052					      repend
   2821  7053		       00		      .byte.b	0
   2820  7053					      repend
   2821  7054		       00		      .byte.b	0
   2820  7054					      repend
   2821  7055		       00		      .byte.b	0
   2820  7055					      repend
   2821  7056		       00		      .byte.b	0
   2820  7056					      repend
   2821  7057		       00		      .byte.b	0
   2820  7057					      repend
   2821  7058		       00		      .byte.b	0
   2820  7058					      repend
   2821  7059		       00		      .byte.b	0
   2820  7059					      repend
   2821  705a		       00		      .byte.b	0
   2820  705a					      repend
   2821  705b		       00		      .byte.b	0
   2820  705b					      repend
   2821  705c		       00		      .byte.b	0
   2820  705c					      repend
   2821  705d		       00		      .byte.b	0
   2820  705d					      repend
   2821  705e		       00		      .byte.b	0
   2820  705e					      repend
   2821  705f		       00		      .byte.b	0
   2820  705f					      repend
   2821  7060		       00		      .byte.b	0
   2820  7060					      repend
   2821  7061		       00		      .byte.b	0
   2820  7061					      repend
   2821  7062		       00		      .byte.b	0
   2820  7062					      repend
   2821  7063		       00		      .byte.b	0
   2820  7063					      repend
   2821  7064		       00		      .byte.b	0
   2820  7064					      repend
   2821  7065		       00		      .byte.b	0
   2820  7065					      repend
   2821  7066		       00		      .byte.b	0
   2820  7066					      repend
   2821  7067		       00		      .byte.b	0
   2820  7067					      repend
   2821  7068		       00		      .byte.b	0
   2820  7068					      repend
   2821  7069		       00		      .byte.b	0
   2820  7069					      repend
   2821  706a		       00		      .byte.b	0
   2820  706a					      repend
   2821  706b		       00		      .byte.b	0
   2820  706b					      repend
   2821  706c		       00		      .byte.b	0
   2820  706c					      repend
   2821  706d		       00		      .byte.b	0
   2820  706d					      repend
   2821  706e		       00		      .byte.b	0
   2820  706e					      repend
   2821  706f		       00		      .byte.b	0
   2820  706f					      repend
   2821  7070		       00		      .byte.b	0
   2820  7070					      repend
   2821  7071		       00		      .byte.b	0
   2820  7071					      repend
   2821  7072		       00		      .byte.b	0
   2820  7072					      repend
   2821  7073		       00		      .byte.b	0
   2820  7073					      repend
   2821  7074		       00		      .byte.b	0
   2820  7074					      repend
   2821  7075		       00		      .byte.b	0
   2820  7075					      repend
   2821  7076		       00		      .byte.b	0
   2820  7076					      repend
   2821  7077		       00		      .byte.b	0
   2820  7077					      repend
   2821  7078		       00		      .byte.b	0
   2820  7078					      repend
   2821  7079		       00		      .byte.b	0
   2820  7079					      repend
   2821  707a		       00		      .byte.b	0
   2820  707a					      repend
   2821  707b		       00		      .byte.b	0
   2820  707b					      repend
   2821  707c		       00		      .byte.b	0
   2820  707c					      repend
   2821  707d		       00		      .byte.b	0
   2820  707d					      repend
   2821  707e		       00		      .byte.b	0
   2820  707e					      repend
   2821  707f		       00		      .byte.b	0
   2820  707f					      repend
   2821  7080		       00		      .byte.b	0
   2822  7081					      repend
   2823  7081							;----------------------------------------
   2824  7081							; Display Data
   2825  7081							;----------------------------------------
   2826  7081							; The Display Data bank is copied into RAM when DPC+ initializes the cartridge.
   2827  7081							; This allows us to manipulate the data during run-time, but have a known
   2828  7081							; starting state when the Atari is first turned on.
   2829  7081							;
   2830  7081							; Unlike normal Atari VCS/2600 sprite definitions, the sprite data in the
   2831  7081							; Display Data bank is stored right-side-up.
   2832  7081							;
   2833  7081							;----------------------------------------
   2834  7081
   2835  7081				   Zeros32
   2836  7081		       00 84	   SOUND_OFF  =	(* & $1fff)/32
   2837  7081				   DisplayDataDigitBlank
   2838  7081		       00		      .byte.b	0	;--
   2839  7082		       00		      .byte.b	0	;--
   2840  7083		       00		      .byte.b	0	;--
   2841  7084		       00		      .byte.b	0	;--
   2842  7085		       00		      .byte.b	0	;--
   2843  7086		       00		      .byte.b	0	;--
   2844  7087		       00		      .byte.b	0	;--
   2845  7088		       00		      .byte.b	0	;--
   2846  7089
   2847  7089							;	align 32
   2848  7089							;Zeros32:
   2849  7089							;SOUND_OFF = (* & $1fff)/32
   2850  7089							;	.byte 0,0,0,0,0,0,0,0
   2851  7089		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2852  7091		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2853  7099		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2854  70a1
   2855  70a1		       00 85	   SINE_WAVE  =	(* & $1fff)/32
   2856  70a1		       03 03 03 04*	      .byte.b	3,3,3,4,4,5,5,5
   2857  70a9		       05 05 05 05*	      .byte.b	5,5,5,5,4,4,3,3
   2858  70b1		       03 02 02 01*	      .byte.b	3,2,2,1,1,0,0,0
   2859  70b9		       00 00 00 00*	      .byte.b	0,0,0,0,1,1,2,2
   2860  70c1
   2861  70e0		       00 00 00 00*	      align	32
   2862  70e0		       00 87	   TRIANGLE_WAVE =	(* & $1fff)/32
   2863  70e0		       00 00 01 01*	      .byte.b	0,0,1,1,1,2,2,2
   2864  70e8		       03 03 03 04*	      .byte.b	3,3,3,4,4,4,5,5
   2865  70f0		       05 05 04 04*	      .byte.b	5,5,4,4,4,3,3,3
   2866  70f8		       02 02 02 01*	      .byte.b	2,2,2,1,1,1,0,0
   2867  7100
   2868  7100					      align	32
   2869  7100		       00 88	   SAWTOOTH_WAVE =	(* & $1fff)/32
   2870  7100		       00 00 00 00*	      .byte.b	0,0,0,0,1,1,1,1
   2871  7108		       01 01 02 02*	      .byte.b	1,1,2,2,2,2,2,2
   2872  7110		       03 03 03 03*	      .byte.b	3,3,3,3,3,3,4,4
   2873  7118		       04 04 04 04*	      .byte.b	4,4,4,4,5,5,5,5
   2874  7120
   2875  7120					      align	32
   2876  7120		       00 89	   SQUARE_WAVE_VOL5 =	(* & $1fff)/32
   2877  7120		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2878  7128		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2879  7130		       05 05 05 05*	      .byte.b	5,5,5,5,5,5,5,5
   2880  7138		       05 05 05 05*	      .byte.b	5,5,5,5,5,5,5,5
   2881  7140
   2882  7140					      align	32
   2883  7140		       00 8a	   SQUARE_WAVE_VOL4 =	(* & $1fff)/32
   2884  7140		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2885  7148		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2886  7150		       04 04 04 04*	      .byte.b	4,4,4,4,4,4,4,4
   2887  7158		       04 04 04 04*	      .byte.b	4,4,4,4,4,4,4,4
   2888  7160
   2889  7160					      align	32
   2890  7160		       00 8b	   SQUARE_WAVE_VOL3 =	(* & $1fff)/32
   2891  7160		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2892  7168		       00 00 00 00*	      .byte.b	0,0,0,0,0,0,0,0
   2893  7170		       03 03 03 03*	      .byte.b	3,3,3,3,3,3,3,3
   2894  7178		       03 03 03 03*	      .byte.b	3,3,3,3,3,3,3,3
   2895  7180
   2896  7180					      align	32
   2897  7180		       00 8c	   NOISE_WAVE =	(* & $1fff)/32
   2898  7180		       07 01 09 0a*	      .byte.b	7, 1, 9,10, 2, 8, 8,14
   2899  7188		       03 0d 08 05*	      .byte.b	3,13, 8, 5,12, 2, 3, 7
   2900  7190		       07 01 08 04*	      .byte.b	7, 1, 8, 4,15, 1,13, 5
   2901  7198		       08 05 0b 06*	      .byte.b	8, 5,11, 6, 8, 7, 9, 2
   2902  71a0
   2903  71a0							; low and high byte of address table (for ROMdata array in C)
   2904  71a0		       56		      .byte.b	<fetcher_address_table
   2905  71a1		       0d		      .byte.b	((>fetcher_address_table) & $0f) | (((>fetcher_address_table) / 2) & $70)
   2906  71a2		       00		      .byte.b	0
   2907  71a3		       00		      .byte.b	0
   2908  71a4				   FETCHER_BEGIN
   2909  71a4		       10		      .byte.b	16
   2910  71a5		       10		      .byte.b	16
   2911  71a6		       10		      .byte.b	16
   2912  71a7		       10		      .byte.b	16	; to zero-fill on boot
   2913  71a8							;bB.asm
   2914  71a8							; bB.asm file is split here
   2915  71a8				   playfieldcolorL073
   2916  71a8		       3c		      .byte.b	$3c
   2917  71a9				   backgroundcolorL074
   2918  71a9		       00		      .byte.b	$00
   2919  71aa				   PF_data1
   2920  71aa		       00		      .byte.b	%00000000
   2921  71ab		       00		      .byte.b	%00000000
   2922  71ac		       00		      .byte.b	%00000000
   2923  71ad		       00		      .byte.b	%00000000
   2924  71ae		       00		      .byte.b	%00000000
   2925  71af		       00		      .byte.b	%00000000
   2926  71b0		       00		      .byte.b	%00000000
   2927  71b1		       00		      .byte.b	%00000000
   2928  71b2		       00		      .byte.b	%00000000
   2929  71b3		       00		      .byte.b	%00000000
   2930  71b4		       00		      .byte.b	%00000000
   2931  71b5		       00		      .byte.b	%00000000
   2932  71b6		       00		      .byte.b	%00000000
   2933  71b7		       00		      .byte.b	%00000000
   2934  71b8		       00		      .byte.b	%00000000
   2935  71b9		       00		      .byte.b	%00000000
   2936  71ba		       00		      .byte.b	%00000000
   2937  71bb		       00		      .byte.b	%00000000
   2938  71bc		       00		      .byte.b	%00000000
   2939  71bd		       00		      .byte.b	%00000000
   2940  71be		       00		      .byte.b	%00000000
   2941  71bf		       00		      .byte.b	%00000000
   2942  71c0		       00		      .byte.b	%00000000
   2943  71c1		       00		      .byte.b	%00000000
   2944  71c2		       00		      .byte.b	%00000000
   2945  71c3		       00		      .byte.b	%00000000
   2946  71c4		       00		      .byte.b	%00000000
   2947  71c5		       00		      .byte.b	%00000000
   2948  71c6		       00		      .byte.b	%00000000
   2949  71c7		       00		      .byte.b	%00000000
   2950  71c8		       00		      .byte.b	%00000000
   2951  71c9		       00		      .byte.b	%00000000
   2952  71ca		       00		      .byte.b	%00000000
   2953  71cb		       00		      .byte.b	%00000000
   2954  71cc		       00		      .byte.b	%00000000
   2955  71cd		       00		      .byte.b	%00000000
   2956  71ce		       00		      .byte.b	%00000000
   2957  71cf		       10		      .byte.b	%00010000
   2958  71d0		       20		      .byte.b	%00100000
   2959  71d1		       38		      .byte.b	%00111000
   2960  71d2		       00		      .byte.b	%00000000
   2961  71d3		       00		      .byte.b	%00000000
   2962  71d4		       00		      .byte.b	%00000000
   2963  71d5		       00		      .byte.b	%00000000
   2964  71d6		       00		      .byte.b	%00000000
   2965  71d7		       00		      .byte.b	%00000000
   2966  71d8		       00		      .byte.b	%00000000
   2967  71d9		       00		      .byte.b	%00000000
   2968  71da		       00		      .byte.b	%00000000
   2969  71db		       00		      .byte.b	%00000000
   2970  71dc		       00		      .byte.b	%00000000
   2971  71dd		       00		      .byte.b	%00000000
   2972  71de		       00		      .byte.b	%00000000
   2973  71df		       00		      .byte.b	%00000000
   2974  71e0		       00		      .byte.b	%00000000
   2975  71e1		       00		      .byte.b	%00000000
   2976  71e2		       00		      .byte.b	%00000000
   2977  71e3		       00		      .byte.b	%00000000
   2978  71e4		       00		      .byte.b	%00000000
   2979  71e5		       00		      .byte.b	%00000000
   2980  71e6		       00		      .byte.b	%00000000
   2981  71e7		       00		      .byte.b	%00000000
   2982  71e8		       00		      .byte.b	%00000000
   2983  71e9		       00		      .byte.b	%00000000
   2984  71ea		       00		      .byte.b	%00000000
   2985  71eb		       00		      .byte.b	%00000000
   2986  71ec		       00		      .byte.b	%00000000
   2987  71ed		       00		      .byte.b	%00000000
   2988  71ee				   PF_data2
   2989  71ee		       00		      .byte.b	%00000000
   2990  71ef		       00		      .byte.b	%00000000
   2991  71f0		       00		      .byte.b	%00000000
   2992  71f1		       00		      .byte.b	%00000000
   2993  71f2		       00		      .byte.b	%00000000
   2994  71f3		       00		      .byte.b	%00000000
   2995  71f4		       00		      .byte.b	%00000000
   2996  71f5		       00		      .byte.b	%00000000
   2997  71f6		       00		      .byte.b	%00000000
   2998  71f7		       00		      .byte.b	%00000000
   2999  71f8		       00		      .byte.b	%00000000
   3000  71f9		       00		      .byte.b	%00000000
   3001  71fa		       00		      .byte.b	%00000000
   3002  71fb		       00		      .byte.b	%00000000
   3003  71fc		       00		      .byte.b	%00000000
   3004  71fd		       00		      .byte.b	%00000000
   3005  71fe		       00		      .byte.b	%00000000
   3006  71ff		       00		      .byte.b	%00000000
   3007  7200		       00		      .byte.b	%00000000
   3008  7201		       00		      .byte.b	%00000000
   3009  7202		       00		      .byte.b	%00000000
   3010  7203		       00		      .byte.b	%00000000
   3011  7204		       00		      .byte.b	%00000000
   3012  7205		       00		      .byte.b	%00000000
   3013  7206		       00		      .byte.b	%00000000
   3014  7207		       00		      .byte.b	%00000000
   3015  7208		       00		      .byte.b	%00000000
   3016  7209		       00		      .byte.b	%00000000
   3017  720a		       15		      .byte.b	%00010101
   3018  720b		       11		      .byte.b	%00010001
   3019  720c		       11		      .byte.b	%00010001
   3020  720d		       11		      .byte.b	%00010001
   3021  720e		       15		      .byte.b	%00010101
   3022  720f		       00		      .byte.b	%00000000
   3023  7210		       00		      .byte.b	%00000000
   3024  7211		       00		      .byte.b	%00000000
   3025  7212		       00		      .byte.b	%00000000
   3026  7213		       00		      .byte.b	%00000000
   3027  7214		       00		      .byte.b	%00000000
   3028  7215		       00		      .byte.b	%00000000
   3029  7216		       00		      .byte.b	%00000000
   3030  7217		       00		      .byte.b	%00000000
   3031  7218		       00		      .byte.b	%00000000
   3032  7219		       00		      .byte.b	%00000000
   3033  721a		       00		      .byte.b	%00000000
   3034  721b		       00		      .byte.b	%00000000
   3035  721c		       00		      .byte.b	%00000000
   3036  721d		       00		      .byte.b	%00000000
   3037  721e		       00		      .byte.b	%00000000
   3038  721f		       00		      .byte.b	%00000000
   3039  7220		       00		      .byte.b	%00000000
   3040  7221		       00		      .byte.b	%00000000
   3041  7222		       00		      .byte.b	%00000000
   3042  7223		       00		      .byte.b	%00000000
   3043  7224		       02		      .byte.b	%00000010
   3044  7225		       07		      .byte.b	%00000111
   3045  7226		       05		      .byte.b	%00000101
   3046  7227		       02		      .byte.b	%00000010
   3047  7228		       00		      .byte.b	%00000000
   3048  7229		       00		      .byte.b	%00000000
   3049  722a		       00		      .byte.b	%00000000
   3050  722b		       00		      .byte.b	%00000000
   3051  722c		       00		      .byte.b	%00000000
   3052  722d		       00		      .byte.b	%00000000
   3053  722e		       00		      .byte.b	%00000000
   3054  722f		       00		      .byte.b	%00000000
   3055  7230		       00		      .byte.b	%00000000
   3056  7231		       00		      .byte.b	%00000000
   3057  7232				   PF_data3
   3058  7232		       00		      .byte.b	%00000000
   3059  7233		       00		      .byte.b	%00000000
   3060  7234		       00		      .byte.b	%00000000
   3061  7235		       00		      .byte.b	%00000000
   3062  7236		       00		      .byte.b	%00000000
   3063  7237		       00		      .byte.b	%00000000
   3064  7238		       00		      .byte.b	%00000000
   3065  7239		       00		      .byte.b	%00000000
   3066  723a		       00		      .byte.b	%00000000
   3067  723b		       00		      .byte.b	%00000000
   3068  723c		       00		      .byte.b	%00000000
   3069  723d		       00		      .byte.b	%00000000
   3070  723e		       00		      .byte.b	%00000000
   3071  723f		       00		      .byte.b	%00000000
   3072  7240		       00		      .byte.b	%00000000
   3073  7241		       00		      .byte.b	%00000000
   3074  7242		       00		      .byte.b	%00000000
   3075  7243		       00		      .byte.b	%00000000
   3076  7244		       00		      .byte.b	%00000000
   3077  7245		       00		      .byte.b	%00000000
   3078  7246		       00		      .byte.b	%00000000
   3079  7247		       00		      .byte.b	%00000000
   3080  7248		       00		      .byte.b	%00000000
   3081  7249		       00		      .byte.b	%00000000
   3082  724a		       00		      .byte.b	%00000000
   3083  724b		       00		      .byte.b	%00000000
   3084  724c		       00		      .byte.b	%00000000
   3085  724d		       00		      .byte.b	%00000000
   3086  724e		       00		      .byte.b	%00000000
   3087  724f		       08		      .byte.b	%00001000
   3088  7250		       1c		      .byte.b	%00011100
   3089  7251		       14		      .byte.b	%00010100
   3090  7252		       08		      .byte.b	%00001000
   3091  7253		       00		      .byte.b	%00000000
   3092  7254		       00		      .byte.b	%00000000
   3093  7255		       00		      .byte.b	%00000000
   3094  7256		       00		      .byte.b	%00000000
   3095  7257		       10		      .byte.b	%00010000
   3096  7258		       20		      .byte.b	%00100000
   3097  7259		       38		      .byte.b	%00111000
   3098  725a		       00		      .byte.b	%00000000
   3099  725b		       00		      .byte.b	%00000000
   3100  725c		       00		      .byte.b	%00000000
   3101  725d		       00		      .byte.b	%00000000
   3102  725e		       00		      .byte.b	%00000000
   3103  725f		       00		      .byte.b	%00000000
   3104  7260		       00		      .byte.b	%00000000
   3105  7261		       00		      .byte.b	%00000000
   3106  7262		       00		      .byte.b	%00000000
   3107  7263		       00		      .byte.b	%00000000
   3108  7264		       00		      .byte.b	%00000000
   3109  7265		       00		      .byte.b	%00000000
   3110  7266		       00		      .byte.b	%00000000
   3111  7267		       00		      .byte.b	%00000000
   3112  7268		       00		      .byte.b	%00000000
   3113  7269		       00		      .byte.b	%00000000
   3114  726a		       00		      .byte.b	%00000000
   3115  726b		       00		      .byte.b	%00000000
   3116  726c		       00		      .byte.b	%00000000
   3117  726d		       00		      .byte.b	%00000000
   3118  726e		       00		      .byte.b	%00000000
   3119  726f		       00		      .byte.b	%00000000
   3120  7270		       00		      .byte.b	%00000000
   3121  7271		       00		      .byte.b	%00000000
   3122  7272		       00		      .byte.b	%00000000
   3123  7273		       00		      .byte.b	%00000000
   3124  7274		       00		      .byte.b	%00000000
   3125  7275		       00		      .byte.b	%00000000
   3126  7276					      if	ECHOFIRST
      3422 bytes of ROM space left in graphics bank
   3127  7276					      echo	"    ",[(DPC_graphics_end - *)]d , "bytes of ROM space left in graphics bank")
   3128  7276					      endif
   3129  7276		       00 01	   ECHOFIRST  =	1
   3130  7276
   3131  7276
   3132  7fd4					      ORG	$7FF4-bscode_length
   3133  7fd4					      RORG	$DFF4-bscode_length
   3134  7fd4				   DPC_graphics_end
   3135  7fd4
   3136  7fd4							; every bank has this stuff at the same place
   3137  7fd4							; this code can switch to/from any bank at any entry point
   3138  7fd4							; and can preserve register values
   3139  7fd4							; note: lines not starting with a space are not placed in all banks
   3140  7fd4							;
   3141  7fd4							; line below tells the compiler how long this is - do not remove
   3142  7fd4							;size=32
   3143  7fd4
   3144  7fd4				   begin_bscode
   3145  7fd4		       a2 ff		      ldx	#$ff
   3146  7fd6					      ifconst	FASTFETCH	; using DPC+
   3147  7fd6		       8e 58 10 	      stx	FASTFETCH
   3148  7fd9					      endif
   3149  7fd9		       9a		      txs
   3150  7fda				  -	      if	bankswitch == 64
   3151  7fda				  -	      lda	#(((>(start-1)) & $0F) | $F0)
   3152  7fda					      else
   3153  7fda		       a9 18		      lda	#>(start-1)
   3154  7fdc					      endif
   3155  7fdc		       48		      pha
   3156  7fdd		       a9 eb		      lda	#<(start-1)
   3157  7fdf		       48		      pha
   3158  7fe0
   3159  7fe0				   BS_return
   3160  7fe0		       48		      pha
   3161  7fe1		       8a		      txa
   3162  7fe2		       48		      pha
   3163  7fe3		       ba		      tsx
   3164  7fe4
   3165  7fe4					      if	bankswitch != 64
   3166  7fe4		       b5 04		      lda	4,x	; get high byte of return address
   3167  7fe6
   3168  7fe6		       2a		      rol
   3169  7fe7		       2a		      rol
   3170  7fe8		       2a		      rol
   3171  7fe9		       2a		      rol
   3172  7fea		       29 07		      and	#bs_mask	;1 3 or 7 for F8/F6/F4
   3173  7fec		       aa		      tax
   3174  7fed		       e8		      inx
   3175  7fee				  -	      else
   3176  7fee				  -	      lda	4,x	; get high byte of return address
   3177  7fee				  -	      tay
   3178  7fee				  -	      ora	#$10	; change our bank nibble into a valid rom mirror
   3179  7fee				  -	      sta	4,x
   3180  7fee				  -	      tya
   3181  7fee				  -	      lsr
   3182  7fee				  -	      lsr
   3183  7fee				  -	      lsr
   3184  7fee				  -	      lsr
   3185  7fee				  -	      tax
   3186  7fee				  -	      inx
   3187  7fee					      endif
   3188  7fee
   3189  7fee				   BS_jsr
   3190  7fee		       bd f5 1f 	      lda	bankswitch_hotspot-1,x
   3191  7ff1		       68		      pla
   3192  7ff2		       aa		      tax
   3193  7ff3		       68		      pla
   3194  7ff4		       60		      rts
   3195  7ff5				  -	      if	((* & $1FFF) > ((bankswitch_hotspot & $1FFF) - 1))
   3196  7ff5				  -	      echo	"WARNING: size parameter in banksw.asm too small - the program probably will not work."
   3197  7ff5				  -	      echo	"Change to",[(*-begin_bscode+1)&$FF]d,"and try again."
   3198  7ff5					      endif
   3199  8000					      org	$8000
   3200  8000					      rorg	$1000
   3201  8000							; 1K Frequency Table.
   3202  8000							; Fred Quimby, Darrell Spice Jr, Chris Walton 2010
   3203  8000							;
   3204  8000							; The 1K Frequency Table can contain up to 256 frequency values
   3205  8000							;
   3206  8000							; Table entries are defined as 2^32*freq/20000
   3207  8000							;
   3208  8000							; If User ARM code is being used, then the last 512 bytes of the frequency
   3209  8000							; table will no longer be available, reducing the number of frequencies you can
   3210  8000							; use to 128.
   3211  8000
   3212  8000							; piano key frequencies (s = sharp)
   3213  8000
   3214  8000				   .freq_table_start
   3215  8000
   3216  8000		       00 00 00 00	      DC.L	0
   3217  8000		       00 01	   A0	      =	(* & $3ff)/4
   3218  8004		       ac 1c 5a 00	      DC.L	5905580
   3219  8008
   3220  8008		       00 02	   A0s	      =	(* & $3ff)/4
   3221  8008		       68 78 5f 00	      DC.L	6256744
   3222  800c
   3223  800c		       00 03	   B0	      =	(* & $3ff)/4
   3224  800c		       b5 25 65 00	      DC.L	6628789
   3225  8010
   3226  8010		       00 04	   C1	      =	(* & $3ff)/4
   3227  8010		       6e 29 6b 00	      DC.L	7022958
   3228  8014
   3229  8014		       00 05	   C1s	      =	(* & $3ff)/4
   3230  8014		       b5 88 71 00	      DC.L	7440565
   3231  8018
   3232  8018		       00 06	   D1	      =	(* & $3ff)/4
   3233  8018		       fc 48 78 00	      DC.L	7883004
   3234  801c
   3235  801c		       00 07	   D1s	      =	(* & $3ff)/4
   3236  801c		       07 70 7f 00	      DC.L	8351751
   3237  8020
   3238  8020		       00 08	   E1	      =	(* & $3ff)/4
   3239  8020		       f4 03 87 00	      DC.L	8848372
   3240  8024
   3241  8024		       00 09	   F1	      =	(* & $3ff)/4
   3242  8024		       3c 0b 8f 00	      DC.L	9374524
   3243  8028
   3244  8028		       00 0a	   F1s	      =	(* & $3ff)/4
   3245  8028		       ba 8c 97 00	      DC.L	9931962
   3246  802c
   3247  802c		       00 0b	   G1	      =	(* & $3ff)/4
   3248  802c		       b3 8f a0 00	      DC.L	10522547
   3249  8030
   3250  8030		       00 0c	   G1s	      =	(* & $3ff)/4
   3251  8030		       db 1b aa 00	      DC.L	11148251
   3252  8034
   3253  8034		       00 0d	   A1	      =	(* & $3ff)/4
   3254  8034		       58 39 b4 00	      DC.L	11811160
   3255  8038
   3256  8038		       00 0e	   A1s	      =	(* & $3ff)/4
   3257  8038		       d0 f0 be 00	      DC.L	12513488
   3258  803c
   3259  803c		       00 0f	   B1	      =	(* & $3ff)/4
   3260  803c		       6b 4b ca 00	      DC.L	13257579
   3261  8040
   3262  8040		       00 10	   C2	      =	(* & $3ff)/4
   3263  8040		       dc 52 d6 00	      DC.L	14045916
   3264  8044
   3265  8044		       00 11	   C2s	      =	(* & $3ff)/4
   3266  8044		       69 11 e3 00	      DC.L	14881129
   3267  8048
   3268  8048		       00 12	   D2	      =	(* & $3ff)/4
   3269  8048		       f7 91 f0 00	      DC.L	15766007
   3270  804c
   3271  804c		       00 13	   D2s	      =	(* & $3ff)/4
   3272  804c		       0f e0 fe 00	      DC.L	16703503
   3273  8050
   3274  8050		       00 14	   E2	      =	(* & $3ff)/4
   3275  8050		       e9 07 0e 01	      DC.L	17696745
   3276  8054
   3277  8054		       00 15	   F2	      =	(* & $3ff)/4
   3278  8054		       78 16 1e 01	      DC.L	18749048
   3279  8058
   3280  8058		       00 16	   F2s	      =	(* & $3ff)/4
   3281  8058		       74 19 2f 01	      DC.L	19863924
   3282  805c
   3283  805c		       00 17	   G2	      =	(* & $3ff)/4
   3284  805c		       67 1f 41 01	      DC.L	21045095
   3285  8060
   3286  8060		       00 18	   G2s	      =	(* & $3ff)/4
   3287  8060		       b5 37 54 01	      DC.L	22296501
   3288  8064
   3289  8064		       00 19	   A2	      =	(* & $3ff)/4
   3290  8064		       b0 72 68 01	      DC.L	23622320
   3291  8068
   3292  8068		       00 1a	   A2s	      =	(* & $3ff)/4
   3293  8068		       a0 e1 7d 01	      DC.L	25026976
   3294  806c
   3295  806c		       00 1b	   B2	      =	(* & $3ff)/4
   3296  806c		       d6 96 94 01	      DC.L	26515158
   3297  8070
   3298  8070		       00 1c	   C3	      =	(* & $3ff)/4
   3299  8070		       b7 a5 ac 01	      DC.L	28091831
   3300  8074
   3301  8074		       00 1d	   C3s	      =	(* & $3ff)/4
   3302  8074		       d2 22 c6 01	      DC.L	29762258
   3303  8078
   3304  8078		       00 1e	   D3	      =	(* & $3ff)/4
   3305  8078		       ee 23 e1 01	      DC.L	31532014
   3306  807c
   3307  807c		       00 1f	   D3s	      =	(* & $3ff)/4
   3308  807c		       1d c0 fd 01	      DC.L	33407005
   3309  8080
   3310  8080		       00 20	   E3	      =	(* & $3ff)/4
   3311  8080		       d1 0f 1c 02	      DC.L	35393489
   3312  8084
   3313  8084		       00 21	   F3	      =	(* & $3ff)/4
   3314  8084		       f0 2c 3c 02	      DC.L	37498096
   3315  8088
   3316  8088		       00 22	   F3s	      =	(* & $3ff)/4
   3317  8088		       e9 32 5e 02	      DC.L	39727849
   3318  808c
   3319  808c		       00 23	   G3	      =	(* & $3ff)/4
   3320  808c		       cd 3e 82 02	      DC.L	42090189
   3321  8090
   3322  8090		       00 24	   G3s	      =	(* & $3ff)/4
   3323  8090		       6a 6f a8 02	      DC.L	44593002
   3324  8094
   3325  8094		       00 25	   A3	      =	(* & $3ff)/4
   3326  8094		       60 e5 d0 02	      DC.L	47244640
   3327  8098
   3328  8098		       00 26	   A3s	      =	(* & $3ff)/4
   3329  8098		       41 c3 fb 02	      DC.L	50053953
   3330  809c
   3331  809c		       00 27	   B3	      =	(* & $3ff)/4
   3332  809c		       ac 2d 29 03	      DC.L	53030316
   3333  80a0
   3334  80a0		       00 28	   C4	      =	(* & $3ff)/4
   3335  80a0		       6e 4b 59 03	      DC.L	56183662
   3336  80a4
   3337  80a4		       00 29	   C4s	      =	(* & $3ff)/4
   3338  80a4		       a5 45 8c 03	      DC.L	59524517
   3339  80a8
   3340  80a8		       00 2a	   D4	      =	(* & $3ff)/4
   3341  80a8		       dd 47 c2 03	      DC.L	63064029
   3342  80ac
   3343  80ac		       00 2b	   D4s	      =	(* & $3ff)/4
   3344  80ac		       3b 80 fb 03	      DC.L	66814011
   3345  80b0
   3346  80b0		       00 2c	   E4	      =	(* & $3ff)/4
   3347  80b0		       a3 1f 38 04	      DC.L	70786979
   3348  80b4
   3349  80b4		       00 2d	   F4	      =	(* & $3ff)/4
   3350  80b4		       e0 59 78 04	      DC.L	74996192
   3351  80b8
   3352  80b8		       00 2e	   F4s	      =	(* & $3ff)/4
   3353  80b8		       d1 65 bc 04	      DC.L	79455697
   3354  80bc
   3355  80bc		       00 2f	   G4	      =	(* & $3ff)/4
   3356  80bc		       9b 7d 04 05	      DC.L	84180379
   3357  80c0
   3358  80c0		       00 30	   G4s	      =	(* & $3ff)/4
   3359  80c0		       d5 de 50 05	      DC.L	89186005
   3360  80c4
   3361  80c4		       00 31	   A4	      =	(* & $3ff)/4
   3362  80c4		       c1 ca a1 05	      DC.L	94489281
   3363  80c8
   3364  80c8		       00 32	   A4s	      =	(* & $3ff)/4
   3365  80c8		       82 86 f7 05	      DC.L	100107906
   3366  80cc
   3367  80cc		       00 33	   B4	      =	(* & $3ff)/4
   3368  80cc		       57 5b 52 06	      DC.L	106060631
   3369  80d0
   3370  80d0		       00 34	   C5	      =	(* & $3ff)/4
   3371  80d0		       dd 96 b2 06	      DC.L	112367325
   3372  80d4
   3373  80d4		       00 35	   C5s	      =	(* & $3ff)/4
   3374  80d4		       4a 8b 18 07	      DC.L	119049034
   3375  80d8
   3376  80d8		       00 36	   D5	      =	(* & $3ff)/4
   3377  80d8		       b9 8f 84 07	      DC.L	126128057
   3378  80dc
   3379  80dc		       00 37	   D5s	      =	(* & $3ff)/4
   3380  80dc		       76 00 f7 07	      DC.L	133628022
   3381  80e0
   3382  80e0		       00 38	   E5	      =	(* & $3ff)/4
   3383  80e0		       46 3f 70 08	      DC.L	141573958
   3384  80e4
   3385  80e4		       00 39	   F5	      =	(* & $3ff)/4
   3386  80e4		       bf b3 f0 08	      DC.L	149992383
   3387  80e8
   3388  80e8		       00 3a	   F5s	      =	(* & $3ff)/4
   3389  80e8		       a3 cb 78 09	      DC.L	158911395
   3390  80ec
   3391  80ec		       00 3b	   G5	      =	(* & $3ff)/4
   3392  80ec		       36 fb 08 0a	      DC.L	168360758
   3393  80f0
   3394  80f0		       00 3c	   G5s	      =	(* & $3ff)/4
   3395  80f0		       a9 bd a1 0a	      DC.L	178372009
   3396  80f4
   3397  80f4		       00 3d	   A5	      =	(* & $3ff)/4
   3398  80f4		       81 95 43 0b	      DC.L	188978561
   3399  80f8
   3400  80f8		       00 3e	   A5s	      =	(* & $3ff)/4
   3401  80f8		       03 0d ef 0b	      DC.L	200215811
   3402  80fc
   3403  80fc		       00 3f	   B5	      =	(* & $3ff)/4
   3404  80fc		       af b6 a4 0c	      DC.L	212121263
   3405  8100
   3406  8100		       00 40	   C6	      =	(* & $3ff)/4
   3407  8100		       b9 2d 65 0d	      DC.L	224734649
   3408  8104
   3409  8104		       00 41	   C6s	      =	(* & $3ff)/4
   3410  8104		       93 16 31 0e	      DC.L	238098067
   3411  8108
   3412  8108		       00 42	   D6	      =	(* & $3ff)/4
   3413  8108		       73 1f 09 0f	      DC.L	252256115
   3414  810c
   3415  810c		       00 43	   D6s	      =	(* & $3ff)/4
   3416  810c		       ec 00 ee 0f	      DC.L	267256044
   3417  8110
   3418  8110		       00 44	   E6	      =	(* & $3ff)/4
   3419  8110		       8b 7e e0 10	      DC.L	283147915
   3420  8114
   3421  8114		       00 45	   F6	      =	(* & $3ff)/4
   3422  8114		       7f 67 e1 11	      DC.L	299984767
   3423  8118
   3424  8118		       00 46	   F6s	      =	(* & $3ff)/4
   3425  8118		       45 97 f1 12	      DC.L	317822789
   3426  811c
   3427  811c		       00 47	   G6	      =	(* & $3ff)/4
   3428  811c		       6c f6 11 14	      DC.L	336721516
   3429  8120
   3430  8120		       00 48	   G6s	      =	(* & $3ff)/4
   3431  8120		       53 7b 43 15	      DC.L	356744019
   3432  8124
   3433  8124		       00 49	   A6	      =	(* & $3ff)/4
   3434  8124		       02 2b 87 16	      DC.L	377957122
   3435  8128
   3436  8128		       00 4a	   A6s	      =	(* & $3ff)/4
   3437  8128		       06 1a de 17	      DC.L	400431622
   3438  812c
   3439  812c		       00 4b	   B6	      =	(* & $3ff)/4
   3440  812c		       5d 6d 49 19	      DC.L	424242525
   3441  8130
   3442  8130		       00 4c	   C7	      =	(* & $3ff)/4
   3443  8130		       73 5b ca 1a	      DC.L	449469299
   3444  8134
   3445  8134		       00 4d	   C7s	      =	(* & $3ff)/4
   3446  8134		       26 2d 62 1c	      DC.L	476196134
   3447  8138
   3448  8138		       00 4e	   D7	      =	(* & $3ff)/4
   3449  8138		       e6 3e 12 1e	      DC.L	504512230
   3450  813c
   3451  813c		       00 4f	   D7s	      =	(* & $3ff)/4
   3452  813c		       d8 01 dc 1f	      DC.L	534512088
   3453  8140
   3454  8140		       00 50	   E7	      =	(* & $3ff)/4
   3455  8140		       17 fd c0 21	      DC.L	566295831
   3456  8144
   3457  8144		       00 51	   F7	      =	(* & $3ff)/4
   3458  8144		       fd ce c2 23	      DC.L	599969533
   3459  8148
   3460  8148		       00 52	   F7s	      =	(* & $3ff)/4
   3461  8148		       8a 2e e3 25	      DC.L	635645578
   3462  814c
   3463  814c		       00 53	   G7	      =	(* & $3ff)/4
   3464  814c		       d7 ec 23 28	      DC.L	673443031
   3465  8150
   3466  8150		       00 54	   G7s	      =	(* & $3ff)/4
   3467  8150		       a6 f6 86 2a	      DC.L	713488038
   3468  8154
   3469  8154		       00 55	   A7	      =	(* & $3ff)/4
   3470  8154		       04 56 0e 2d	      DC.L	755914244
   3471  8158
   3472  8158		       00 56	   A7s	      =	(* & $3ff)/4
   3473  8158		       0c 34 bc 2f	      DC.L	800863244
   3474  815c
   3475  815c		       00 57	   B7	      =	(* & $3ff)/4
   3476  815c		       bb da 92 32	      DC.L	848485051
   3477  8160
   3478  8160		       00 58	   C8	      =	(* & $3ff)/4
   3479  8160		       e5 b6 94 35	      DC.L	898938597
   3480  8164
   3481  8164							;values for 89-255 may go here
   3482  8164
   3483  8164					      if	(* <= $1400)
   3484  8164		       00 00 00 00*	      ds	($1400-*)	; pad out remaining space in frequency table
   3485  8400				  -	      else
   3486  8400				  -	      echo	"FATAL ERROR - Frequency table exceeds 1K"
   3487  8400				  -	      err
   3488  8400					      endif
