/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ADC_1_Bypass */
.set ADC_1_Bypass__0__DR, CYREG_GPIO_PRT2_DR
.set ADC_1_Bypass__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC_1_Bypass__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC_1_Bypass__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC_1_Bypass__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC_1_Bypass__0__HSIOM_MASK, 0xF0000000
.set ADC_1_Bypass__0__HSIOM_SHIFT, 28
.set ADC_1_Bypass__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__0__INTR, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__0__MASK, 0x80
.set ADC_1_Bypass__0__PC, CYREG_GPIO_PRT2_PC
.set ADC_1_Bypass__0__PC2, CYREG_GPIO_PRT2_PC2
.set ADC_1_Bypass__0__PORT, 2
.set ADC_1_Bypass__0__PS, CYREG_GPIO_PRT2_PS
.set ADC_1_Bypass__0__SHIFT, 7
.set ADC_1_Bypass__DR, CYREG_GPIO_PRT2_DR
.set ADC_1_Bypass__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC_1_Bypass__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC_1_Bypass__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC_1_Bypass__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__INTR, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_1_Bypass__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC_1_Bypass__MASK, 0x80
.set ADC_1_Bypass__PC, CYREG_GPIO_PRT2_PC
.set ADC_1_Bypass__PC2, CYREG_GPIO_PRT2_PC2
.set ADC_1_Bypass__PORT, 2
.set ADC_1_Bypass__PS, CYREG_GPIO_PRT2_PS
.set ADC_1_Bypass__SHIFT, 7

/* ADC_1_cy_psoc4_sar_1 */
.set ADC_1_cy_psoc4_sar_1__CLOCK_DIV_ID, 0x00000044
.set ADC_1_cy_psoc4_sar_1__SAR_ANA_TRIM, CYREG_SAR_ANA_TRIM
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE, CYREG_SAR_CHAN_RESULT_NEWVALUE
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED, CYREG_SAR_CHAN_RESULT_UPDATED
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE, CYREG_SAR_CHAN_WORK_NEWVALUE
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED, CYREG_SAR_CHAN_WORK_UPDATED
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_1_cy_psoc4_sar_1__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_DFT_CTRL, CYREG_SAR_DFT_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_INTR, CYREG_SAR_INTR
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_1_cy_psoc4_sar_1__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_1_cy_psoc4_sar_1__SAR_NUMBER, 0
.set ADC_1_cy_psoc4_sar_1__SAR_PUMP_CTRL, CYREG_SAR_PUMP_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR, CYREG_SAR_RANGE_INTR
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_1_cy_psoc4_sar_1__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR, CYREG_SAR_SATURATE_INTR
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_1_cy_psoc4_sar_1__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_1_cy_psoc4_sar_1__SAR_STATUS, CYREG_SAR_STATUS
.set ADC_1_cy_psoc4_sar_1__SAR_WOUNDING, CYREG_SAR_WOUNDING

/* ADC_1_cy_psoc4_sarmux_1 */
.set ADC_1_cy_psoc4_sarmux_1__CH_0_PIN, 5
.set ADC_1_cy_psoc4_sarmux_1__CH_0_PORT, 0
.set ADC_1_cy_psoc4_sarmux_1__CH_1_PIN, 7
.set ADC_1_cy_psoc4_sarmux_1__CH_1_PORT, 0
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10, CYREG_SAR_CHAN_CONFIG10
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11, CYREG_SAR_CHAN_CONFIG11
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12, CYREG_SAR_CHAN_CONFIG12
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13, CYREG_SAR_CHAN_CONFIG13
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14, CYREG_SAR_CHAN_CONFIG14
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15, CYREG_SAR_CHAN_CONFIG15
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE, CYREG_SAR_CHAN_RESULT_NEWVALUE
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED, CYREG_SAR_CHAN_RESULT_UPDATED
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10, CYREG_SAR_CHAN_RESULT10
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11, CYREG_SAR_CHAN_RESULT11
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12, CYREG_SAR_CHAN_RESULT12
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13, CYREG_SAR_CHAN_RESULT13
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14, CYREG_SAR_CHAN_RESULT14
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15, CYREG_SAR_CHAN_RESULT15
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE, CYREG_SAR_CHAN_WORK_NEWVALUE
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED, CYREG_SAR_CHAN_WORK_UPDATED
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK10, CYREG_SAR_CHAN_WORK10
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK11, CYREG_SAR_CHAN_WORK11
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK12, CYREG_SAR_CHAN_WORK12
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK13, CYREG_SAR_CHAN_WORK13
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK14, CYREG_SAR_CHAN_WORK14
.set ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK15, CYREG_SAR_CHAN_WORK15
.set ADC_1_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_1_cy_psoc4_sarmux_1__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_1_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL, CYREG_SAR_MUX_SWITCH_HW_CTRL
.set ADC_1_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0, CYREG_SAR_MUX_SWITCH0
.set ADC_1_cy_psoc4_sarmux_1__SAR_START_CTRL, CYREG_SAR_START_CTRL
.set ADC_1_cy_psoc4_sarmux_1__VNEG0, 0

/* ADC_1_intSarClock */
.set ADC_1_intSarClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL12
.set ADC_1_intSarClock__DIV_ID, 0x00000044
.set ADC_1_intSarClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
.set ADC_1_intSarClock__PA_DIV_ID, 0x000000FF

/* ADC_1_intUabClock */
.set ADC_1_intUabClock__DIV_ID, 0x00000040
.set ADC_1_intUabClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set ADC_1_intUabClock__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set ADC_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set ADC_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set ADC_1_IRQ__INTC_MASK, 0x8000
.set ADC_1_IRQ__INTC_NUMBER, 15
.set ADC_1_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set ADC_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_1_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR3
.set ADC_1_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set ADC_1_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set CPU_ANA_IN1__0__DR, CYREG_GPIO_PRT3_DR
.set CPU_ANA_IN1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_ANA_IN1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_ANA_IN1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_ANA_IN1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CPU_ANA_IN1__0__HSIOM_MASK, 0x00F00000
.set CPU_ANA_IN1__0__HSIOM_SHIFT, 20
.set CPU_ANA_IN1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN1__0__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN1__0__MASK, 0x20
.set CPU_ANA_IN1__0__PC, CYREG_GPIO_PRT3_PC
.set CPU_ANA_IN1__0__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_ANA_IN1__0__PORT, 3
.set CPU_ANA_IN1__0__PS, CYREG_GPIO_PRT3_PS
.set CPU_ANA_IN1__0__SHIFT, 5
.set CPU_ANA_IN1__DR, CYREG_GPIO_PRT3_DR
.set CPU_ANA_IN1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_ANA_IN1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_ANA_IN1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_ANA_IN1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN1__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN1__MASK, 0x20
.set CPU_ANA_IN1__PC, CYREG_GPIO_PRT3_PC
.set CPU_ANA_IN1__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_ANA_IN1__PORT, 3
.set CPU_ANA_IN1__PS, CYREG_GPIO_PRT3_PS
.set CPU_ANA_IN1__SHIFT, 5
.set CPU_ANA_IN2__0__DR, CYREG_GPIO_PRT3_DR
.set CPU_ANA_IN2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_ANA_IN2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_ANA_IN2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_ANA_IN2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CPU_ANA_IN2__0__HSIOM_MASK, 0xF0000000
.set CPU_ANA_IN2__0__HSIOM_SHIFT, 28
.set CPU_ANA_IN2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN2__0__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN2__0__MASK, 0x80
.set CPU_ANA_IN2__0__PC, CYREG_GPIO_PRT3_PC
.set CPU_ANA_IN2__0__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_ANA_IN2__0__PORT, 3
.set CPU_ANA_IN2__0__PS, CYREG_GPIO_PRT3_PS
.set CPU_ANA_IN2__0__SHIFT, 7
.set CPU_ANA_IN2__DR, CYREG_GPIO_PRT3_DR
.set CPU_ANA_IN2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_ANA_IN2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_ANA_IN2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_ANA_IN2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN2__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_ANA_IN2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_ANA_IN2__MASK, 0x80
.set CPU_ANA_IN2__PC, CYREG_GPIO_PRT3_PC
.set CPU_ANA_IN2__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_ANA_IN2__PORT, 3
.set CPU_ANA_IN2__PS, CYREG_GPIO_PRT3_PS
.set CPU_ANA_IN2__SHIFT, 7
.set CPU_ANA_OUT1__0__DR, CYREG_GPIO_PRT1_DR
.set CPU_ANA_OUT1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CPU_ANA_OUT1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CPU_ANA_OUT1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CPU_ANA_OUT1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CPU_ANA_OUT1__0__HSIOM_MASK, 0x0000F000
.set CPU_ANA_OUT1__0__HSIOM_SHIFT, 12
.set CPU_ANA_OUT1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_ANA_OUT1__0__INTR, CYREG_GPIO_PRT1_INTR
.set CPU_ANA_OUT1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_ANA_OUT1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CPU_ANA_OUT1__0__MASK, 0x08
.set CPU_ANA_OUT1__0__PC, CYREG_GPIO_PRT1_PC
.set CPU_ANA_OUT1__0__PC2, CYREG_GPIO_PRT1_PC2
.set CPU_ANA_OUT1__0__PORT, 1
.set CPU_ANA_OUT1__0__PS, CYREG_GPIO_PRT1_PS
.set CPU_ANA_OUT1__0__SHIFT, 3
.set CPU_ANA_OUT1__DR, CYREG_GPIO_PRT1_DR
.set CPU_ANA_OUT1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CPU_ANA_OUT1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CPU_ANA_OUT1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CPU_ANA_OUT1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_ANA_OUT1__INTR, CYREG_GPIO_PRT1_INTR
.set CPU_ANA_OUT1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_ANA_OUT1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CPU_ANA_OUT1__MASK, 0x08
.set CPU_ANA_OUT1__PC, CYREG_GPIO_PRT1_PC
.set CPU_ANA_OUT1__PC2, CYREG_GPIO_PRT1_PC2
.set CPU_ANA_OUT1__PORT, 1
.set CPU_ANA_OUT1__PS, CYREG_GPIO_PRT1_PS
.set CPU_ANA_OUT1__SHIFT, 3
.set CPU_ANA_OUT2__0__DR, CYREG_GPIO_PRT2_DR
.set CPU_ANA_OUT2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CPU_ANA_OUT2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CPU_ANA_OUT2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CPU_ANA_OUT2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set CPU_ANA_OUT2__0__HSIOM_MASK, 0x00000F00
.set CPU_ANA_OUT2__0__HSIOM_SHIFT, 8
.set CPU_ANA_OUT2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CPU_ANA_OUT2__0__INTR, CYREG_GPIO_PRT2_INTR
.set CPU_ANA_OUT2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CPU_ANA_OUT2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CPU_ANA_OUT2__0__MASK, 0x04
.set CPU_ANA_OUT2__0__PC, CYREG_GPIO_PRT2_PC
.set CPU_ANA_OUT2__0__PC2, CYREG_GPIO_PRT2_PC2
.set CPU_ANA_OUT2__0__PORT, 2
.set CPU_ANA_OUT2__0__PS, CYREG_GPIO_PRT2_PS
.set CPU_ANA_OUT2__0__SHIFT, 2
.set CPU_ANA_OUT2__DR, CYREG_GPIO_PRT2_DR
.set CPU_ANA_OUT2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set CPU_ANA_OUT2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set CPU_ANA_OUT2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set CPU_ANA_OUT2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set CPU_ANA_OUT2__INTR, CYREG_GPIO_PRT2_INTR
.set CPU_ANA_OUT2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set CPU_ANA_OUT2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set CPU_ANA_OUT2__MASK, 0x04
.set CPU_ANA_OUT2__PC, CYREG_GPIO_PRT2_PC
.set CPU_ANA_OUT2__PC2, CYREG_GPIO_PRT2_PC2
.set CPU_ANA_OUT2__PORT, 2
.set CPU_ANA_OUT2__PS, CYREG_GPIO_PRT2_PS
.set CPU_ANA_OUT2__SHIFT, 2
.set CPU_FREQ_IN1__0__DR, CYREG_GPIO_PRT3_DR
.set CPU_FREQ_IN1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_FREQ_IN1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_FREQ_IN1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_FREQ_IN1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CPU_FREQ_IN1__0__HSIOM_MASK, 0x0F000000
.set CPU_FREQ_IN1__0__HSIOM_SHIFT, 24
.set CPU_FREQ_IN1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN1__0__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN1__0__MASK, 0x40
.set CPU_FREQ_IN1__0__PC, CYREG_GPIO_PRT3_PC
.set CPU_FREQ_IN1__0__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_FREQ_IN1__0__PORT, 3
.set CPU_FREQ_IN1__0__PS, CYREG_GPIO_PRT3_PS
.set CPU_FREQ_IN1__0__SHIFT, 6
.set CPU_FREQ_IN1__DR, CYREG_GPIO_PRT3_DR
.set CPU_FREQ_IN1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_FREQ_IN1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_FREQ_IN1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_FREQ_IN1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN1__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN1__MASK, 0x40
.set CPU_FREQ_IN1__PC, CYREG_GPIO_PRT3_PC
.set CPU_FREQ_IN1__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_FREQ_IN1__PORT, 3
.set CPU_FREQ_IN1__PS, CYREG_GPIO_PRT3_PS
.set CPU_FREQ_IN1__SHIFT, 6
.set CPU_FREQ_IN2__0__DR, CYREG_GPIO_PRT3_DR
.set CPU_FREQ_IN2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_FREQ_IN2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_FREQ_IN2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_FREQ_IN2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CPU_FREQ_IN2__0__HSIOM_MASK, 0x000F0000
.set CPU_FREQ_IN2__0__HSIOM_SHIFT, 16
.set CPU_FREQ_IN2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN2__0__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN2__0__MASK, 0x10
.set CPU_FREQ_IN2__0__PC, CYREG_GPIO_PRT3_PC
.set CPU_FREQ_IN2__0__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_FREQ_IN2__0__PORT, 3
.set CPU_FREQ_IN2__0__PS, CYREG_GPIO_PRT3_PS
.set CPU_FREQ_IN2__0__SHIFT, 4
.set CPU_FREQ_IN2__DR, CYREG_GPIO_PRT3_DR
.set CPU_FREQ_IN2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CPU_FREQ_IN2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CPU_FREQ_IN2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CPU_FREQ_IN2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN2__INTR, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CPU_FREQ_IN2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CPU_FREQ_IN2__MASK, 0x10
.set CPU_FREQ_IN2__PC, CYREG_GPIO_PRT3_PC
.set CPU_FREQ_IN2__PC2, CYREG_GPIO_PRT3_PC2
.set CPU_FREQ_IN2__PORT, 3
.set CPU_FREQ_IN2__PS, CYREG_GPIO_PRT3_PS
.set CPU_FREQ_IN2__SHIFT, 4
.set CPU_FREQ_OUT1__0__DR, CYREG_GPIO_PRT1_DR
.set CPU_FREQ_OUT1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CPU_FREQ_OUT1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CPU_FREQ_OUT1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CPU_FREQ_OUT1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CPU_FREQ_OUT1__0__HSIOM_MASK, 0x0F000000
.set CPU_FREQ_OUT1__0__HSIOM_SHIFT, 24
.set CPU_FREQ_OUT1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT1__0__INTR, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT1__0__MASK, 0x40
.set CPU_FREQ_OUT1__0__PC, CYREG_GPIO_PRT1_PC
.set CPU_FREQ_OUT1__0__PC2, CYREG_GPIO_PRT1_PC2
.set CPU_FREQ_OUT1__0__PORT, 1
.set CPU_FREQ_OUT1__0__PS, CYREG_GPIO_PRT1_PS
.set CPU_FREQ_OUT1__0__SHIFT, 6
.set CPU_FREQ_OUT1__DR, CYREG_GPIO_PRT1_DR
.set CPU_FREQ_OUT1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CPU_FREQ_OUT1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CPU_FREQ_OUT1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CPU_FREQ_OUT1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT1__INTR, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT1__MASK, 0x40
.set CPU_FREQ_OUT1__PC, CYREG_GPIO_PRT1_PC
.set CPU_FREQ_OUT1__PC2, CYREG_GPIO_PRT1_PC2
.set CPU_FREQ_OUT1__PORT, 1
.set CPU_FREQ_OUT1__PS, CYREG_GPIO_PRT1_PS
.set CPU_FREQ_OUT1__SHIFT, 6
.set CPU_FREQ_OUT2__0__DR, CYREG_GPIO_PRT1_DR
.set CPU_FREQ_OUT2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CPU_FREQ_OUT2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CPU_FREQ_OUT2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CPU_FREQ_OUT2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CPU_FREQ_OUT2__0__HSIOM_MASK, 0x00000F00
.set CPU_FREQ_OUT2__0__HSIOM_SHIFT, 8
.set CPU_FREQ_OUT2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT2__0__INTR, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT2__0__MASK, 0x04
.set CPU_FREQ_OUT2__0__PC, CYREG_GPIO_PRT1_PC
.set CPU_FREQ_OUT2__0__PC2, CYREG_GPIO_PRT1_PC2
.set CPU_FREQ_OUT2__0__PORT, 1
.set CPU_FREQ_OUT2__0__PS, CYREG_GPIO_PRT1_PS
.set CPU_FREQ_OUT2__0__SHIFT, 2
.set CPU_FREQ_OUT2__DR, CYREG_GPIO_PRT1_DR
.set CPU_FREQ_OUT2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set CPU_FREQ_OUT2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set CPU_FREQ_OUT2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set CPU_FREQ_OUT2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT2__INTR, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set CPU_FREQ_OUT2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set CPU_FREQ_OUT2__MASK, 0x04
.set CPU_FREQ_OUT2__PC, CYREG_GPIO_PRT1_PC
.set CPU_FREQ_OUT2__PC2, CYREG_GPIO_PRT1_PC2
.set CPU_FREQ_OUT2__PORT, 1
.set CPU_FREQ_OUT2__PS, CYREG_GPIO_PRT1_PS
.set CPU_FREQ_OUT2__SHIFT, 2
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_1__DIV_ID, 0x00000043
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_1__PA_DIV_ID, 0x000000FF
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set Clock_2__DIV_ID, 0x00000042
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_2__PA_DIV_ID, 0x000000FF
.set I2C_SCB__CTRL, CYREG_SCB0_CTRL
.set I2C_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set I2C_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set I2C_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set I2C_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set I2C_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set I2C_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set I2C_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set I2C_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set I2C_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set I2C_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set I2C_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set I2C_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set I2C_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set I2C_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set I2C_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set I2C_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set I2C_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set I2C_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set I2C_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set I2C_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set I2C_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set I2C_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set I2C_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set I2C_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set I2C_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set I2C_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set I2C_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set I2C_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set I2C_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set I2C_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set I2C_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set I2C_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set I2C_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set I2C_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set I2C_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set I2C_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set I2C_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set I2C_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set I2C_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set I2C_SCB__INTR_M, CYREG_SCB0_INTR_M
.set I2C_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set I2C_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set I2C_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set I2C_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set I2C_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set I2C_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set I2C_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set I2C_SCB__INTR_S, CYREG_SCB0_INTR_S
.set I2C_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set I2C_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set I2C_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set I2C_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set I2C_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set I2C_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set I2C_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set I2C_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set I2C_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set I2C_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set I2C_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set I2C_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set I2C_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set I2C_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set I2C_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set I2C_SCB__SS0_POSISTION, 0
.set I2C_SCB__SS1_POSISTION, 1
.set I2C_SCB__SS2_POSISTION, 2
.set I2C_SCB__SS3_POSISTION, 3
.set I2C_SCB__STATUS, CYREG_SCB0_STATUS
.set I2C_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set I2C_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set I2C_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set I2C_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set I2C_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set I2C_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set I2C_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set I2C_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set I2C_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set I2C_SCB_IRQ__INTC_MASK, 0x100
.set I2C_SCB_IRQ__INTC_NUMBER, 8
.set I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set I2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
.set I2C_SCBCLK__DIV_ID, 0x00000045
.set I2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
.set I2C_SCBCLK__PA_DIV_ID, 0x000000FF
.set I2C_scl__0__DR, CYREG_GPIO_PRT3_DR
.set I2C_scl__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_scl__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_scl__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_scl__0__HSIOM_GPIO, 0
.set I2C_scl__0__HSIOM_I2C, 14
.set I2C_scl__0__HSIOM_I2C_SCL, 14
.set I2C_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_scl__0__HSIOM_SHIFT, 0
.set I2C_scl__0__HSIOM_SPI, 15
.set I2C_scl__0__HSIOM_SPI_MOSI, 15
.set I2C_scl__0__HSIOM_UART, 9
.set I2C_scl__0__HSIOM_UART_RX, 9
.set I2C_scl__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_scl__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_scl__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_scl__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_scl__0__MASK, 0x01
.set I2C_scl__0__PC, CYREG_GPIO_PRT3_PC
.set I2C_scl__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_scl__0__PORT, 3
.set I2C_scl__0__PS, CYREG_GPIO_PRT3_PS
.set I2C_scl__0__SHIFT, 0
.set I2C_scl__DR, CYREG_GPIO_PRT3_DR
.set I2C_scl__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_scl__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_scl__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_scl__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_scl__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_scl__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_scl__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_scl__MASK, 0x01
.set I2C_scl__PC, CYREG_GPIO_PRT3_PC
.set I2C_scl__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_scl__PORT, 3
.set I2C_scl__PS, CYREG_GPIO_PRT3_PS
.set I2C_scl__SHIFT, 0
.set I2C_sda__0__DR, CYREG_GPIO_PRT3_DR
.set I2C_sda__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_sda__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_sda__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2C_sda__0__HSIOM_GPIO, 0
.set I2C_sda__0__HSIOM_I2C, 14
.set I2C_sda__0__HSIOM_I2C_SDA, 14
.set I2C_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_sda__0__HSIOM_SHIFT, 4
.set I2C_sda__0__HSIOM_SPI, 15
.set I2C_sda__0__HSIOM_SPI_MISO, 15
.set I2C_sda__0__HSIOM_UART, 9
.set I2C_sda__0__HSIOM_UART_TX, 9
.set I2C_sda__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_sda__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_sda__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_sda__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_sda__0__MASK, 0x02
.set I2C_sda__0__PC, CYREG_GPIO_PRT3_PC
.set I2C_sda__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_sda__0__PORT, 3
.set I2C_sda__0__PS, CYREG_GPIO_PRT3_PS
.set I2C_sda__0__SHIFT, 1
.set I2C_sda__DR, CYREG_GPIO_PRT3_DR
.set I2C_sda__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2C_sda__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2C_sda__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2C_sda__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_sda__INTR, CYREG_GPIO_PRT3_INTR
.set I2C_sda__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2C_sda__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2C_sda__MASK, 0x02
.set I2C_sda__PC, CYREG_GPIO_PRT3_PC
.set I2C_sda__PC2, CYREG_GPIO_PRT3_PC2
.set I2C_sda__PORT, 3
.set I2C_sda__PS, CYREG_GPIO_PRT3_PS
.set I2C_sda__SHIFT, 1
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2
.set PWM_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
.set SPI_miso_s__0__DR, CYREG_GPIO_PRT0_DR
.set SPI_miso_s__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_miso_s__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_miso_s__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_miso_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_miso_s__0__HSIOM_GPIO, 0
.set SPI_miso_s__0__HSIOM_I2C, 14
.set SPI_miso_s__0__HSIOM_I2C_SDA, 14
.set SPI_miso_s__0__HSIOM_MASK, 0x00F00000
.set SPI_miso_s__0__HSIOM_SHIFT, 20
.set SPI_miso_s__0__HSIOM_SPI, 15
.set SPI_miso_s__0__HSIOM_SPI_MISO, 15
.set SPI_miso_s__0__HSIOM_UART, 9
.set SPI_miso_s__0__HSIOM_UART_TX, 9
.set SPI_miso_s__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_miso_s__0__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_miso_s__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_miso_s__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_miso_s__0__MASK, 0x20
.set SPI_miso_s__0__PC, CYREG_GPIO_PRT0_PC
.set SPI_miso_s__0__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_miso_s__0__PORT, 0
.set SPI_miso_s__0__PS, CYREG_GPIO_PRT0_PS
.set SPI_miso_s__0__SHIFT, 5
.set SPI_miso_s__DR, CYREG_GPIO_PRT0_DR
.set SPI_miso_s__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_miso_s__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_miso_s__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_miso_s__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_miso_s__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_miso_s__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_miso_s__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_miso_s__MASK, 0x20
.set SPI_miso_s__PC, CYREG_GPIO_PRT0_PC
.set SPI_miso_s__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_miso_s__PORT, 0
.set SPI_miso_s__PS, CYREG_GPIO_PRT0_PS
.set SPI_miso_s__SHIFT, 5
.set SPI_mosi_s__0__DR, CYREG_GPIO_PRT0_DR
.set SPI_mosi_s__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_mosi_s__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_mosi_s__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_mosi_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_mosi_s__0__HSIOM_GPIO, 0
.set SPI_mosi_s__0__HSIOM_I2C, 14
.set SPI_mosi_s__0__HSIOM_I2C_SCL, 14
.set SPI_mosi_s__0__HSIOM_MASK, 0x000F0000
.set SPI_mosi_s__0__HSIOM_SHIFT, 16
.set SPI_mosi_s__0__HSIOM_SPI, 15
.set SPI_mosi_s__0__HSIOM_SPI_MOSI, 15
.set SPI_mosi_s__0__HSIOM_UART, 9
.set SPI_mosi_s__0__HSIOM_UART_RX, 9
.set SPI_mosi_s__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_mosi_s__0__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_mosi_s__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_mosi_s__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_mosi_s__0__MASK, 0x10
.set SPI_mosi_s__0__PC, CYREG_GPIO_PRT0_PC
.set SPI_mosi_s__0__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_mosi_s__0__PORT, 0
.set SPI_mosi_s__0__PS, CYREG_GPIO_PRT0_PS
.set SPI_mosi_s__0__SHIFT, 4
.set SPI_mosi_s__DR, CYREG_GPIO_PRT0_DR
.set SPI_mosi_s__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_mosi_s__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_mosi_s__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_mosi_s__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_mosi_s__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_mosi_s__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_mosi_s__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_mosi_s__MASK, 0x10
.set SPI_mosi_s__PC, CYREG_GPIO_PRT0_PC
.set SPI_mosi_s__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_mosi_s__PORT, 0
.set SPI_mosi_s__PS, CYREG_GPIO_PRT0_PS
.set SPI_mosi_s__SHIFT, 4
.set SPI_SCB__CTRL, CYREG_SCB1_CTRL
.set SPI_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set SPI_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set SPI_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set SPI_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set SPI_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set SPI_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set SPI_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set SPI_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set SPI_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set SPI_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set SPI_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set SPI_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set SPI_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set SPI_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set SPI_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set SPI_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set SPI_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set SPI_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set SPI_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set SPI_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set SPI_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set SPI_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set SPI_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set SPI_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set SPI_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set SPI_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set SPI_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set SPI_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set SPI_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set SPI_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set SPI_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set SPI_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set SPI_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set SPI_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set SPI_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set SPI_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set SPI_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set SPI_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set SPI_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set SPI_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set SPI_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set SPI_SCB__INTR_M, CYREG_SCB1_INTR_M
.set SPI_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set SPI_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set SPI_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set SPI_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set SPI_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set SPI_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set SPI_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set SPI_SCB__INTR_S, CYREG_SCB1_INTR_S
.set SPI_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set SPI_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set SPI_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set SPI_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set SPI_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set SPI_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set SPI_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set SPI_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set SPI_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set SPI_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set SPI_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set SPI_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set SPI_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set SPI_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set SPI_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set SPI_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set SPI_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set SPI_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set SPI_SCB__SS0_POSISTION, 0
.set SPI_SCB__SS1_POSISTION, 1
.set SPI_SCB__SS2_POSISTION, 2
.set SPI_SCB__SS3_POSISTION, 3
.set SPI_SCB__STATUS, CYREG_SCB1_STATUS
.set SPI_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set SPI_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set SPI_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set SPI_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set SPI_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set SPI_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set SPI_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set SPI_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set SPI_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL
.set SPI_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL1
.set SPI_SCBCLK__DIV_ID, 0x00000041
.set SPI_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set SPI_SCBCLK__PA_DIV_ID, 0x000000FF
.set SPI_sclk_s__0__DR, CYREG_GPIO_PRT0_DR
.set SPI_sclk_s__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_sclk_s__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_sclk_s__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_sclk_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_sclk_s__0__HSIOM_GPIO, 0
.set SPI_sclk_s__0__HSIOM_MASK, 0x0F000000
.set SPI_sclk_s__0__HSIOM_SHIFT, 24
.set SPI_sclk_s__0__HSIOM_SPI, 15
.set SPI_sclk_s__0__HSIOM_SPI_CLK, 15
.set SPI_sclk_s__0__HSIOM_UART, 9
.set SPI_sclk_s__0__HSIOM_UART_CTS, 9
.set SPI_sclk_s__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_sclk_s__0__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_sclk_s__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_sclk_s__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_sclk_s__0__MASK, 0x40
.set SPI_sclk_s__0__PC, CYREG_GPIO_PRT0_PC
.set SPI_sclk_s__0__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_sclk_s__0__PORT, 0
.set SPI_sclk_s__0__PS, CYREG_GPIO_PRT0_PS
.set SPI_sclk_s__0__SHIFT, 6
.set SPI_sclk_s__DR, CYREG_GPIO_PRT0_DR
.set SPI_sclk_s__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_sclk_s__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_sclk_s__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_sclk_s__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_sclk_s__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_sclk_s__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_sclk_s__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_sclk_s__MASK, 0x40
.set SPI_sclk_s__PC, CYREG_GPIO_PRT0_PC
.set SPI_sclk_s__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_sclk_s__PORT, 0
.set SPI_sclk_s__PS, CYREG_GPIO_PRT0_PS
.set SPI_sclk_s__SHIFT, 6
.set SPI_ss_s__0__DR, CYREG_GPIO_PRT0_DR
.set SPI_ss_s__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_ss_s__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_ss_s__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_ss_s__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SPI_ss_s__0__HSIOM_GPIO, 0
.set SPI_ss_s__0__HSIOM_MASK, 0xF0000000
.set SPI_ss_s__0__HSIOM_SHIFT, 28
.set SPI_ss_s__0__HSIOM_SPI, 15
.set SPI_ss_s__0__HSIOM_SPI_SELECT0, 15
.set SPI_ss_s__0__HSIOM_UART, 9
.set SPI_ss_s__0__HSIOM_UART_RTS, 9
.set SPI_ss_s__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_ss_s__0__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_ss_s__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_ss_s__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_ss_s__0__MASK, 0x80
.set SPI_ss_s__0__PC, CYREG_GPIO_PRT0_PC
.set SPI_ss_s__0__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_ss_s__0__PORT, 0
.set SPI_ss_s__0__PS, CYREG_GPIO_PRT0_PS
.set SPI_ss_s__0__SHIFT, 7
.set SPI_ss_s__DR, CYREG_GPIO_PRT0_DR
.set SPI_ss_s__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set SPI_ss_s__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set SPI_ss_s__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set SPI_ss_s__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_ss_s__INTR, CYREG_GPIO_PRT0_INTR
.set SPI_ss_s__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set SPI_ss_s__INTSTAT, CYREG_GPIO_PRT0_INTR
.set SPI_ss_s__MASK, 0x80
.set SPI_ss_s__PC, CYREG_GPIO_PRT0_PC
.set SPI_ss_s__PC2, CYREG_GPIO_PRT0_PC2
.set SPI_ss_s__PORT, 0
.set SPI_ss_s__PS, CYREG_GPIO_PRT0_PS
.set SPI_ss_s__SHIFT, 7
.set Timer_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set Timer_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set Timer_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set Timer_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set Timer_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
.set Timer_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set Timer_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set Timer_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set Timer_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set Timer_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set Timer_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set Timer_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set Timer_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set Timer_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set Timer_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set Timer_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set Timer_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set Timer_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set Timer_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set Timer_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2
.set VDAC_1_internalClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL13
.set VDAC_1_internalClock__DIV_ID, 0x00000080
.set VDAC_1_internalClock__DIV_REGISTER, CYREG_PERI_DIV_16_5_CTL0
.set VDAC_1_internalClock__FRAC_MASK, 0x000000F8
.set VDAC_1_internalClock__PA_DIV_ID, 0x000000FF
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__COMP_STAT, CYREG_CTB1_COMP_STAT
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB1_CTB_CTRL
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR, CYREG_CTB1_INTR
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASK, CYREG_CTB1_INTR_MASK
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB1_INTR_MASKED
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SET, CYREG_CTB1_INTR_SET
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT, 1
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB1_OA1_COMP_TRIM
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER, 1
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB1_OA1_OFFSET_TRIM
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB1_OA_RES1_CTRL
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SW, CYREG_CTB1_OA1_SW
.set VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB1_OA1_SW_CLEAR
.set VDAC_1_UAB_halfuab__AGND_TIED, CYREG_UAB0_OA0_CTRL
.set VDAC_1_UAB_halfuab__AGND_TIED_SHIFT, 24
.set VDAC_1_UAB_halfuab__CAP_AB_VAL_NXT, CYREG_UAB0_CAP_AB0_VAL_NXT
.set VDAC_1_UAB_halfuab__CAP_ABCF_VAL, CYREG_UAB0_CAP_ABCF0_VAL
.set VDAC_1_UAB_halfuab__CAP_CF_VAL_NXT, CYREG_UAB0_CAP_CF0_VAL_NXT
.set VDAC_1_UAB_halfuab__CAP_CTRL, CYREG_UAB0_CAP_CTRL0
.set VDAC_1_UAB_halfuab__HALF_UAB_NUMBER, 0
.set VDAC_1_UAB_halfuab__INTR, CYREG_UAB0_INTR
.set VDAC_1_UAB_halfuab__INTR_COMP_MASK_SHIFT, 0
.set VDAC_1_UAB_halfuab__INTR_COMP_MASKED_SHIFT, 0
.set VDAC_1_UAB_halfuab__INTR_COMP_SET_SHIFT, 0
.set VDAC_1_UAB_halfuab__INTR_COMP_SHIFT, 0
.set VDAC_1_UAB_halfuab__INTR_MASK, CYREG_UAB0_INTR_MASK
.set VDAC_1_UAB_halfuab__INTR_MASKED, CYREG_UAB0_INTR_MASKED
.set VDAC_1_UAB_halfuab__INTR_SET, CYREG_UAB0_INTR_SET
.set VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT, 1
.set VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT, 1
.set VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT, 1
.set VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT, 1
.set VDAC_1_UAB_halfuab__ISPAIRED, 0
.set VDAC_1_UAB_halfuab__MODBIT0_SEL, -1
.set VDAC_1_UAB_halfuab__MODBIT1_SEL, -1
.set VDAC_1_UAB_halfuab__OA_CTRL, CYREG_UAB0_OA0_CTRL
.set VDAC_1_UAB_halfuab__OA_TRIM, CYREG_UAB0_OA_TRIM0
.set VDAC_1_UAB_halfuab__POSITION, 0
.set VDAC_1_UAB_halfuab__REF_TIED, CYREG_UAB0_OA1_CTRL
.set VDAC_1_UAB_halfuab__REF_TIED_SHIFT, 24
.set VDAC_1_UAB_halfuab__SRAM_CTRL, CYREG_UAB0_SRAM0_CTRL
.set VDAC_1_UAB_halfuab__SRAM0, CYREG_UAB0_SRAM00
.set VDAC_1_UAB_halfuab__SRAM1, CYREG_UAB0_SRAM01
.set VDAC_1_UAB_halfuab__SRAM10, CYREG_UAB0_SRAM010
.set VDAC_1_UAB_halfuab__SRAM11, CYREG_UAB0_SRAM011
.set VDAC_1_UAB_halfuab__SRAM12, CYREG_UAB0_SRAM012
.set VDAC_1_UAB_halfuab__SRAM13, CYREG_UAB0_SRAM013
.set VDAC_1_UAB_halfuab__SRAM14, CYREG_UAB0_SRAM014
.set VDAC_1_UAB_halfuab__SRAM15, CYREG_UAB0_SRAM015
.set VDAC_1_UAB_halfuab__SRAM2, CYREG_UAB0_SRAM02
.set VDAC_1_UAB_halfuab__SRAM3, CYREG_UAB0_SRAM03
.set VDAC_1_UAB_halfuab__SRAM4, CYREG_UAB0_SRAM04
.set VDAC_1_UAB_halfuab__SRAM5, CYREG_UAB0_SRAM05
.set VDAC_1_UAB_halfuab__SRAM6, CYREG_UAB0_SRAM06
.set VDAC_1_UAB_halfuab__SRAM7, CYREG_UAB0_SRAM07
.set VDAC_1_UAB_halfuab__SRAM8, CYREG_UAB0_SRAM08
.set VDAC_1_UAB_halfuab__SRAM9, CYREG_UAB0_SRAM09
.set VDAC_1_UAB_halfuab__SRC_AGNDBUF, 5
.set VDAC_1_UAB_halfuab__SRC_REFBUF, 4
.set VDAC_1_UAB_halfuab__SRC_VIN0, 0
.set VDAC_1_UAB_halfuab__SRC_VIN1, 1
.set VDAC_1_UAB_halfuab__SRC_VIN2, 2
.set VDAC_1_UAB_halfuab__SRC_VIN3, 3
.set VDAC_1_UAB_halfuab__STARTUP_DELAY, CYREG_UAB0_STARTUP_DELAY0
.set VDAC_1_UAB_halfuab__STAT, CYREG_UAB0_STAT0
.set VDAC_1_UAB_halfuab__STRB_RST_SEL, -1
.set VDAC_1_UAB_halfuab__SUBSAMPLE_CTRL, CYREG_UAB0_SUBSAMPLE_CTRL0
.set VDAC_1_UAB_halfuab__SW_AA, CYREG_UAB0_SW_CA0_IN1
.set VDAC_1_UAB_halfuab__SW_AA_SHIFT, 0
.set VDAC_1_UAB_halfuab__SW_BB, CYREG_UAB0_SW_CB0_IN1
.set VDAC_1_UAB_halfuab__SW_BB_SHIFT, 0
.set VDAC_1_UAB_halfuab__SW_BOOST_CTRL, CYREG_UAB0_SW_BOOST_CTRL0
.set VDAC_1_UAB_halfuab__SW_CA_IN0, CYREG_UAB0_SW_CA0_IN0
.set VDAC_1_UAB_halfuab__SW_CA_IN1, CYREG_UAB0_SW_CA0_IN1
.set VDAC_1_UAB_halfuab__SW_CA_TOP, CYREG_UAB0_SW_CA0_TOP
.set VDAC_1_UAB_halfuab__SW_CB_IN0, CYREG_UAB0_SW_CB0_IN0
.set VDAC_1_UAB_halfuab__SW_CB_IN1, CYREG_UAB0_SW_CB0_IN1
.set VDAC_1_UAB_halfuab__SW_CB_TOP, CYREG_UAB0_SW_CB0_TOP
.set VDAC_1_UAB_halfuab__SW_CC, CYREG_UAB0_SW_CC0_IN1
.set VDAC_1_UAB_halfuab__SW_CC_IN0, CYREG_UAB0_SW_CC0_IN0
.set VDAC_1_UAB_halfuab__SW_CC_IN1, CYREG_UAB0_SW_CC0_IN1
.set VDAC_1_UAB_halfuab__SW_CC_SHIFT, 0
.set VDAC_1_UAB_halfuab__SW_CC_TOP, CYREG_UAB0_SW_CC0_TOP
.set VDAC_1_UAB_halfuab__SW_CF_BOT, CYREG_UAB0_SW_CF0_BOT
.set VDAC_1_UAB_halfuab__SW_MODBIT_SRC, CYREG_UAB0_SW_MODBIT_SRC0
.set VDAC_1_UAB_halfuab__SW_OTHER, CYREG_UAB0_SW_OTHER0
.set VDAC_1_UAB_halfuab__SW_STATIC, CYREG_UAB0_SW_STATIC0
.set VDAC_1_UAB_halfuab__TRIG_SEL, -1
.set VDAC_1_UAB_halfuab__UAB_CTRL, CYREG_UAB0_UAB_CTRL
.set VDAC_1_UAB_halfuab__UAB_NUMBER, 0
.set VDAC_1_UAB_halfuab__VAGND_SRC, VDAC_1_UAB_halfuab__SRC_AGNDBUF
.set VDAC_1_UAB_halfuab__VREF_SRC, VDAC_1_UAB_halfuab__SRC_REFBUF
.set VDAC_1_UAB_halfuab__X0, -1
.set VDAC_1_UAB_halfuab__X1, -1
.set VDAC_1_UAB_halfuab__X2, -1
.set VDAC_1_UAB_halfuab__X3, -1
.set VDAC_2_internalClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL14
.set VDAC_2_internalClock__DIV_ID, 0x00000046
.set VDAC_2_internalClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL6
.set VDAC_2_internalClock__PA_DIV_ID, 0x000000FF
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__COMP_STAT, CYREG_CTB0_COMP_STAT
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT, 0
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL, CYREG_CTB0_CTB_CTRL
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR, CYREG_CTB0_INTR
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASK, CYREG_CTB0_INTR_MASK
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT, 0
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED, CYREG_CTB0_INTR_MASKED
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT, 0
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SET, CYREG_CTB0_INTR_SET
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT, 0
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT, 0
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTB0_OA0_COMP_TRIM
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER, 0
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTB0_OA0_OFFSET_TRIM
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTB0_OA_RES0_CTRL
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SW, CYREG_CTB0_OA0_SW
.set VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR, CYREG_CTB0_OA0_SW_CLEAR
.set VDAC_2_UAB_halfuab__AGND_TIED, CYREG_UAB0_OA0_CTRL
.set VDAC_2_UAB_halfuab__AGND_TIED_SHIFT, 24
.set VDAC_2_UAB_halfuab__CAP_AB_VAL_NXT, CYREG_UAB0_CAP_AB1_VAL_NXT
.set VDAC_2_UAB_halfuab__CAP_ABCF_VAL, CYREG_UAB0_CAP_ABCF1_VAL
.set VDAC_2_UAB_halfuab__CAP_CF_VAL_NXT, CYREG_UAB0_CAP_CF1_VAL_NXT
.set VDAC_2_UAB_halfuab__CAP_CTRL, CYREG_UAB0_CAP_CTRL1
.set VDAC_2_UAB_halfuab__HALF_UAB_NUMBER, 1
.set VDAC_2_UAB_halfuab__INTR, CYREG_UAB0_INTR
.set VDAC_2_UAB_halfuab__INTR_COMP_MASK_SHIFT, 16
.set VDAC_2_UAB_halfuab__INTR_COMP_MASKED_SHIFT, 16
.set VDAC_2_UAB_halfuab__INTR_COMP_SET_SHIFT, 16
.set VDAC_2_UAB_halfuab__INTR_COMP_SHIFT, 16
.set VDAC_2_UAB_halfuab__INTR_MASK, CYREG_UAB0_INTR_MASK
.set VDAC_2_UAB_halfuab__INTR_MASKED, CYREG_UAB0_INTR_MASKED
.set VDAC_2_UAB_halfuab__INTR_SET, CYREG_UAB0_INTR_SET
.set VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT, 17
.set VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT, 17
.set VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT, 17
.set VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT, 17
.set VDAC_2_UAB_halfuab__ISPAIRED, 0
.set VDAC_2_UAB_halfuab__MODBIT0_SEL, -1
.set VDAC_2_UAB_halfuab__MODBIT1_SEL, -1
.set VDAC_2_UAB_halfuab__OA_CTRL, CYREG_UAB0_OA1_CTRL
.set VDAC_2_UAB_halfuab__OA_TRIM, CYREG_UAB0_OA_TRIM1
.set VDAC_2_UAB_halfuab__POSITION, 1
.set VDAC_2_UAB_halfuab__REF_TIED, CYREG_UAB0_OA1_CTRL
.set VDAC_2_UAB_halfuab__REF_TIED_SHIFT, 24
.set VDAC_2_UAB_halfuab__SRAM_CTRL, CYREG_UAB0_SRAM1_CTRL
.set VDAC_2_UAB_halfuab__SRAM0, CYREG_UAB0_SRAM10
.set VDAC_2_UAB_halfuab__SRAM1, CYREG_UAB0_SRAM11
.set VDAC_2_UAB_halfuab__SRAM10, CYREG_UAB0_SRAM110
.set VDAC_2_UAB_halfuab__SRAM11, CYREG_UAB0_SRAM111
.set VDAC_2_UAB_halfuab__SRAM12, CYREG_UAB0_SRAM112
.set VDAC_2_UAB_halfuab__SRAM13, CYREG_UAB0_SRAM113
.set VDAC_2_UAB_halfuab__SRAM14, CYREG_UAB0_SRAM114
.set VDAC_2_UAB_halfuab__SRAM15, CYREG_UAB0_SRAM115
.set VDAC_2_UAB_halfuab__SRAM2, CYREG_UAB0_SRAM12
.set VDAC_2_UAB_halfuab__SRAM3, CYREG_UAB0_SRAM13
.set VDAC_2_UAB_halfuab__SRAM4, CYREG_UAB0_SRAM14
.set VDAC_2_UAB_halfuab__SRAM5, CYREG_UAB0_SRAM15
.set VDAC_2_UAB_halfuab__SRAM6, CYREG_UAB0_SRAM16
.set VDAC_2_UAB_halfuab__SRAM7, CYREG_UAB0_SRAM17
.set VDAC_2_UAB_halfuab__SRAM8, CYREG_UAB0_SRAM18
.set VDAC_2_UAB_halfuab__SRAM9, CYREG_UAB0_SRAM19
.set VDAC_2_UAB_halfuab__SRC_AGNDBUF, 5
.set VDAC_2_UAB_halfuab__SRC_REFBUF, 4
.set VDAC_2_UAB_halfuab__SRC_VIN0, 0
.set VDAC_2_UAB_halfuab__SRC_VIN1, 1
.set VDAC_2_UAB_halfuab__SRC_VIN2, 2
.set VDAC_2_UAB_halfuab__SRC_VIN3, 3
.set VDAC_2_UAB_halfuab__STARTUP_DELAY, CYREG_UAB0_STARTUP_DELAY1
.set VDAC_2_UAB_halfuab__STAT, CYREG_UAB0_STAT1
.set VDAC_2_UAB_halfuab__STRB_RST_SEL, -1
.set VDAC_2_UAB_halfuab__SUBSAMPLE_CTRL, CYREG_UAB0_SUBSAMPLE_CTRL1
.set VDAC_2_UAB_halfuab__SW_AA, CYREG_UAB0_SW_CA0_IN1
.set VDAC_2_UAB_halfuab__SW_AA_SHIFT, 0
.set VDAC_2_UAB_halfuab__SW_BB, CYREG_UAB0_SW_CB0_IN1
.set VDAC_2_UAB_halfuab__SW_BB_SHIFT, 0
.set VDAC_2_UAB_halfuab__SW_BOOST_CTRL, CYREG_UAB0_SW_BOOST_CTRL1
.set VDAC_2_UAB_halfuab__SW_CA_IN0, CYREG_UAB0_SW_CA1_IN0
.set VDAC_2_UAB_halfuab__SW_CA_IN1, CYREG_UAB0_SW_CA1_IN1
.set VDAC_2_UAB_halfuab__SW_CA_TOP, CYREG_UAB0_SW_CA1_TOP
.set VDAC_2_UAB_halfuab__SW_CB_IN0, CYREG_UAB0_SW_CB1_IN0
.set VDAC_2_UAB_halfuab__SW_CB_IN1, CYREG_UAB0_SW_CB1_IN1
.set VDAC_2_UAB_halfuab__SW_CB_TOP, CYREG_UAB0_SW_CB1_TOP
.set VDAC_2_UAB_halfuab__SW_CC, CYREG_UAB0_SW_CC0_IN1
.set VDAC_2_UAB_halfuab__SW_CC_IN0, CYREG_UAB0_SW_CC1_IN0
.set VDAC_2_UAB_halfuab__SW_CC_IN1, CYREG_UAB0_SW_CC1_IN1
.set VDAC_2_UAB_halfuab__SW_CC_SHIFT, 0
.set VDAC_2_UAB_halfuab__SW_CC_TOP, CYREG_UAB0_SW_CC1_TOP
.set VDAC_2_UAB_halfuab__SW_CF_BOT, CYREG_UAB0_SW_CF1_BOT
.set VDAC_2_UAB_halfuab__SW_MODBIT_SRC, CYREG_UAB0_SW_MODBIT_SRC1
.set VDAC_2_UAB_halfuab__SW_OTHER, CYREG_UAB0_SW_OTHER1
.set VDAC_2_UAB_halfuab__SW_STATIC, CYREG_UAB0_SW_STATIC1
.set VDAC_2_UAB_halfuab__TRIG_SEL, -1
.set VDAC_2_UAB_halfuab__UAB_CTRL, CYREG_UAB0_UAB_CTRL
.set VDAC_2_UAB_halfuab__UAB_NUMBER, 0
.set VDAC_2_UAB_halfuab__VAGND_SRC, VDAC_2_UAB_halfuab__SRC_AGNDBUF
.set VDAC_2_UAB_halfuab__VREF_SRC, VDAC_2_UAB_halfuab__SRC_REFBUF
.set VDAC_2_UAB_halfuab__X0, -1
.set VDAC_2_UAB_halfuab__X1, -1
.set VDAC_2_UAB_halfuab__X2, -1
.set VDAC_2_UAB_halfuab__X3, -1
.set CyDesignWideVoltageReference_PRB_REF, CYREG_PASS_PRB_REF0
.set CYDEV_BANDGAP_REF_GAIN, 1
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1C0011AC
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4I
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4I_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 12
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PRB_VDDA_SLEEP, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_SYSTEM_PRB_SOURCE, 0
.set CYDEV_SYSTEM_PRB_VALUE, 15
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8csdv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8pass4b_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
