#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f2eaa24940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f2eaa24ad0 .scope module, "spi_tb" "spi_tb" 3 3;
 .timescale -9 -12;
L_000001f2eaac0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f2eaa78110_0 .net/2u *"_ivl_0", 0 0, L_000001f2eaac0088;  1 drivers
v000001f2eaa78610_0 .net *"_ivl_3", 0 0, L_000001f2eaa78bb0;  1 drivers
v000001f2eaa782f0_0 .var/i "bit_idx", 31 0;
v000001f2eaa77e90_0 .var "clk", 0 0;
v000001f2eaa78750_0 .net "cs_n", 0 0, v000001f2eaa0eed0_0;  1 drivers
v000001f2eaa78390_0 .var "data_i", 7 0;
v000001f2eaa78430_0 .net "data_o", 7 0, v000001f2eaa0f010_0;  1 drivers
v000001f2eaa77f30_0 .net "done", 0 0, v000001f2eaa0f0b0_0;  1 drivers
v000001f2eaa78570_0 .net "error", 0 0, v000001f2eaa77da0_0;  1 drivers
v000001f2eaa786b0_0 .net "miso", 0 0, L_000001f2eaa78d90;  1 drivers
v000001f2eaa78a70_0 .net "mosi", 0 0, v000001f2eaa781b0_0;  1 drivers
v000001f2eaa78890_0 .var "rst", 0 0;
v000001f2eaa78c50_0 .net "sck", 0 0, v000001f2eaa77fd0_0;  1 drivers
v000001f2eaa789d0_0 .var "slave_data", 7 0;
v000001f2eaa78b10_0 .var "start", 0 0;
E_000001f2eaa23420 .event anyedge, v000001f2eaa0f0b0_0;
E_000001f2eaa22ee0/0 .event negedge, v000001f2eaa77fd0_0;
E_000001f2eaa22ee0/1 .event posedge, v000001f2eaa0eed0_0;
E_000001f2eaa22ee0 .event/or E_000001f2eaa22ee0/0, E_000001f2eaa22ee0/1;
L_000001f2eaa78bb0 .part/v.s v000001f2eaa789d0_0, v000001f2eaa782f0_0, 1;
L_000001f2eaa78d90 .functor MUXZ 1, L_000001f2eaa78bb0, L_000001f2eaac0088, v000001f2eaa0eed0_0, C4<>;
S_000001f2eaa0ed40 .scope module, "dut" "spi_master" 3 20, 4 11 0, S_000001f2eaa24ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 8 "data_i";
    .port_info 4 /OUTPUT 8 "data_o";
    .port_info 5 /OUTPUT 1 "done_o";
    .port_info 6 /OUTPUT 1 "error_o";
    .port_info 7 /OUTPUT 1 "sck_o";
    .port_info 8 /OUTPUT 1 "mosi_o";
    .port_info 9 /INPUT 1 "miso_i";
    .port_info 10 /OUTPUT 1 "cs_n_o";
P_000001f2ea976e90 .param/l "CLK_DIV" 0 4 12, +C4<00000000000000000000000000000010>;
P_000001f2ea976ec8 .param/l "WATCHDOG_LIMIT" 1 4 42, +C4<00000000000000011000011010100000>;
enum000001f2eaa19ea0 .enum4 (1)
   "IDLE" 1'b0,
   "TRANSFER" 1'b1
 ;
v000001f2ea977100_0 .var "bit_cnt", 3 0;
v000001f2eaa24c60_0 .net "clk", 0 0, v000001f2eaa77e90_0;  1 drivers
v000001f2ea976c30_0 .var "clk_cnt", 15 0;
v000001f2eaa0eed0_0 .var "cs_n_o", 0 0;
v000001f2eaa0ef70_0 .net "data_i", 7 0, v000001f2eaa78390_0;  1 drivers
v000001f2eaa0f010_0 .var "data_o", 7 0;
v000001f2eaa0f0b0_0 .var "done_o", 0 0;
v000001f2eaa77da0_0 .var "error_o", 0 0;
v000001f2eaa784d0_0 .net "miso_i", 0 0, L_000001f2eaa78d90;  alias, 1 drivers
v000001f2eaa781b0_0 .var "mosi_o", 0 0;
v000001f2eaa787f0_0 .net "rst", 0 0, v000001f2eaa78890_0;  1 drivers
v000001f2eaa77fd0_0 .var "sck_o", 0 0;
v000001f2eaa78930_0 .var "shift_reg", 7 0;
v000001f2eaa78070_0 .net "start_i", 0 0, v000001f2eaa78b10_0;  1 drivers
v000001f2eaa78cf0_0 .var "state", 0 0;
v000001f2eaa78250_0 .var "watchdog_timer", 31 0;
E_000001f2eaa228e0 .event posedge, v000001f2eaa787f0_0, v000001f2eaa24c60_0;
    .scope S_000001f2eaa0ed40;
T_0 ;
    %wait E_000001f2eaa228e0;
    %load/vec4 v000001f2eaa787f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa78cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2eaa0eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa77fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa781b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa0f0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa77da0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2ea977100_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f2eaa78930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f2ea976c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2eaa78250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f2eaa78cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa0f0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2eaa0eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa77fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa77da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f2eaa78250_0, 0;
    %load/vec4 v000001f2eaa78070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v000001f2eaa0ef70_0;
    %assign/vec4 v000001f2eaa78930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2eaa78cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa0eed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f2ea977100_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f2ea976c30_0, 0;
    %load/vec4 v000001f2eaa0ef70_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001f2eaa781b0_0, 0;
T_0.5 ;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001f2eaa78250_0;
    %cmpi/u 100000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa78cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2eaa77da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2eaa0eed0_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v000001f2eaa78250_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f2eaa78250_0, 0;
    %load/vec4 v000001f2ea976c30_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_0.9, 5;
    %load/vec4 v000001f2ea976c30_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001f2ea976c30_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f2ea976c30_0, 0;
    %load/vec4 v000001f2eaa77fd0_0;
    %inv;
    %assign/vec4 v000001f2eaa77fd0_0, 0;
    %load/vec4 v000001f2eaa77fd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %load/vec4 v000001f2ea977100_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa78cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2eaa0eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f2eaa0f0b0_0, 0;
    %load/vec4 v000001f2eaa78930_0;
    %assign/vec4 v000001f2eaa0f010_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v000001f2ea977100_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f2ea977100_0, 0;
    %load/vec4 v000001f2eaa78930_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001f2eaa781b0_0, 0;
    %load/vec4 v000001f2eaa78930_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001f2eaa78930_0, 0;
T_0.14 ;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v000001f2eaa784d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001f2eaa78930_0, 4, 5;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f2eaa24ad0;
T_1 ;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001f2eaa789d0_0, 0, 8;
    %end;
    .thread T_1, $init;
    .scope S_000001f2eaa24ad0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2eaa77e90_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v000001f2eaa77e90_0;
    %inv;
    %store/vec4 v000001f2eaa77e90_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001f2eaa24ad0;
T_3 ;
    %wait E_000001f2eaa22ee0;
    %load/vec4 v000001f2eaa78750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f2eaa782f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f2eaa782f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v000001f2eaa782f0_0;
    %subi 1, 0, 32;
    %assign/vec4 v000001f2eaa782f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001f2eaa782f0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f2eaa24ad0;
T_4 ;
    %vpi_call/w 3 58 "$dumpfile", "spi_tb.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f2eaa24ad0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2eaa78890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2eaa78b10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f2eaa78390_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2eaa78890_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001f2eaa78390_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2eaa78b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2eaa78b10_0, 0, 1;
T_4.0 ;
    %load/vec4 v000001f2eaa77f30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_000001f2eaa23420;
    %jmp T_4.0;
T_4.1 ;
    %delay 50000, 0;
    %load/vec4 v000001f2eaa78430_0;
    %cmpi/e 90, 0, 8;
    %jmp/0xz  T_4.2, 4;
    %vpi_call/w 3 76 "$display", "SPI Test Passed: Received 0x5A" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call/w 3 77 "$display", "SPI Test Failed: Received %h", v000001f2eaa78430_0 {0 0 0};
T_4.3 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "spi_tb.sv";
    "..\SPI\examples\fpga\spi_master.sv";
