

================================================================
== Vitis HLS Report for 'lab4_z2'
================================================================
* Date:           Sun Oct 22 02:36:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol5 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.774 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       67|       67|  0.938 us|  0.938 us|   34|   34|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_Loop1_proc_U0  |Loop_Loop1_proc  |       33|       33|  0.462 us|  0.462 us|   33|   33|       no|
        |Loop_Loop2_proc_U0  |Loop_Loop2_proc  |       33|       33|  0.462 us|  0.462 us|   33|   33|       no|
        |Loop_Loop3_proc_U0  |Loop_Loop3_proc  |       33|       33|  0.462 us|  0.462 us|   33|   33|       no|
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    14|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   4|     42|   261|    -|
|Memory           |        2|   -|      0|     0|    0|
|Multiplexer      |        -|   -|      -|    18|    -|
|Register         |        -|   -|      2|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        2|   4|     44|   293|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        5|  10|     ~0|     3|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+----+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------+-----------------+---------+----+----+----+-----+
    |Loop_Loop1_proc_U0  |Loop_Loop1_proc  |        0|   3|  14|  81|    0|
    |Loop_Loop2_proc_U0  |Loop_Loop2_proc  |        0|   1|  14|  81|    0|
    |Loop_Loop3_proc_U0  |Loop_Loop3_proc  |        0|   0|  14|  99|    0|
    +--------------------+-----------------+---------+----+----+----+-----+
    |Total               |                 |        0|   4|  42| 261|    0|
    +--------------------+-----------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |tempA1_U  |tempA1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    16|   32|     1|          512|
    |tempA2_U  |tempA1_RAM_AUTO_1R1W  |        1|  0|   0|    0|    16|   32|     1|          512|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        2|  0|   0|    0|    32|   64|     2|         1024|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Loop_Loop1_proc_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tempA1          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_tempA2          |       and|   0|  0|   2|           1|           1|
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tempA1    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_tempA2    |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  14|           7|           7|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tempA1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tempA2  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  18|          4|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tempA1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tempA2  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_local_block      |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_local_deadlock   |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_clk              |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       lab4_z2|  return value|
|data_in_address0    |  out|    4|   ap_memory|       data_in|         array|
|data_in_ce0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_d0          |  out|   32|   ap_memory|       data_in|         array|
|data_in_q0          |   in|   32|   ap_memory|       data_in|         array|
|data_in_we0         |  out|    1|   ap_memory|       data_in|         array|
|data_in_address1    |  out|    4|   ap_memory|       data_in|         array|
|data_in_ce1         |  out|    1|   ap_memory|       data_in|         array|
|data_in_d1          |  out|   32|   ap_memory|       data_in|         array|
|data_in_q1          |   in|   32|   ap_memory|       data_in|         array|
|data_in_we1         |  out|    1|   ap_memory|       data_in|         array|
|scale               |   in|   32|     ap_none|         scale|        scalar|
|data_out1_address0  |  out|    4|   ap_memory|     data_out1|         array|
|data_out1_ce0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d0        |  out|   32|   ap_memory|     data_out1|         array|
|data_out1_q0        |   in|   32|   ap_memory|     data_out1|         array|
|data_out1_we0       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_address1  |  out|    4|   ap_memory|     data_out1|         array|
|data_out1_ce1       |  out|    1|   ap_memory|     data_out1|         array|
|data_out1_d1        |  out|   32|   ap_memory|     data_out1|         array|
|data_out1_q1        |   in|   32|   ap_memory|     data_out1|         array|
|data_out1_we1       |  out|    1|   ap_memory|     data_out1|         array|
|data_out2_address0  |  out|    4|   ap_memory|     data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|     data_out2|         array|
|data_out2_q0        |   in|   32|   ap_memory|     data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_address1  |  out|    4|   ap_memory|     data_out2|         array|
|data_out2_ce1       |  out|    1|   ap_memory|     data_out2|         array|
|data_out2_d1        |  out|   32|   ap_memory|     data_out2|         array|
|data_out2_q1        |   in|   32|   ap_memory|     data_out2|         array|
|data_out2_we1       |  out|    1|   ap_memory|     data_out2|         array|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale"   --->   Operation 5 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.15ns)   --->   "%tempA1 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 6 'alloca' 'tempA1' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 7 [1/1] (2.15ns)   --->   "%tempA2 = alloca i64 1" [./source/lab4_z2.cpp:4]   --->   Operation 7 'alloca' 'tempA2' <Predicate = true> <Delay = 2.15>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Loop1_proc, i32 %data_in, i32 %scale_read, i32 %tempA1, i32 %tempA2"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Loop1_proc, i32 %data_in, i32 %scale_read, i32 %tempA1, i32 %tempA2"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Loop2_proc, i32 %tempA1, i32 %data_out1"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Loop3_proc, i32 %tempA2, i32 %data_out2"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0"   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_in"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %scale"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %scale, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_out2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data_out2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Loop2_proc, i32 %tempA1, i32 %data_out1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_Loop3_proc, i32 %tempA2, i32 %data_out2"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [./source/lab4_z2.cpp:19]   --->   Operation 24 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
scale_read               (read                ) [ 00100]
tempA1                   (alloca              ) [ 00111]
tempA2                   (alloca              ) [ 00111]
call_ln0                 (call                ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
spectopmodule_ln0        (spectopmodule       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
specbitsmap_ln0          (specbitsmap         ) [ 00000]
call_ln0                 (call                ) [ 00000]
call_ln0                 (call                ) [ 00000]
ret_ln19                 (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="scale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Loop1_proc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Loop2_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Loop3_proc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tempA1_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA1/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tempA2_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="scale_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_Loop_Loop1_proc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="0" index="3" bw="32" slack="0"/>
<pin id="57" dir="0" index="4" bw="32" slack="0"/>
<pin id="58" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_Loop_Loop2_proc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_Loop_Loop3_proc_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="78" class="1005" name="scale_read_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="46" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="62"><net_src comp="38" pin="1"/><net_sink comp="52" pin=3"/></net>

<net id="63"><net_src comp="42" pin="1"/><net_sink comp="52" pin=4"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="81"><net_src comp="46" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out1 | {3 4 }
	Port: data_out2 | {3 4 }
 - Input state : 
	Port: lab4_z2 : data_in | {1 2 }
	Port: lab4_z2 : scale | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          | grp_Loop_Loop1_proc_fu_52 |    3    |   1.61  |   105   |    52   |
|   call   | grp_Loop_Loop2_proc_fu_64 |    1    |   1.61  |    73   |    52   |
|          | grp_Loop_Loop3_proc_fu_71 |    0    |   1.61  |    73   |    70   |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |   scale_read_read_fu_46   |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    4    |   4.83  |   251   |   174   |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|tempA1|    1   |    0   |    0   |    0   |
|tempA2|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    2   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|scale_read_reg_78|   32   |
+-----------------+--------+
|      Total      |   32   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_Loop_Loop1_proc_fu_52 |  p2  |   2  |  32  |   64   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   64   ||   1.61  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    4   |   251  |   174  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |    6   |   283  |   183  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
