#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x58ae84b4e830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x58ae84b50d40 .scope module, "tb_div_unit_simple" "tb_div_unit_simple" 3 9;
 .timescale -9 -12;
v0x58ae84bb5860_0 .net "busy", 0 0, L_0x58ae84bc7570;  1 drivers
v0x58ae84bb5920_0 .var "clk", 0 0;
v0x58ae84bb59c0_0 .var "div_op", 1 0;
v0x58ae84bb5a60_0 .var "dividend", 31 0;
v0x58ae84bb5b30_0 .var "divisor", 31 0;
v0x58ae84bb5bd0_0 .var "is_word_op", 0 0;
v0x58ae84bb5ca0_0 .net "ready", 0 0, v0x58ae84bb4d20_0;  1 drivers
v0x58ae84bb5d70_0 .var "reset_n", 0 0;
v0x58ae84bb5e40_0 .net "result", 31 0, v0x58ae84bb5040_0;  1 drivers
v0x58ae84bb5f10_0 .var "start", 0 0;
E_0x58ae84b41f90 .event edge, v0x58ae84bb4d20_0;
S_0x58ae84b74f70 .scope module, "dut" "div_unit" 3 23, 4 8 0, S_0x58ae84b50d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 2 "div_op";
    .port_info 4 /INPUT 1 "is_word_op";
    .port_info 5 /INPUT 32 "dividend";
    .port_info 6 /INPUT 32 "divisor";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "ready";
P_0x58ae84b7d4c0 .param/l "COMPUTE" 1 4 37, C4<01>;
P_0x58ae84b7d500 .param/l "DIV" 1 4 30, C4<00>;
P_0x58ae84b7d540 .param/l "DIVU" 1 4 31, C4<01>;
P_0x58ae84b7d580 .param/l "DONE" 1 4 38, C4<10>;
P_0x58ae84b7d5c0 .param/l "IDLE" 1 4 36, C4<00>;
P_0x58ae84b7d600 .param/l "REM" 1 4 32, C4<10>;
P_0x58ae84b7d640 .param/l "REMU" 1 4 33, C4<11>;
P_0x58ae84b7d680 .param/l "XLEN" 0 4 9, +C4<00000000000000000000000000100000>;
L_0x7af2e02d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x58ae84b88610 .functor AND 1, L_0x7af2e02d0018, v0x58ae84bb5bd0_0, C4<1>, C4<1>;
L_0x58ae84b8d060 .functor OR 1, L_0x58ae84bb6460, L_0x58ae84bb6620, C4<0>, C4<0>;
L_0x58ae84b51bf0 .functor AND 1, L_0x58ae84b8d060, L_0x58ae84bb5fe0, C4<1>, C4<1>;
L_0x58ae84b932f0 .functor AND 1, L_0x58ae84b8d060, L_0x58ae84bb60b0, C4<1>, C4<1>;
L_0x58ae84bb68d0 .functor NOT 32, v0x58ae84bb5a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58ae84bc69f0 .functor NOT 32, v0x58ae84bb5b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58ae84bc6d10 .functor AND 1, L_0x58ae84b8d060, L_0x58ae84bc71d0, C4<1>, C4<1>;
L_0x58ae84bc7410 .functor AND 1, L_0x58ae84bc6d10, L_0x58ae84bc7300, C4<1>, C4<1>;
v0x58ae84b8a4c0_0 .var "Q_shifted", 31 0;
L_0x7af2e02d00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58ae84b8daa0_0 .net/2u *"_ivl_12", 1 0, L_0x7af2e02d00f0;  1 drivers
v0x58ae84b51d10_0 .net *"_ivl_14", 0 0, L_0x58ae84bb6460;  1 drivers
L_0x7af2e02d0138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x58ae84b51e10_0 .net/2u *"_ivl_16", 1 0, L_0x7af2e02d0138;  1 drivers
v0x58ae84b93360_0 .net *"_ivl_18", 0 0, L_0x58ae84bb6620;  1 drivers
v0x58ae84b93400_0 .net/2u *"_ivl_2", 0 0, L_0x7af2e02d0018;  1 drivers
v0x58ae84bb2930_0 .net *"_ivl_26", 31 0, L_0x58ae84bb68d0;  1 drivers
L_0x7af2e02d0180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb2a10_0 .net/2u *"_ivl_28", 31 0, L_0x7af2e02d0180;  1 drivers
v0x58ae84bb2af0_0 .net *"_ivl_30", 31 0, L_0x58ae84bc6950;  1 drivers
v0x58ae84bb2bd0_0 .net *"_ivl_34", 31 0, L_0x58ae84bc69f0;  1 drivers
L_0x7af2e02d01c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb2cb0_0 .net/2u *"_ivl_36", 31 0, L_0x7af2e02d01c8;  1 drivers
v0x58ae84bb2d90_0 .net *"_ivl_38", 31 0, L_0x58ae84bc6c70;  1 drivers
L_0x7af2e02d0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb2e70_0 .net/2u *"_ivl_42", 31 0, L_0x7af2e02d0210;  1 drivers
L_0x7af2e02d0258 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb2f50_0 .net/2u *"_ivl_46", 31 0, L_0x7af2e02d0258;  1 drivers
v0x58ae84bb3030_0 .net *"_ivl_48", 0 0, L_0x58ae84bc71d0;  1 drivers
v0x58ae84bb30f0_0 .net *"_ivl_5", 0 0, L_0x58ae84b88610;  1 drivers
v0x58ae84bb31b0_0 .net *"_ivl_51", 0 0, L_0x58ae84bc6d10;  1 drivers
L_0x7af2e02d02a0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb3270_0 .net/2u *"_ivl_52", 31 0, L_0x7af2e02d02a0;  1 drivers
v0x58ae84bb3350_0 .net *"_ivl_54", 0 0, L_0x58ae84bc7300;  1 drivers
L_0x7af2e02d02e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb3410_0 .net/2u *"_ivl_58", 1 0, L_0x7af2e02d02e8;  1 drivers
L_0x7af2e02d0060 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb34f0_0 .net/2u *"_ivl_6", 5 0, L_0x7af2e02d0060;  1 drivers
L_0x7af2e02d00a8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x58ae84bb35d0_0 .net/2u *"_ivl_8", 5 0, L_0x7af2e02d00a8;  1 drivers
v0x58ae84bb36b0_0 .net "abs_dividend", 31 0, L_0x58ae84bc6b40;  1 drivers
v0x58ae84bb3790_0 .net "abs_divisor", 31 0, L_0x58ae84bc6e70;  1 drivers
v0x58ae84bb3870_0 .net "busy", 0 0, L_0x58ae84bc7570;  alias, 1 drivers
v0x58ae84bb3930_0 .net "clk", 0 0, v0x58ae84bb5920_0;  1 drivers
v0x58ae84bb39f0_0 .var "cycle_count", 6 0;
v0x58ae84bb3ad0_0 .var "div_by_zero", 0 0;
v0x58ae84bb3b90_0 .net "div_op", 1 0, v0x58ae84bb59c0_0;  1 drivers
v0x58ae84bb3c70_0 .net "dividend", 31 0, v0x58ae84bb5a60_0;  1 drivers
v0x58ae84bb3d50_0 .var "dividend_reg", 31 0;
v0x58ae84bb3e30_0 .net "divisor", 31 0, v0x58ae84bb5b30_0;  1 drivers
v0x58ae84bb3f10_0 .var "divisor_reg", 31 0;
v0x58ae84bb4200_0 .var "final_remainder", 32 0;
v0x58ae84bb42e0_0 .net "is_div_by_zero", 0 0, L_0x58ae84bc6ff0;  1 drivers
v0x58ae84bb43a0_0 .net "is_overflow", 0 0, L_0x58ae84bc7410;  1 drivers
v0x58ae84bb4460_0 .net "is_signed_op", 0 0, L_0x58ae84b8d060;  1 drivers
v0x58ae84bb4520_0 .net "is_word_op", 0 0, v0x58ae84bb5bd0_0;  1 drivers
v0x58ae84bb45e0_0 .net "negate_dividend", 0 0, L_0x58ae84b51bf0;  1 drivers
v0x58ae84bb46a0_0 .net "negate_divisor", 0 0, L_0x58ae84b932f0;  1 drivers
v0x58ae84bb4760_0 .var "new_A", 31 0;
v0x58ae84bb4840_0 .var "op_reg", 1 0;
v0x58ae84bb4920_0 .net "op_width", 5 0, L_0x58ae84bb62a0;  1 drivers
v0x58ae84bb4a00_0 .var "overflow", 0 0;
v0x58ae84bb4ac0_0 .var "q_bit", 0 0;
v0x58ae84bb4b80_0 .var "quotient", 31 0;
v0x58ae84bb4c60_0 .var "quotient_negative", 0 0;
v0x58ae84bb4d20_0 .var "ready", 0 0;
v0x58ae84bb4de0_0 .var "remainder", 32 0;
v0x58ae84bb4ec0_0 .var "remainder_negative", 0 0;
v0x58ae84bb4f80_0 .net "reset_n", 0 0, v0x58ae84bb5d70_0;  1 drivers
v0x58ae84bb5040_0 .var "result", 31 0;
v0x58ae84bb5120_0 .var "shifted_A", 31 0;
v0x58ae84bb5200_0 .net "sign_dividend", 0 0, L_0x58ae84bb5fe0;  1 drivers
v0x58ae84bb52c0_0 .net "sign_divisor", 0 0, L_0x58ae84bb60b0;  1 drivers
v0x58ae84bb5380_0 .net "start", 0 0, v0x58ae84bb5f10_0;  1 drivers
v0x58ae84bb5440_0 .var "state", 1 0;
v0x58ae84bb5520_0 .var "state_next", 1 0;
v0x58ae84bb5600_0 .var "word_op_reg", 0 0;
E_0x58ae84b934a0/0 .event negedge, v0x58ae84bb4f80_0;
E_0x58ae84b934a0/1 .event posedge, v0x58ae84bb3930_0;
E_0x58ae84b934a0 .event/or E_0x58ae84b934a0/0, E_0x58ae84b934a0/1;
E_0x58ae84b93520/0 .event edge, v0x58ae84bb5440_0, v0x58ae84bb5380_0, v0x58ae84bb39f0_0, v0x58ae84bb4920_0;
E_0x58ae84b93520/1 .event edge, v0x58ae84bb3ad0_0, v0x58ae84bb4a00_0;
E_0x58ae84b93520 .event/or E_0x58ae84b93520/0, E_0x58ae84b93520/1;
L_0x58ae84bb5fe0 .part v0x58ae84bb5a60_0, 31, 1;
L_0x58ae84bb60b0 .part v0x58ae84bb5b30_0, 31, 1;
L_0x58ae84bb62a0 .functor MUXZ 6, L_0x7af2e02d00a8, L_0x7af2e02d0060, L_0x58ae84b88610, C4<>;
L_0x58ae84bb6460 .cmp/eq 2, v0x58ae84bb59c0_0, L_0x7af2e02d00f0;
L_0x58ae84bb6620 .cmp/eq 2, v0x58ae84bb59c0_0, L_0x7af2e02d0138;
L_0x58ae84bc6950 .arith/sum 32, L_0x58ae84bb68d0, L_0x7af2e02d0180;
L_0x58ae84bc6b40 .functor MUXZ 32, v0x58ae84bb5a60_0, L_0x58ae84bc6950, L_0x58ae84b51bf0, C4<>;
L_0x58ae84bc6c70 .arith/sum 32, L_0x58ae84bc69f0, L_0x7af2e02d01c8;
L_0x58ae84bc6e70 .functor MUXZ 32, v0x58ae84bb5b30_0, L_0x58ae84bc6c70, L_0x58ae84b932f0, C4<>;
L_0x58ae84bc6ff0 .cmp/eq 32, v0x58ae84bb5b30_0, L_0x7af2e02d0210;
L_0x58ae84bc71d0 .cmp/eq 32, v0x58ae84bb5a60_0, L_0x7af2e02d0258;
L_0x58ae84bc7300 .cmp/eq 32, v0x58ae84bb5b30_0, L_0x7af2e02d02a0;
L_0x58ae84bc7570 .cmp/ne 2, v0x58ae84bb5440_0, L_0x7af2e02d02e8;
S_0x58ae84b1dcf0 .scope generate, "gen_sign_32" "gen_sign_32" 4 54, 4 54 0, S_0x58ae84b74f70;
 .timescale 0 0;
    .scope S_0x58ae84b74f70;
T_0 ;
    %wait E_0x58ae84b934a0;
    %load/vec4 v0x58ae84bb4f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58ae84bb5440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x58ae84bb5520_0;
    %assign/vec4 v0x58ae84bb5440_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x58ae84b74f70;
T_1 ;
    %wait E_0x58ae84b93520;
    %load/vec4 v0x58ae84bb5440_0;
    %store/vec4 v0x58ae84bb5520_0, 0, 2;
    %load/vec4 v0x58ae84bb5440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58ae84bb5520_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x58ae84bb5380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58ae84bb5520_0, 0, 2;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x58ae84bb4920_0;
    %pad/u 32;
    %load/vec4 v0x58ae84bb39f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %load/vec4 v0x58ae84bb3ad0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x58ae84bb4a00_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58ae84bb5520_0, 0, 2;
T_1.7 ;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58ae84bb5520_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x58ae84b74f70;
T_2 ;
    %wait E_0x58ae84b934a0;
    %load/vec4 v0x58ae84bb4f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58ae84bb4b80_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x58ae84bb4de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58ae84bb3f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58ae84bb3d50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x58ae84bb39f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb4d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58ae84bb4840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb5600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb4c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb4ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb3ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb4a00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x58ae84bb5440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb4d20_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58ae84bb4d20_0, 0;
    %load/vec4 v0x58ae84bb5380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x58ae84bb36b0_0;
    %assign/vec4 v0x58ae84bb4b80_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x58ae84bb4de0_0, 0;
    %load/vec4 v0x58ae84bb3790_0;
    %assign/vec4 v0x58ae84bb3f10_0, 0;
    %load/vec4 v0x58ae84bb3c70_0;
    %assign/vec4 v0x58ae84bb3d50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x58ae84bb39f0_0, 0;
    %load/vec4 v0x58ae84bb3b90_0;
    %assign/vec4 v0x58ae84bb4840_0, 0;
    %load/vec4 v0x58ae84bb4520_0;
    %assign/vec4 v0x58ae84bb5600_0, 0;
    %load/vec4 v0x58ae84bb42e0_0;
    %assign/vec4 v0x58ae84bb3ad0_0, 0;
    %load/vec4 v0x58ae84bb43a0_0;
    %assign/vec4 v0x58ae84bb4a00_0, 0;
    %load/vec4 v0x58ae84bb45e0_0;
    %load/vec4 v0x58ae84bb46a0_0;
    %xor;
    %assign/vec4 v0x58ae84bb4c60_0, 0;
    %load/vec4 v0x58ae84bb45e0_0;
    %assign/vec4 v0x58ae84bb4ec0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x58ae84bb3ad0_0;
    %nor/r;
    %load/vec4 v0x58ae84bb4a00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x58ae84bb4de0_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x58ae84bb4b80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x58ae84bb5120_0, 0, 32;
    %load/vec4 v0x58ae84bb4b80_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x58ae84b8a4c0_0, 0, 32;
    %load/vec4 v0x58ae84bb4de0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x58ae84bb5120_0;
    %load/vec4 v0x58ae84bb3f10_0;
    %add;
    %store/vec4 v0x58ae84bb4760_0, 0, 32;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x58ae84bb5120_0;
    %load/vec4 v0x58ae84bb3f10_0;
    %sub;
    %store/vec4 v0x58ae84bb4760_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x58ae84bb4760_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0x58ae84bb4ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58ae84bb4760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x58ae84bb4de0_0, 0;
    %load/vec4 v0x58ae84b8a4c0_0;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x58ae84bb4ac0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %assign/vec4 v0x58ae84bb4b80_0, 0;
    %load/vec4 v0x58ae84bb39f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x58ae84bb39f0_0, 0;
T_2.9 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x58ae84bb4d20_0, 0;
    %load/vec4 v0x58ae84bb3ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0x58ae84bb4840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.19;
T_2.17 ;
    %load/vec4 v0x58ae84bb3d50_0;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x58ae84bb3d50_0;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x58ae84bb4a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x58ae84bb4840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.25;
T_2.22 ;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.25;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x58ae84bb4de0_0;
    %store/vec4 v0x58ae84bb4200_0, 0, 33;
    %load/vec4 v0x58ae84bb4200_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %load/vec4 v0x58ae84bb4200_0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58ae84bb3f10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x58ae84bb4200_0, 0, 33;
T_2.26 ;
    %load/vec4 v0x58ae84bb4840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %load/vec4 v0x58ae84bb4b80_0;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.33;
T_2.28 ;
    %load/vec4 v0x58ae84bb4c60_0;
    %load/vec4 v0x58ae84bb4840_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.34, 8;
    %load/vec4 v0x58ae84bb4b80_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0x58ae84bb4b80_0;
    %assign/vec4 v0x58ae84bb5040_0, 0;
T_2.35 ;
    %jmp T_2.33;
T_2.29 ;
    %load/vec4 v0x58ae84bb4c60_0;
    %load/vec4 v0x58ae84bb4840_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.36, 8;
    %load/vec4 v0x58ae84bb4b80_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.37;
T_2.36 ;
    %load/vec4 v0x58ae84bb4b80_0;
    %assign/vec4 v0x58ae84bb5040_0, 0;
T_2.37 ;
    %jmp T_2.33;
T_2.30 ;
    %load/vec4 v0x58ae84bb4ec0_0;
    %load/vec4 v0x58ae84bb4840_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %load/vec4 v0x58ae84bb4200_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.39;
T_2.38 ;
    %load/vec4 v0x58ae84bb4200_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x58ae84bb5040_0, 0;
T_2.39 ;
    %jmp T_2.33;
T_2.31 ;
    %load/vec4 v0x58ae84bb4ec0_0;
    %load/vec4 v0x58ae84bb4840_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %load/vec4 v0x58ae84bb4200_0;
    %parti/s 32, 0, 2;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
    %jmp T_2.41;
T_2.40 ;
    %load/vec4 v0x58ae84bb4200_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x58ae84bb5040_0, 0;
T_2.41 ;
    %jmp T_2.33;
T_2.33 ;
    %pop/vec4 1;
T_2.21 ;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x58ae84bb5600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.42, 8;
    %load/vec4 v0x58ae84bb5040_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %load/vec4 v0x58ae84bb5040_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x58ae84bb5040_0, 0;
T_2.42 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x58ae84b50d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58ae84bb5920_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x58ae84bb5920_0;
    %inv;
    %store/vec4 v0x58ae84bb5920_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x58ae84b50d40;
T_4 ;
    %vpi_call/w 3 44 "$dumpfile", "sim/waves/div_unit_simple.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x58ae84b50d40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58ae84bb5d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58ae84bb5f10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58ae84bb59c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58ae84bb5bd0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x58ae84bb5a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58ae84bb5b30_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58ae84bb5d70_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 60 "$display", "=== Test 1: DIVU 1/0 (should return 0xFFFFFFFF) ===" {0 0 0};
    %vpi_call/w 3 61 "$display", "Time=%0t: Starting division: dividend=%h, divisor=%h", $time, v0x58ae84bb5a60_0, v0x58ae84bb5b30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58ae84bb5f10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58ae84bb5f10_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x58ae84bb5ca0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x58ae84b41f90;
    %jmp T_4.0;
T_4.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 72 "$display", "Time=%0t: Division complete: result=%h (expected: 0xFFFFFFFF)", $time, v0x58ae84bb5e40_0 {0 0 0};
    %load/vec4 v0x58ae84bb5e40_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %vpi_call/w 3 75 "$display", "PASS: DIVU 1/0 = 0xFFFFFFFF" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %vpi_call/w 3 77 "$display", "FAIL: DIVU 1/0 = %h (expected 0xFFFFFFFF)", v0x58ae84bb5e40_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x58ae84bb5e40_0;
    %sub;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x58ae84bb5e40_0;
    %sub;
    %vpi_call/w 3 78 "$display", "Difference: %d (0x%h)", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
T_4.3 ;
    %delay 20000, 0;
    %vpi_call/w 3 84 "$display", "\012=== Test 2: REMU 5/0 (should return 5) ===" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x58ae84bb5a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58ae84bb5b30_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x58ae84bb59c0_0, 0, 2;
    %vpi_call/w 3 89 "$display", "Time=%0t: Starting remainder: dividend=%h, divisor=%h", $time, v0x58ae84bb5a60_0, v0x58ae84bb5b30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58ae84bb5f10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58ae84bb5f10_0, 0, 1;
T_4.4 ;
    %load/vec4 v0x58ae84bb5ca0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.5, 6;
    %wait E_0x58ae84b41f90;
    %jmp T_4.4;
T_4.5 ;
    %delay 10000, 0;
    %vpi_call/w 3 97 "$display", "Time=%0t: Remainder complete: result=%h (expected: 0x00000005)", $time, v0x58ae84bb5e40_0 {0 0 0};
    %load/vec4 v0x58ae84bb5e40_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %vpi_call/w 3 100 "$display", "PASS: REMU 5/0 = 5" {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call/w 3 102 "$display", "FAIL: REMU 5/0 = %h (expected 0x00000005)", v0x58ae84bb5e40_0 {0 0 0};
T_4.7 ;
    %delay 20000, 0;
    %vpi_call/w 3 108 "$display", "\012=== Test 3: DIVU 10/2 (should return 5) ===" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x58ae84bb5a60_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x58ae84bb5b30_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58ae84bb59c0_0, 0, 2;
    %vpi_call/w 3 113 "$display", "Time=%0t: Starting division: dividend=%h, divisor=%h", $time, v0x58ae84bb5a60_0, v0x58ae84bb5b30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58ae84bb5f10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58ae84bb5f10_0, 0, 1;
T_4.8 ;
    %load/vec4 v0x58ae84bb5ca0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.9, 6;
    %wait E_0x58ae84b41f90;
    %jmp T_4.8;
T_4.9 ;
    %delay 10000, 0;
    %vpi_call/w 3 121 "$display", "Time=%0t: Division complete: result=%h (expected: 0x00000005)", $time, v0x58ae84bb5e40_0 {0 0 0};
    %load/vec4 v0x58ae84bb5e40_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %vpi_call/w 3 124 "$display", "PASS: DIVU 10/2 = 5" {0 0 0};
    %jmp T_4.11;
T_4.10 ;
    %vpi_call/w 3 126 "$display", "FAIL: DIVU 10/2 = %h (expected 0x00000005)", v0x58ae84bb5e40_0 {0 0 0};
T_4.11 ;
    %delay 20000, 0;
    %vpi_call/w 3 130 "$display", "\012=== All tests complete ===" {0 0 0};
    %vpi_call/w 3 131 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x58ae84b50d40;
T_5 ;
    %vpi_call/w 3 136 "$monitor", "Time=%0t: state=%b, div_by_zero=%b, cycle_count=%d, ready=%b, result=%h", $time, v0x58ae84bb5440_0, v0x58ae84bb3ad0_0, v0x58ae84bb39f0_0, v0x58ae84bb5ca0_0, v0x58ae84bb5e40_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x58ae84b50d40;
T_6 ;
    %delay 10000000, 0;
    %vpi_call/w 3 143 "$display", "ERROR: Timeout!" {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/unit/tb_div_unit_simple.v";
    "rtl/core/div_unit.v";
