<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations><gtr:collaborator url="http://gtr.ukri.org:80/organisation/FEA99D62-F3F5-4841-A426-458315CA704B"><gtr:id>FEA99D62-F3F5-4841-A426-458315CA704B</gtr:id><gtr:name>Xilinx Corp</gtr:name><gtr:address><gtr:line1>2100 Logic Drive</gtr:line1><gtr:line4>San Jose</gtr:line4><gtr:line5>California 95124-3400</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address></gtr:collaborator><gtr:collaborator url="http://gtr.ukri.org:80/organisation/C58685BE-9A93-45E8-8688-5248844928D0"><gtr:id>C58685BE-9A93-45E8-8688-5248844928D0</gtr:id><gtr:name>Panasonic Industrial Europe GmbH (UK)</gtr:name></gtr:collaborator></gtr:collaborations><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/46387D84-F71E-4B7D-8C7D-9C288F113510"><gtr:id>46387D84-F71E-4B7D-8C7D-9C288F113510</gtr:id><gtr:name>Imperial College London</gtr:name><gtr:address><gtr:line1>South Kensington Campus</gtr:line1><gtr:line2>Exhibition Road</gtr:line2><gtr:line4>London</gtr:line4><gtr:postCode>SW7 2AZ</gtr:postCode><gtr:region>London</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/FEA99D62-F3F5-4841-A426-458315CA704B"><gtr:id>FEA99D62-F3F5-4841-A426-458315CA704B</gtr:id><gtr:name>Xilinx Corp</gtr:name><gtr:address><gtr:line1>2100 Logic Drive</gtr:line1><gtr:line4>San Jose</gtr:line4><gtr:line5>California 95124-3400</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8"><gtr:id>BC3A9316-AA60-45EF-8DBF-CB3CD61F51C8</gtr:id><gtr:name>Altera</gtr:name><gtr:address><gtr:line1>101 Innovation Drive</gtr:line1><gtr:postCode>CA 95134</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>United States</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/C58685BE-9A93-45E8-8688-5248844928D0"><gtr:id>C58685BE-9A93-45E8-8688-5248844928D0</gtr:id><gtr:name>Panasonic Industrial Europe GmbH (UK)</gtr:name><gtr:roles><gtr:role><gtr:name>COLLABORATOR</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/8E812EA4-FF91-4260-8932-2DCD94134B3E"><gtr:id>8E812EA4-FF91-4260-8932-2DCD94134B3E</gtr:id><gtr:firstName>George</gtr:firstName><gtr:otherNames>Anthony</gtr:otherNames><gtr:surname>Constantinides</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/B79D3944-3A99-4EB4-B4B4-438DEEED1585"><gtr:id>B79D3944-3A99-4EB4-B4B4-438DEEED1585</gtr:id><gtr:firstName>Peter Y K</gtr:firstName><gtr:surname>Cheung</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/AAC2E8E8-9C1D-41FE-AB2F-7063A4057279"><gtr:id>AAC2E8E8-9C1D-41FE-AB2F-7063A4057279</gtr:id><gtr:firstName>Alastair</gtr:firstName><gtr:otherNames>Michael</gtr:otherNames><gtr:surname>Smith</gtr:surname><gtr:roles><gtr:role><gtr:name>RESEARCHER_COI</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FE00024X%2F1"><gtr:id>F75B3D9F-7EA2-4DF9-B61B-4CC0B343EAB5</gtr:id><gtr:title>Reconfigurable Architecture Design: An Optimization Approach</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/E00024X/1</gtr:grantReference><gtr:abstractText>This proposal is concerned with the automatic design of reconfigurable architectures. The proposed approach forms a radical departure from standard industrial and academic practice in reconfigurable architecture design. The main feature of this approach is its basis in formal global optimization proceduresfrom the mathematical programming and operations research communities, in contrast to the empirical approaches typically used to attack this problem.The intention is to develop and extend mathematical models of power consumption, computation throughput, and silicon area usage, and incorporate these within a mathematical programming framework. This will allow the simultaneous optimization of multiple architectural and synthesis parameters, leading to provable-quality solutions, and eliminating the dependence of the resulting architecture on heuristic bias.Promising preliminary results have already been achieved, providing provably optimal bounds on the relative computational speed of various DSP benchmarks compared to ASIC implementations of the same circuits, and proposing architectures resulting in up to 20% speed improvement (for the same area) or 60% area reduction (for the same speed) over commercial architectures.Funding is requested for a post-doctoral research associate (3 years) and a Ph.D. student (3.5 years) to work with the investigators.</gtr:abstractText><gtr:fund><gtr:end>2010-03-31</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2006-10-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>373822</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs><gtr:collaborationOutput><gtr:collaboratingOrganisation>Altera</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:department>Altera Europe</gtr:department><gtr:description>Altera - Optimal Architectures</gtr:description><gtr:id>BED6A4D3-ED8F-489C-ABEC-18A1561FC703</gtr:id><gtr:impact>Publications</gtr:impact><gtr:outcomeId>5463746aca2024.95721173-1</gtr:outcomeId><gtr:partnerContribution>Tools</gtr:partnerContribution><gtr:piContribution>Publications</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Panasonic Industrial Europe GmbH (UK)</gtr:collaboratingOrganisation><gtr:country>United Kingdom of Great Britain &amp; Northern Ireland (UK)</gtr:country><gtr:description>Panasonic - Optimal Archs</gtr:description><gtr:id>3D61B9CE-1444-4C66-91C7-E045F4800071</gtr:id><gtr:impact>Publications</gtr:impact><gtr:outcomeId>546374c205b8b3.06274598-1</gtr:outcomeId><gtr:partnerContribution>Staff time</gtr:partnerContribution><gtr:piContribution>Research Output</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput><gtr:collaborationOutput><gtr:collaboratingOrganisation>Xilinx Corp</gtr:collaboratingOrganisation><gtr:country>United States of America</gtr:country><gtr:description>Xilinx - Optimal Archs</gtr:description><gtr:id>CA60601C-59A3-422C-AD80-223AAA35F82C</gtr:id><gtr:impact>Publications</gtr:impact><gtr:outcomeId>5463740fda3889.05339519-1</gtr:outcomeId><gtr:partnerContribution>Tools and devices</gtr:partnerContribution><gtr:piContribution>Research output</gtr:piContribution><gtr:sector>Private</gtr:sector><gtr:start>2006-01-01</gtr:start></gtr:collaborationOutput></gtr:collaborationOutputs><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs><gtr:impactSummaryOutput><gtr:description>In presentations to the reconfigurable computing industry</gtr:description><gtr:firstYearOfImpact>2006</gtr:firstYearOfImpact><gtr:id>3A16D0E7-7A64-4CDC-93DA-30B9737C52C2</gtr:id><gtr:impactTypes><gtr:impactType>Economic</gtr:impactType></gtr:impactTypes><gtr:outcomeId>56b48529ee9d30.45380021</gtr:outcomeId><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:impactSummaryOutput></gtr:impactSummaryOutputs><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>That formal mathematical optimization techniques can be used to identify promising regions of the reconfigurable architecture design space</gtr:description><gtr:exploitationPathways>By the embedded computer architecture industry when trying to develop new architectures</gtr:exploitationPathways><gtr:id>2695785B-196D-4B47-B8D3-E7E3E13CB079</gtr:id><gtr:outcomeId>56b484f1568f04.90763471</gtr:outcomeId><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>AC3BCDD6-E8D2-4747-9114-0CB503157FCA</gtr:id><gtr:title>Integrated Floorplanning, Module-Selection, and Architecture Generation for Reconfigurable Devices</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b57ccfaab2cedb549155707885444d88"><gtr:id>b57ccfaab2cedb549155707885444d88</gtr:id><gtr:otherNames>Smith A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2008-01-01</gtr:date><gtr:outcomeId>546357287aac45.05907293</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>93A86310-C27E-418E-ACFF-D1C2AA8F1511</gtr:id><gtr:title>Classification on variation maps: a new placement strategy to alleviate process variation on FPGA</gtr:title><gtr:parentPublicationTitle>IEICE Electronics Express</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/6276cd6d373b53b81d449996ea0973c2"><gtr:id>6276cd6d373b53b81d449996ea0973c2</gtr:id><gtr:otherNames>Guan Z</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date><gtr:outcomeId>5463576d213e72.54907174</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>B71D4D53-B34F-426E-BEFB-68486243F080</gtr:id><gtr:title>Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/141305537c492d20a8852232d72912df"><gtr:id>141305537c492d20a8852232d72912df</gtr:id><gtr:otherNames>Kahoul A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d074074bf02229</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>2A6ACC2D-68C5-409D-83AE-32B8803AF4D8</gtr:id><gtr:title>A High Throughput FPGA-Based Floating Point Conjugate Gradient Implementation for Dense Matrices</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b6a06868c00fe736b1aefa07cab95f96"><gtr:id>b6a06868c00fe736b1aefa07cab95f96</gtr:id><gtr:otherNames>Roldao A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d0740748fbfac9</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7336E070-F0A0-4D6D-90E5-E66F5C2C02A1</gtr:id><gtr:title>Area estimation and optimisation of FPGA routing fabrics</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b57ccfaab2cedb549155707885444d88"><gtr:id>b57ccfaab2cedb549155707885444d88</gtr:id><gtr:otherNames>Smith A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:outcomeId>doi_53d057057c6eac4a</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>FD23AB3F-0E0C-4E9C-BC56-A00FB7AC22B9</gtr:id><gtr:title>Concurrently optimizing FPGA architecture parameters and transistor sizing: Implications for FPGA design</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b57ccfaab2cedb549155707885444d88"><gtr:id>b57ccfaab2cedb549155707885444d88</gtr:id><gtr:otherNames>Smith A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-4375-8</gtr:isbn><gtr:outcomeId>doi_53d057057cbbcd64</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>EDDE253A-31A3-4B53-AF1C-5CEE8D446922</gtr:id><gtr:title>An energy and power consumption analysis of FPGA routing architectures</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/7758b860c5def6b48a2629be32f64ad3"><gtr:id>7758b860c5def6b48a2629be32f64ad3</gtr:id><gtr:otherNames>Jamieson P</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2009-01-01</gtr:date><gtr:isbn>978-1-4244-4375-8</gtr:isbn><gtr:outcomeId>5463582dce46f7.92306162</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>1011C786-D31A-4A6F-892C-1EE711647F2B</gtr:id><gtr:title>FPGA Architecture Optimization Using Geometric Programming</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b57ccfaab2cedb549155707885444d88"><gtr:id>b57ccfaab2cedb549155707885444d88</gtr:id><gtr:otherNames>Smith A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>doi_53d05d05d24e2226</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>E8858D26-49DC-4C5F-B024-C74B1BD4FC5B</gtr:id><gtr:title>An Automated Flow for Arithmetic Component Generation in Field-Programmable Gate Arrays</gtr:title><gtr:parentPublicationTitle>ACM Transactions on Reconfigurable Technology and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b57ccfaab2cedb549155707885444d88"><gtr:id>b57ccfaab2cedb549155707885444d88</gtr:id><gtr:otherNames>Smith A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2010-01-01</gtr:date><gtr:outcomeId>5463572b26a988.85350738</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>DB111183-E1FB-489E-8341-69534D4DB01E</gtr:id><gtr:title>ROM to DSP block transfer for resource constrained synthesis</gtr:title><gtr:parentPublicationTitle>IET Computers &amp; Digital Techniques</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/04617a6fb9b6ab2c2dd9c7855832238d"><gtr:id>04617a6fb9b6ab2c2dd9c7855832238d</gtr:id><gtr:otherNames>Morris G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2007-01-01</gtr:date><gtr:outcomeId>5463572748b5e7.93791692</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/E00024X/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>85</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject><gtr:researchSubject><gtr:id>DEA11FBC-BEED-4EDD-890B-97D728462D26</gtr:id><gtr:percentage>15</gtr:percentage><gtr:text>Mathematical sciences</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>76783275-A9F8-4B4E-B314-51363124259C</gtr:id><gtr:percentage>13</gtr:percentage><gtr:text>Fundamentals of Computing</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>F0F2F1A7-287A-4B6F-AA0E-74A55BB4DEE4</gtr:id><gtr:percentage>15</gtr:percentage><gtr:text>Mathematical Aspects of OR</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>1E31C833-3A35-4F54-A499-31D0C245B5D5</gtr:id><gtr:percentage>72</gtr:percentage><gtr:text>System on Chip</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>