

================================================================
== Vitis HLS Report for 'Reflection_coefficients'
================================================================
* Date:           Wed Aug  6 20:41:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.923 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       11|      532|  88.000 ns|  4.256 us|   11|  532|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Reflection_coefficients_label0   |        8|        8|         1|          -|          -|      8|        no|
        |- Reflection_coefficients_label1   |       18|       18|         2|          -|          -|      9|        no|
        |- Reflection_coefficients_label2   |       14|       14|         2|          -|          -|      7|        no|
        |- Reflection_coefficients_label3   |       18|       18|         2|          -|          -|      9|        no|
        |- Reflection_coefficients_label4   |       14|      467|   14 ~ 58|          -|          -|  1 ~ 8|        no|
        | + Reflection_coefficients_label5  |        5|       35|         5|          -|          -|  1 ~ 7|        no|
        |- Reflection_coefficients_label6   |        1|        8|         1|          -|          -|  1 ~ 8|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 22 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 14 13 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 10 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 17 
22 --> 22 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%L_ACF_addr = getelementptr i64 %L_ACF, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'L_ACF_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ACF = alloca i64 1" [data/benchmarks/gsm/gsm_lpc.c:167]   --->   Operation 24 'alloca' 'ACF' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%P = alloca i64 1" [data/benchmarks/gsm/gsm_lpc.c:168]   --->   Operation 25 'alloca' 'P' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%K = alloca i64 1" [data/benchmarks/gsm/gsm_lpc.c:169]   --->   Operation 26 'alloca' 'K' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 27 [2/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 27 'load' 'L_ACF_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %LARc, void @empty_9, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/gsm.tcl:18]   --->   Operation 30 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.71ns)   --->   "%L_ACF_load_1 = load i4 %L_ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 31 'load' 'L_ACF_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i64 %L_ACF_load_1" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 32 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%icmp_ln172 = icmp_eq  i64 %L_ACF_load_1, i64 0" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 33 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %if.end_ifconv, void %for.inc.preheader" [data/benchmarks/gsm/gsm_lpc.c:172]   --->   Operation 34 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%icmp_ln107 = icmp_slt  i64 %L_ACF_load_1, i64 18446744072635809793" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 35 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln172)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %L_ACF_load_1, i32 63" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105)   --->   "%select_ln105 = select i1 %tmp_1, i32 4294967295, i32 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 37 'select' 'select_ln105' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70_2)   --->   "%select_ln105_1 = select i1 %tmp_1, i16 65535, i16 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 38 'select' 'select_ln105_1' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70_2)   --->   "%trunc_ln105 = trunc i64 %L_ACF_load_1" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 39 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70_1)   --->   "%select_ln105_2 = select i1 %tmp_1, i8 255, i8 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 40 'select' 'select_ln105_2' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70_1)   --->   "%trunc_ln105_1 = trunc i64 %L_ACF_load_1" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 41 'trunc' 'trunc_ln105_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%select_ln105_3 = select i1 %tmp_1, i24 16777215, i24 0" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 42 'select' 'select_ln105_3' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln70)   --->   "%trunc_ln105_2 = trunc i64 %L_ACF_load_1" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 43 'trunc' 'trunc_ln105_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln105 = xor i32 %trunc_ln172, i32 %select_ln105" [data/benchmarks/gsm/gsm_add.c:105->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 44 'xor' 'xor_ln105' <Predicate = (!icmp_ln172)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.30ns) (out node of the LUT)   --->   "%xor_ln70 = xor i24 %trunc_ln105_2, i24 %select_ln105_3" [data/benchmarks/gsm/gsm_add.c:70->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 45 'xor' 'xor_ln70' <Predicate = (!icmp_ln172)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln70_1 = xor i8 %trunc_ln105_1, i8 %select_ln105_2" [data/benchmarks/gsm/gsm_add.c:70->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 46 'xor' 'xor_ln70_1' <Predicate = (!icmp_ln172)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.29ns) (out node of the LUT)   --->   "%xor_ln70_2 = xor i16 %trunc_ln105, i16 %select_ln105_1" [data/benchmarks/gsm/gsm_add.c:70->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 47 'xor' 'xor_ln70_2' <Predicate = (!icmp_ln172)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %xor_ln105, i32 16, i32 31" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 48 'partselect' 'tmp_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i16 %tmp_2, i16 0" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 49 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln172)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln105, i32 24, i32 31" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 50 'partselect' 'tmp_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.70ns)   --->   "%icmp_ln113 = icmp_eq  i8 %tmp_3, i8 0" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 51 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln172)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i8 %xor_ln70_1" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 52 'zext' 'zext_ln115' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bitoff_addr = getelementptr i4 %bitoff, i64 0, i64 %zext_ln115" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 53 'getelementptr' 'bitoff_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 54 'load' 'bitoff_load' <Predicate = (!icmp_ln172)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %xor_ln70_2, i32 8, i32 15" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 55 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i8 %trunc_ln3" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 56 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%bitoff_addr_1 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln115_1" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 57 'getelementptr' 'bitoff_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (0.61ns)   --->   "%bitoff_load_1 = load i8 %bitoff_addr_1" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 58 'load' 'bitoff_load_1' <Predicate = (!icmp_ln172)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %xor_ln70, i32 16, i32 23" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 59 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %trunc_ln4" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 60 'zext' 'zext_ln114' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitoff_addr_2 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln114" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 61 'getelementptr' 'bitoff_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (0.61ns)   --->   "%bitoff_load_2 = load i8 %bitoff_addr_2" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 62 'load' 'bitoff_load_2' <Predicate = (!icmp_ln172)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i8 %tmp_3" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 63 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitoff_addr_3 = getelementptr i4 %bitoff, i64 0, i64 %zext_ln113_1" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 64 'getelementptr' 'bitoff_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.61ns)   --->   "%bitoff_load_3 = load i8 %bitoff_addr_3" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 65 'load' 'bitoff_load_3' <Predicate = (!icmp_ln172)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 66 [1/1] (0.12ns)   --->   "%xor_ln107 = xor i1 %icmp_ln107, i1 1" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 66 'xor' 'xor_ln107' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %xor_ln105, i32 8, i32 31" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 67 'partselect' 'tmp_4' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.83ns)   --->   "%icmp_ln115 = icmp_eq  i24 %tmp_4, i24 0" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 68 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln172)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln107 = and i1 %icmp_ln115, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 69 'and' 'and_ln107' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%icmp_ln115_1 = icmp_ne  i8 %trunc_ln3, i8 0" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 70 'icmp' 'icmp_ln115_1' <Predicate = (!icmp_ln172)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_1 = and i1 %icmp_ln115_1, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 71 'and' 'and_ln107_1' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln107)   --->   "%and_ln107_2 = and i1 %and_ln107_1, i1 %icmp_ln112" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 72 'and' 'and_ln107_2' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%xor_ln112 = xor i1 %icmp_ln112, i1 1" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 73 'xor' 'xor_ln112' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_4)   --->   "%and_ln107_3 = and i1 %xor_ln112, i1 %xor_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 74 'and' 'and_ln107_3' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln107_4 = and i1 %and_ln107_3, i1 %icmp_ln113" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 75 'and' 'and_ln107_4' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln107 = or i1 %and_ln107_4, i1 %and_ln107_2" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 76 'or' 'or_ln107' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.41ns)   --->   "%store_ln165 = store i4 0, i4 %i" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 77 'store' 'store_ln165' <Predicate = (!icmp_ln172)> <Delay = 0.41>
ST_2 : Operation 78 [1/1] (0.41ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 78 'store' 'store_ln0' <Predicate = (icmp_ln172)> <Delay = 0.41>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 79 'br' 'br_ln174' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 80 [1/2] (0.61ns)   --->   "%bitoff_load = load i8 %bitoff_addr" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 80 'load' 'bitoff_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i4 %bitoff_load" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 81 'zext' 'zext_ln112' <Predicate = (and_ln107 & !or_ln107)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln112 = add i5 %zext_ln112, i5 23" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 82 'add' 'add_ln112' <Predicate = (and_ln107 & !or_ln107)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/2] (0.61ns)   --->   "%bitoff_load_1 = load i8 %bitoff_addr_1" [data/benchmarks/gsm/gsm_add.c:115->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 83 'load' 'bitoff_load_1' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i4 %bitoff_load_1" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 84 'zext' 'zext_ln112_1' <Predicate = (!and_ln107_4 & or_ln107)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln112_1 = add i5 %zext_ln112_1, i5 15" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 85 'add' 'add_ln112_1' <Predicate = (!and_ln107_4 & or_ln107)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/2] (0.61ns)   --->   "%bitoff_load_2 = load i8 %bitoff_addr_2" [data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 86 'load' 'bitoff_load_2' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_3 : Operation 87 [1/1] (0.70ns)   --->   "%add_ln112_2 = add i4 %bitoff_load_2, i4 7" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 87 'add' 'add_ln112_2' <Predicate = (and_ln107_4 & or_ln107)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%zext_ln113 = zext i4 %add_ln112_2" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 88 'zext' 'zext_ln113' <Predicate = (and_ln107_4 & or_ln107)> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (0.61ns)   --->   "%bitoff_load_3 = load i8 %bitoff_addr_3" [data/benchmarks/gsm/gsm_add.c:113->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 89 'load' 'bitoff_load_3' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_3 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln112_3 = add i4 %bitoff_load_3, i4 15" [data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 90 'add' 'add_ln112_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%sext_ln107 = sext i4 %add_ln112_3" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 91 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%select_ln107 = select i1 %and_ln107_4, i5 %zext_ln113, i5 %add_ln112_1" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 92 'select' 'select_ln107' <Predicate = (or_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln107_2)   --->   "%select_ln107_1 = select i1 %and_ln107, i5 %add_ln112, i5 0" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 93 'select' 'select_ln107_1' <Predicate = (!or_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%or_ln107_1 = or i1 %and_ln107, i1 %icmp_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 94 'or' 'or_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln107_2 = select i1 %or_ln107, i5 %select_ln107, i5 %select_ln107_1" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 95 'select' 'select_ln107_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%zext_ln107 = zext i5 %select_ln107_2" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 96 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%or_ln107_2 = or i1 %or_ln107, i1 %or_ln107_1" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 97 'or' 'or_ln107_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.27ns) (out node of the LUT)   --->   "%temp = select i1 %or_ln107_2, i6 %zext_ln107, i6 %sext_ln107" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 98 'select' 'temp' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sh_prom_cast_cast_cast = sext i6 %temp" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 99 'sext' 'sh_prom_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sh_prom_cast_cast_cast_cast = zext i32 %sh_prom_cast_cast_cast" [data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181]   --->   Operation 100 'zext' 'sh_prom_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc10" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 101 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.12>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%i_3 = load i4 %i" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 102 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.70ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i_3, i4 9" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 103 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln184 = add i4 %i_3, i4 1" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 104 'add' 'add_ln184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %for.inc10.split, void %for.inc19.preheader" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 105 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i4 %i_3" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 106 'zext' 'zext_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%L_ACF_addr_1 = getelementptr i64 %L_ACF, i64 0, i64 %zext_ln184" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 107 'getelementptr' 'L_ACF_addr_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 108 'load' 'L_ACF_load' <Predicate = (!icmp_ln184)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_4 : Operation 109 [1/1] (0.41ns)   --->   "%store_ln165 = store i4 %add_ln184, i4 %i" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 109 'store' 'store_ln165' <Predicate = (!icmp_ln184)> <Delay = 0.41>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 110 'alloca' 'i_1' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 1, i4 %i_1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 111 'store' 'store_ln165' <Predicate = (icmp_ln184)> <Delay = 0.38>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc19" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 112 'br' 'br_ln191' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.49>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln185 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:185]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/gsm/gsm_lpc.c:187]   --->   Operation 114 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (0.71ns)   --->   "%L_ACF_load = load i4 %L_ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 115 'load' 'L_ACF_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 116 [1/1] (1.09ns)   --->   "%shl_ln186 = shl i64 %L_ACF_load, i64 %sh_prom_cast_cast_cast_cast" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 116 'shl' 'shl_ln186' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %shl_ln186, i32 16, i32 31" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 117 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%ACF_addr = getelementptr i16 %ACF, i64 0, i64 %zext_ln184" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 118 'getelementptr' 'ACF_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.68ns)   --->   "%store_ln186 = store i16 %trunc_ln6, i4 %ACF_addr" [data/benchmarks/gsm/gsm_lpc.c:186]   --->   Operation 119 'store' 'store_ln186' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc10" [data/benchmarks/gsm/gsm_lpc.c:184]   --->   Operation 120 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.09>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_1" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 121 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.70ns)   --->   "%icmp_ln191 = icmp_eq  i4 %i_4, i4 8" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 122 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.inc19.split, void %for.inc29.preheader" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 123 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i4 %i_4" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 124 'zext' 'zext_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%ACF_addr_1 = getelementptr i16 %ACF, i64 0, i64 %zext_ln191" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 125 'getelementptr' 'ACF_addr_1' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (0.68ns)   --->   "%ACF_load = load i4 %ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 126 'load' 'ACF_load' <Predicate = (!icmp_ln191)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln191 = add i4 %i_4, i4 1" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 127 'add' 'add_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 %add_ln191, i4 %i_1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 128 'store' 'store_ln165' <Predicate = (!icmp_ln191)> <Delay = 0.38>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 129 'alloca' 'i_2' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 0, i4 %i_2" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 130 'store' 'store_ln165' <Predicate = (icmp_ln191)> <Delay = 0.38>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 131 'br' 'br_ln197' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.36>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [data/benchmarks/gsm/gsm_lpc.c:192]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/gsm/gsm_lpc.c:194]   --->   Operation 133 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/2] (0.68ns)   --->   "%ACF_load = load i4 %ACF_addr_1" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 134 'load' 'ACF_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%K_addr = getelementptr i16 %K, i64 0, i64 %zext_ln191" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 135 'getelementptr' 'K_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.68ns)   --->   "%store_ln193 = store i16 %ACF_load, i4 %K_addr" [data/benchmarks/gsm/gsm_lpc.c:193]   --->   Operation 136 'store' 'store_ln193' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.inc19" [data/benchmarks/gsm/gsm_lpc.c:191]   --->   Operation 137 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.09>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%i_6 = load i4 %i_2" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 138 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln197 = icmp_eq  i4 %i_6, i4 9" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 139 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.70ns)   --->   "%add_ln197 = add i4 %i_6, i4 1" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 140 'add' 'add_ln197' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %for.inc29.split, void %Reflection_coefficients_label4" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 141 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i4 %i_6" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 142 'zext' 'zext_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%ACF_addr_2 = getelementptr i16 %ACF, i64 0, i64 %zext_ln197" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 143 'getelementptr' 'ACF_addr_2' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (0.68ns)   --->   "%ACF_load_1 = load i4 %ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 144 'load' 'ACF_load_1' <Predicate = (!icmp_ln197)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 %add_ln197, i4 %i_2" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 145 'store' 'store_ln165' <Predicate = (!icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 146 'alloca' 'idx' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 147 'alloca' 'i_5' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 148 'alloca' 'indvars_iv' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%indvars_iv3 = alloca i32 1"   --->   Operation 149 'alloca' 'indvars_iv3' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i16 %P, i64 0, i64 1"   --->   Operation 150 'getelementptr' 'P_addr' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%P_addr_1 = getelementptr i16 %P, i64 0, i64 0"   --->   Operation 151 'getelementptr' 'P_addr_1' <Predicate = (icmp_ln197)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 8, i4 %indvars_iv3"   --->   Operation 152 'store' 'store_ln0' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 8, i4 %indvars_iv"   --->   Operation 153 'store' 'store_ln0' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 1, i4 %i_5" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 154 'store' 'store_ln165' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %idx"   --->   Operation 155 'store' 'store_ln0' <Predicate = (icmp_ln197)> <Delay = 0.38>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.body34" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 156 'br' 'br_ln204' <Predicate = (icmp_ln197)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.36>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln198 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/gsm/gsm_lpc.c:198]   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln198' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/gsm/gsm_lpc.c:200]   --->   Operation 158 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/2] (0.68ns)   --->   "%ACF_load_1 = load i4 %ACF_addr_2" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 159 'load' 'ACF_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%P_addr_2 = getelementptr i16 %P, i64 0, i64 %zext_ln197" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 160 'getelementptr' 'P_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.68ns)   --->   "%store_ln199 = store i16 %ACF_load_1, i4 %P_addr_2" [data/benchmarks/gsm/gsm_lpc.c:199]   --->   Operation 161 'store' 'store_ln199' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln197 = br void %for.inc29" [data/benchmarks/gsm/gsm_lpc.c:197]   --->   Operation 162 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.70>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%idx_load = load i4 %idx" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 163 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%n = load i4 %i_5" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 164 'load' 'n' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.70ns)   --->   "%icmp_ln204 = icmp_ult  i4 %n, i4 9" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 165 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.70ns)   --->   "%add_ln204_1 = add i4 %idx_load, i4 1" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 166 'add' 'add_ln204_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %cleanup.loopexit18, void %for.body34.split" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 167 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [2/2] (0.68ns)   --->   "%temp_1 = load i4 %P_addr" [data/benchmarks/gsm/gsm_lpc.c:206]   --->   Operation 168 'load' 'temp_1' <Predicate = (icmp_ln204)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 7> <Delay = 2.14>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i4 %idx_load" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 169 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%speclooptripcount_ln205 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [data/benchmarks/gsm/gsm_lpc.c:205]   --->   Operation 170 'speclooptripcount' 'speclooptripcount_ln205' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/gsm/gsm_lpc.c:237]   --->   Operation 171 'specloopname' 'specloopname_ln237' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/2] (0.68ns)   --->   "%temp_1 = load i4 %P_addr" [data/benchmarks/gsm/gsm_lpc.c:206]   --->   Operation 172 'load' 'temp_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i16 %temp_1" [data/benchmarks/gsm/gsm_lpc.c:166]   --->   Operation 173 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %temp_1, i32 15" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 174 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.38ns)   --->   "%br_ln67 = br i1 %tmp_5, void %gsm_abs.exit, void %cond.true.i37" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 175 'br' 'br_ln67' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 176 [1/1] (0.78ns)   --->   "%icmp_ln67 = icmp_eq  i16 %temp_1, i16 32768" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 176 'icmp' 'icmp_ln67' <Predicate = (tmp_5)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.77ns)   --->   "%sub_ln67 = sub i15 0, i15 %trunc_ln166" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 177 'sub' 'sub_ln67' <Predicate = (tmp_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.29ns)   --->   "%select_ln67 = select i1 %icmp_ln67, i15 32767, i15 %sub_ln67" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 178 'select' 'select_ln67' <Predicate = (tmp_5)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i15 %select_ln67" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 179 'zext' 'zext_ln67' <Predicate = (tmp_5)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.38ns)   --->   "%br_ln67 = br void %gsm_abs.exit" [data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207]   --->   Operation 180 'br' 'br_ln67' <Predicate = (tmp_5)> <Delay = 0.38>
ST_11 : Operation 181 [2/2] (0.68ns)   --->   "%P_load = load i4 %P_addr_1" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 181 'load' 'P_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 12 <SV = 8> <Delay = 2.64>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%temp_2 = phi i16 %zext_ln67, void %cond.true.i37, i16 %temp_1, void %for.body34.split"   --->   Operation 182 'phi' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/2] (0.68ns)   --->   "%P_load = load i4 %P_addr_1" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 183 'load' 'P_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_12 : Operation 184 [1/1] (0.78ns)   --->   "%icmp_ln208 = icmp_slt  i16 %P_load, i16 %temp_2" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 184 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %if.end49, void %for.body44.lr.ph" [data/benchmarks/gsm/gsm_lpc.c:208]   --->   Operation 185 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [2/2] (1.17ns)   --->   "%tmp = call i16 @gsm_div, i16 %temp_2, i16 %P_load" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 186 'call' 'tmp' <Predicate = (!icmp_ln208)> <Delay = 1.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%idx101 = alloca i32 1"   --->   Operation 187 'alloca' 'idx101' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i4 %idx_load" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 188 'trunc' 'trunc_ln204' <Predicate = (icmp_ln208)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %idx101"   --->   Operation 189 'store' 'store_ln0' <Predicate = (icmp_ln208)> <Delay = 0.38>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.inc46" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 190 'br' 'br_ln210' <Predicate = (icmp_ln208)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 3.92>
ST_13 : Operation 191 [1/2] (1.89ns)   --->   "%tmp = call i16 @gsm_div, i16 %temp_2, i16 %P_load" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 191 'call' 'tmp' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%LARc_addr_1 = getelementptr i16 %LARc, i64 0, i64 %zext_ln204" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 192 'getelementptr' 'LARc_addr_1' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.78ns)   --->   "%icmp_ln219 = icmp_sgt  i16 %temp_1, i16 0" [data/benchmarks/gsm/gsm_lpc.c:219]   --->   Operation 193 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.78ns)   --->   "%sub_ln220 = sub i16 0, i16 %tmp" [data/benchmarks/gsm/gsm_lpc.c:220]   --->   Operation 194 'sub' 'sub_ln220' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.24ns)   --->   "%select_ln219 = select i1 %icmp_ln219, i16 %sub_ln220, i16 %tmp" [data/benchmarks/gsm/gsm_lpc.c:219]   --->   Operation 195 'select' 'select_ln219' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.68ns)   --->   "%store_ln217 = store i16 %select_ln219, i3 %LARc_addr_1" [data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 196 'store' 'store_ln217' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 197 [1/1] (0.70ns)   --->   "%icmp_ln221 = icmp_eq  i4 %n, i4 8" [data/benchmarks/gsm/gsm_lpc.c:221]   --->   Operation 197 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %Reflection_coefficients_label5_ifconv, void %cleanup.loopexit18" [data/benchmarks/gsm/gsm_lpc.c:221]   --->   Operation 198 'br' 'br_ln221' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i16 %select_ln219, i16 32768" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 199 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208 & !icmp_ln221)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.78ns)   --->   "%icmp_ln55_1 = icmp_eq  i16 %temp_1, i16 32768" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 200 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208 & !icmp_ln221)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i16 %select_ln219" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 201 'sext' 'sext_ln59' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208 & !icmp_ln221)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i16 %temp_1" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 202 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208 & !icmp_ln221)> <Delay = 0.00>
ST_13 : Operation 203 [3/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %sext_ln59_1" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 203 'mul' 'mul_ln59' <Predicate = (!icmp_ln172 & icmp_ln204 & !icmp_ln208 & !icmp_ln221)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%idx101_load = load i4 %idx101" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 204 'load' 'idx101_load' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%indvars_iv3_load_1 = load i4 %indvars_iv3" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 205 'load' 'indvars_iv3_load_1' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.70ns)   --->   "%icmp_ln210 = icmp_eq  i4 %idx101_load, i4 %indvars_iv3_load_1" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 206 'icmp' 'icmp_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.70ns)   --->   "%add_ln210 = add i4 %idx101_load, i4 1" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 207 'add' 'add_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %for.inc46.split, void %cleanup.loopexit" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 208 'br' 'br_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i4 %idx101_load" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 209 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%speclooptripcount_ln211 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [data/benchmarks/gsm/gsm_lpc.c:211]   --->   Operation 210 'speclooptripcount' 'speclooptripcount_ln211' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln213 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/gsm/gsm_lpc.c:213]   --->   Operation 211 'specloopname' 'specloopname_ln213' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.57ns)   --->   "%add_ln165 = add i3 %trunc_ln210, i3 %trunc_ln204" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 212 'add' 'add_ln165' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i3 %add_ln165" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 213 'zext' 'zext_ln165' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%LARc_addr_2 = getelementptr i16 %LARc, i64 0, i64 %zext_ln165" [data/benchmarks/gsm/gsm_lpc.c:212]   --->   Operation 214 'getelementptr' 'LARc_addr_2' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.68ns)   --->   "%store_ln212 = store i16 0, i3 %LARc_addr_2" [data/benchmarks/gsm/gsm_lpc.c:212]   --->   Operation 215 'store' 'store_ln212' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 216 [1/1] (0.38ns)   --->   "%store_ln210 = store i4 %add_ln210, i4 %idx101" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 216 'store' 'store_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.38>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.inc46" [data/benchmarks/gsm/gsm_lpc.c:210]   --->   Operation 217 'br' 'br_ln210' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & !icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln172 & icmp_ln204 & icmp_ln208 & icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln238 = br void %cleanup" [data/benchmarks/gsm/gsm_lpc.c:238]   --->   Operation 219 'br' 'br_ln238' <Predicate = (!icmp_ln172 & !icmp_ln208 & icmp_ln221) | (!icmp_ln172 & !icmp_ln204)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%ret_ln238 = ret" [data/benchmarks/gsm/gsm_lpc.c:238]   --->   Operation 220 'ret' 'ret_ln238' <Predicate = (icmp_ln208 & icmp_ln210) | (!icmp_ln208 & icmp_ln221) | (!icmp_ln204) | (icmp_ln172)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.99>
ST_14 : Operation 221 [2/3] (0.99ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %sext_ln59_1" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 221 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 11> <Delay = 0.64>
ST_15 : Operation 222 [1/3] (0.00ns) (grouped into DSP with root node prod)   --->   "%mul_ln59 = mul i31 %sext_ln59, i31 %sext_ln59_1" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 222 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 223 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 223 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 12> <Delay = 3.38>
ST_16 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node temp_3)   --->   "%and_ln55 = and i1 %icmp_ln55, i1 %icmp_ln55_1" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 224 'and' 'and_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod = add i31 %mul_ln59, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 225 'add' 'prod' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node temp_3)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 226 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.24ns) (out node of the LUT)   --->   "%temp_3 = select i1 %and_ln55, i16 32767, i16 %trunc_ln8" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:225]   --->   Operation 227 'select' 'temp_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %P_load" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 228 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %temp_3" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 229 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 230 [1/1] (0.78ns)   --->   "%add_ln39 = add i16 %temp_3, i16 %P_load" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 230 'add' 'add_ln39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 231 [1/1] (0.78ns)   --->   "%sum = add i17 %sext_ln39_1, i17 %sext_ln39" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 231 'add' 'sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 232 [1/1] (0.79ns)   --->   "%icmp_ln40 = icmp_slt  i17 %sum, i17 98304" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 232 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 233 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.43ns)   --->   "%icmp_ln40_1 = icmp_eq  i2 %tmp_6, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 234 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%select_ln40 = select i1 %icmp_ln40, i16 32768, i16 32767" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 235 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_1)   --->   "%or_ln40 = or i1 %icmp_ln40, i1 %icmp_ln40_1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 236 'or' 'or_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln40_1 = select i1 %or_ln40, i16 %select_ln40, i16 %add_ln39" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 237 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.68ns)   --->   "%store_ln226 = store i16 %select_ln40_1, i4 %P_addr_1" [data/benchmarks/gsm/gsm_lpc.c:226]   --->   Operation 238 'store' 'store_ln226' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_16 : Operation 239 [1/1] (0.38ns)   --->   "%br_ln229 = br void %for.inc88" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 239 'br' 'br_ln229' <Predicate = true> <Delay = 0.38>

State 17 <SV = 13> <Delay = 1.39>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%m = phi i4 %add_ln232, void %for.inc88.split, i4 1, void %Reflection_coefficients_label5_ifconv" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 240 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 241 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.70ns)   --->   "%icmp_ln229 = icmp_eq  i4 %m, i4 %indvars_iv_load" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 242 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %icmp_ln229, void %for.inc88.split, void %for.inc91.loopexit" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 243 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i4 %m" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 244 'zext' 'zext_ln229' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%K_addr_1 = getelementptr i16 %K, i64 0, i64 %zext_ln229" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 245 'getelementptr' 'K_addr_1' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_17 : Operation 246 [2/2] (0.68ns)   --->   "%K_load = load i4 %K_addr_1" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 246 'load' 'K_load' <Predicate = (!icmp_ln229)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_17 : Operation 247 [1/1] (0.70ns)   --->   "%add_ln232 = add i4 %m, i4 1" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 247 'add' 'add_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i4 %add_ln232" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 248 'zext' 'zext_ln232' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%P_addr_3 = getelementptr i16 %P, i64 0, i64 %zext_ln232" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 249 'getelementptr' 'P_addr_3' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_17 : Operation 250 [2/2] (0.68ns)   --->   "%P_load_1 = load i4 %P_addr_3" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 250 'load' 'P_load_1' <Predicate = (!icmp_ln229)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%indvars_iv3_load = load i4 %indvars_iv3" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 251 'load' 'indvars_iv3_load' <Predicate = (icmp_ln229)> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.70ns)   --->   "%add_ln204 = add i4 %n, i4 1" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 252 'add' 'add_ln204' <Predicate = (icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/1] (0.70ns)   --->   "%add_ln204_2 = add i4 %indvars_iv_load, i4 15" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 253 'add' 'add_ln204_2' <Predicate = (icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [1/1] (0.70ns)   --->   "%add_ln204_3 = add i4 %indvars_iv3_load, i4 15" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 254 'add' 'add_ln204_3' <Predicate = (icmp_ln229)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.38ns)   --->   "%store_ln204 = store i4 %add_ln204_3, i4 %indvars_iv3" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 255 'store' 'store_ln204' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_17 : Operation 256 [1/1] (0.38ns)   --->   "%store_ln204 = store i4 %add_ln204_2, i4 %indvars_iv" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 256 'store' 'store_ln204' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_17 : Operation 257 [1/1] (0.38ns)   --->   "%store_ln165 = store i4 %add_ln204, i4 %i_5" [data/benchmarks/gsm/gsm_lpc.c:165]   --->   Operation 257 'store' 'store_ln165' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_17 : Operation 258 [1/1] (0.38ns)   --->   "%store_ln204 = store i4 %add_ln204_1, i4 %idx" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 258 'store' 'store_ln204' <Predicate = (icmp_ln229)> <Delay = 0.38>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.body34" [data/benchmarks/gsm/gsm_lpc.c:204]   --->   Operation 259 'br' 'br_ln204' <Predicate = (icmp_ln229)> <Delay = 0.00>

State 18 <SV = 14> <Delay = 1.67>
ST_18 : Operation 260 [1/2] (0.68ns)   --->   "%K_load = load i4 %K_addr_1" [data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 260 'load' 'K_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln59_3 = sext i16 %K_load" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 261 'sext' 'sext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [3/3] (0.99ns) (grouped into DSP with root node prod_1)   --->   "%mul_ln59_1 = mul i31 %sext_ln59_3, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 262 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 263 [1/2] (0.68ns)   --->   "%P_load_1 = load i4 %P_addr_3" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 263 'load' 'P_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln59_4 = sext i16 %P_load_1" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 264 'sext' 'sext_ln59_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [3/3] (0.99ns) (grouped into DSP with root node prod_2)   --->   "%mul_ln59_2 = mul i31 %sext_ln59_4, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 265 'mul' 'mul_ln59_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 15> <Delay = 0.99>
ST_19 : Operation 266 [2/3] (0.99ns) (grouped into DSP with root node prod_1)   --->   "%mul_ln59_1 = mul i31 %sext_ln59_3, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 266 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 267 [2/3] (0.99ns) (grouped into DSP with root node prod_2)   --->   "%mul_ln59_2 = mul i31 %sext_ln59_4, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 267 'mul' 'mul_ln59_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 16> <Delay = 0.64>
ST_20 : Operation 268 [1/3] (0.00ns) (grouped into DSP with root node prod_1)   --->   "%mul_ln59_1 = mul i31 %sext_ln59_3, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 268 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 269 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod_1 = add i31 %mul_ln59_1, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 269 'add' 'prod_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 270 [1/3] (0.00ns) (grouped into DSP with root node prod_2)   --->   "%mul_ln59_2 = mul i31 %sext_ln59_4, i31 %sext_ln59" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 270 'mul' 'mul_ln59_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 271 [2/2] (0.64ns) (root node of the DSP)   --->   "%prod_2 = add i31 %mul_ln59_2, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 271 'add' 'prod_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 17> <Delay = 3.52>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%speclooptripcount_ln230 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [data/benchmarks/gsm/gsm_lpc.c:230]   --->   Operation 272 'speclooptripcount' 'speclooptripcount_ln230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/gsm/gsm_lpc.c:236]   --->   Operation 273 'specloopname' 'specloopname_ln236' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (0.78ns)   --->   "%icmp_ln55_2 = icmp_eq  i16 %K_load, i16 32768" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 274 'icmp' 'icmp_ln55_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node temp_4)   --->   "%and_ln55_1 = and i1 %icmp_ln55, i1 %icmp_ln55_2" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 275 'and' 'and_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln59_2 = sext i16 %K_load" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 276 'sext' 'sext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod_1 = add i31 %mul_ln59_1, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 277 'add' 'prod_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node temp_4)   --->   "%trunc_ln61_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod_1, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 278 'partselect' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.24ns) (out node of the LUT)   --->   "%temp_4 = select i1 %and_ln55_1, i16 32767, i16 %trunc_ln61_1" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:231]   --->   Operation 279 'select' 'temp_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i16 %P_load_1" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 280 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln39_3 = sext i16 %temp_4" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 281 'sext' 'sext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 282 [1/1] (0.78ns)   --->   "%add_ln39_2 = add i16 %temp_4, i16 %P_load_1" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 282 'add' 'add_ln39_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 283 [1/1] (0.78ns)   --->   "%sum_1 = add i17 %sext_ln39_3, i17 %sext_ln39_2" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 283 'add' 'sum_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.79ns)   --->   "%icmp_ln40_2 = icmp_slt  i17 %sum_1, i17 98304" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 284 'icmp' 'icmp_ln40_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_1, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 285 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.43ns)   --->   "%icmp_ln40_3 = icmp_eq  i2 %tmp_7, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 286 'icmp' 'icmp_ln40_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_3)   --->   "%select_ln40_2 = select i1 %icmp_ln40_2, i16 32768, i16 32767" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 287 'select' 'select_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_3)   --->   "%or_ln40_1 = or i1 %icmp_ln40_2, i1 %icmp_ln40_3" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 288 'or' 'or_ln40_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln40_3 = select i1 %or_ln40_1, i16 %select_ln40_2, i16 %add_ln39_2" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 289 'select' 'select_ln40_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%P_addr_4 = getelementptr i16 %P, i64 0, i64 %zext_ln229" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 290 'getelementptr' 'P_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.68ns)   --->   "%store_ln232 = store i16 %select_ln40_3, i4 %P_addr_4" [data/benchmarks/gsm/gsm_lpc.c:232]   --->   Operation 291 'store' 'store_ln232' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_21 : Operation 292 [1/1] (0.78ns)   --->   "%icmp_ln55_3 = icmp_eq  i16 %P_load_1, i16 32768" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 292 'icmp' 'icmp_ln55_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%and_ln55_2 = and i1 %icmp_ln55, i1 %icmp_ln55_3" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 293 'and' 'and_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 294 [1/2] (0.64ns) (root node of the DSP)   --->   "%prod_2 = add i31 %mul_ln59_2, i31 16384" [data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 294 'add' 'prod_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%trunc_ln61_2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %prod_2, i32 15, i32 30" [data/benchmarks/gsm/gsm_add.c:61->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 295 'partselect' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.24ns) (out node of the LUT)   --->   "%temp_5 = select i1 %and_ln55_2, i16 32767, i16 %trunc_ln61_2" [data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:234]   --->   Operation 296 'select' 'temp_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i16 %temp_5" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 297 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.78ns)   --->   "%add_ln39_4 = add i16 %temp_5, i16 %K_load" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 298 'add' 'add_ln39_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.78ns)   --->   "%sum_2 = add i17 %sext_ln39_4, i17 %sext_ln59_2" [data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 299 'add' 'sum_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.79ns)   --->   "%icmp_ln40_4 = icmp_slt  i17 %sum_2, i17 98304" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 300 'icmp' 'icmp_ln40_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %sum_2, i32 15, i32 16" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 301 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (0.43ns)   --->   "%icmp_ln40_5 = icmp_eq  i2 %tmp_8, i2 1" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 302 'icmp' 'icmp_ln40_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_5)   --->   "%select_ln40_4 = select i1 %icmp_ln40_4, i16 32768, i16 32767" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 303 'select' 'select_ln40_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln40_5)   --->   "%or_ln40_2 = or i1 %icmp_ln40_4, i1 %icmp_ln40_5" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 304 'or' 'or_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 305 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln40_5 = select i1 %or_ln40_2, i16 %select_ln40_4, i16 %add_ln39_4" [data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 305 'select' 'select_ln40_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 306 [1/1] (0.68ns)   --->   "%store_ln235 = store i16 %select_ln40_5, i4 %K_addr_1" [data/benchmarks/gsm/gsm_lpc.c:235]   --->   Operation 306 'store' 'store_ln235' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln229 = br void %for.inc88" [data/benchmarks/gsm/gsm_lpc.c:229]   --->   Operation 307 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>

State 22 <SV = 2> <Delay = 1.39>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%i_load_1 = load i4 %i" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 308 'load' 'i_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.70ns)   --->   "%icmp_ln174 = icmp_eq  i4 %i_load_1, i4 8" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 309 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.70ns)   --->   "%add_ln174 = add i4 %i_load_1, i4 1" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 310 'add' 'add_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc.split, void %cleanup.loopexit42" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 311 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i4 %i_load_1" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 312 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_22 : Operation 313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [data/benchmarks/gsm/gsm_lpc.c:175]   --->   Operation 313 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [data/benchmarks/gsm/gsm_lpc.c:177]   --->   Operation 314 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_22 : Operation 315 [1/1] (0.00ns)   --->   "%LARc_addr = getelementptr i16 %LARc, i64 0, i64 %zext_ln174" [data/benchmarks/gsm/gsm_lpc.c:176]   --->   Operation 315 'getelementptr' 'LARc_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_22 : Operation 316 [1/1] (0.68ns)   --->   "%store_ln176 = store i16 0, i3 %LARc_addr" [data/benchmarks/gsm/gsm_lpc.c:176]   --->   Operation 316 'store' 'store_ln176' <Predicate = (!icmp_ln174)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_22 : Operation 317 [1/1] (0.41ns)   --->   "%store_ln174 = store i4 %add_ln174, i4 %i" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 317 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.41>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc" [data/benchmarks/gsm/gsm_lpc.c:174]   --->   Operation 318 'br' 'br_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_22 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 319 'br' 'br_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('L_ACF_addr') [6]  (0.000 ns)
	'load' operation 64 bit ('a', data/benchmarks/gsm/gsm_lpc.c:172) on array 'L_ACF' [10]  (0.714 ns)

 <State 2>: 2.281ns
The critical path consists of the following:
	'load' operation 64 bit ('a', data/benchmarks/gsm/gsm_lpc.c:172) on array 'L_ACF' [10]  (0.714 ns)
	'icmp' operation 1 bit ('icmp_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [16]  (1.147 ns)
	'xor' operation 1 bit ('xor_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [55]  (0.122 ns)
	'and' operation 1 bit ('and_ln107_3', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [63]  (0.000 ns)
	'and' operation 1 bit ('and_ln107_4', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [64]  (0.122 ns)
	'or' operation 1 bit ('or_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [66]  (0.122 ns)
	blocking operation 0.0538571 ns on control path)

 <State 3>: 1.874ns
The critical path consists of the following:
	'load' operation 4 bit ('bitoff_load_2', data/benchmarks/gsm/gsm_add.c:114->data/benchmarks/gsm/gsm_lpc.c:181) on array 'bitoff' [47]  (0.610 ns)
	'add' operation 4 bit ('add_ln112_2', data/benchmarks/gsm/gsm_add.c:112->data/benchmarks/gsm/gsm_lpc.c:181) [48]  (0.708 ns)
	'select' operation 5 bit ('select_ln107', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [65]  (0.000 ns)
	'select' operation 5 bit ('select_ln107_2', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [69]  (0.278 ns)
	'select' operation 6 bit ('temp', data/benchmarks/gsm/gsm_add.c:107->data/benchmarks/gsm/gsm_lpc.c:181) [72]  (0.278 ns)

 <State 4>: 1.128ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/gsm/gsm_lpc.c:184) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [78]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln184', data/benchmarks/gsm/gsm_lpc.c:184) [79]  (0.708 ns)
	'store' operation 0 bit ('store_ln165', data/benchmarks/gsm/gsm_lpc.c:165) of variable 'add_ln184', data/benchmarks/gsm/gsm_lpc.c:184 on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [92]  (0.420 ns)

 <State 5>: 2.493ns
The critical path consists of the following:
	'load' operation 64 bit ('L_ACF_load', data/benchmarks/gsm/gsm_lpc.c:186) on array 'L_ACF' [87]  (0.714 ns)
	'shl' operation 64 bit ('shl_ln186', data/benchmarks/gsm/gsm_lpc.c:186) [88]  (1.096 ns)
	'store' operation 0 bit ('store_ln186', data/benchmarks/gsm/gsm_lpc.c:186) of variable 'trunc_ln6', data/benchmarks/gsm/gsm_lpc.c:186 on array 'ACF', data/benchmarks/gsm/gsm_lpc.c:167 [91]  (0.683 ns)

 <State 6>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/gsm/gsm_lpc.c:191) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [99]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln191', data/benchmarks/gsm/gsm_lpc.c:191) [100]  (0.708 ns)
	'store' operation 0 bit ('store_ln165', data/benchmarks/gsm/gsm_lpc.c:165) of constant 0 on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [115]  (0.387 ns)

 <State 7>: 1.366ns
The critical path consists of the following:
	'load' operation 16 bit ('ACF_load', data/benchmarks/gsm/gsm_lpc.c:193) on array 'ACF', data/benchmarks/gsm/gsm_lpc.c:167 [107]  (0.683 ns)
	'store' operation 0 bit ('store_ln193', data/benchmarks/gsm/gsm_lpc.c:193) of variable 'ACF_load', data/benchmarks/gsm/gsm_lpc.c:193 on array 'K', data/benchmarks/gsm/gsm_lpc.c:169 [109]  (0.683 ns)

 <State 8>: 1.095ns
The critical path consists of the following:
	'load' operation 4 bit ('i', data/benchmarks/gsm/gsm_lpc.c:197) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [118]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln197', data/benchmarks/gsm/gsm_lpc.c:197) [119]  (0.708 ns)
	'store' operation 0 bit ('store_ln0') of constant 8 on local variable 'indvars_iv3' [139]  (0.387 ns)

 <State 9>: 1.366ns
The critical path consists of the following:
	'load' operation 16 bit ('ACF_load_1', data/benchmarks/gsm/gsm_lpc.c:199) on array 'ACF', data/benchmarks/gsm/gsm_lpc.c:167 [127]  (0.683 ns)
	'store' operation 0 bit ('store_ln199', data/benchmarks/gsm/gsm_lpc.c:199) of variable 'ACF_load_1', data/benchmarks/gsm/gsm_lpc.c:199 on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [129]  (0.683 ns)

 <State 10>: 0.708ns
The critical path consists of the following:
	'load' operation 4 bit ('n', data/benchmarks/gsm/gsm_lpc.c:204) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [146]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln204', data/benchmarks/gsm/gsm_lpc.c:204) [147]  (0.708 ns)

 <State 11>: 2.147ns
The critical path consists of the following:
	'load' operation 16 bit ('temp', data/benchmarks/gsm/gsm_lpc.c:206) on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [154]  (0.683 ns)
	'icmp' operation 1 bit ('icmp_ln67', data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207) [159]  (0.785 ns)
	'select' operation 15 bit ('select_ln67', data/benchmarks/gsm/gsm_add.c:67->data/benchmarks/gsm/gsm_lpc.c:207) [161]  (0.292 ns)
	blocking operation 0.387 ns on control path)

 <State 12>: 2.640ns
The critical path consists of the following:
	'load' operation 16 bit ('a', data/benchmarks/gsm/gsm_lpc.c:208) on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [166]  (0.683 ns)
	'icmp' operation 1 bit ('icmp_ln208', data/benchmarks/gsm/gsm_lpc.c:208) [167]  (0.785 ns)
	'call' operation 16 bit ('tmp', data/benchmarks/gsm/gsm_lpc.c:217) to 'gsm_div' [170]  (1.172 ns)
	blocking operation 4.44089e-16 ns on control path)

 <State 13>: 3.923ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp', data/benchmarks/gsm/gsm_lpc.c:217) to 'gsm_div' [170]  (1.899 ns)
	'sub' operation 16 bit ('sub_ln220', data/benchmarks/gsm/gsm_lpc.c:220) [173]  (0.785 ns)
	'select' operation 16 bit ('b', data/benchmarks/gsm/gsm_lpc.c:219) [174]  (0.243 ns)
	'mul' operation 31 bit of DSP[185] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225) [184]  (0.996 ns)

 <State 14>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[185] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225) [184]  (0.996 ns)

 <State 15>: 0.645ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[185] ('mul_ln59', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225) [184]  (0.000 ns)
	'add' operation 31 bit of DSP[185] ('prod', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225) [185]  (0.645 ns)

 <State 16>: 3.390ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[185] ('prod', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:225) [185]  (0.645 ns)
	'select' operation 16 bit ('temp', data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:225) [187]  (0.243 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:226) [191]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226) [192]  (0.791 ns)
	'select' operation 16 bit ('select_ln40', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226) [195]  (0.000 ns)
	'select' operation 16 bit ('select_ln40_1', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226) [197]  (0.243 ns)
	'store' operation 0 bit ('store_ln226', data/benchmarks/gsm/gsm_lpc.c:226) of variable 'select_ln40_1', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:226 on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [198]  (0.683 ns)

 <State 17>: 1.391ns
The critical path consists of the following:
	'phi' operation 4 bit ('m', data/benchmarks/gsm/gsm_lpc.c:232) with incoming values : ('add_ln232', data/benchmarks/gsm/gsm_lpc.c:232) [201]  (0.000 ns)
	'add' operation 4 bit ('add_ln232', data/benchmarks/gsm/gsm_lpc.c:232) [219]  (0.708 ns)
	'getelementptr' operation 4 bit ('P_addr_3', data/benchmarks/gsm/gsm_lpc.c:232) [221]  (0.000 ns)
	'load' operation 16 bit ('a', data/benchmarks/gsm/gsm_lpc.c:232) on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [222]  (0.683 ns)

 <State 18>: 1.679ns
The critical path consists of the following:
	'load' operation 16 bit ('a', data/benchmarks/gsm/gsm_lpc.c:231) on array 'K', data/benchmarks/gsm/gsm_lpc.c:169 [210]  (0.683 ns)
	'mul' operation 31 bit of DSP[216] ('mul_ln59_1', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231) [215]  (0.996 ns)

 <State 19>: 0.996ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[216] ('mul_ln59_1', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231) [215]  (0.996 ns)

 <State 20>: 0.645ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[216] ('mul_ln59_1', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231) [215]  (0.000 ns)
	'add' operation 31 bit of DSP[216] ('prod', data/benchmarks/gsm/gsm_add.c:59->data/benchmarks/gsm/gsm_lpc.c:231) [216]  (0.645 ns)

 <State 21>: 3.530ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln55_2', data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:231) [211]  (0.785 ns)
	'and' operation 1 bit ('and_ln55_1', data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:231) [212]  (0.000 ns)
	'select' operation 16 bit ('temp', data/benchmarks/gsm/gsm_add.c:55->data/benchmarks/gsm/gsm_lpc.c:231) [218]  (0.243 ns)
	'add' operation 17 bit ('sum', data/benchmarks/gsm/gsm_add.c:39->data/benchmarks/gsm/gsm_lpc.c:232) [226]  (0.785 ns)
	'icmp' operation 1 bit ('icmp_ln40_2', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232) [227]  (0.791 ns)
	'select' operation 16 bit ('select_ln40_2', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232) [230]  (0.000 ns)
	'select' operation 16 bit ('select_ln40_3', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232) [232]  (0.243 ns)
	'store' operation 0 bit ('store_ln232', data/benchmarks/gsm/gsm_lpc.c:232) of variable 'select_ln40_3', data/benchmarks/gsm/gsm_add.c:40->data/benchmarks/gsm/gsm_lpc.c:232 on array 'P', data/benchmarks/gsm/gsm_lpc.c:168 [234]  (0.683 ns)

 <State 22>: 1.391ns
The critical path consists of the following:
	'load' operation 4 bit ('i_load_1', data/benchmarks/gsm/gsm_lpc.c:174) on local variable 'i', data/benchmarks/gsm/gsm_lpc.c:165 [292]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', data/benchmarks/gsm/gsm_lpc.c:174) [293]  (0.708 ns)
	'store' operation 0 bit ('store_ln176', data/benchmarks/gsm/gsm_lpc.c:176) of constant 0 on array 'LARc' [301]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
