# Reading pref.tcl
# do A2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/2402/MTRX3700/A2 {D:/2402/MTRX3700/A2/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:41 on Oct 10,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/2402/MTRX3700/A2" D:/2402/MTRX3700/A2/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 13:11:41 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/2402/MTRX3700/A2 {D:/2402/MTRX3700/A2/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:41 on Oct 10,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/2402/MTRX3700/A2" D:/2402/MTRX3700/A2/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 13:11:41 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/2402/MTRX3700/A2 {D:/2402/MTRX3700/A2/uart_comm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:41 on Oct 10,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/2402/MTRX3700/A2" D:/2402/MTRX3700/A2/uart_comm.sv 
# -- Compiling module uart_comm
# 
# Top level modules:
# 	uart_comm
# End time: 13:11:41 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/2402/MTRX3700/A2 {D:/2402/MTRX3700/A2/top_level_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:11:41 on Oct 10,2024
# vlog -reportprogress 300 -sv -work work "+incdir+D:/2402/MTRX3700/A2" D:/2402/MTRX3700/A2/top_level_tb.sv 
# -- Compiling module top_level_tb
# 
# Top level modules:
# 	top_level_tb
# End time: 13:11:41 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_level_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_level_tb 
# Start time: 13:11:41 on Oct 10,2024
# Loading sv_std.std
# Loading work.top_level_tb
# Loading work.top_level
# Loading work.uart_comm
# Loading work.uart_tx
# ** Error (suppressible): (vsim-8885) Illegal inout port connection for port 'GPIO' to reg type.
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/uut File: D:/2402/MTRX3700/A2/top_level_tb.sv Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'rst'. The port definition is at: D:/2402/MTRX3700/A2/uart_comm.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/uut/uart_inst File: D:/2402/MTRX3700/A2/top_level.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'neg_l'. The port definition is at: D:/2402/MTRX3700/A2/uart_comm.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/uut/uart_inst File: D:/2402/MTRX3700/A2/top_level.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'neg_r'. The port definition is at: D:/2402/MTRX3700/A2/uart_comm.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/uut/uart_inst File: D:/2402/MTRX3700/A2/top_level.sv Line: 15
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'valid'. The port definition is at: D:/2402/MTRX3700/A2/uart_comm.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_tb/uut/uart_inst File: D:/2402/MTRX3700/A2/top_level.sv Line: 15
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./A2_run_msim_rtl_verilog.do PAUSED at line 14
# End time: 13:29:41 on Oct 10,2024, Elapsed time: 0:18:00
# Errors: 1, Warnings: 4
