
---------- Begin Simulation Statistics ----------
final_tick                                27490587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    258                       # Simulator instruction rate (inst/s)
host_mem_usage                                8684028                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28031.50                       # Real time elapsed on the host
host_tick_rate                                 784488                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7225205                       # Number of instructions simulated
sim_ops                                       7427527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021990                       # Number of seconds simulated
sim_ticks                                 21990368125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.028399                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   37187                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                48277                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                466                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             47646                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5447                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1108                       # Number of indirect misses.
system.cpu.branchPred.lookups                   83477                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13704                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1004                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      511676                       # Number of instructions committed
system.cpu.committedOps                        548502                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.587997                       # CPI: cycles per instruction
system.cpu.discardedOps                         11275                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             368261                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84172                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            39948                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          694085                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386399                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      376                       # number of quiesce instructions executed
system.cpu.numCycles                          1324216                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       376                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  400021     72.93%     72.93% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1014      0.18%     73.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88767     16.18%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58700     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   548502                       # Class of committed instruction
system.cpu.quiesceCycles                     33860373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          630131                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131008                       # Transaction distribution
system.membus.trans_dist::ReadResp             131618                       # Transaction distribution
system.membus.trans_dist::WriteReq              65362                       # Transaction distribution
system.membus.trans_dist::WriteResp             65362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          205                       # Transaction distribution
system.membus.trans_dist::CleanEvict              250                       # Transaction distribution
system.membus.trans_dist::ReadExReq               157                       # Transaction distribution
system.membus.trans_dist::ReadExResp              157                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           281                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 394729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12381077                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            197333                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013506                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  197297     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      36      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              197333                       # Request fanout histogram
system.membus.reqLayer6.occupancy           488020675                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8257375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              760015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1564125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6963100                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          795604490                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1658500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2980214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3725267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745053                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2980214                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3725267                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3725267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3725267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7450535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335132                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335132                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       892930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1058360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8869                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14286852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16837645                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1664175000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1162495                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          846                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.04                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1404647642                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    918812000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8940642                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14901069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4470321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5960428                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34272459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5960428                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4470321                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10430749                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8940642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14901069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10430749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10430749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44703208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4470321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10430749                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14901069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4470321                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537037                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6007357                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4470321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14901069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1537037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20908427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360450                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       384606                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       591196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       227282                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       227282    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       227282                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    520967300                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    714707000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007160942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14901069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47683422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2069745433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44703208                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44765599                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89468807                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051864150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59666668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47683422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159214240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20512772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4239361                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23841711                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    748033862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157951335                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2980214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    932807122                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417229941                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    429150979                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    846380920                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23841711                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1165263803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    587102313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2980214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1779188042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          354                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       957510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72759                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1030269                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       957510                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       957510                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       957510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72759                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1030269                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8060932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8384680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3961664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       125953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          205                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11983246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    366566487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1201981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381288751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         596625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14901069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157951335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5960428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180154510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         596625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26884316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    524517822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5960428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1537037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1201981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            561443261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379369000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239179                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65470                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61901                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61901                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4542830255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7977852755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34715.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60965.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       190                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57582                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131017                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61901                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    534                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    920.893931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.012409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.803808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          395      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          423      3.16%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          222      1.66%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          172      1.28%      9.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          513      3.83%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          155      1.16%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          143      1.07%     15.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          243      1.81%     16.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11131     83.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     475.872727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1209.259073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           220     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      1.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22      8.00%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.45%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.36%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.55%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.91%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.36%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.120000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.089396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    394.288674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            196     71.27%     71.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      2.91%     74.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.45%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.73%     76.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.73%     77.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.09%     78.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.73%     78.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.09%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.36%     80.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.36%     80.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.36%     81.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.73%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           50     18.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8374912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8384680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3961664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       380.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21990428750                       # Total gap between requests
system.mem_ctrls.avgGap                     113986.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8050756                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14528                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11983246.415071098134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 366103739.338833808899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537036.570187021280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1193249.692358208355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 660652.878451983677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14901069.328961040825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157907679.410437345505                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5960427.731584415771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745053.466448051971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       125953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          205                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    353877510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7550527815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     54931510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18515920                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15809631250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32136488130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 346047471730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3308461665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23941264000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85809.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59947.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103644.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44832.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  77120152.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6276657.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6376169.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1615459.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93520562.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6614362.125000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4615304.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        238043456.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           86058879                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210532360.499983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     93069527.062486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     351712811.100003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       990646700.437523                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.049119                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18420826695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2382970805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 752                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     56284271.609043                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    255259133.328135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          376    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       379500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6327701375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21162886125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       171360                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           171360                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       171360                       # number of overall hits
system.cpu.icache.overall_hits::total          171360                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14311875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14311875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14311875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14311875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       171689                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171689                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171689                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171689                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001916                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001916                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001916                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001916                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43501.139818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43501.139818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43501.139818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43501.139818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13791375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13791375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13791375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13791375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001916                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001916                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41919.072948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41919.072948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41919.072948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41919.072948                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       171360                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          171360                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14311875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14311875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171689                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43501.139818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43501.139818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13791375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13791375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41919.072948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41919.072948                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.792109                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              528361                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4002.734848                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.792109                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            343707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           343707                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       143992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           143992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       143992                       # number of overall hits
system.cpu.dcache.overall_hits::total          143992                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          573                       # number of overall misses
system.cpu.dcache.overall_misses::total           573                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44509125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44509125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44509125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44509125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       144565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       144565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       144565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       144565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003964                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003964                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003964                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77677.356021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77677.356021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77677.356021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77677.356021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          205                       # number of writebacks
system.cpu.dcache.writebacks::total               205                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33049000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33049000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33049000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8717375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8717375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75454.337900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75454.337900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75454.337900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75454.337900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2143.441111                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2143.441111                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    323                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           282                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21019625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21019625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74537.677305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74537.677305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20528375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20528375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8717375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8717375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73054.715302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73054.715302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.089776                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.089776                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80719.931271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80719.931271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12520625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12520625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79749.203822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79749.203822                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.439442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              138495                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            428.777090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.439442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            578698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           578698                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27490587500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27490673125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    258                       # Simulator instruction rate (inst/s)
host_mem_usage                                8684028                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28031.67                       # Real time elapsed on the host
host_tick_rate                                 784486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7225214                       # Number of instructions simulated
sim_ops                                       7427542                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021990                       # Number of seconds simulated
sim_ticks                                 21990453750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.026159                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   37189                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                48281                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                467                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4297                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             47646                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5447                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1108                       # Number of indirect misses.
system.cpu.branchPred.lookups                   83483                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13706                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1004                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      511685                       # Number of instructions committed
system.cpu.committedOps                        548517                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.588219                       # CPI: cycles per instruction
system.cpu.discardedOps                         11282                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             368278                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             84172                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            39951                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          694178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.386366                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      376                       # number of quiesce instructions executed
system.cpu.numCycles                          1324353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       376                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  400029     72.93%     72.93% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1014      0.18%     73.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.11% # Class of committed instruction
system.cpu.op_class_0::MemRead                  88773     16.18%     89.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58700     10.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   548517                       # Class of committed instruction
system.cpu.quiesceCycles                     33860373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          630175                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131008                       # Transaction distribution
system.membus.trans_dist::ReadResp             131619                       # Transaction distribution
system.membus.trans_dist::WriteReq              65362                       # Transaction distribution
system.membus.trans_dist::WriteResp             65362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          206                       # Transaction distribution
system.membus.trans_dist::CleanEvict              250                       # Transaction distribution
system.membus.trans_dist::ReadExReq               157                       # Transaction distribution
system.membus.trans_dist::ReadExResp              157                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           282                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1604                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       384606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 394732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        21056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53357                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12381205                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            197334                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013506                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  197298     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      36      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              197334                       # Request fanout histogram
system.membus.reqLayer6.occupancy           488027675                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8257375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              760015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1564125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6968850                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          795604490                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1658500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2980202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3725253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745051                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2980202                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3725253                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3725253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3725253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7450506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       194048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335132                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335132                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6530                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       892930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1058360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8869                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14286852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     16837645                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1664175000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1162495                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          846                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.04                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1404647642                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    918812000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8940607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14901011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4470303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5960405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34272326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5960405                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4470303                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10430708                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8940607                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14901011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10430708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10430708                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44703034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4470303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10430708                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14901011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4470303                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1537031                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6007334                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4470303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14901011                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1537031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20908345                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        61696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        61696                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18488                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360450                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       384606                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       591196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12306792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       227282                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       227282    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       227282                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    520967300                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    714707000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2007153127                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14901011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47683236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2069737374                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44703034                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44765425                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89468459                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051856161                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59666436                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47683236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2159205833                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20512772                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4239361                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23841618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    748030950                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    157950720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2980202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    932803490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417228317                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    429149308                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    846377624                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23841618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1165259266                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    587100027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2980202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1779181114                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        21056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22656                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        21056                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          354                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       957506                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72759                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1030265                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       957506                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       957506                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       957506                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72759                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1030265                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8060932                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8384744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3961728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       125953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61902                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     11983200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    366565060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1537031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1204886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381290177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         599533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14901011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    157950720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5960405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180156719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         599533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     26884211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    524515780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5960405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1537031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1204886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            561446896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006379369000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239182                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65470                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61902                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61902                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    162                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4542830255                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7977879005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34715.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60965.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       190                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121794                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   57582                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131018                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61902                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  112259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    534                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    920.893931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   830.012409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.803808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          395      2.95%      2.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          423      3.16%      6.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          222      1.66%      7.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          172      1.28%      9.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          513      3.83%     12.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          155      1.16%     14.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          143      1.07%     15.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          243      1.81%     16.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11131     83.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     475.872727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1209.259073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           220     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      1.82%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           22      8.00%     89.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.45%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.36%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.55%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      2.91%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.36%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           275                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     225.120000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.089396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    394.288674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            196     71.27%     71.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             8      2.91%     74.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.45%     75.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.73%     76.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.73%     77.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      1.09%     78.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.73%     78.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      1.09%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.36%     80.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.36%     80.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.36%     81.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.73%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           50     18.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           275                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8374976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3962112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8384744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3961728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       380.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21990684375                       # Total gap between requests
system.mem_ctrls.avgGap                     113986.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8050756                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14528                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 11983199.755484808236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 366102313.827880859375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1537030.585373891983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1196155.399931208696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 660650.306044730940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14901011.308145472780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 157907064.559775173664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5960404.523258188739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745050.565407273592                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4124                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       125953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    353877510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7550527815                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     54931510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18542170                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15809631250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32136488130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 346047471730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3308461665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23941264000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85809.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59947.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    103644.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44787.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  76745782.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6276657.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6376169.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1615459.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93520562.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6614362.125000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4615304.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           238045275                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           86058879                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210532360.499983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     93071858.399986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     351712811.100003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       990650850.525023                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.049132                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18420826695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1189650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2383056430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 752                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     56284271.609043                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    255259133.328135                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          376    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       379500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6327787000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21162886125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       171372                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           171372                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       171372                       # number of overall hits
system.cpu.icache.overall_hits::total          171372                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          329                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          329                       # number of overall misses
system.cpu.icache.overall_misses::total           329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14311875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14311875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14311875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14311875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       171701                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171701                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171701                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171701                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001916                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001916                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001916                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001916                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43501.139818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43501.139818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43501.139818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43501.139818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          329                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          329                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13791375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13791375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13791375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13791375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001916                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001916                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41919.072948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41919.072948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41919.072948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41919.072948                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       171372                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          171372                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          329                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14311875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14311875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171701                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001916                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43501.139818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43501.139818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13791375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13791375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41919.072948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41919.072948                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.792122                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2158553                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3689.834188                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.792122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            343731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           343731                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       143996                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           143996                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       143996                       # number of overall hits
system.cpu.dcache.overall_hits::total          143996                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          574                       # number of overall misses
system.cpu.dcache.overall_misses::total           574                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44569125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44569125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44569125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44569125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       144570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       144570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       144570                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       144570                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77646.559233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77646.559233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77646.559233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77646.559233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          206                       # number of writebacks
system.cpu.dcache.writebacks::total               206                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          135                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4067                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33107625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33107625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33107625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33107625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8717375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8717375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75416.002278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75416.002278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75416.002278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75416.002278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2143.441111                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2143.441111                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    324                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21079625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21079625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74486.307420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74486.307420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          282                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          401                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20587000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20587000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8717375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8717375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73003.546099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73003.546099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21739.089776                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21739.089776                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23489500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80719.931271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80719.931271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3666                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12520625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12520625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79749.203822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79749.203822                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.439471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              279233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            338.054479                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.439471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            578719                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           578719                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27490673125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
