

================================================================
== Vitis HLS Report for 'run_single_head'
================================================================
* Date:           Wed Nov 26 16:40:47 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        run_single_head
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.733 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0"   --->   Operation 2 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:16]   --->   Operation 3 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i51 %ctx"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i51 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_idx"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18]   --->   Operation 10 'read' 'start_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18]   --->   Operation 11 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specreset_ln24 = specreset void @_ssdm_op_SpecReset, i1 %Q_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:24]   --->   Operation 12 'specreset' 'specreset_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specreset_ln26 = specreset void @_ssdm_op_SpecReset, i1 %K_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:26]   --->   Operation 13 'specreset' 'specreset_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specreset_ln28 = specreset void @_ssdm_op_SpecReset, i1 %V_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:28]   --->   Operation 14 'specreset' 'specreset_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln30 = specreset void @_ssdm_op_SpecReset, i1 %att_scores_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:30]   --->   Operation 15 'specreset' 'specreset_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specreset_ln32 = specreset void @_ssdm_op_SpecReset, i1 %val_scale_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:32]   --->   Operation 16 'specreset' 'specreset_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specreset_ln34 = specreset void @_ssdm_op_SpecReset, i1 %softmax_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:34]   --->   Operation 17 'specreset' 'specreset_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specreset_ln36 = specreset void @_ssdm_op_SpecReset, i1 %att_value_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:36]   --->   Operation 18 'specreset' 'specreset_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_read = read i51 @_ssdm_op_Read.ap_auto.i51P0A, i51 %ctx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 19 'read' 'ctx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i51 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:42]   --->   Operation 20 'trunc' 'trunc_ln42' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i51 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 21 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%icmp_ln46 = icmp_eq  i32 %trunc_ln46, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 22 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Q_started_load = load i1 %Q_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 23 'load' 'Q_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%K_started_load = load i1 %K_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 24 'load' 'K_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%V_started_load = load i1 %V_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 25 'load' 'V_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%att_scores_started_load = load i1 %att_scores_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 26 'load' 'att_scores_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%val_scale_started_load = load i1 %val_scale_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 27 'load' 'val_scale_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%softmax_started_load = load i1 %softmax_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 28 'load' 'softmax_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%att_value_started_load = load i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 29 'load' 'att_value_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 30 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.36ns)   --->   "%select_ln46 = select i1 %icmp_ln46, i42 %trunc_ln42, i42 %zext_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 31 'select' 'select_ln46' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 32 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.28ns)   --->   "%xor_ln46 = xor i1 %icmp_ln46, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 33 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%and_ln46 = and i1 %Q_started_load, i1 %icmp_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 34 'and' 'and_ln46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.28ns)   --->   "%and_ln46_1 = and i1 %K_started_load, i1 %icmp_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 35 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%and_ln46_2 = and i1 %V_started_load, i1 %icmp_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 36 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.28ns)   --->   "%and_ln46_3 = and i1 %att_scores_started_load, i1 %icmp_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 37 'and' 'and_ln46_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%and_ln46_4 = and i1 %val_scale_started_load, i1 %icmp_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 38 'and' 'and_ln46_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%and_ln46_5 = and i1 %softmax_started_load, i1 %icmp_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 39 'and' 'and_ln46_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.28ns)   --->   "%and_ln46_6 = and i1 %att_value_started_load, i1 %icmp_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 40 'and' 'and_ln46_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i42.i32.i32, i42 %select_ln46, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 41 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%switch_ln62 = switch i8 %trunc_ln2, void %sw.epilog, i8 0, void %sw.bb, i8 1, void %sw.bb7, i8 2, void %sw.bb18, i8 3, void %sw.bb31, i8 4, void %sw.bb33, i8 5, void %sw.bb35, i8 6, void %sw.bb48, i8 7, void %sw.bb50, i8 8, void %sw.bb52, i8 9, void %sw.bb54, i8 10, void %sw.bb67, i8 11, void %sw.bb80, i8 12, void %sw.bb93, i8 13, void %sw.bb106" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 42 'switch' 'switch_ln62' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 43 'partselect' 'tmp_s' <Predicate = (trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 44 'trunc' 'trunc_ln168' <Predicate = (trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_s, i8 14, i32 %trunc_ln168" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 45 'bitconcatenate' 'or_ln5' <Predicate = (trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i42 %or_ln5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 46 'zext' 'zext_ln169' <Predicate = (trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%br_ln169 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 47 'br' 'br_ln169' <Predicate = (trunc_ln2 == 13)> <Delay = 0.79>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 48 'bitselect' 'tmp_12' <Predicate = (trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln158)   --->   "%xor_ln158 = xor i1 %tmp_12, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 49 'xor' 'xor_ln158' <Predicate = (trunc_ln2 == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln158 = or i1 %and_ln46_6, i1 %xor_ln158" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 50 'or' 'or_ln158' <Predicate = (trunc_ln2 == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %or_ln158, void %if.then96, void %if.else99" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 51 'br' 'br_ln158' <Predicate = (trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i1.i42, i1 1, i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:160]   --->   Operation 52 'bitconcatenate' 'or_ln11' <Predicate = (trunc_ln2 == 12 & !or_ln158)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i43 %or_ln11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 53 'sext' 'sext_ln162' <Predicate = (trunc_ln2 == 12 & !or_ln158)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%br_ln162 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 54 'br' 'br_ln162' <Predicate = (trunc_ln2 == 12 & !or_ln158)> <Delay = 0.79>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 55 'bitselect' 'tmp_26' <Predicate = (trunc_ln2 == 12 & or_ln158)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%br_ln162 = br i1 %tmp_26, void %sw.epilog, void %land.lhs.true101" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 56 'br' 'br_ln162' <Predicate = (trunc_ln2 == 12 & or_ln158)> <Delay = 0.79>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%br_ln162 = br i1 %and_ln46_6, void %sw.epilog, void %if.then102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162]   --->   Operation 57 'br' 'br_ln162' <Predicate = (trunc_ln2 == 12 & or_ln158 & tmp_26)> <Delay = 0.79>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 58 'partselect' 'tmp_23' <Predicate = (trunc_ln2 == 12 & or_ln158 & and_ln46_6 & tmp_26)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln163 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 59 'trunc' 'trunc_ln163' <Predicate = (trunc_ln2 == 12 & or_ln158 & and_ln46_6 & tmp_26)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_23, i8 13, i32 %trunc_ln163" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:163]   --->   Operation 60 'bitconcatenate' 'or_ln18' <Predicate = (trunc_ln2 == 12 & or_ln158 & and_ln46_6 & tmp_26)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i42 %or_ln18" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165]   --->   Operation 61 'zext' 'zext_ln165' <Predicate = (trunc_ln2 == 12 & or_ln158 & and_ln46_6 & tmp_26)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.79ns)   --->   "%br_ln165 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165]   --->   Operation 62 'br' 'br_ln165' <Predicate = (trunc_ln2 == 12 & or_ln158 & and_ln46_6 & tmp_26)> <Delay = 0.79>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 63 'bitselect' 'tmp_11' <Predicate = (trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln148)   --->   "%xor_ln148 = xor i1 %tmp_11, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 64 'xor' 'xor_ln148' <Predicate = (trunc_ln2 == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln148 = or i1 %and_ln46_5, i1 %xor_ln148" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 65 'or' 'or_ln148' <Predicate = (trunc_ln2 == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %or_ln148, void %if.then83, void %if.else86" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:148]   --->   Operation 66 'br' 'br_ln148' <Predicate = (trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i3.i42, i3 5, i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:150]   --->   Operation 67 'bitconcatenate' 'or_ln10' <Predicate = (trunc_ln2 == 11 & !or_ln148)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i45 %or_ln10" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 68 'sext' 'sext_ln152' <Predicate = (trunc_ln2 == 11 & !or_ln148)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.79ns)   --->   "%br_ln152 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 69 'br' 'br_ln152' <Predicate = (trunc_ln2 == 11 & !or_ln148)> <Delay = 0.79>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 70 'bitselect' 'tmp_24' <Predicate = (trunc_ln2 == 11 & or_ln148)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.79ns)   --->   "%br_ln152 = br i1 %tmp_24, void %sw.epilog, void %land.lhs.true88" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 71 'br' 'br_ln152' <Predicate = (trunc_ln2 == 11 & or_ln148)> <Delay = 0.79>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%br_ln152 = br i1 %and_ln46_5, void %sw.epilog, void %if.then89" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152]   --->   Operation 72 'br' 'br_ln152' <Predicate = (trunc_ln2 == 11 & or_ln148 & tmp_24)> <Delay = 0.79>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 73 'partselect' 'tmp_21' <Predicate = (trunc_ln2 == 11 & or_ln148 & and_ln46_5 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 74 'trunc' 'trunc_ln153' <Predicate = (trunc_ln2 == 11 & or_ln148 & and_ln46_5 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_21, i8 12, i32 %trunc_ln153" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 75 'bitconcatenate' 'or_ln17' <Predicate = (trunc_ln2 == 11 & or_ln148 & and_ln46_5 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i42 %or_ln17" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:155]   --->   Operation 76 'zext' 'zext_ln155' <Predicate = (trunc_ln2 == 11 & or_ln148 & and_ln46_5 & tmp_24)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.79ns)   --->   "%br_ln155 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:155]   --->   Operation 77 'br' 'br_ln155' <Predicate = (trunc_ln2 == 11 & or_ln148 & and_ln46_5 & tmp_24)> <Delay = 0.79>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 78 'bitselect' 'tmp_9' <Predicate = (trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node or_ln138)   --->   "%xor_ln138 = xor i1 %tmp_9, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 79 'xor' 'xor_ln138' <Predicate = (trunc_ln2 == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln138 = or i1 %and_ln46_4, i1 %xor_ln138" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 80 'or' 'or_ln138' <Predicate = (trunc_ln2 == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %or_ln138, void %if.then70, void %if.else73" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:138]   --->   Operation 81 'br' 'br_ln138' <Predicate = (trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i4.i42, i4 11, i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:140]   --->   Operation 82 'bitconcatenate' 'or_ln8' <Predicate = (trunc_ln2 == 10 & !or_ln138)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.79ns)   --->   "%br_ln142 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 83 'br' 'br_ln142' <Predicate = (trunc_ln2 == 10 & !or_ln138)> <Delay = 0.79>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 84 'bitselect' 'tmp_22' <Predicate = (trunc_ln2 == 10 & or_ln138)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.79ns)   --->   "%br_ln142 = br i1 %tmp_22, void %sw.epilog, void %land.lhs.true75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 85 'br' 'br_ln142' <Predicate = (trunc_ln2 == 10 & or_ln138)> <Delay = 0.79>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%br_ln142 = br i1 %and_ln46_4, void %sw.epilog, void %if.then76" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 86 'br' 'br_ln142' <Predicate = (trunc_ln2 == 10 & or_ln138 & tmp_22)> <Delay = 0.79>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 87 'partselect' 'tmp_19' <Predicate = (trunc_ln2 == 10 & or_ln138 & and_ln46_4 & tmp_22)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 88 'trunc' 'trunc_ln143' <Predicate = (trunc_ln2 == 10 & or_ln138 & and_ln46_4 & tmp_22)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_19, i8 11, i32 %trunc_ln143" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 89 'bitconcatenate' 'or_ln16' <Predicate = (trunc_ln2 == 10 & or_ln138 & and_ln46_4 & tmp_22)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i42 %or_ln16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145]   --->   Operation 90 'zext' 'zext_ln145' <Predicate = (trunc_ln2 == 10 & or_ln138 & and_ln46_4 & tmp_22)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.79ns)   --->   "%br_ln145 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145]   --->   Operation 91 'br' 'br_ln145' <Predicate = (trunc_ln2 == 10 & or_ln138 & and_ln46_4 & tmp_22)> <Delay = 0.79>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln128)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 92 'bitselect' 'tmp_7' <Predicate = (trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln128)   --->   "%xor_ln128 = xor i1 %tmp_7, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 93 'xor' 'xor_ln128' <Predicate = (trunc_ln2 == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln128 = or i1 %and_ln46_3, i1 %xor_ln128" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 94 'or' 'or_ln128' <Predicate = (trunc_ln2 == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %or_ln128, void %if.then57, void %if.else60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:128]   --->   Operation 95 'br' 'br_ln128' <Predicate = (trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i4.i42, i4 9, i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:130]   --->   Operation 96 'bitconcatenate' 'or_ln6' <Predicate = (trunc_ln2 == 9 & !or_ln128)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%br_ln132 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 97 'br' 'br_ln132' <Predicate = (trunc_ln2 == 9 & !or_ln128)> <Delay = 0.79>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 98 'bitselect' 'tmp_20' <Predicate = (trunc_ln2 == 9 & or_ln128)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.79ns)   --->   "%br_ln132 = br i1 %tmp_20, void %sw.epilog, void %land.lhs.true62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 99 'br' 'br_ln132' <Predicate = (trunc_ln2 == 9 & or_ln128)> <Delay = 0.79>
ST_1 : Operation 100 [1/1] (0.79ns)   --->   "%br_ln132 = br i1 %and_ln46_3, void %sw.epilog, void %if.then63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:132]   --->   Operation 100 'br' 'br_ln132' <Predicate = (trunc_ln2 == 9 & or_ln128 & tmp_20)> <Delay = 0.79>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 101 'partselect' 'tmp_17' <Predicate = (trunc_ln2 == 9 & or_ln128 & and_ln46_3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 102 'trunc' 'trunc_ln133' <Predicate = (trunc_ln2 == 9 & or_ln128 & and_ln46_3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_17, i8 10, i32 %trunc_ln133" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 103 'bitconcatenate' 'or_ln15' <Predicate = (trunc_ln2 == 9 & or_ln128 & and_ln46_3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i42 %or_ln15" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135]   --->   Operation 104 'zext' 'zext_ln135' <Predicate = (trunc_ln2 == 9 & or_ln128 & and_ln46_3 & tmp_20)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.79ns)   --->   "%br_ln135 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135]   --->   Operation 105 'br' 'br_ln135' <Predicate = (trunc_ln2 == 9 & or_ln128 & and_ln46_3 & tmp_20)> <Delay = 0.79>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 106 'partselect' 'tmp_8' <Predicate = (trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 107 'trunc' 'trunc_ln125' <Predicate = (trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_8, i8 9, i32 %trunc_ln125" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 108 'bitconcatenate' 'or_ln4' <Predicate = (trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i42 %or_ln4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 109 'zext' 'zext_ln126' <Predicate = (trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.79ns)   --->   "%br_ln126 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 110 'br' 'br_ln126' <Predicate = (trunc_ln2 == 8)> <Delay = 0.79>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 111 'partselect' 'tmp_6' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 112 'trunc' 'trunc_ln122' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_6, i8 8, i32 %trunc_ln122" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 113 'bitconcatenate' 'or_ln3' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i42 %or_ln3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123]   --->   Operation 114 'zext' 'zext_ln123' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.79ns)   --->   "%br_ln123 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123]   --->   Operation 115 'br' 'br_ln123' <Predicate = (trunc_ln2 == 7)> <Delay = 0.79>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 116 'partselect' 'tmp_4' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 117 'trunc' 'trunc_ln119' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_4, i8 7, i32 %trunc_ln119" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 118 'bitconcatenate' 'or_ln2' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i42 %or_ln2" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:120]   --->   Operation 119 'zext' 'zext_ln120' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.79ns)   --->   "%br_ln120 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:120]   --->   Operation 120 'br' 'br_ln120' <Predicate = (trunc_ln2 == 6)> <Delay = 0.79>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 121 'bitselect' 'tmp_5' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %tmp_5, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 122 'xor' 'xor_ln108' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %and_ln46_2, i1 %xor_ln108" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 123 'or' 'or_ln108' <Predicate = (trunc_ln2 == 5)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %or_ln108, void %if.then38, void %if.else41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 124 'br' 'br_ln108' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i1.i42, i1 1, i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:110]   --->   Operation 125 'bitconcatenate' 'or_ln9' <Predicate = (trunc_ln2 == 5 & !or_ln108)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i43 %or_ln9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 126 'sext' 'sext_ln112' <Predicate = (trunc_ln2 == 5 & !or_ln108)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i45 %sext_ln112" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 127 'zext' 'zext_ln112' <Predicate = (trunc_ln2 == 5 & !or_ln108)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.79ns)   --->   "%br_ln112 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 128 'br' 'br_ln112' <Predicate = (trunc_ln2 == 5 & !or_ln108)> <Delay = 0.79>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:113]   --->   Operation 129 'bitselect' 'tmp_18' <Predicate = (trunc_ln2 == 5 & or_ln108)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.79ns)   --->   "%br_ln113 = br i1 %tmp_18, void %sw.epilog, void %land.lhs.true43" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:113]   --->   Operation 130 'br' 'br_ln113' <Predicate = (trunc_ln2 == 5 & or_ln108)> <Delay = 0.79>
ST_1 : Operation 131 [1/1] (0.79ns)   --->   "%br_ln113 = br i1 %and_ln46_2, void %sw.epilog, void %if.then44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:113]   --->   Operation 131 'br' 'br_ln113' <Predicate = (trunc_ln2 == 5 & or_ln108 & tmp_18)> <Delay = 0.79>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 132 'partselect' 'tmp_15' <Predicate = (trunc_ln2 == 5 & or_ln108 & and_ln46_2 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 133 'trunc' 'trunc_ln114' <Predicate = (trunc_ln2 == 5 & or_ln108 & and_ln46_2 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_15, i8 6, i32 %trunc_ln114" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:114]   --->   Operation 134 'bitconcatenate' 'or_ln14' <Predicate = (trunc_ln2 == 5 & or_ln108 & and_ln46_2 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i42 %or_ln14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:116]   --->   Operation 135 'zext' 'zext_ln116' <Predicate = (trunc_ln2 == 5 & or_ln108 & and_ln46_2 & tmp_18)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.79ns)   --->   "%br_ln116 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:116]   --->   Operation 136 'br' 'br_ln116' <Predicate = (trunc_ln2 == 5 & or_ln108 & and_ln46_2 & tmp_18)> <Delay = 0.79>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 137 'partselect' 'tmp_2' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 138 'trunc' 'trunc_ln105' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_2, i8 5, i32 %trunc_ln105" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:105]   --->   Operation 139 'bitconcatenate' 'or_ln1' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i42 %or_ln1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106]   --->   Operation 140 'zext' 'zext_ln106' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.79ns)   --->   "%br_ln106 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106]   --->   Operation 141 'br' 'br_ln106' <Predicate = (trunc_ln2 == 4)> <Delay = 0.79>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 142 'partselect' 'tmp' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 143 'trunc' 'trunc_ln102' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp, i8 4, i32 %trunc_ln102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:102]   --->   Operation 144 'bitconcatenate' 'or_ln' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i42 %or_ln" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 145 'zext' 'zext_ln103' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.79ns)   --->   "%br_ln103 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 146 'br' 'br_ln103' <Predicate = (trunc_ln2 == 3)> <Delay = 0.79>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln91)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 147 'bitselect' 'tmp_3' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln91)   --->   "%xor_ln91 = xor i1 %tmp_3, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 148 'xor' 'xor_ln91' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln91 = or i1 %and_ln46_1, i1 %xor_ln91" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 149 'or' 'or_ln91' <Predicate = (trunc_ln2 == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %or_ln91, void %if.then21, void %if.else24" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 150 'br' 'br_ln91' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln95_cast = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i3.i42, i3 5, i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:95]   --->   Operation 151 'bitconcatenate' 'zext_ln95_cast' <Predicate = (trunc_ln2 == 2 & !or_ln91)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i45 %zext_ln95_cast" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:95]   --->   Operation 152 'zext' 'zext_ln95' <Predicate = (trunc_ln2 == 2 & !or_ln91)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.79ns)   --->   "%br_ln95 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:95]   --->   Operation 153 'br' 'br_ln95' <Predicate = (trunc_ln2 == 2 & !or_ln91)> <Delay = 0.79>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 154 'bitselect' 'tmp_16' <Predicate = (trunc_ln2 == 2 & or_ln91)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.79ns)   --->   "%br_ln96 = br i1 %tmp_16, void %sw.epilog, void %land.lhs.true26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 155 'br' 'br_ln96' <Predicate = (trunc_ln2 == 2 & or_ln91)> <Delay = 0.79>
ST_1 : Operation 156 [1/1] (0.79ns)   --->   "%br_ln96 = br i1 %and_ln46_1, void %sw.epilog, void %if.then27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 156 'br' 'br_ln96' <Predicate = (trunc_ln2 == 2 & or_ln91 & tmp_16)> <Delay = 0.79>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 157 'partselect' 'tmp_13' <Predicate = (trunc_ln2 == 2 & or_ln91 & and_ln46_1 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 158 'trunc' 'trunc_ln97' <Predicate = (trunc_ln2 == 2 & or_ln91 & and_ln46_1 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_13, i8 3, i32 %trunc_ln97" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 159 'bitconcatenate' 'or_ln13' <Predicate = (trunc_ln2 == 2 & or_ln91 & and_ln46_1 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i42 %or_ln13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:99]   --->   Operation 160 'zext' 'zext_ln99' <Predicate = (trunc_ln2 == 2 & or_ln91 & and_ln46_1 & tmp_16)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.79ns)   --->   "%br_ln99 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:99]   --->   Operation 161 'br' 'br_ln99' <Predicate = (trunc_ln2 == 2 & or_ln91 & and_ln46_1 & tmp_16)> <Delay = 0.79>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 162 'bitselect' 'tmp_1' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln80)   --->   "%xor_ln80 = xor i1 %tmp_1, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 163 'xor' 'xor_ln80' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln80 = or i1 %and_ln46, i1 %xor_ln80" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 164 'or' 'or_ln80' <Predicate = (trunc_ln2 == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %or_ln80, void %if.then9, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:80]   --->   Operation 165 'br' 'br_ln80' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i1.i42, i1 1, i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:82]   --->   Operation 166 'bitconcatenate' 'or_ln7' <Predicate = (trunc_ln2 == 1 & !or_ln80)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i43 %or_ln7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:84]   --->   Operation 167 'sext' 'sext_ln84' <Predicate = (trunc_ln2 == 1 & !or_ln80)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i44 %sext_ln84" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:84]   --->   Operation 168 'zext' 'zext_ln84' <Predicate = (trunc_ln2 == 1 & !or_ln80)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.79ns)   --->   "%br_ln84 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:84]   --->   Operation 169 'br' 'br_ln84' <Predicate = (trunc_ln2 == 1 & !or_ln80)> <Delay = 0.79>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %select_ln46, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:85]   --->   Operation 170 'bitselect' 'tmp_14' <Predicate = (trunc_ln2 == 1 & or_ln80)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.79ns)   --->   "%br_ln85 = br i1 %tmp_14, void %sw.epilog, void %land.lhs.true13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:85]   --->   Operation 171 'br' 'br_ln85' <Predicate = (trunc_ln2 == 1 & or_ln80)> <Delay = 0.79>
ST_1 : Operation 172 [1/1] (0.79ns)   --->   "%br_ln85 = br i1 %and_ln46, void %sw.epilog, void %if.then14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:85]   --->   Operation 172 'br' 'br_ln85' <Predicate = (trunc_ln2 == 1 & or_ln80 & tmp_14)> <Delay = 0.79>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i42.i32.i32, i42 %select_ln46, i32 40, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 173 'partselect' 'tmp_10' <Predicate = (trunc_ln2 == 1 & or_ln80 & and_ln46 & tmp_14)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 174 'trunc' 'trunc_ln86' <Predicate = (trunc_ln2 == 1 & or_ln80 & and_ln46 & tmp_14)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i2.i8.i32, i2 %tmp_10, i8 2, i32 %trunc_ln86" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:86]   --->   Operation 175 'bitconcatenate' 'or_ln12' <Predicate = (trunc_ln2 == 1 & or_ln80 & and_ln46 & tmp_14)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i42 %or_ln12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88]   --->   Operation 176 'zext' 'zext_ln88' <Predicate = (trunc_ln2 == 1 & or_ln80 & and_ln46 & tmp_14)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.79ns)   --->   "%br_ln88 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88]   --->   Operation 177 'br' 'br_ln88' <Predicate = (trunc_ln2 == 1 & or_ln80 & and_ln46 & tmp_14)> <Delay = 0.79>
ST_1 : Operation 178 [1/1] (0.79ns)   --->   "%br_ln64 = br i1 %start_r_read, void %sw.epilog, void %if.then3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:64]   --->   Operation 178 'br' 'br_ln64' <Predicate = (trunc_ln2 == 0)> <Delay = 0.79>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i42 %select_ln46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:76]   --->   Operation 179 'trunc' 'trunc_ln76' <Predicate = (trunc_ln2 == 0 & start_r_read)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln77_cast = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 1, i32 %trunc_ln76" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:77]   --->   Operation 180 'bitconcatenate' 'zext_ln77_cast' <Predicate = (trunc_ln2 == 0 & start_r_read)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i33 %zext_ln77_cast" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:77]   --->   Operation 181 'zext' 'zext_ln77' <Predicate = (trunc_ln2 == 0 & start_r_read)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.79ns)   --->   "%br_ln77 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:77]   --->   Operation 182 'br' 'br_ln77' <Predicate = (trunc_ln2 == 0 & start_r_read)> <Delay = 0.79>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%ctx_new_1 = phi i46 %zext_ln46_1, void %entry, i46 %zext_ln169, void %sw.bb106, i46 %zext_ln165, void %if.then102, i46 %zext_ln46_1, void %land.lhs.true101, i46 %zext_ln46_1, void %if.else99, i46 %sext_ln162, void %if.then96, i46 %zext_ln155, void %if.then89, i46 %zext_ln46_1, void %land.lhs.true88, i46 %zext_ln46_1, void %if.else86, i46 %sext_ln152, void %if.then83, i46 %zext_ln145, void %if.then76, i46 %zext_ln46_1, void %land.lhs.true75, i46 %zext_ln46_1, void %if.else73, i46 %or_ln8, void %if.then70, i46 %zext_ln135, void %if.then63, i46 %zext_ln46_1, void %land.lhs.true62, i46 %zext_ln46_1, void %if.else60, i46 %or_ln6, void %if.then57, i46 %zext_ln126, void %sw.bb52, i46 %zext_ln123, void %sw.bb50, i46 %zext_ln120, void %sw.bb48, i46 %zext_ln116, void %if.then44, i46 %zext_ln46_1, void %land.lhs.true43, i46 %zext_ln46_1, void %if.else41, i46 %zext_ln112, void %if.then38, i46 %zext_ln106, void %sw.bb33, i46 %zext_ln103, void %sw.bb31, i46 %zext_ln99, void %if.then27, i46 %zext_ln46_1, void %land.lhs.true26, i46 %zext_ln46_1, void %if.else24, i46 %zext_ln95, void %if.then21, i46 %zext_ln88, void %if.then14, i46 %zext_ln46_1, void %land.lhs.true13, i46 %zext_ln46_1, void %if.else, i46 %zext_ln84, void %if.then9, i46 %zext_ln77, void %if.then3, i46 %zext_ln46_1, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 183 'phi' 'ctx_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%Q_started_flag_1 = phi i1 %xor_ln46, void %entry, i1 %xor_ln46, void %sw.bb106, i1 %xor_ln46, void %if.then102, i1 %xor_ln46, void %land.lhs.true101, i1 %xor_ln46, void %if.else99, i1 %xor_ln46, void %if.then96, i1 %xor_ln46, void %if.then89, i1 %xor_ln46, void %land.lhs.true88, i1 %xor_ln46, void %if.else86, i1 %xor_ln46, void %if.then83, i1 %xor_ln46, void %if.then76, i1 %xor_ln46, void %land.lhs.true75, i1 %xor_ln46, void %if.else73, i1 %xor_ln46, void %if.then70, i1 %xor_ln46, void %if.then63, i1 %xor_ln46, void %land.lhs.true62, i1 %xor_ln46, void %if.else60, i1 %xor_ln46, void %if.then57, i1 %xor_ln46, void %sw.bb52, i1 %xor_ln46, void %sw.bb50, i1 %xor_ln46, void %sw.bb48, i1 %xor_ln46, void %if.then44, i1 %xor_ln46, void %land.lhs.true43, i1 %xor_ln46, void %if.else41, i1 %xor_ln46, void %if.then38, i1 %xor_ln46, void %sw.bb33, i1 %xor_ln46, void %sw.bb31, i1 %xor_ln46, void %if.then27, i1 %xor_ln46, void %land.lhs.true26, i1 %xor_ln46, void %if.else24, i1 %xor_ln46, void %if.then21, i1 1, void %if.then14, i1 %xor_ln46, void %land.lhs.true13, i1 %xor_ln46, void %if.else, i1 1, void %if.then9, i1 1, void %if.then3, i1 %xor_ln46, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 184 'phi' 'Q_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%Q_started_new_1 = phi i1 0, void %entry, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 1, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 185 'phi' 'Q_started_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%K_started_flag_1 = phi i1 %xor_ln46, void %entry, i1 %xor_ln46, void %sw.bb106, i1 %xor_ln46, void %if.then102, i1 %xor_ln46, void %land.lhs.true101, i1 %xor_ln46, void %if.else99, i1 %xor_ln46, void %if.then96, i1 %xor_ln46, void %if.then89, i1 %xor_ln46, void %land.lhs.true88, i1 %xor_ln46, void %if.else86, i1 %xor_ln46, void %if.then83, i1 %xor_ln46, void %if.then76, i1 %xor_ln46, void %land.lhs.true75, i1 %xor_ln46, void %if.else73, i1 %xor_ln46, void %if.then70, i1 %xor_ln46, void %if.then63, i1 %xor_ln46, void %land.lhs.true62, i1 %xor_ln46, void %if.else60, i1 %xor_ln46, void %if.then57, i1 %xor_ln46, void %sw.bb52, i1 %xor_ln46, void %sw.bb50, i1 %xor_ln46, void %sw.bb48, i1 %xor_ln46, void %if.then44, i1 %xor_ln46, void %land.lhs.true43, i1 %xor_ln46, void %if.else41, i1 %xor_ln46, void %if.then38, i1 %xor_ln46, void %sw.bb33, i1 %xor_ln46, void %sw.bb31, i1 1, void %if.then27, i1 %xor_ln46, void %land.lhs.true26, i1 %xor_ln46, void %if.else24, i1 1, void %if.then21, i1 %xor_ln46, void %if.then14, i1 %xor_ln46, void %land.lhs.true13, i1 %xor_ln46, void %if.else, i1 %xor_ln46, void %if.then9, i1 1, void %if.then3, i1 %xor_ln46, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 186 'phi' 'K_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%K_started_new_1 = phi i1 0, void %entry, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 1, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 187 'phi' 'K_started_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%V_started_flag_1 = phi i1 %xor_ln46, void %entry, i1 %xor_ln46, void %sw.bb106, i1 %xor_ln46, void %if.then102, i1 %xor_ln46, void %land.lhs.true101, i1 %xor_ln46, void %if.else99, i1 %xor_ln46, void %if.then96, i1 %xor_ln46, void %if.then89, i1 %xor_ln46, void %land.lhs.true88, i1 %xor_ln46, void %if.else86, i1 %xor_ln46, void %if.then83, i1 %xor_ln46, void %if.then76, i1 %xor_ln46, void %land.lhs.true75, i1 %xor_ln46, void %if.else73, i1 %xor_ln46, void %if.then70, i1 %xor_ln46, void %if.then63, i1 %xor_ln46, void %land.lhs.true62, i1 %xor_ln46, void %if.else60, i1 %xor_ln46, void %if.then57, i1 %xor_ln46, void %sw.bb52, i1 %xor_ln46, void %sw.bb50, i1 %xor_ln46, void %sw.bb48, i1 1, void %if.then44, i1 %xor_ln46, void %land.lhs.true43, i1 %xor_ln46, void %if.else41, i1 1, void %if.then38, i1 %xor_ln46, void %sw.bb33, i1 %xor_ln46, void %sw.bb31, i1 %xor_ln46, void %if.then27, i1 %xor_ln46, void %land.lhs.true26, i1 %xor_ln46, void %if.else24, i1 %xor_ln46, void %if.then21, i1 %xor_ln46, void %if.then14, i1 %xor_ln46, void %land.lhs.true13, i1 %xor_ln46, void %if.else, i1 %xor_ln46, void %if.then9, i1 1, void %if.then3, i1 %xor_ln46, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 188 'phi' 'V_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%V_started_new_1 = phi i1 0, void %entry, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 1, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 189 'phi' 'V_started_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%att_scores_started_flag_1 = phi i1 %xor_ln46, void %entry, i1 %xor_ln46, void %sw.bb106, i1 %xor_ln46, void %if.then102, i1 %xor_ln46, void %land.lhs.true101, i1 %xor_ln46, void %if.else99, i1 %xor_ln46, void %if.then96, i1 %xor_ln46, void %if.then89, i1 %xor_ln46, void %land.lhs.true88, i1 %xor_ln46, void %if.else86, i1 %xor_ln46, void %if.then83, i1 %xor_ln46, void %if.then76, i1 %xor_ln46, void %land.lhs.true75, i1 %xor_ln46, void %if.else73, i1 %xor_ln46, void %if.then70, i1 1, void %if.then63, i1 %xor_ln46, void %land.lhs.true62, i1 %xor_ln46, void %if.else60, i1 1, void %if.then57, i1 %xor_ln46, void %sw.bb52, i1 %xor_ln46, void %sw.bb50, i1 %xor_ln46, void %sw.bb48, i1 %xor_ln46, void %if.then44, i1 %xor_ln46, void %land.lhs.true43, i1 %xor_ln46, void %if.else41, i1 %xor_ln46, void %if.then38, i1 %xor_ln46, void %sw.bb33, i1 %xor_ln46, void %sw.bb31, i1 %xor_ln46, void %if.then27, i1 %xor_ln46, void %land.lhs.true26, i1 %xor_ln46, void %if.else24, i1 %xor_ln46, void %if.then21, i1 %xor_ln46, void %if.then14, i1 %xor_ln46, void %land.lhs.true13, i1 %xor_ln46, void %if.else, i1 %xor_ln46, void %if.then9, i1 1, void %if.then3, i1 %xor_ln46, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 190 'phi' 'att_scores_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%att_scores_started_new_1 = phi i1 0, void %entry, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 1, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 191 'phi' 'att_scores_started_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%val_scale_started_flag_1 = phi i1 %xor_ln46, void %entry, i1 %xor_ln46, void %sw.bb106, i1 %xor_ln46, void %if.then102, i1 %xor_ln46, void %land.lhs.true101, i1 %xor_ln46, void %if.else99, i1 %xor_ln46, void %if.then96, i1 %xor_ln46, void %if.then89, i1 %xor_ln46, void %land.lhs.true88, i1 %xor_ln46, void %if.else86, i1 %xor_ln46, void %if.then83, i1 1, void %if.then76, i1 %xor_ln46, void %land.lhs.true75, i1 %xor_ln46, void %if.else73, i1 1, void %if.then70, i1 %xor_ln46, void %if.then63, i1 %xor_ln46, void %land.lhs.true62, i1 %xor_ln46, void %if.else60, i1 %xor_ln46, void %if.then57, i1 %xor_ln46, void %sw.bb52, i1 %xor_ln46, void %sw.bb50, i1 %xor_ln46, void %sw.bb48, i1 %xor_ln46, void %if.then44, i1 %xor_ln46, void %land.lhs.true43, i1 %xor_ln46, void %if.else41, i1 %xor_ln46, void %if.then38, i1 %xor_ln46, void %sw.bb33, i1 %xor_ln46, void %sw.bb31, i1 %xor_ln46, void %if.then27, i1 %xor_ln46, void %land.lhs.true26, i1 %xor_ln46, void %if.else24, i1 %xor_ln46, void %if.then21, i1 %xor_ln46, void %if.then14, i1 %xor_ln46, void %land.lhs.true13, i1 %xor_ln46, void %if.else, i1 %xor_ln46, void %if.then9, i1 1, void %if.then3, i1 %xor_ln46, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 192 'phi' 'val_scale_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%val_scale_started_new_1 = phi i1 0, void %entry, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 1, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 193 'phi' 'val_scale_started_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%softmax_started_flag_1 = phi i1 %xor_ln46, void %entry, i1 %xor_ln46, void %sw.bb106, i1 %xor_ln46, void %if.then102, i1 %xor_ln46, void %land.lhs.true101, i1 %xor_ln46, void %if.else99, i1 %xor_ln46, void %if.then96, i1 1, void %if.then89, i1 %xor_ln46, void %land.lhs.true88, i1 %xor_ln46, void %if.else86, i1 1, void %if.then83, i1 %xor_ln46, void %if.then76, i1 %xor_ln46, void %land.lhs.true75, i1 %xor_ln46, void %if.else73, i1 %xor_ln46, void %if.then70, i1 %xor_ln46, void %if.then63, i1 %xor_ln46, void %land.lhs.true62, i1 %xor_ln46, void %if.else60, i1 %xor_ln46, void %if.then57, i1 %xor_ln46, void %sw.bb52, i1 %xor_ln46, void %sw.bb50, i1 %xor_ln46, void %sw.bb48, i1 %xor_ln46, void %if.then44, i1 %xor_ln46, void %land.lhs.true43, i1 %xor_ln46, void %if.else41, i1 %xor_ln46, void %if.then38, i1 %xor_ln46, void %sw.bb33, i1 %xor_ln46, void %sw.bb31, i1 %xor_ln46, void %if.then27, i1 %xor_ln46, void %land.lhs.true26, i1 %xor_ln46, void %if.else24, i1 %xor_ln46, void %if.then21, i1 %xor_ln46, void %if.then14, i1 %xor_ln46, void %land.lhs.true13, i1 %xor_ln46, void %if.else, i1 %xor_ln46, void %if.then9, i1 1, void %if.then3, i1 %xor_ln46, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 194 'phi' 'softmax_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%softmax_started_new_1 = phi i1 0, void %entry, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 0, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 1, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 195 'phi' 'softmax_started_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%att_value_started_flag_1 = phi i1 %xor_ln46, void %entry, i1 %xor_ln46, void %sw.bb106, i1 1, void %if.then102, i1 %xor_ln46, void %land.lhs.true101, i1 %xor_ln46, void %if.else99, i1 1, void %if.then96, i1 %xor_ln46, void %if.then89, i1 %xor_ln46, void %land.lhs.true88, i1 %xor_ln46, void %if.else86, i1 %xor_ln46, void %if.then83, i1 %xor_ln46, void %if.then76, i1 %xor_ln46, void %land.lhs.true75, i1 %xor_ln46, void %if.else73, i1 %xor_ln46, void %if.then70, i1 %xor_ln46, void %if.then63, i1 %xor_ln46, void %land.lhs.true62, i1 %xor_ln46, void %if.else60, i1 %xor_ln46, void %if.then57, i1 %xor_ln46, void %sw.bb52, i1 %xor_ln46, void %sw.bb50, i1 %xor_ln46, void %sw.bb48, i1 %xor_ln46, void %if.then44, i1 %xor_ln46, void %land.lhs.true43, i1 %xor_ln46, void %if.else41, i1 %xor_ln46, void %if.then38, i1 %xor_ln46, void %sw.bb33, i1 %xor_ln46, void %sw.bb31, i1 %xor_ln46, void %if.then27, i1 %xor_ln46, void %land.lhs.true26, i1 %xor_ln46, void %if.else24, i1 %xor_ln46, void %if.then21, i1 %xor_ln46, void %if.then14, i1 %xor_ln46, void %land.lhs.true13, i1 %xor_ln46, void %if.else, i1 %xor_ln46, void %if.then9, i1 1, void %if.then3, i1 %xor_ln46, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 196 'phi' 'att_value_started_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%att_value_started_new_1 = phi i1 0, void %entry, i1 0, void %sw.bb106, i1 0, void %if.then102, i1 0, void %land.lhs.true101, i1 0, void %if.else99, i1 1, void %if.then96, i1 0, void %if.then89, i1 0, void %land.lhs.true88, i1 0, void %if.else86, i1 0, void %if.then83, i1 0, void %if.then76, i1 0, void %land.lhs.true75, i1 0, void %if.else73, i1 0, void %if.then70, i1 0, void %if.then63, i1 0, void %land.lhs.true62, i1 0, void %if.else60, i1 0, void %if.then57, i1 0, void %sw.bb52, i1 0, void %sw.bb50, i1 0, void %sw.bb48, i1 0, void %if.then44, i1 0, void %land.lhs.true43, i1 0, void %if.else41, i1 0, void %if.then38, i1 0, void %sw.bb33, i1 0, void %sw.bb31, i1 0, void %if.then27, i1 0, void %land.lhs.true26, i1 0, void %if.else24, i1 0, void %if.then21, i1 0, void %if.then14, i1 0, void %land.lhs.true13, i1 0, void %if.else, i1 0, void %if.then9, i1 0, void %if.then3, i1 0, void %sw.bb"   --->   Operation 197 'phi' 'att_value_started_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node finished)   --->   "%empty = phi i8 %trunc_ln2, void %entry, i8 14, void %sw.bb106, i8 13, void %if.then102, i8 12, void %land.lhs.true101, i8 12, void %if.else99, i8 12, void %if.then96, i8 12, void %if.then89, i8 11, void %land.lhs.true88, i8 11, void %if.else86, i8 11, void %if.then83, i8 11, void %if.then76, i8 10, void %land.lhs.true75, i8 10, void %if.else73, i8 10, void %if.then70, i8 10, void %if.then63, i8 9, void %land.lhs.true62, i8 9, void %if.else60, i8 9, void %if.then57, i8 9, void %sw.bb52, i8 8, void %sw.bb50, i8 7, void %sw.bb48, i8 6, void %if.then44, i8 5, void %land.lhs.true43, i8 5, void %if.else41, i8 5, void %if.then38, i8 5, void %sw.bb33, i8 4, void %sw.bb31, i8 3, void %if.then27, i8 2, void %land.lhs.true26, i8 2, void %if.else24, i8 2, void %if.then21, i8 2, void %if.then14, i8 1, void %land.lhs.true13, i8 1, void %if.else, i8 1, void %if.then9, i8 1, void %if.then3, i8 0, void %sw.bb" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 198 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i46 %ctx_new_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 199 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.76ns) (out node of the LUT)   --->   "%finished = icmp_eq  i8 %empty, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 200 'icmp' 'finished' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %att_value_started_flag_1, void %sw.epilog.new14, void %mergeST13" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 201 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln58 = store i1 %att_value_started_new_1, i1 %att_value_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 202 'store' 'store_ln58' <Predicate = (att_value_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new14"   --->   Operation 203 'br' 'br_ln0' <Predicate = (att_value_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %softmax_started_flag_1, void %sw.epilog.new12, void %mergeST11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 204 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln57 = store i1 %softmax_started_new_1, i1 %softmax_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 205 'store' 'store_ln57' <Predicate = (softmax_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new12"   --->   Operation 206 'br' 'br_ln0' <Predicate = (softmax_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %val_scale_started_flag_1, void %sw.epilog.new10, void %mergeST9" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 207 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln56 = store i1 %val_scale_started_new_1, i1 %val_scale_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 208 'store' 'store_ln56' <Predicate = (val_scale_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new10"   --->   Operation 209 'br' 'br_ln0' <Predicate = (val_scale_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %att_scores_started_flag_1, void %sw.epilog.new8, void %mergeST7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 210 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln55 = store i1 %att_scores_started_new_1, i1 %att_scores_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:55]   --->   Operation 211 'store' 'store_ln55' <Predicate = (att_scores_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new8"   --->   Operation 212 'br' 'br_ln0' <Predicate = (att_scores_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %V_started_flag_1, void %sw.epilog.new6, void %mergeST5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 213 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln54 = store i1 %V_started_new_1, i1 %V_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:54]   --->   Operation 214 'store' 'store_ln54' <Predicate = (V_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new6"   --->   Operation 215 'br' 'br_ln0' <Predicate = (V_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %K_started_flag_1, void %sw.epilog.new4, void %mergeST3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 216 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln53 = store i1 %K_started_new_1, i1 %K_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:53]   --->   Operation 217 'store' 'store_ln53' <Predicate = (K_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new4"   --->   Operation 218 'br' 'br_ln0' <Predicate = (K_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %Q_started_flag_1, void %sw.epilog.new2, void %mergeST1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46]   --->   Operation 219 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %Q_started_new_1, i1 %Q_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:52]   --->   Operation 220 'store' 'store_ln52' <Predicate = (Q_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog.new2"   --->   Operation 221 'br' 'br_ln0' <Predicate = (Q_started_flag_1)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i51P0A, i51 %ctx, i51 %zext_ln175" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:43]   --->   Operation 222 'write' 'write_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%ret_ln176 = ret i1 %finished" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:176]   --->   Operation 223 'ret' 'ret_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.733ns
The critical path consists of the following:
	wire read operation ('layer_idx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18) on port 'layer_idx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:18) [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46) [31]  (1.016 ns)
	'select' operation 42 bit ('select_ln46', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46) [40]  (0.365 ns)
	multiplexor before 'phi' operation 46 bit ('ctx_new_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46) with incoming values : ('zext_ln46_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:46) ('zext_ln169', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169) ('sext_ln162', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:162) ('zext_ln165', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165) ('sext_ln152', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:152) ('zext_ln155', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:155) ('or_ln8', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:140) ('zext_ln145', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145) ('or_ln6', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:130) ('zext_ln135', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:135) ('zext_ln126', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126) ('zext_ln123', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:123) ('zext_ln120', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:120) ('zext_ln112', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112) ('zext_ln116', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:116) ('zext_ln106', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106) ('zext_ln103', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103) ('zext_ln95', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:95) ('zext_ln99', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:99) ('zext_ln84', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:84) ('zext_ln88', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88) ('zext_ln77', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:77) [236]  (0.794 ns)
	multiplexor before 'phi' operation 8 bit ('empty', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) with incoming values : ('trunc_ln2', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) [251]  (0.794 ns)
	'phi' operation 8 bit ('empty', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) with incoming values : ('trunc_ln2', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) [251]  (0.000 ns)
	'icmp' operation 1 bit ('finished', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175) [253]  (0.765 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
