

================================================================
== Vitis HLS Report for 'doGain'
================================================================
* Date:           Tue Jul 23 12:22:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        VitisHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1005|     1005|  10.050 us|  10.050 us|  1006|  1006|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     1003|     1003|         5|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1" [VitisHLS/core.cpp:14]   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [VitisHLS/core.cpp:7]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inStream_V_data_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_keep_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_strb_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outStream_V_data_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_keep_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_strb_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gain"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gain, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%gain_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %gain"   --->   Operation 30 'read' 'gain_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln14 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_6" [VitisHLS/core.cpp:14]   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln14 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_7" [VitisHLS/core.cpp:14]   --->   Operation 32 'specaxissidechannel' 'specaxissidechannel_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 0, i10 %idx" [VitisHLS/core.cpp:14]   --->   Operation 33 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [VitisHLS/core.cpp:14]   --->   Operation 34 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.31>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%idx_1 = load i10 %idx" [VitisHLS/core.cpp:14]   --->   Operation 35 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%icmp_ln14 = icmp_eq  i10 %idx_1, i10 1000" [VitisHLS/core.cpp:14]   --->   Operation 36 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%idx_2 = add i10 %idx_1, i10 1" [VitisHLS/core.cpp:14]   --->   Operation 37 'add' 'idx_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.split, void %for.end" [VitisHLS/core.cpp:14]   --->   Operation 38 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V" [VitisHLS/core.cpp:18]   --->   Operation 39 'read' 'empty' <Predicate = (!icmp_ln14)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%valIn_data = extractvalue i54 %empty" [VitisHLS/core.cpp:18]   --->   Operation 40 'extractvalue' 'valIn_data' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_keep = extractvalue i54 %empty" [VitisHLS/core.cpp:18]   --->   Operation 41 'extractvalue' 'valIn_keep' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%valIn_strb = extractvalue i54 %empty" [VitisHLS/core.cpp:18]   --->   Operation 42 'extractvalue' 'valIn_strb' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%valIn_user = extractvalue i54 %empty" [VitisHLS/core.cpp:18]   --->   Operation 43 'extractvalue' 'valIn_user' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%valIn_last = extractvalue i54 %empty" [VitisHLS/core.cpp:18]   --->   Operation 44 'extractvalue' 'valIn_last' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%valIn_id = extractvalue i54 %empty" [VitisHLS/core.cpp:18]   --->   Operation 45 'extractvalue' 'valIn_id' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%valIn_dest = extractvalue i54 %empty" [VitisHLS/core.cpp:18]   --->   Operation 46 'extractvalue' 'valIn_dest' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln14 = store i10 %idx_2, i10 %idx" [VitisHLS/core.cpp:14]   --->   Operation 47 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%valOut_data = mul i32 %valIn_data, i32 %gain_read" [VitisHLS/core.cpp:22]   --->   Operation 48 'mul' 'valOut_data' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [1/2] (6.91ns)   --->   "%valOut_data = mul i32 %valIn_data, i32 %gain_read" [VitisHLS/core.cpp:22]   --->   Operation 49 'mul' 'valOut_data' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.00>
ST_5 : Operation 50 [2/2] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 %valOut_data, i4 %valIn_keep, i4 %valIn_strb, i2 %valIn_user, i1 %valIn_last, i5 %valIn_id, i6 %valIn_dest" [VitisHLS/core.cpp:33]   --->   Operation 50 'write' 'write_ln33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [VitisHLS/core.cpp:15]   --->   Operation 51 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [VitisHLS/core.cpp:14]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [VitisHLS/core.cpp:14]   --->   Operation 53 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/2] (1.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 %valOut_data, i4 %valIn_keep, i4 %valIn_strb, i2 %valIn_user, i1 %valIn_last, i5 %valIn_id, i6 %valIn_dest" [VitisHLS/core.cpp:33]   --->   Operation 54 'write' 'write_ln33' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [VitisHLS/core.cpp:14]   --->   Operation 55 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [VitisHLS/core.cpp:35]   --->   Operation 56 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 10 bit ('idx', VitisHLS/core.cpp:14) [16]  (0.000 ns)
	'store' operation 0 bit ('store_ln14', VitisHLS/core.cpp:14) of constant 0 on local variable 'idx', VitisHLS/core.cpp:14 [41]  (1.588 ns)

 <State 2>: 3.319ns
The critical path consists of the following:
	'load' operation 10 bit ('idx', VitisHLS/core.cpp:14) on local variable 'idx', VitisHLS/core.cpp:14 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln14', VitisHLS/core.cpp:14) [45]  (1.731 ns)
	'store' operation 0 bit ('store_ln14', VitisHLS/core.cpp:14) of variable 'idx', VitisHLS/core.cpp:14 on local variable 'idx', VitisHLS/core.cpp:14 [62]  (1.588 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('valOut.data', VitisHLS/core.cpp:22) [60]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('valOut.data', VitisHLS/core.cpp:22) [60]  (6.912 ns)

 <State 5>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln33', VitisHLS/core.cpp:33) on port 'outStream_V_data_V' (VitisHLS/core.cpp:33) [61]  (1.000 ns)

 <State 6>: 1.000ns
The critical path consists of the following:
	axis write operation ('write_ln33', VitisHLS/core.cpp:33) on port 'outStream_V_data_V' (VitisHLS/core.cpp:33) [61]  (1.000 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
