// Seed: 1703352278
module module_0 (
    input  tri0  id_0
    , id_7,
    output uwire id_1,
    output tri0  id_2,
    output wor   id_3,
    output tri1  id_4,
    input  tri1  id_5
);
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    input uwire id_5,
    output tri id_6,
    input wor id_7,
    output supply0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    output tri id_11,
    inout wand id_12,
    input tri1 id_13,
    input wor id_14,
    output wor id_15
);
  module_0(
      id_9, id_10, id_10, id_10, id_1, id_3
  );
endmodule
