<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Generics</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">

<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Generics</B></CAPTION>
<TR><TD COLSPAN=3><HR></TD></TR>
<TR>
<TD BGCOLOR="lightcyan">Declaration</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Entity<br>Component</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD><PRE>entity entity_name is
	generic (generic list);
	port      (port list);
end entity_name;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD><PRE>
component component_name
	generic (generic_list);	
	port (port_list);
end component;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD><PRE>
instance_label: component_name
	generic map (generic_association_list)
	port map      (port_association_list);

</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
See LRM sections 1.1.1.1, 5.2.1.2 and 9.6

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>Generics are a means of passing specific information into an entity.
They do not have a mode (direction):
<PRE>entity PARITY is
  generic (N : integer);
  port    (A : in std_ulogic_vector
                  (N-1 downto 0);
         ODD : out std_ulogic);
end PARITY;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>In the corresponding component declaration, the generics are also
declared before the ports:
<PRE>component PARITY
  generic (N : integer);
  port    (A : in  std_ulogic_vector
                    (N-1 downto 0);
         ODD : out std_ulogic);
end component;
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>An instance of a component with generics, has a <b>generic map</b>
declared before the port map (note: there is no semicolon between
them!). This allows a value to be set for the generic:
<PRE>U1: PARITY
  generic map (N   => 8)
  port map    (A   => DATA_BYTE,
               ODD => PARITY_BYTE);
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=70%>
<TR>
<TD>By declaring generics of type <b>time</b>, delays may be
programmed on an instance-by-instance basis. Generics may be given a
default value, in case a value is not supplied for all instances:
<PRE>entity AN2_GENERIC is
   generic (DELAY: time := 1.0 ns);
   port    (A,B  : in std_ulogic;
              Z  : out std_ulogic);
end AN2_GENERIC;
 
architecture BEH of AN2_GENERIC is
begin
   Z <= A and B after DELAY;
end A; 
</PRE></TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>The value of a generic may be read in either the entity or any of
its architectures. It may even be passed into lower-level components.</TD>
<TD>Default values for generics may be given in an entity declaration or
in a component declaration. generics may be set (via a <b>generic
map</b>) in an instantiation, or a configuration. The rules regarding
different combinations of these are complex: see "VHDL" by Douglas
Perry, page 218.
</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Usually, only generics of type integer are supported. Values for
generics in an entity declaration have to be supplied by the user to
allow elaboration at the time of synthesis. <b>generic map</b> is
usually ignored.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

Generics have not changed in VHDL-93.

</DIV>

<HR WIDTH="80%">
<div align=center>
<a href="generate.htm"><img border=0 src="../../images/left.gif"></a>
<a href="index.htm"><img border=0 src="../../images/up.gif"></a>
<a href="ifs.htm"><img border=0 src="../../images/right.gif"></a>
</div>

<HR WIDTH="80%">
</BODY>
</HTML>
