
Esclavo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074f4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08007680  08007680  00017680  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007900  08007900  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08007900  08007900  00017900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007908  08007908  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007908  08007908  00017908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800790c  0800790c  0001790c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08007910  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001d6f8  200001e4  08007af4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001d8dc  08007af4  0002d8dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001123b  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000254d  00000000  00000000  0003144f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c80  00000000  00000000  000339a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b58  00000000  00000000  00034620  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021f1f  00000000  00000000  00035178  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b343  00000000  00000000  00057097  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9e6e  00000000  00000000  000623da  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012c248  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c00  00000000  00000000  0012c2c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e4 	.word	0x200001e4
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007664 	.word	0x08007664

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e8 	.word	0x200001e8
 80001c4:	08007664 	.word	0x08007664

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_uldivmod>:
 8000bb4:	b953      	cbnz	r3, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb6:	b94a      	cbnz	r2, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb8:	2900      	cmp	r1, #0
 8000bba:	bf08      	it	eq
 8000bbc:	2800      	cmpeq	r0, #0
 8000bbe:	bf1c      	itt	ne
 8000bc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc8:	f000 b972 	b.w	8000eb0 <__aeabi_idiv0>
 8000bcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd4:	f000 f806 	bl	8000be4 <__udivmoddi4>
 8000bd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be0:	b004      	add	sp, #16
 8000be2:	4770      	bx	lr

08000be4 <__udivmoddi4>:
 8000be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be8:	9e08      	ldr	r6, [sp, #32]
 8000bea:	4604      	mov	r4, r0
 8000bec:	4688      	mov	r8, r1
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d14b      	bne.n	8000c8a <__udivmoddi4+0xa6>
 8000bf2:	428a      	cmp	r2, r1
 8000bf4:	4615      	mov	r5, r2
 8000bf6:	d967      	bls.n	8000cc8 <__udivmoddi4+0xe4>
 8000bf8:	fab2 f282 	clz	r2, r2
 8000bfc:	b14a      	cbz	r2, 8000c12 <__udivmoddi4+0x2e>
 8000bfe:	f1c2 0720 	rsb	r7, r2, #32
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	fa20 f707 	lsr.w	r7, r0, r7
 8000c0a:	4095      	lsls	r5, r2
 8000c0c:	ea47 0803 	orr.w	r8, r7, r3
 8000c10:	4094      	lsls	r4, r2
 8000c12:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c16:	0c23      	lsrs	r3, r4, #16
 8000c18:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c1c:	fa1f fc85 	uxth.w	ip, r5
 8000c20:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c24:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c28:	fb07 f10c 	mul.w	r1, r7, ip
 8000c2c:	4299      	cmp	r1, r3
 8000c2e:	d909      	bls.n	8000c44 <__udivmoddi4+0x60>
 8000c30:	18eb      	adds	r3, r5, r3
 8000c32:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c36:	f080 811b 	bcs.w	8000e70 <__udivmoddi4+0x28c>
 8000c3a:	4299      	cmp	r1, r3
 8000c3c:	f240 8118 	bls.w	8000e70 <__udivmoddi4+0x28c>
 8000c40:	3f02      	subs	r7, #2
 8000c42:	442b      	add	r3, r5
 8000c44:	1a5b      	subs	r3, r3, r1
 8000c46:	b2a4      	uxth	r4, r4
 8000c48:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c4c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c54:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c58:	45a4      	cmp	ip, r4
 8000c5a:	d909      	bls.n	8000c70 <__udivmoddi4+0x8c>
 8000c5c:	192c      	adds	r4, r5, r4
 8000c5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c62:	f080 8107 	bcs.w	8000e74 <__udivmoddi4+0x290>
 8000c66:	45a4      	cmp	ip, r4
 8000c68:	f240 8104 	bls.w	8000e74 <__udivmoddi4+0x290>
 8000c6c:	3802      	subs	r0, #2
 8000c6e:	442c      	add	r4, r5
 8000c70:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c74:	eba4 040c 	sub.w	r4, r4, ip
 8000c78:	2700      	movs	r7, #0
 8000c7a:	b11e      	cbz	r6, 8000c84 <__udivmoddi4+0xa0>
 8000c7c:	40d4      	lsrs	r4, r2
 8000c7e:	2300      	movs	r3, #0
 8000c80:	e9c6 4300 	strd	r4, r3, [r6]
 8000c84:	4639      	mov	r1, r7
 8000c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8a:	428b      	cmp	r3, r1
 8000c8c:	d909      	bls.n	8000ca2 <__udivmoddi4+0xbe>
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	f000 80eb 	beq.w	8000e6a <__udivmoddi4+0x286>
 8000c94:	2700      	movs	r7, #0
 8000c96:	e9c6 0100 	strd	r0, r1, [r6]
 8000c9a:	4638      	mov	r0, r7
 8000c9c:	4639      	mov	r1, r7
 8000c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca2:	fab3 f783 	clz	r7, r3
 8000ca6:	2f00      	cmp	r7, #0
 8000ca8:	d147      	bne.n	8000d3a <__udivmoddi4+0x156>
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xd0>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 80fa 	bhi.w	8000ea8 <__udivmoddi4+0x2c4>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb61 0303 	sbc.w	r3, r1, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4698      	mov	r8, r3
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	d0e0      	beq.n	8000c84 <__udivmoddi4+0xa0>
 8000cc2:	e9c6 4800 	strd	r4, r8, [r6]
 8000cc6:	e7dd      	b.n	8000c84 <__udivmoddi4+0xa0>
 8000cc8:	b902      	cbnz	r2, 8000ccc <__udivmoddi4+0xe8>
 8000cca:	deff      	udf	#255	; 0xff
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	2a00      	cmp	r2, #0
 8000cd2:	f040 808f 	bne.w	8000df4 <__udivmoddi4+0x210>
 8000cd6:	1b49      	subs	r1, r1, r5
 8000cd8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cdc:	fa1f f885 	uxth.w	r8, r5
 8000ce0:	2701      	movs	r7, #1
 8000ce2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ce6:	0c23      	lsrs	r3, r4, #16
 8000ce8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cf0:	fb08 f10c 	mul.w	r1, r8, ip
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0x124>
 8000cf8:	18eb      	adds	r3, r5, r3
 8000cfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x122>
 8000d00:	4299      	cmp	r1, r3
 8000d02:	f200 80cd 	bhi.w	8000ea0 <__udivmoddi4+0x2bc>
 8000d06:	4684      	mov	ip, r0
 8000d08:	1a59      	subs	r1, r3, r1
 8000d0a:	b2a3      	uxth	r3, r4
 8000d0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d10:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d14:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d18:	fb08 f800 	mul.w	r8, r8, r0
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x14c>
 8000d20:	192c      	adds	r4, r5, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x14a>
 8000d28:	45a0      	cmp	r8, r4
 8000d2a:	f200 80b6 	bhi.w	8000e9a <__udivmoddi4+0x2b6>
 8000d2e:	4618      	mov	r0, r3
 8000d30:	eba4 0408 	sub.w	r4, r4, r8
 8000d34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d38:	e79f      	b.n	8000c7a <__udivmoddi4+0x96>
 8000d3a:	f1c7 0c20 	rsb	ip, r7, #32
 8000d3e:	40bb      	lsls	r3, r7
 8000d40:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d44:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d48:	fa01 f407 	lsl.w	r4, r1, r7
 8000d4c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d50:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d54:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d58:	4325      	orrs	r5, r4
 8000d5a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d5e:	0c2c      	lsrs	r4, r5, #16
 8000d60:	fb08 3319 	mls	r3, r8, r9, r3
 8000d64:	fa1f fa8e 	uxth.w	sl, lr
 8000d68:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d6c:	fb09 f40a 	mul.w	r4, r9, sl
 8000d70:	429c      	cmp	r4, r3
 8000d72:	fa02 f207 	lsl.w	r2, r2, r7
 8000d76:	fa00 f107 	lsl.w	r1, r0, r7
 8000d7a:	d90b      	bls.n	8000d94 <__udivmoddi4+0x1b0>
 8000d7c:	eb1e 0303 	adds.w	r3, lr, r3
 8000d80:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d84:	f080 8087 	bcs.w	8000e96 <__udivmoddi4+0x2b2>
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	f240 8084 	bls.w	8000e96 <__udivmoddi4+0x2b2>
 8000d8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d92:	4473      	add	r3, lr
 8000d94:	1b1b      	subs	r3, r3, r4
 8000d96:	b2ad      	uxth	r5, r5
 8000d98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000da0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000da4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000da8:	45a2      	cmp	sl, r4
 8000daa:	d908      	bls.n	8000dbe <__udivmoddi4+0x1da>
 8000dac:	eb1e 0404 	adds.w	r4, lr, r4
 8000db0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db4:	d26b      	bcs.n	8000e8e <__udivmoddi4+0x2aa>
 8000db6:	45a2      	cmp	sl, r4
 8000db8:	d969      	bls.n	8000e8e <__udivmoddi4+0x2aa>
 8000dba:	3802      	subs	r0, #2
 8000dbc:	4474      	add	r4, lr
 8000dbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dc2:	fba0 8902 	umull	r8, r9, r0, r2
 8000dc6:	eba4 040a 	sub.w	r4, r4, sl
 8000dca:	454c      	cmp	r4, r9
 8000dcc:	46c2      	mov	sl, r8
 8000dce:	464b      	mov	r3, r9
 8000dd0:	d354      	bcc.n	8000e7c <__udivmoddi4+0x298>
 8000dd2:	d051      	beq.n	8000e78 <__udivmoddi4+0x294>
 8000dd4:	2e00      	cmp	r6, #0
 8000dd6:	d069      	beq.n	8000eac <__udivmoddi4+0x2c8>
 8000dd8:	ebb1 050a 	subs.w	r5, r1, sl
 8000ddc:	eb64 0403 	sbc.w	r4, r4, r3
 8000de0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000de4:	40fd      	lsrs	r5, r7
 8000de6:	40fc      	lsrs	r4, r7
 8000de8:	ea4c 0505 	orr.w	r5, ip, r5
 8000dec:	e9c6 5400 	strd	r5, r4, [r6]
 8000df0:	2700      	movs	r7, #0
 8000df2:	e747      	b.n	8000c84 <__udivmoddi4+0xa0>
 8000df4:	f1c2 0320 	rsb	r3, r2, #32
 8000df8:	fa20 f703 	lsr.w	r7, r0, r3
 8000dfc:	4095      	lsls	r5, r2
 8000dfe:	fa01 f002 	lsl.w	r0, r1, r2
 8000e02:	fa21 f303 	lsr.w	r3, r1, r3
 8000e06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e0a:	4338      	orrs	r0, r7
 8000e0c:	0c01      	lsrs	r1, r0, #16
 8000e0e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e12:	fa1f f885 	uxth.w	r8, r5
 8000e16:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e1e:	fb07 f308 	mul.w	r3, r7, r8
 8000e22:	428b      	cmp	r3, r1
 8000e24:	fa04 f402 	lsl.w	r4, r4, r2
 8000e28:	d907      	bls.n	8000e3a <__udivmoddi4+0x256>
 8000e2a:	1869      	adds	r1, r5, r1
 8000e2c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e30:	d22f      	bcs.n	8000e92 <__udivmoddi4+0x2ae>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d92d      	bls.n	8000e92 <__udivmoddi4+0x2ae>
 8000e36:	3f02      	subs	r7, #2
 8000e38:	4429      	add	r1, r5
 8000e3a:	1acb      	subs	r3, r1, r3
 8000e3c:	b281      	uxth	r1, r0
 8000e3e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e42:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4a:	fb00 f308 	mul.w	r3, r0, r8
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x27e>
 8000e52:	1869      	adds	r1, r5, r1
 8000e54:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e58:	d217      	bcs.n	8000e8a <__udivmoddi4+0x2a6>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d915      	bls.n	8000e8a <__udivmoddi4+0x2a6>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4429      	add	r1, r5
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e68:	e73b      	b.n	8000ce2 <__udivmoddi4+0xfe>
 8000e6a:	4637      	mov	r7, r6
 8000e6c:	4630      	mov	r0, r6
 8000e6e:	e709      	b.n	8000c84 <__udivmoddi4+0xa0>
 8000e70:	4607      	mov	r7, r0
 8000e72:	e6e7      	b.n	8000c44 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fb      	b.n	8000c70 <__udivmoddi4+0x8c>
 8000e78:	4541      	cmp	r1, r8
 8000e7a:	d2ab      	bcs.n	8000dd4 <__udivmoddi4+0x1f0>
 8000e7c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e80:	eb69 020e 	sbc.w	r2, r9, lr
 8000e84:	3801      	subs	r0, #1
 8000e86:	4613      	mov	r3, r2
 8000e88:	e7a4      	b.n	8000dd4 <__udivmoddi4+0x1f0>
 8000e8a:	4660      	mov	r0, ip
 8000e8c:	e7e9      	b.n	8000e62 <__udivmoddi4+0x27e>
 8000e8e:	4618      	mov	r0, r3
 8000e90:	e795      	b.n	8000dbe <__udivmoddi4+0x1da>
 8000e92:	4667      	mov	r7, ip
 8000e94:	e7d1      	b.n	8000e3a <__udivmoddi4+0x256>
 8000e96:	4681      	mov	r9, r0
 8000e98:	e77c      	b.n	8000d94 <__udivmoddi4+0x1b0>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	442c      	add	r4, r5
 8000e9e:	e747      	b.n	8000d30 <__udivmoddi4+0x14c>
 8000ea0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea4:	442b      	add	r3, r5
 8000ea6:	e72f      	b.n	8000d08 <__udivmoddi4+0x124>
 8000ea8:	4638      	mov	r0, r7
 8000eaa:	e708      	b.n	8000cbe <__udivmoddi4+0xda>
 8000eac:	4637      	mov	r7, r6
 8000eae:	e6e9      	b.n	8000c84 <__udivmoddi4+0xa0>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <identificador>:
 *
 * Created: 11/12/2019 18:47:43
 *  Author: Rodrigo Goñi
 */
#include "identificador.h"
int identificador(char *str, double *instrucciones, int cont) {
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b0c5      	sub	sp, #276	; 0x114
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	f107 030c 	add.w	r3, r7, #12
 8000ebe:	6018      	str	r0, [r3, #0]
 8000ec0:	f107 0308 	add.w	r3, r7, #8
 8000ec4:	6019      	str	r1, [r3, #0]
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	601a      	str	r2, [r3, #0]
	char tmp[50] = { 0 };
 8000eca:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000ece:	2232      	movs	r2, #50	; 0x32
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f004 fdb4 	bl	8005a40 <memset>
	double vec[20];
	char *puntero;
	int i = 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	int j = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	int k = 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	int l = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	int cont1 = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
	double numero;
	while (i < cont) {
 8000ef6:	e240      	b.n	800137a <identificador+0x4c6>
		switch (str[i]) {
 8000ef8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000efc:	f107 020c 	add.w	r2, r7, #12
 8000f00:	6812      	ldr	r2, [r2, #0]
 8000f02:	4413      	add	r3, r2
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	3b41      	subs	r3, #65	; 0x41
 8000f08:	2b31      	cmp	r3, #49	; 0x31
 8000f0a:	f200 8231 	bhi.w	8001370 <identificador+0x4bc>
 8000f0e:	a201      	add	r2, pc, #4	; (adr r2, 8000f14 <identificador+0x60>)
 8000f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f14:	08001035 	.word	0x08001035
 8000f18:	08001371 	.word	0x08001371
 8000f1c:	08001371 	.word	0x08001371
 8000f20:	0800108d 	.word	0x0800108d
 8000f24:	08001139 	.word	0x08001139
 8000f28:	08001371 	.word	0x08001371
 8000f2c:	08001371 	.word	0x08001371
 8000f30:	080010e3 	.word	0x080010e3
 8000f34:	080011e5 	.word	0x080011e5
 8000f38:	08001371 	.word	0x08001371
 8000f3c:	08001371 	.word	0x08001371
 8000f40:	08001371 	.word	0x08001371
 8000f44:	08001371 	.word	0x08001371
 8000f48:	08001371 	.word	0x08001371
 8000f4c:	08001371 	.word	0x08001371
 8000f50:	0800118f 	.word	0x0800118f
 8000f54:	08001371 	.word	0x08001371
 8000f58:	08000fdd 	.word	0x08000fdd
 8000f5c:	08001371 	.word	0x08001371
 8000f60:	08001371 	.word	0x08001371
 8000f64:	08001371 	.word	0x08001371
 8000f68:	08001371 	.word	0x08001371
 8000f6c:	08001371 	.word	0x08001371
 8000f70:	08001371 	.word	0x08001371
 8000f74:	08001371 	.word	0x08001371
 8000f78:	08001371 	.word	0x08001371
 8000f7c:	08001371 	.word	0x08001371
 8000f80:	08001371 	.word	0x08001371
 8000f84:	08001371 	.word	0x08001371
 8000f88:	08001371 	.word	0x08001371
 8000f8c:	08001371 	.word	0x08001371
 8000f90:	08001371 	.word	0x08001371
 8000f94:	08001035 	.word	0x08001035
 8000f98:	08001371 	.word	0x08001371
 8000f9c:	08001371 	.word	0x08001371
 8000fa0:	0800108d 	.word	0x0800108d
 8000fa4:	08001139 	.word	0x08001139
 8000fa8:	08001371 	.word	0x08001371
 8000fac:	08001371 	.word	0x08001371
 8000fb0:	080010e3 	.word	0x080010e3
 8000fb4:	080011e5 	.word	0x080011e5
 8000fb8:	08001371 	.word	0x08001371
 8000fbc:	08001371 	.word	0x08001371
 8000fc0:	08001371 	.word	0x08001371
 8000fc4:	08001371 	.word	0x08001371
 8000fc8:	08001371 	.word	0x08001371
 8000fcc:	08001371 	.word	0x08001371
 8000fd0:	0800118f 	.word	0x0800118f
 8000fd4:	08001371 	.word	0x08001371
 8000fd8:	08000fdd 	.word	0x08000fdd
		case 'r':
		case 'R':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 8000fdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	f107 020c 	add.w	r2, r7, #12
 8000fe6:	6812      	ldr	r2, [r2, #0]
 8000fe8:	4413      	add	r3, r2
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b2f      	cmp	r3, #47	; 0x2f
 8000fee:	d009      	beq.n	8001004 <identificador+0x150>
 8000ff0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ff4:	3301      	adds	r3, #1
 8000ff6:	f107 020c 	add.w	r2, r7, #12
 8000ffa:	6812      	ldr	r2, [r2, #0]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b3a      	cmp	r3, #58	; 0x3a
 8001002:	d111      	bne.n	8001028 <identificador+0x174>
				instrucciones[j] = Estados;
 8001004:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001008:	00db      	lsls	r3, r3, #3
 800100a:	f107 0208 	add.w	r2, r7, #8
 800100e:	6812      	ldr	r2, [r2, #0]
 8001010:	441a      	add	r2, r3
 8001012:	f04f 0300 	mov.w	r3, #0
 8001016:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800101a:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 800101e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001022:	3301      	adds	r3, #1
 8001024:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001028:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800102c:	3301      	adds	r3, #1
 800102e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8001032:	e1a2      	b.n	800137a <identificador+0x4c6>
		case 'a':
		case 'A':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 8001034:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001038:	3301      	adds	r3, #1
 800103a:	f107 020c 	add.w	r2, r7, #12
 800103e:	6812      	ldr	r2, [r2, #0]
 8001040:	4413      	add	r3, r2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b2f      	cmp	r3, #47	; 0x2f
 8001046:	d009      	beq.n	800105c <identificador+0x1a8>
 8001048:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800104c:	3301      	adds	r3, #1
 800104e:	f107 020c 	add.w	r2, r7, #12
 8001052:	6812      	ldr	r2, [r2, #0]
 8001054:	4413      	add	r3, r2
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b3a      	cmp	r3, #58	; 0x3a
 800105a:	d111      	bne.n	8001080 <identificador+0x1cc>
				instrucciones[j] = Activar;
 800105c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	f107 0208 	add.w	r2, r7, #8
 8001066:	6812      	ldr	r2, [r2, #0]
 8001068:	441a      	add	r2, r3
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	f04f 0400 	mov.w	r4, #0
 8001072:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8001076:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800107a:	3301      	adds	r3, #1
 800107c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001080:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001084:	3301      	adds	r3, #1
 8001086:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 800108a:	e176      	b.n	800137a <identificador+0x4c6>
		case 'd':
		case 'D':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 800108c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001090:	3301      	adds	r3, #1
 8001092:	f107 020c 	add.w	r2, r7, #12
 8001096:	6812      	ldr	r2, [r2, #0]
 8001098:	4413      	add	r3, r2
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b2f      	cmp	r3, #47	; 0x2f
 800109e:	d009      	beq.n	80010b4 <identificador+0x200>
 80010a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010a4:	3301      	adds	r3, #1
 80010a6:	f107 020c 	add.w	r2, r7, #12
 80010aa:	6812      	ldr	r2, [r2, #0]
 80010ac:	4413      	add	r3, r2
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b3a      	cmp	r3, #58	; 0x3a
 80010b2:	d110      	bne.n	80010d6 <identificador+0x222>
				instrucciones[j] = Desactivar;
 80010b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010b8:	00db      	lsls	r3, r3, #3
 80010ba:	f107 0208 	add.w	r2, r7, #8
 80010be:	6812      	ldr	r2, [r2, #0]
 80010c0:	441a      	add	r2, r3
 80010c2:	f04f 0300 	mov.w	r3, #0
 80010c6:	4cb4      	ldr	r4, [pc, #720]	; (8001398 <identificador+0x4e4>)
 80010c8:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 80010cc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010d0:	3301      	adds	r3, #1
 80010d2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 80010d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010da:	3301      	adds	r3, #1
 80010dc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 80010e0:	e14b      	b.n	800137a <identificador+0x4c6>
		case 'h':
		case 'H':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 80010e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010e6:	3301      	adds	r3, #1
 80010e8:	f107 020c 	add.w	r2, r7, #12
 80010ec:	6812      	ldr	r2, [r2, #0]
 80010ee:	4413      	add	r3, r2
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b2f      	cmp	r3, #47	; 0x2f
 80010f4:	d009      	beq.n	800110a <identificador+0x256>
 80010f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80010fa:	3301      	adds	r3, #1
 80010fc:	f107 020c 	add.w	r2, r7, #12
 8001100:	6812      	ldr	r2, [r2, #0]
 8001102:	4413      	add	r3, r2
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b3a      	cmp	r3, #58	; 0x3a
 8001108:	d110      	bne.n	800112c <identificador+0x278>
				instrucciones[j] = Modo_homing;
 800110a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800110e:	00db      	lsls	r3, r3, #3
 8001110:	f107 0208 	add.w	r2, r7, #8
 8001114:	6812      	ldr	r2, [r2, #0]
 8001116:	441a      	add	r2, r3
 8001118:	f04f 0300 	mov.w	r3, #0
 800111c:	4c9f      	ldr	r4, [pc, #636]	; (800139c <identificador+0x4e8>)
 800111e:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8001122:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001126:	3301      	adds	r3, #1
 8001128:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 800112c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001130:	3301      	adds	r3, #1
 8001132:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 8001136:	e120      	b.n	800137a <identificador+0x4c6>
		case 'e':
		case 'E':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 8001138:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800113c:	3301      	adds	r3, #1
 800113e:	f107 020c 	add.w	r2, r7, #12
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	4413      	add	r3, r2
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b2f      	cmp	r3, #47	; 0x2f
 800114a:	d009      	beq.n	8001160 <identificador+0x2ac>
 800114c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001150:	3301      	adds	r3, #1
 8001152:	f107 020c 	add.w	r2, r7, #12
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	4413      	add	r3, r2
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b3a      	cmp	r3, #58	; 0x3a
 800115e:	d110      	bne.n	8001182 <identificador+0x2ce>
				instrucciones[j] = error;
 8001160:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001164:	00db      	lsls	r3, r3, #3
 8001166:	f107 0208 	add.w	r2, r7, #8
 800116a:	6812      	ldr	r2, [r2, #0]
 800116c:	441a      	add	r2, r3
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	4c8b      	ldr	r4, [pc, #556]	; (80013a0 <identificador+0x4ec>)
 8001174:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8001178:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800117c:	3301      	adds	r3, #1
 800117e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 8001182:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001186:	3301      	adds	r3, #1
 8001188:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 800118c:	e0f5      	b.n	800137a <identificador+0x4c6>
		case 'p':
		case 'P':
			if (str[i + 1] == '/' || str[i + 1] == ':') {
 800118e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001192:	3301      	adds	r3, #1
 8001194:	f107 020c 	add.w	r2, r7, #12
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	4413      	add	r3, r2
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b2f      	cmp	r3, #47	; 0x2f
 80011a0:	d009      	beq.n	80011b6 <identificador+0x302>
 80011a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011a6:	3301      	adds	r3, #1
 80011a8:	f107 020c 	add.w	r2, r7, #12
 80011ac:	6812      	ldr	r2, [r2, #0]
 80011ae:	4413      	add	r3, r2
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b3a      	cmp	r3, #58	; 0x3a
 80011b4:	d110      	bne.n	80011d8 <identificador+0x324>
				instrucciones[j] = Preguntar;
 80011b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011ba:	00db      	lsls	r3, r3, #3
 80011bc:	f107 0208 	add.w	r2, r7, #8
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	441a      	add	r2, r3
 80011c4:	f04f 0300 	mov.w	r3, #0
 80011c8:	4c76      	ldr	r4, [pc, #472]	; (80013a4 <identificador+0x4f0>)
 80011ca:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 80011ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80011d2:	3301      	adds	r3, #1
 80011d4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
			}
			i++;
 80011d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011dc:	3301      	adds	r3, #1
 80011de:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			break;
 80011e2:	e0ca      	b.n	800137a <identificador+0x4c6>
		case 'i':
		case 'I':
			i++;
 80011e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011e8:	3301      	adds	r3, #1
 80011ea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			while ((str[i] != '/') && (i < cont)) {
 80011ee:	e070      	b.n	80012d2 <identificador+0x41e>
				k = 0;
 80011f0:	2300      	movs	r3, #0
 80011f2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
				if (str[i] == '_') {
 80011f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80011fa:	f107 020c 	add.w	r2, r7, #12
 80011fe:	6812      	ldr	r2, [r2, #0]
 8001200:	4413      	add	r3, r2
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b5f      	cmp	r3, #95	; 0x5f
 8001206:	d11d      	bne.n	8001244 <identificador+0x390>
					i++;
 8001208:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800120c:	3301      	adds	r3, #1
 800120e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				}
				while ((str[i] != '_') && (i < cont) && (str[i] != '/')) {
 8001212:	e017      	b.n	8001244 <identificador+0x390>
					tmp[k] = str[i];
 8001214:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001218:	f107 020c 	add.w	r2, r7, #12
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	4413      	add	r3, r2
 8001220:	7819      	ldrb	r1, [r3, #0]
 8001222:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8001226:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800122a:	4413      	add	r3, r2
 800122c:	460a      	mov	r2, r1
 800122e:	701a      	strb	r2, [r3, #0]
					k++;
 8001230:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001234:	3301      	adds	r3, #1
 8001236:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
					i++;
 800123a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800123e:	3301      	adds	r3, #1
 8001240:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				while ((str[i] != '_') && (i < cont) && (str[i] != '/')) {
 8001244:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001248:	f107 020c 	add.w	r2, r7, #12
 800124c:	6812      	ldr	r2, [r2, #0]
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	2b5f      	cmp	r3, #95	; 0x5f
 8001254:	d00e      	beq.n	8001274 <identificador+0x3c0>
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	429a      	cmp	r2, r3
 8001260:	da08      	bge.n	8001274 <identificador+0x3c0>
 8001262:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001266:	f107 020c 	add.w	r2, r7, #12
 800126a:	6812      	ldr	r2, [r2, #0]
 800126c:	4413      	add	r3, r2
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b2f      	cmp	r3, #47	; 0x2f
 8001272:	d1cf      	bne.n	8001214 <identificador+0x360>
				}
				numero = strtod(tmp, &puntero);
 8001274:	f107 0214 	add.w	r2, r7, #20
 8001278:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800127c:	4611      	mov	r1, r2
 800127e:	4618      	mov	r0, r3
 8001280:	f005 f9f6 	bl	8006670 <strtod>
 8001284:	ed87 0b3c 	vstr	d0, [r7, #240]	; 0xf0
				vec[cont1] = numero;
 8001288:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001292:	4413      	add	r3, r2
 8001294:	f1a3 02f8 	sub.w	r2, r3, #248	; 0xf8
 8001298:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 800129c:	e9c2 3400 	strd	r3, r4, [r2]
				cont1++;
 80012a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80012a4:	3301      	adds	r3, #1
 80012a6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
				for (int m = 0; m <= 50; m++) {
 80012aa:	2300      	movs	r3, #0
 80012ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80012b0:	e00b      	b.n	80012ca <identificador+0x416>
					tmp[m] = 0;
 80012b2:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 80012b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012ba:	4413      	add	r3, r2
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
				for (int m = 0; m <= 50; m++) {
 80012c0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012c4:	3301      	adds	r3, #1
 80012c6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80012ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012ce:	2b32      	cmp	r3, #50	; 0x32
 80012d0:	ddef      	ble.n	80012b2 <identificador+0x3fe>
			while ((str[i] != '/') && (i < cont)) {
 80012d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80012d6:	f107 020c 	add.w	r2, r7, #12
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	4413      	add	r3, r2
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b2f      	cmp	r3, #47	; 0x2f
 80012e2:	d006      	beq.n	80012f2 <identificador+0x43e>
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	f6ff af7f 	blt.w	80011f0 <identificador+0x33c>
				}
			}
			if (cont1 == 3) {
 80012f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80012f6:	2b03      	cmp	r3, #3
 80012f8:	d136      	bne.n	8001368 <identificador+0x4b4>
				instrucciones[j] = Modo_ir;
 80012fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	f107 0208 	add.w	r2, r7, #8
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	441a      	add	r2, r3
 8001308:	f04f 0300 	mov.w	r3, #0
 800130c:	4c26      	ldr	r4, [pc, #152]	; (80013a8 <identificador+0x4f4>)
 800130e:	e9c2 3400 	strd	r3, r4, [r2]
				j++;
 8001312:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001316:	3301      	adds	r3, #1
 8001318:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				for (l = 0; l < cont1; l++) {
 800131c:	2300      	movs	r3, #0
 800131e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001322:	e01b      	b.n	800135c <identificador+0x4a8>
					instrucciones[j] = vec[l];
 8001324:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	f107 0208 	add.w	r2, r7, #8
 800132e:	6812      	ldr	r2, [r2, #0]
 8001330:	441a      	add	r2, r3
 8001332:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001336:	00db      	lsls	r3, r3, #3
 8001338:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800133c:	440b      	add	r3, r1
 800133e:	3bf8      	subs	r3, #248	; 0xf8
 8001340:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001344:	e9c2 3400 	strd	r3, r4, [r2]
					j++;
 8001348:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800134c:	3301      	adds	r3, #1
 800134e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
				for (l = 0; l < cont1; l++) {
 8001352:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001356:	3301      	adds	r3, #1
 8001358:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800135c:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 8001360:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001364:	429a      	cmp	r2, r3
 8001366:	dbdd      	blt.n	8001324 <identificador+0x470>
				}
			}
			cont1 = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
			break;
 800136e:	e004      	b.n	800137a <identificador+0x4c6>
		default:
			i++;
 8001370:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001374:	3301      	adds	r3, #1
 8001376:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	while (i < cont) {
 800137a:	1d3b      	adds	r3, r7, #4
 800137c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	429a      	cmp	r2, r3
 8001384:	f6ff adb8 	blt.w	8000ef8 <identificador+0x44>
		}
	}
	return j;
 8001388:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
}
 800138c:	4618      	mov	r0, r3
 800138e:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001392:	46bd      	mov	sp, r7
 8001394:	bd90      	pop	{r4, r7, pc}
 8001396:	bf00      	nop
 8001398:	3ff00000 	.word	0x3ff00000
 800139c:	40080000 	.word	0x40080000
 80013a0:	40140000 	.word	0x40140000
 80013a4:	40180000 	.word	0x40180000
 80013a8:	40100000 	.word	0x40100000
 80013ac:	00000000 	.word	0x00000000

080013b0 <interpolador_vel>:
							- acel_nes / 2 * pow((TIEMPO_SAMP * i), 2));
		}
	}
}
int interpolador_vel(double pos_init, double pos_fin, double tiempo,
		float *q_vec,int cant_pun_tot) {
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b097      	sub	sp, #92	; 0x5c
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	ed87 0b06 	vstr	d0, [r7, #24]
 80013ba:	ed87 1b04 	vstr	d1, [r7, #16]
 80013be:	ed87 2b02 	vstr	d2, [r7, #8]
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
	double acel_nes, tau, pend;
	int cant_pun_tau;
	if (pos_fin - pos_init > 0) {
 80013c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013ce:	f7fe ff07 	bl	80001e0 <__aeabi_dsub>
 80013d2:	4603      	mov	r3, r0
 80013d4:	460c      	mov	r4, r1
 80013d6:	4618      	mov	r0, r3
 80013d8:	4621      	mov	r1, r4
 80013da:	f04f 0200 	mov.w	r2, #0
 80013de:	f04f 0300 	mov.w	r3, #0
 80013e2:	f7ff fb45 	bl	8000a70 <__aeabi_dcmpgt>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	f000 80cf 	beq.w	800158c <interpolador_vel+0x1dc>
		acel_nes = (VEL_MAX*2 / (tiempo - (pos_fin - pos_init) / VEL_MAX));
 80013ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013f6:	f7fe fef3 	bl	80001e0 <__aeabi_dsub>
 80013fa:	4603      	mov	r3, r0
 80013fc:	460c      	mov	r4, r1
 80013fe:	4618      	mov	r0, r3
 8001400:	4621      	mov	r1, r4
 8001402:	a3c1      	add	r3, pc, #772	; (adr r3, 8001708 <interpolador_vel+0x358>)
 8001404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001408:	f7ff f9cc 	bl	80007a4 <__aeabi_ddiv>
 800140c:	4603      	mov	r3, r0
 800140e:	460c      	mov	r4, r1
 8001410:	461a      	mov	r2, r3
 8001412:	4623      	mov	r3, r4
 8001414:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001418:	f7fe fee2 	bl	80001e0 <__aeabi_dsub>
 800141c:	4603      	mov	r3, r0
 800141e:	460c      	mov	r4, r1
 8001420:	461a      	mov	r2, r3
 8001422:	4623      	mov	r3, r4
 8001424:	a1bb      	add	r1, pc, #748	; (adr r1, 8001714 <interpolador_vel+0x364>)
 8001426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800142a:	f7ff f9bb 	bl	80007a4 <__aeabi_ddiv>
 800142e:	4603      	mov	r3, r0
 8001430:	460c      	mov	r4, r1
 8001432:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		tau = VEL_MAX / acel_nes;
 8001436:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800143a:	a1b3      	add	r1, pc, #716	; (adr r1, 8001708 <interpolador_vel+0x358>)
 800143c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001440:	f7ff f9b0 	bl	80007a4 <__aeabi_ddiv>
 8001444:	4603      	mov	r3, r0
 8001446:	460c      	mov	r4, r1
 8001448:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		cant_pun_tau = tau / TIEMPO_SAMP;
 800144c:	a3ac      	add	r3, pc, #688	; (adr r3, 8001700 <interpolador_vel+0x350>)
 800144e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001452:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001456:	f7ff f9a5 	bl	80007a4 <__aeabi_ddiv>
 800145a:	4603      	mov	r3, r0
 800145c:	460c      	mov	r4, r1
 800145e:	4618      	mov	r0, r3
 8001460:	4621      	mov	r1, r4
 8001462:	f7ff fb0f 	bl	8000a84 <__aeabi_d2iz>
 8001466:	4603      	mov	r3, r0
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c
		pend = VEL_MAX / tau;
 800146a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800146e:	a1a6      	add	r1, pc, #664	; (adr r1, 8001708 <interpolador_vel+0x358>)
 8001470:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001474:	f7ff f996 	bl	80007a4 <__aeabi_ddiv>
 8001478:	4603      	mov	r3, r0
 800147a:	460c      	mov	r4, r1
 800147c:	e9c7 3408 	strd	r3, r4, [r7, #32]
		for (int i = 0; i <= cant_pun_tau; i++) {
 8001480:	2300      	movs	r3, #0
 8001482:	657b      	str	r3, [r7, #84]	; 0x54
 8001484:	e027      	b.n	80014d6 <interpolador_vel+0x126>
			q_vec[i] = TIEMPO_SAMP * i * pend/ VEL_MAX ;
 8001486:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001488:	f7fe fff8 	bl	800047c <__aeabi_i2d>
 800148c:	a39c      	add	r3, pc, #624	; (adr r3, 8001700 <interpolador_vel+0x350>)
 800148e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001492:	f7ff f85d 	bl	8000550 <__aeabi_dmul>
 8001496:	4603      	mov	r3, r0
 8001498:	460c      	mov	r4, r1
 800149a:	4618      	mov	r0, r3
 800149c:	4621      	mov	r1, r4
 800149e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80014a2:	f7ff f855 	bl	8000550 <__aeabi_dmul>
 80014a6:	4603      	mov	r3, r0
 80014a8:	460c      	mov	r4, r1
 80014aa:	4618      	mov	r0, r3
 80014ac:	4621      	mov	r1, r4
 80014ae:	a396      	add	r3, pc, #600	; (adr r3, 8001708 <interpolador_vel+0x358>)
 80014b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b4:	f7ff f976 	bl	80007a4 <__aeabi_ddiv>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	4618      	mov	r0, r3
 80014be:	4621      	mov	r1, r4
 80014c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	687a      	ldr	r2, [r7, #4]
 80014c6:	18d4      	adds	r4, r2, r3
 80014c8:	f7ff fb24 	bl	8000b14 <__aeabi_d2f>
 80014cc:	4603      	mov	r3, r0
 80014ce:	6023      	str	r3, [r4, #0]
		for (int i = 0; i <= cant_pun_tau; i++) {
 80014d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80014d2:	3301      	adds	r3, #1
 80014d4:	657b      	str	r3, [r7, #84]	; 0x54
 80014d6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80014d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014da:	429a      	cmp	r2, r3
 80014dc:	ddd3      	ble.n	8001486 <interpolador_vel+0xd6>
		}

		for (int i = cant_pun_tau + 1; i <= (cant_pun_tot - cant_pun_tau);
 80014de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014e0:	3301      	adds	r3, #1
 80014e2:	653b      	str	r3, [r7, #80]	; 0x50
 80014e4:	e009      	b.n	80014fa <interpolador_vel+0x14a>
				i++) {
			q_vec[i] =1;
 80014e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80014f2:	601a      	str	r2, [r3, #0]
				i++) {
 80014f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014f6:	3301      	adds	r3, #1
 80014f8:	653b      	str	r3, [r7, #80]	; 0x50
		for (int i = cant_pun_tau + 1; i <= (cant_pun_tot - cant_pun_tau);
 80014fa:	683a      	ldr	r2, [r7, #0]
 80014fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001502:	429a      	cmp	r2, r3
 8001504:	ddef      	ble.n	80014e6 <interpolador_vel+0x136>
		}
		for (int i = (cant_pun_tot - cant_pun_tau) + 1; i < cant_pun_tot; i++) {
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	3301      	adds	r3, #1
 800150e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001510:	e036      	b.n	8001580 <interpolador_vel+0x1d0>
			q_vec[i] = (VEL_MAX - TIEMPO_SAMP * (i-((cant_pun_tot - cant_pun_tau) + 1)) * pend)/ VEL_MAX ;
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	3301      	adds	r3, #1
 800151a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	4618      	mov	r0, r3
 8001520:	f7fe ffac 	bl	800047c <__aeabi_i2d>
 8001524:	a376      	add	r3, pc, #472	; (adr r3, 8001700 <interpolador_vel+0x350>)
 8001526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152a:	f7ff f811 	bl	8000550 <__aeabi_dmul>
 800152e:	4603      	mov	r3, r0
 8001530:	460c      	mov	r4, r1
 8001532:	4618      	mov	r0, r3
 8001534:	4621      	mov	r1, r4
 8001536:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800153a:	f7ff f809 	bl	8000550 <__aeabi_dmul>
 800153e:	4603      	mov	r3, r0
 8001540:	460c      	mov	r4, r1
 8001542:	461a      	mov	r2, r3
 8001544:	4623      	mov	r3, r4
 8001546:	a170      	add	r1, pc, #448	; (adr r1, 8001708 <interpolador_vel+0x358>)
 8001548:	e9d1 0100 	ldrd	r0, r1, [r1]
 800154c:	f7fe fe48 	bl	80001e0 <__aeabi_dsub>
 8001550:	4603      	mov	r3, r0
 8001552:	460c      	mov	r4, r1
 8001554:	4618      	mov	r0, r3
 8001556:	4621      	mov	r1, r4
 8001558:	a36b      	add	r3, pc, #428	; (adr r3, 8001708 <interpolador_vel+0x358>)
 800155a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155e:	f7ff f921 	bl	80007a4 <__aeabi_ddiv>
 8001562:	4603      	mov	r3, r0
 8001564:	460c      	mov	r4, r1
 8001566:	4618      	mov	r0, r3
 8001568:	4621      	mov	r1, r4
 800156a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	18d4      	adds	r4, r2, r3
 8001572:	f7ff facf 	bl	8000b14 <__aeabi_d2f>
 8001576:	4603      	mov	r3, r0
 8001578:	6023      	str	r3, [r4, #0]
		for (int i = (cant_pun_tot - cant_pun_tau) + 1; i < cant_pun_tot; i++) {
 800157a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800157c:	3301      	adds	r3, #1
 800157e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001580:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	dbc4      	blt.n	8001512 <interpolador_vel+0x162>
		}
		return 1;
 8001588:	2301      	movs	r3, #1
 800158a:	e0b4      	b.n	80016f6 <interpolador_vel+0x346>
	} else {
		acel_nes = (VEL_MAX*2 / (tiempo + (pos_fin - pos_init) / VEL_MAX));
 800158c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001590:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001594:	f7fe fe24 	bl	80001e0 <__aeabi_dsub>
 8001598:	4603      	mov	r3, r0
 800159a:	460c      	mov	r4, r1
 800159c:	4618      	mov	r0, r3
 800159e:	4621      	mov	r1, r4
 80015a0:	a359      	add	r3, pc, #356	; (adr r3, 8001708 <interpolador_vel+0x358>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7ff f8fd 	bl	80007a4 <__aeabi_ddiv>
 80015aa:	4603      	mov	r3, r0
 80015ac:	460c      	mov	r4, r1
 80015ae:	4618      	mov	r0, r3
 80015b0:	4621      	mov	r1, r4
 80015b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015b6:	f7fe fe15 	bl	80001e4 <__adddf3>
 80015ba:	4603      	mov	r3, r0
 80015bc:	460c      	mov	r4, r1
 80015be:	461a      	mov	r2, r3
 80015c0:	4623      	mov	r3, r4
 80015c2:	a154      	add	r1, pc, #336	; (adr r1, 8001714 <interpolador_vel+0x364>)
 80015c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015c8:	f7ff f8ec 	bl	80007a4 <__aeabi_ddiv>
 80015cc:	4603      	mov	r3, r0
 80015ce:	460c      	mov	r4, r1
 80015d0:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
		tau = VEL_MAX / acel_nes;
 80015d4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80015d8:	a14b      	add	r1, pc, #300	; (adr r1, 8001708 <interpolador_vel+0x358>)
 80015da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015de:	f7ff f8e1 	bl	80007a4 <__aeabi_ddiv>
 80015e2:	4603      	mov	r3, r0
 80015e4:	460c      	mov	r4, r1
 80015e6:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
		cant_pun_tau = tau / TIEMPO_SAMP;
 80015ea:	a345      	add	r3, pc, #276	; (adr r3, 8001700 <interpolador_vel+0x350>)
 80015ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80015f4:	f7ff f8d6 	bl	80007a4 <__aeabi_ddiv>
 80015f8:	4603      	mov	r3, r0
 80015fa:	460c      	mov	r4, r1
 80015fc:	4618      	mov	r0, r3
 80015fe:	4621      	mov	r1, r4
 8001600:	f7ff fa40 	bl	8000a84 <__aeabi_d2iz>
 8001604:	4603      	mov	r3, r0
 8001606:	62fb      	str	r3, [r7, #44]	; 0x2c
		pend = VEL_MAX / tau;
 8001608:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800160c:	a13e      	add	r1, pc, #248	; (adr r1, 8001708 <interpolador_vel+0x358>)
 800160e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001612:	f7ff f8c7 	bl	80007a4 <__aeabi_ddiv>
 8001616:	4603      	mov	r3, r0
 8001618:	460c      	mov	r4, r1
 800161a:	e9c7 3408 	strd	r3, r4, [r7, #32]
		for (int i = 0; i <= cant_pun_tau; i++) {
 800161e:	2300      	movs	r3, #0
 8001620:	64bb      	str	r3, [r7, #72]	; 0x48
 8001622:	e01e      	b.n	8001662 <interpolador_vel+0x2b2>
			q_vec[i] = TIEMPO_SAMP * i * pend;
 8001624:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001626:	f7fe ff29 	bl	800047c <__aeabi_i2d>
 800162a:	a335      	add	r3, pc, #212	; (adr r3, 8001700 <interpolador_vel+0x350>)
 800162c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001630:	f7fe ff8e 	bl	8000550 <__aeabi_dmul>
 8001634:	4603      	mov	r3, r0
 8001636:	460c      	mov	r4, r1
 8001638:	4618      	mov	r0, r3
 800163a:	4621      	mov	r1, r4
 800163c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001640:	f7fe ff86 	bl	8000550 <__aeabi_dmul>
 8001644:	4603      	mov	r3, r0
 8001646:	460c      	mov	r4, r1
 8001648:	4618      	mov	r0, r3
 800164a:	4621      	mov	r1, r4
 800164c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	18d4      	adds	r4, r2, r3
 8001654:	f7ff fa5e 	bl	8000b14 <__aeabi_d2f>
 8001658:	4603      	mov	r3, r0
 800165a:	6023      	str	r3, [r4, #0]
		for (int i = 0; i <= cant_pun_tau; i++) {
 800165c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800165e:	3301      	adds	r3, #1
 8001660:	64bb      	str	r3, [r7, #72]	; 0x48
 8001662:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001666:	429a      	cmp	r2, r3
 8001668:	dddc      	ble.n	8001624 <interpolador_vel+0x274>
		}

		for (int i = cant_pun_tau + 1; i <= (cant_pun_tot - cant_pun_tau);
 800166a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800166c:	3301      	adds	r3, #1
 800166e:	647b      	str	r3, [r7, #68]	; 0x44
 8001670:	e008      	b.n	8001684 <interpolador_vel+0x2d4>
				i++) {
			q_vec[i] = VEL_MAX;
 8001672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	4413      	add	r3, r2
 800167a:	4a25      	ldr	r2, [pc, #148]	; (8001710 <interpolador_vel+0x360>)
 800167c:	601a      	str	r2, [r3, #0]
				i++) {
 800167e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001680:	3301      	adds	r3, #1
 8001682:	647b      	str	r3, [r7, #68]	; 0x44
		for (int i = cant_pun_tau + 1; i <= (cant_pun_tot - cant_pun_tau);
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800168c:	429a      	cmp	r2, r3
 800168e:	ddf0      	ble.n	8001672 <interpolador_vel+0x2c2>
		}
		for (int i = (cant_pun_tot - cant_pun_tau) + 1; i < cant_pun_tot; i++) {
 8001690:	683a      	ldr	r2, [r7, #0]
 8001692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	3301      	adds	r3, #1
 8001698:	643b      	str	r3, [r7, #64]	; 0x40
 800169a:	e027      	b.n	80016ec <interpolador_vel+0x33c>
			q_vec[i] = VEL_MAX - TIEMPO_SAMP * i * pend;
 800169c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800169e:	f7fe feed 	bl	800047c <__aeabi_i2d>
 80016a2:	a317      	add	r3, pc, #92	; (adr r3, 8001700 <interpolador_vel+0x350>)
 80016a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016a8:	f7fe ff52 	bl	8000550 <__aeabi_dmul>
 80016ac:	4603      	mov	r3, r0
 80016ae:	460c      	mov	r4, r1
 80016b0:	4618      	mov	r0, r3
 80016b2:	4621      	mov	r1, r4
 80016b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016b8:	f7fe ff4a 	bl	8000550 <__aeabi_dmul>
 80016bc:	4603      	mov	r3, r0
 80016be:	460c      	mov	r4, r1
 80016c0:	461a      	mov	r2, r3
 80016c2:	4623      	mov	r3, r4
 80016c4:	a110      	add	r1, pc, #64	; (adr r1, 8001708 <interpolador_vel+0x358>)
 80016c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016ca:	f7fe fd89 	bl	80001e0 <__aeabi_dsub>
 80016ce:	4603      	mov	r3, r0
 80016d0:	460c      	mov	r4, r1
 80016d2:	4618      	mov	r0, r3
 80016d4:	4621      	mov	r1, r4
 80016d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	18d4      	adds	r4, r2, r3
 80016de:	f7ff fa19 	bl	8000b14 <__aeabi_d2f>
 80016e2:	4603      	mov	r3, r0
 80016e4:	6023      	str	r3, [r4, #0]
		for (int i = (cant_pun_tot - cant_pun_tau) + 1; i < cant_pun_tot; i++) {
 80016e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016e8:	3301      	adds	r3, #1
 80016ea:	643b      	str	r3, [r7, #64]	; 0x40
 80016ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	dbd3      	blt.n	800169c <interpolador_vel+0x2ec>
		}
		return 0;
 80016f4:	2300      	movs	r3, #0
	}

}
 80016f6:	4618      	mov	r0, r3
 80016f8:	375c      	adds	r7, #92	; 0x5c
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd90      	pop	{r4, r7, pc}
 80016fe:	bf00      	nop
 8001700:	eb1c432d 	.word	0xeb1c432d
 8001704:	3f2a36e2 	.word	0x3f2a36e2
 8001708:	978d4fdf 	.word	0x978d4fdf
 800170c:	402d526e 	.word	0x402d526e
 8001710:	416a9375 	.word	0x416a9375
 8001714:	978d4fdf 	.word	0x978d4fdf
 8001718:	403d526e 	.word	0x403d526e

0800171c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b088      	sub	sp, #32
 8001720:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001722:	f107 030c 	add.w	r3, r7, #12
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60bb      	str	r3, [r7, #8]
 8001736:	4b2a      	ldr	r3, [pc, #168]	; (80017e0 <MX_GPIO_Init+0xc4>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a29      	ldr	r2, [pc, #164]	; (80017e0 <MX_GPIO_Init+0xc4>)
 800173c:	f043 0310 	orr.w	r3, r3, #16
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b27      	ldr	r3, [pc, #156]	; (80017e0 <MX_GPIO_Init+0xc4>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0310 	and.w	r3, r3, #16
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	607b      	str	r3, [r7, #4]
 8001752:	4b23      	ldr	r3, [pc, #140]	; (80017e0 <MX_GPIO_Init+0xc4>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	4a22      	ldr	r2, [pc, #136]	; (80017e0 <MX_GPIO_Init+0xc4>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	6313      	str	r3, [r2, #48]	; 0x30
 800175e:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <MX_GPIO_Init+0xc4>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	607b      	str	r3, [r7, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	603b      	str	r3, [r7, #0]
 800176e:	4b1c      	ldr	r3, [pc, #112]	; (80017e0 <MX_GPIO_Init+0xc4>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a1b      	ldr	r2, [pc, #108]	; (80017e0 <MX_GPIO_Init+0xc4>)
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b19      	ldr	r3, [pc, #100]	; (80017e0 <MX_GPIO_Init+0xc4>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	603b      	str	r3, [r7, #0]
 8001784:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, dir2_Pin|L298_ENA1_Pin|L298_ENA2_Pin|dir1_Pin, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	211e      	movs	r1, #30
 800178a:	4816      	ldr	r0, [pc, #88]	; (80017e4 <MX_GPIO_Init+0xc8>)
 800178c:	f001 fb64 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, out2_Pin|int1_M_cpt_t_Pin, GPIO_PIN_RESET);
 8001790:	2200      	movs	r2, #0
 8001792:	f44f 7140 	mov.w	r1, #768	; 0x300
 8001796:	4814      	ldr	r0, [pc, #80]	; (80017e8 <MX_GPIO_Init+0xcc>)
 8001798:	f001 fb5e 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = dir2_Pin|L298_ENA1_Pin|L298_ENA2_Pin|dir1_Pin;
 800179c:	231e      	movs	r3, #30
 800179e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a0:	2301      	movs	r3, #1
 80017a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ac:	f107 030c 	add.w	r3, r7, #12
 80017b0:	4619      	mov	r1, r3
 80017b2:	480c      	ldr	r0, [pc, #48]	; (80017e4 <MX_GPIO_Init+0xc8>)
 80017b4:	f001 f9b6 	bl	8002b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = out2_Pin|int1_M_cpt_t_Pin;
 80017b8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017be:	2301      	movs	r3, #1
 80017c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <MX_GPIO_Init+0xcc>)
 80017d2:	f001 f9a7 	bl	8002b24 <HAL_GPIO_Init>

}
 80017d6:	bf00      	nop
 80017d8:	3720      	adds	r7, #32
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40020800 	.word	0x40020800
 80017ec:	00000000 	.word	0x00000000

080017f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f0:	b5b0      	push	{r4, r5, r7, lr}
 80017f2:	b0ec      	sub	sp, #432	; 0x1b0
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	// Declarar variables
	int cant = 0, flag_activacion, flag_homing;
 80017f6:	2300      	movs	r3, #0
 80017f8:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
	double instrucciones[50] = { };
 80017fc:	f107 0308 	add.w	r3, r7, #8
 8001800:	4618      	mov	r0, r3
 8001802:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001806:	461a      	mov	r2, r3
 8001808:	2100      	movs	r1, #0
 800180a:	f004 f919 	bl	8005a40 <memset>
	motor1.pos_inicial=0;
 800180e:	4bc0      	ldr	r3, [pc, #768]	; (8001b10 <main+0x320>)
 8001810:	f503 436a 	add.w	r3, r3, #59904	; 0xea00
 8001814:	3368      	adds	r3, #104	; 0x68
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
	PWM_config.OCMode = TIM_OCMODE_PWM1;
 800181c:	4bbd      	ldr	r3, [pc, #756]	; (8001b14 <main+0x324>)
 800181e:	2260      	movs	r2, #96	; 0x60
 8001820:	601a      	str	r2, [r3, #0]
	PWM_config.Pulse = 0;
 8001822:	4bbc      	ldr	r3, [pc, #752]	; (8001b14 <main+0x324>)
 8001824:	2200      	movs	r2, #0
 8001826:	605a      	str	r2, [r3, #4]
	PWM_config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001828:	4bba      	ldr	r3, [pc, #744]	; (8001b14 <main+0x324>)
 800182a:	2200      	movs	r2, #0
 800182c:	609a      	str	r2, [r3, #8]
	PWM_config.OCFastMode = TIM_OCFAST_DISABLE;
 800182e:	4bb9      	ldr	r3, [pc, #740]	; (8001b14 <main+0x324>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
	// init variables
	enum Estado estado = Desactivado;
 8001834:	2301      	movs	r3, #1
 8001836:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
	int comando;
	flag_activacion = 0;
 800183a:	2300      	movs	r3, #0
 800183c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	flag_homing = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001846:	f000 ffc7 	bl	80027d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800184a:	f000 fa1f 	bl	8001c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800184e:	f7ff ff65 	bl	800171c <MX_GPIO_Init>
  MX_TIM1_Init();
 8001852:	f000 fd17 	bl	8002284 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001856:	f000 fd6d 	bl	8002334 <MX_TIM3_Init>
  MX_TIM9_Init();
 800185a:	f000 fdbf 	bl	80023dc <MX_TIM9_Init>
  MX_TIM12_Init();
 800185e:	f000 fe1d 	bl	800249c <MX_TIM12_Init>
  MX_SPI2_Init();
 8001862:	f000 fbb3 	bl	8001fcc <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 8001866:	2201      	movs	r2, #1
 8001868:	49ab      	ldr	r1, [pc, #684]	; (8001b18 <main+0x328>)
 800186a:	48ac      	ldr	r0, [pc, #688]	; (8001b1c <main+0x32c>)
 800186c:	f002 f822 	bl	80038b4 <HAL_SPI_Receive_IT>
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8001870:	213c      	movs	r1, #60	; 0x3c
 8001872:	48ab      	ldr	r0, [pc, #684]	; (8001b20 <main+0x330>)
 8001874:	f003 f9d4 	bl	8004c20 <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		//Generar comando
		if (flag_mensaje_completo == 0) {
 8001878:	4baa      	ldr	r3, [pc, #680]	; (8001b24 <main+0x334>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10f      	bne.n	80018a0 <main+0xb0>
			cant = identificador(str, instrucciones, contador_instrucciones);
 8001880:	4ba9      	ldr	r3, [pc, #676]	; (8001b28 <main+0x338>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	f107 0308 	add.w	r3, r7, #8
 8001888:	4619      	mov	r1, r3
 800188a:	48a8      	ldr	r0, [pc, #672]	; (8001b2c <main+0x33c>)
 800188c:	f7ff fb12 	bl	8000eb4 <identificador>
 8001890:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
			flag_mensaje_completo = 1;
 8001894:	4ba3      	ldr	r3, [pc, #652]	; (8001b24 <main+0x334>)
 8001896:	2201      	movs	r2, #1
 8001898:	601a      	str	r2, [r3, #0]
			contador_instrucciones = 0;
 800189a:	4ba3      	ldr	r3, [pc, #652]	; (8001b28 <main+0x338>)
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
		}
		// identificar comandos
		if (flag_mensaje_completo == 1) {
 80018a0:	4ba0      	ldr	r3, [pc, #640]	; (8001b24 <main+0x334>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	f040 8164 	bne.w	8001b72 <main+0x382>
			for (int i = 0; i < cant; i++) {
 80018aa:	2300      	movs	r3, #0
 80018ac:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80018b0:	e152      	b.n	8001b58 <main+0x368>
				comando = (int) instrucciones[i];
 80018b2:	f107 0208 	add.w	r2, r7, #8
 80018b6:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	4413      	add	r3, r2
 80018be:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018c2:	4618      	mov	r0, r3
 80018c4:	4621      	mov	r1, r4
 80018c6:	f7ff f8dd 	bl	8000a84 <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
				switch (comando) {
 80018d0:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80018d4:	2b06      	cmp	r3, #6
 80018d6:	f200 813a 	bhi.w	8001b4e <main+0x35e>
 80018da:	a201      	add	r2, pc, #4	; (adr r2, 80018e0 <main+0xf0>)
 80018dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e0:	0800191b 	.word	0x0800191b
 80018e4:	080018fd 	.word	0x080018fd
 80018e8:	08001b4f 	.word	0x08001b4f
 80018ec:	08001943 	.word	0x08001943
 80018f0:	08001961 	.word	0x08001961
 80018f4:	08001a1f 	.word	0x08001a1f
 80018f8:	08001a33 	.word	0x08001a33
				case Desactivar:
					if (flag_activacion) {
 80018fc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001900:	2b00      	cmp	r3, #0
 8001902:	f000 80fa 	beq.w	8001afa <main+0x30a>
						//desactivar PWM baja el pin del motor
						//Comunica que desactivo Interrumpe
						estado = Desactivado;
 8001906:	2301      	movs	r3, #1
 8001908:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
						flag_activacion = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
						flag_cambio = 1;
 8001912:	4b87      	ldr	r3, [pc, #540]	; (8001b30 <main+0x340>)
 8001914:	2201      	movs	r2, #1
 8001916:	601a      	str	r2, [r3, #0]
					} else {
					}
					break;
 8001918:	e0ef      	b.n	8001afa <main+0x30a>
				case Activar:
					if (!flag_activacion) {
 800191a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800191e:	2b00      	cmp	r3, #0
 8001920:	f040 80ed 	bne.w	8001afe <main+0x30e>
						//inicializa PWM FRECUENCIA 1 KHZ PWM1 Resolución 7.4 e-4 volts por paso 16000 pasos hasta TOP
						//configurar_prescaler_TIMER1(1000);
						//inicializa PWM FRECUENCIA 1 KHZ PWM2 Resolución 0.048volts por paso 249 pasos hasta TOP
						//configurar_prescaler_TIMER2(1000);
						//seteamos pwms
						estado = Activado;
 8001924:	2300      	movs	r3, #0
 8001926:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
						flag_activacion = 1;
 800192a:	2301      	movs	r3, #1
 800192c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
						flag_cambio = 1;
 8001930:	4b7f      	ldr	r3, [pc, #508]	; (8001b30 <main+0x340>)
 8001932:	2201      	movs	r2, #1
 8001934:	601a      	str	r2, [r3, #0]
						HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 8001936:	2201      	movs	r2, #1
 8001938:	2108      	movs	r1, #8
 800193a:	487e      	ldr	r0, [pc, #504]	; (8001b34 <main+0x344>)
 800193c:	f001 fa8c 	bl	8002e58 <HAL_GPIO_WritePin>
								GPIO_PIN_SET);
					} else {
					}
					break;
 8001940:	e0dd      	b.n	8001afe <main+0x30e>
				case Modo_homing:
					if (flag_activacion) {
 8001942:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001946:	2b00      	cmp	r3, #0
 8001948:	f000 80db 	beq.w	8001b02 <main+0x312>
						//Realizar homming:configurar PWM a vel baja:
						//simular un fin de carrera con un pull y una interrupcion
						flag_homing = 1;
 800194c:	2301      	movs	r3, #1
 800194e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
						flag_cambio = 1;
 8001952:	4b77      	ldr	r3, [pc, #476]	; (8001b30 <main+0x340>)
 8001954:	2201      	movs	r2, #1
 8001956:	601a      	str	r2, [r3, #0]
						estado = Modo_Homing;
 8001958:	2302      	movs	r3, #2
 800195a:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
					}
					break;
 800195e:	e0d0      	b.n	8001b02 <main+0x312>
				case Modo_ir:
					if (flag_activacion && flag_homing) {
 8001960:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80f1 	beq.w	8001b4c <main+0x35c>
 800196a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800196e:	2b00      	cmp	r3, #0
 8001970:	f000 80ec 	beq.w	8001b4c <main+0x35c>
						// saca vel media con consigna, la pos actual y tiempo
						//calcula el duty cycle segun la vel
						//calcula la cantidad de pulsos del enconder para llegar a esta pos
						//aca se hace la interpolacion
						cont_samp=0;
 8001974:	4b70      	ldr	r3, [pc, #448]	; (8001b38 <main+0x348>)
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
						cant_pun_tot = instrucciones[i + 3] / TIEMPO_SAMP;
 800197a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800197e:	3303      	adds	r3, #3
 8001980:	f107 0208 	add.w	r2, r7, #8
 8001984:	00db      	lsls	r3, r3, #3
 8001986:	4413      	add	r3, r2
 8001988:	e9d3 0100 	ldrd	r0, r1, [r3]
 800198c:	a35e      	add	r3, pc, #376	; (adr r3, 8001b08 <main+0x318>)
 800198e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001992:	f7fe ff07 	bl	80007a4 <__aeabi_ddiv>
 8001996:	4603      	mov	r3, r0
 8001998:	460c      	mov	r4, r1
 800199a:	4618      	mov	r0, r3
 800199c:	4621      	mov	r1, r4
 800199e:	f7ff f871 	bl	8000a84 <__aeabi_d2iz>
 80019a2:	4602      	mov	r2, r0
 80019a4:	4b65      	ldr	r3, [pc, #404]	; (8001b3c <main+0x34c>)
 80019a6:	601a      	str	r2, [r3, #0]
						dir = interpolador_vel(motor1.pos_inicial,
 80019a8:	4b59      	ldr	r3, [pc, #356]	; (8001b10 <main+0x320>)
 80019aa:	f503 436a 	add.w	r3, r3, #59904	; 0xea00
 80019ae:	3368      	adds	r3, #104	; 0x68
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f7fe fd74 	bl	80004a0 <__aeabi_f2d>
 80019b8:	4604      	mov	r4, r0
 80019ba:	460d      	mov	r5, r1
								instrucciones[i + 1], instrucciones[i + 3],
 80019bc:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80019c0:	3301      	adds	r3, #1
						dir = interpolador_vel(motor1.pos_inicial,
 80019c2:	f107 0208 	add.w	r2, r7, #8
 80019c6:	00db      	lsls	r3, r3, #3
 80019c8:	4413      	add	r3, r2
 80019ca:	ed93 7b00 	vldr	d7, [r3]
								instrucciones[i + 1], instrucciones[i + 3],
 80019ce:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80019d2:	3303      	adds	r3, #3
						dir = interpolador_vel(motor1.pos_inicial,
 80019d4:	f107 0208 	add.w	r2, r7, #8
 80019d8:	00db      	lsls	r3, r3, #3
 80019da:	4413      	add	r3, r2
 80019dc:	ed93 6b00 	vldr	d6, [r3]
 80019e0:	4b56      	ldr	r3, [pc, #344]	; (8001b3c <main+0x34c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4619      	mov	r1, r3
 80019e6:	484a      	ldr	r0, [pc, #296]	; (8001b10 <main+0x320>)
 80019e8:	eeb0 2a46 	vmov.f32	s4, s12
 80019ec:	eef0 2a66 	vmov.f32	s5, s13
 80019f0:	eeb0 1a47 	vmov.f32	s2, s14
 80019f4:	eef0 1a67 	vmov.f32	s3, s15
 80019f8:	ec45 4b10 	vmov	d0, r4, r5
 80019fc:	f7ff fcd8 	bl	80013b0 <interpolador_vel>
 8001a00:	4602      	mov	r2, r0
 8001a02:	4b4f      	ldr	r3, [pc, #316]	; (8001b40 <main+0x350>)
 8001a04:	601a      	str	r2, [r3, #0]
								motor1.pos_objetivo, cant_pun_tot);
						flag_cambio = 1;
 8001a06:	4b4a      	ldr	r3, [pc, #296]	; (8001b30 <main+0x340>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
						estado = Modo_Normal;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
						i += 3;
 8001a12:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001a16:	3303      	adds	r3, #3
 8001a18:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
					}
					break;
 8001a1c:	e096      	b.n	8001b4c <main+0x35c>
				case error:
					//apagar todo
					flag_homing = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
					estado = Desactivado;
 8001a24:	2301      	movs	r3, #1
 8001a26:	f887 31a3 	strb.w	r3, [r7, #419]	; 0x1a3
					flag_activacion = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
					break;
 8001a30:	e08d      	b.n	8001b4e <main+0x35e>
				case Preguntar:
					HAL_SPI_Abort_IT(&hspi2);
 8001a32:	483a      	ldr	r0, [pc, #232]	; (8001b1c <main+0x32c>)
 8001a34:	f002 f868 	bl	8003b08 <HAL_SPI_Abort_IT>
					//Revisa el estado, interuumpe y guarada el estado en el puerto SP
					if (estado == Desactivado) {
 8001a38:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d108      	bne.n	8001a52 <main+0x262>
						pTxData = 'D';
 8001a40:	4b40      	ldr	r3, [pc, #256]	; (8001b44 <main+0x354>)
 8001a42:	2244      	movs	r2, #68	; 0x44
 8001a44:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001a46:	2201      	movs	r2, #1
 8001a48:	493e      	ldr	r1, [pc, #248]	; (8001b44 <main+0x354>)
 8001a4a:	4834      	ldr	r0, [pc, #208]	; (8001b1c <main+0x32c>)
 8001a4c:	f001 feb0 	bl	80037b0 <HAL_SPI_Transmit_IT>
 8001a50:	e032      	b.n	8001ab8 <main+0x2c8>
					} else if (estado == Activado) {
 8001a52:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d108      	bne.n	8001a6c <main+0x27c>
						pTxData = 'A';
 8001a5a:	4b3a      	ldr	r3, [pc, #232]	; (8001b44 <main+0x354>)
 8001a5c:	2241      	movs	r2, #65	; 0x41
 8001a5e:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001a60:	2201      	movs	r2, #1
 8001a62:	4938      	ldr	r1, [pc, #224]	; (8001b44 <main+0x354>)
 8001a64:	482d      	ldr	r0, [pc, #180]	; (8001b1c <main+0x32c>)
 8001a66:	f001 fea3 	bl	80037b0 <HAL_SPI_Transmit_IT>
 8001a6a:	e025      	b.n	8001ab8 <main+0x2c8>
					} else if (estado == Modo_Homing) {
 8001a6c:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d108      	bne.n	8001a86 <main+0x296>
						pTxData = 'H';
 8001a74:	4b33      	ldr	r3, [pc, #204]	; (8001b44 <main+0x354>)
 8001a76:	2248      	movs	r2, #72	; 0x48
 8001a78:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	4931      	ldr	r1, [pc, #196]	; (8001b44 <main+0x354>)
 8001a7e:	4827      	ldr	r0, [pc, #156]	; (8001b1c <main+0x32c>)
 8001a80:	f001 fe96 	bl	80037b0 <HAL_SPI_Transmit_IT>
 8001a84:	e018      	b.n	8001ab8 <main+0x2c8>
					} else if (estado == Modo_Normal) {
 8001a86:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	d108      	bne.n	8001aa0 <main+0x2b0>
						pTxData = 'N';
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	; (8001b44 <main+0x354>)
 8001a90:	224e      	movs	r2, #78	; 0x4e
 8001a92:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001a94:	2201      	movs	r2, #1
 8001a96:	492b      	ldr	r1, [pc, #172]	; (8001b44 <main+0x354>)
 8001a98:	4820      	ldr	r0, [pc, #128]	; (8001b1c <main+0x32c>)
 8001a9a:	f001 fe89 	bl	80037b0 <HAL_SPI_Transmit_IT>
 8001a9e:	e00b      	b.n	8001ab8 <main+0x2c8>
					} else if (estado == Error) {
 8001aa0:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001aa4:	2b04      	cmp	r3, #4
 8001aa6:	d107      	bne.n	8001ab8 <main+0x2c8>
						pTxData = 'E';
 8001aa8:	4b26      	ldr	r3, [pc, #152]	; (8001b44 <main+0x354>)
 8001aaa:	2245      	movs	r2, #69	; 0x45
 8001aac:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit_IT(&hspi2, &pTxData, 1);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	4924      	ldr	r1, [pc, #144]	; (8001b44 <main+0x354>)
 8001ab2:	481a      	ldr	r0, [pc, #104]	; (8001b1c <main+0x32c>)
 8001ab4:	f001 fe7c 	bl	80037b0 <HAL_SPI_Transmit_IT>
					}
					HAL_GPIO_WritePin(int1_M_cpt_t_GPIO_Port, int1_M_cpt_t_Pin,
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001abe:	4822      	ldr	r0, [pc, #136]	; (8001b48 <main+0x358>)
 8001ac0:	f001 f9ca 	bl	8002e58 <HAL_GPIO_WritePin>
							GPIO_PIN_SET);
					HAL_GPIO_WritePin(int1_M_cpt_t_GPIO_Port, int1_M_cpt_t_Pin,
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001aca:	481f      	ldr	r0, [pc, #124]	; (8001b48 <main+0x358>)
 8001acc:	f001 f9c4 	bl	8002e58 <HAL_GPIO_WritePin>
							GPIO_PIN_RESET);
					__HAL_SPI_CLEAR_OVRFLAG(&hspi2);
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <main+0x32c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	1d3b      	adds	r3, r7, #4
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	4b0e      	ldr	r3, [pc, #56]	; (8001b1c <main+0x32c>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	689a      	ldr	r2, [r3, #8]
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	1d3b      	adds	r3, r7, #4
 8001aec:	681b      	ldr	r3, [r3, #0]
					HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 8001aee:	2201      	movs	r2, #1
 8001af0:	4909      	ldr	r1, [pc, #36]	; (8001b18 <main+0x328>)
 8001af2:	480a      	ldr	r0, [pc, #40]	; (8001b1c <main+0x32c>)
 8001af4:	f001 fede 	bl	80038b4 <HAL_SPI_Receive_IT>
					break;
 8001af8:	e029      	b.n	8001b4e <main+0x35e>
					break;
 8001afa:	bf00      	nop
 8001afc:	e027      	b.n	8001b4e <main+0x35e>
					break;
 8001afe:	bf00      	nop
 8001b00:	e025      	b.n	8001b4e <main+0x35e>
					break;
 8001b02:	bf00      	nop
 8001b04:	e023      	b.n	8001b4e <main+0x35e>
 8001b06:	bf00      	nop
 8001b08:	eb1c432d 	.word	0xeb1c432d
 8001b0c:	3f2a36e2 	.word	0x3f2a36e2
 8001b10:	2000ecf0 	.word	0x2000ecf0
 8001b14:	20000248 	.word	0x20000248
 8001b18:	2001d774 	.word	0x2001d774
 8001b1c:	2001d77c 	.word	0x2001d77c
 8001b20:	2001d814 	.word	0x2001d814
 8001b24:	20000000 	.word	0x20000000
 8001b28:	20000208 	.word	0x20000208
 8001b2c:	20000210 	.word	0x20000210
 8001b30:	2000020c 	.word	0x2000020c
 8001b34:	40021000 	.word	0x40021000
 8001b38:	20000244 	.word	0x20000244
 8001b3c:	2001d770 	.word	0x2001d770
 8001b40:	2001d76c 	.word	0x2001d76c
 8001b44:	20000200 	.word	0x20000200
 8001b48:	40020800 	.word	0x40020800
					break;
 8001b4c:	bf00      	nop
			for (int i = 0; i < cant; i++) {
 8001b4e:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 8001b52:	3301      	adds	r3, #1
 8001b54:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001b58:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001b5c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001b60:	429a      	cmp	r2, r3
 8001b62:	f6ff aea6 	blt.w	80018b2 <main+0xc2>
					//Revisa el estado, interuumpe y guarada el estado en el puerto SP
					break;
				}

			}
			flag_mensaje_completo = 2;
 8001b66:	4b40      	ldr	r3, [pc, #256]	; (8001c68 <main+0x478>)
 8001b68:	2202      	movs	r2, #2
 8001b6a:	601a      	str	r2, [r3, #0]
			cant = 0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
		}

		switch (estado) {
 8001b72:	f897 31a3 	ldrb.w	r3, [r7, #419]	; 0x1a3
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	f63f ae7e 	bhi.w	8001878 <main+0x88>
 8001b7c:	a201      	add	r2, pc, #4	; (adr r2, 8001b84 <main+0x394>)
 8001b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b82:	bf00      	nop
 8001b84:	08001b99 	.word	0x08001b99
 8001b88:	08001879 	.word	0x08001879
 8001b8c:	08001bb1 	.word	0x08001bb1
 8001b90:	08001bc1 	.word	0x08001bc1
 8001b94:	08001879 	.word	0x08001879
			//apagar timer
			//bajar tension en todos lados lo primero
			break;
		case Activado:
			//energisar l298
			if (flag_cambio == 1) {
 8001b98:	4b34      	ldr	r3, [pc, #208]	; (8001c6c <main+0x47c>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d15d      	bne.n	8001c5c <main+0x46c>
				HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8001ba0:	213c      	movs	r1, #60	; 0x3c
 8001ba2:	4833      	ldr	r0, [pc, #204]	; (8001c70 <main+0x480>)
 8001ba4:	f003 f83c 	bl	8004c20 <HAL_TIM_Encoder_Start>
				flag_cambio = 0;
 8001ba8:	4b30      	ldr	r3, [pc, #192]	; (8001c6c <main+0x47c>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
			}
			//
			//
			//
			break;
 8001bae:	e055      	b.n	8001c5c <main+0x46c>
		case Modo_Homing:
			if (flag_cambio == 1) {
 8001bb0:	4b2e      	ldr	r3, [pc, #184]	; (8001c6c <main+0x47c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d153      	bne.n	8001c60 <main+0x470>
				flag_cambio = 0;
 8001bb8:	4b2c      	ldr	r3, [pc, #176]	; (8001c6c <main+0x47c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
			//sensar el final de carrera
			//cambiar la dirreccion
			//cambiar el pwm a algo muy lento
			//mover muy lento
			//colocar el contador del encoder 0
			break;
 8001bbe:	e04f      	b.n	8001c60 <main+0x470>
		case Modo_Normal:
			//avisar que estoy listo
			//activar los pwm con el
			//control de pocicion y lectura de encoder
			//manifulacion del efector final
			if (flag_cambio == 1) {
 8001bc0:	4b2a      	ldr	r3, [pc, #168]	; (8001c6c <main+0x47c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d14d      	bne.n	8001c64 <main+0x474>
				flag_cambio = 0;
 8001bc8:	4b28      	ldr	r3, [pc, #160]	; (8001c6c <main+0x47c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
				flag_configuracion_PWM = 1;
 8001bce:	4b29      	ldr	r3, [pc, #164]	; (8001c74 <main+0x484>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]
				//aca hay que esperar a que todos los esclavos esten listos
				HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4828      	ldr	r0, [pc, #160]	; (8001c78 <main+0x488>)
 8001bd8:	f002 ff52 	bl	8004a80 <HAL_TIM_PWM_Start>
				HAL_TIM_Base_Start_IT(&htim9);
 8001bdc:	4827      	ldr	r0, [pc, #156]	; (8001c7c <main+0x48c>)
 8001bde:	f002 fe96 	bl	800490e <HAL_TIM_Base_Start_IT>
				if (dir) {
 8001be2:	4b27      	ldr	r3, [pc, #156]	; (8001c80 <main+0x490>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d01c      	beq.n	8001c24 <main+0x434>
					PWM_config.Pulse = 2799;
 8001bea:	4b26      	ldr	r3, [pc, #152]	; (8001c84 <main+0x494>)
 8001bec:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001bf0:	605a      	str	r2, [r3, #4]
					//TIM12->CCR1 = TIM12->CCR2;
					//TIM_OC2_SetConfig(TIM12, &PWM_config);
					HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config,TIM_CHANNEL_1);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	4923      	ldr	r1, [pc, #140]	; (8001c84 <main+0x494>)
 8001bf6:	4820      	ldr	r0, [pc, #128]	; (8001c78 <main+0x488>)
 8001bf8:	f003 f9b2 	bl	8004f60 <HAL_TIM_PWM_ConfigChannel>
					HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2108      	movs	r1, #8
 8001c00:	4821      	ldr	r0, [pc, #132]	; (8001c88 <main+0x498>)
 8001c02:	f001 f929 	bl	8002e58 <HAL_GPIO_WritePin>
													GPIO_PIN_RESET);
					HAL_GPIO_WritePin(dir1_GPIO_Port, dir1_Pin, GPIO_PIN_SET);
 8001c06:	2201      	movs	r2, #1
 8001c08:	2102      	movs	r1, #2
 8001c0a:	481f      	ldr	r0, [pc, #124]	; (8001c88 <main+0x498>)
 8001c0c:	f001 f924 	bl	8002e58 <HAL_GPIO_WritePin>
					HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001c10:	2100      	movs	r1, #0
 8001c12:	4819      	ldr	r0, [pc, #100]	; (8001c78 <main+0x488>)
 8001c14:	f002 ff34 	bl	8004a80 <HAL_TIM_PWM_Start>
					HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 8001c18:	2201      	movs	r2, #1
 8001c1a:	2108      	movs	r1, #8
 8001c1c:	481a      	ldr	r0, [pc, #104]	; (8001c88 <main+0x498>)
 8001c1e:	f001 f91b 	bl	8002e58 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
													GPIO_PIN_SET);
				}

			}
			break;
 8001c22:	e01f      	b.n	8001c64 <main+0x474>
					PWM_config.Pulse = 0;
 8001c24:	4b17      	ldr	r3, [pc, #92]	; (8001c84 <main+0x494>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	605a      	str	r2, [r3, #4]
					HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config,TIM_CHANNEL_1);
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	4915      	ldr	r1, [pc, #84]	; (8001c84 <main+0x494>)
 8001c2e:	4812      	ldr	r0, [pc, #72]	; (8001c78 <main+0x488>)
 8001c30:	f003 f996 	bl	8004f60 <HAL_TIM_PWM_ConfigChannel>
					HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 8001c34:	2200      	movs	r2, #0
 8001c36:	2108      	movs	r1, #8
 8001c38:	4813      	ldr	r0, [pc, #76]	; (8001c88 <main+0x498>)
 8001c3a:	f001 f90d 	bl	8002e58 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(dir1_GPIO_Port, dir1_Pin, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	2102      	movs	r1, #2
 8001c42:	4811      	ldr	r0, [pc, #68]	; (8001c88 <main+0x498>)
 8001c44:	f001 f908 	bl	8002e58 <HAL_GPIO_WritePin>
					HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001c48:	2100      	movs	r1, #0
 8001c4a:	480b      	ldr	r0, [pc, #44]	; (8001c78 <main+0x488>)
 8001c4c:	f002 ff18 	bl	8004a80 <HAL_TIM_PWM_Start>
					HAL_GPIO_WritePin(L298_ENA1_GPIO_Port, L298_ENA1_Pin,
 8001c50:	2201      	movs	r2, #1
 8001c52:	2108      	movs	r1, #8
 8001c54:	480c      	ldr	r0, [pc, #48]	; (8001c88 <main+0x498>)
 8001c56:	f001 f8ff 	bl	8002e58 <HAL_GPIO_WritePin>
			break;
 8001c5a:	e003      	b.n	8001c64 <main+0x474>
			break;
 8001c5c:	bf00      	nop
 8001c5e:	e60b      	b.n	8001878 <main+0x88>
			break;
 8001c60:	bf00      	nop
 8001c62:	e609      	b.n	8001878 <main+0x88>
			break;
 8001c64:	bf00      	nop
		if (flag_mensaje_completo == 0) {
 8001c66:	e607      	b.n	8001878 <main+0x88>
 8001c68:	20000000 	.word	0x20000000
 8001c6c:	2000020c 	.word	0x2000020c
 8001c70:	2001d814 	.word	0x2001d814
 8001c74:	20000004 	.word	0x20000004
 8001c78:	2001d894 	.word	0x2001d894
 8001c7c:	2001d854 	.word	0x2001d854
 8001c80:	2001d76c 	.word	0x2001d76c
 8001c84:	20000248 	.word	0x20000248
 8001c88:	40021000 	.word	0x40021000

08001c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b094      	sub	sp, #80	; 0x50
 8001c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c92:	f107 0320 	add.w	r3, r7, #32
 8001c96:	2230      	movs	r2, #48	; 0x30
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f003 fed0 	bl	8005a40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ca0:	f107 030c 	add.w	r3, r7, #12
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60bb      	str	r3, [r7, #8]
 8001cb4:	4b28      	ldr	r3, [pc, #160]	; (8001d58 <SystemClock_Config+0xcc>)
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	4a27      	ldr	r2, [pc, #156]	; (8001d58 <SystemClock_Config+0xcc>)
 8001cba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc0:	4b25      	ldr	r3, [pc, #148]	; (8001d58 <SystemClock_Config+0xcc>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ccc:	2300      	movs	r3, #0
 8001cce:	607b      	str	r3, [r7, #4]
 8001cd0:	4b22      	ldr	r3, [pc, #136]	; (8001d5c <SystemClock_Config+0xd0>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a21      	ldr	r2, [pc, #132]	; (8001d5c <SystemClock_Config+0xd0>)
 8001cd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cda:	6013      	str	r3, [r2, #0]
 8001cdc:	4b1f      	ldr	r3, [pc, #124]	; (8001d5c <SystemClock_Config+0xd0>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce4:	607b      	str	r3, [r7, #4]
 8001ce6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cec:	2301      	movs	r3, #1
 8001cee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cf0:	2310      	movs	r3, #16
 8001cf2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001cfc:	2308      	movs	r3, #8
 8001cfe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d00:	23a8      	movs	r3, #168	; 0xa8
 8001d02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d04:	2302      	movs	r3, #2
 8001d06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d08:	2307      	movs	r3, #7
 8001d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d0c:	f107 0320 	add.w	r3, r7, #32
 8001d10:	4618      	mov	r0, r3
 8001d12:	f001 f8bb 	bl	8002e8c <HAL_RCC_OscConfig>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d1c:	f000 f94e 	bl	8001fbc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d20:	230f      	movs	r3, #15
 8001d22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d24:	2302      	movs	r3, #2
 8001d26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001d2c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d30:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001d32:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001d36:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d38:	f107 030c 	add.w	r3, r7, #12
 8001d3c:	2105      	movs	r1, #5
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f001 fb14 	bl	800336c <HAL_RCC_ClockConfig>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001d4a:	f000 f937 	bl	8001fbc <Error_Handler>
  }
}
 8001d4e:	bf00      	nop
 8001d50:	3750      	adds	r7, #80	; 0x50
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40007000 	.word	0x40007000

08001d60 <HAL_SPI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
	cont_datos_SPI++;
 8001d68:	4b12      	ldr	r3, [pc, #72]	; (8001db4 <HAL_SPI_RxCpltCallback+0x54>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	4a11      	ldr	r2, [pc, #68]	; (8001db4 <HAL_SPI_RxCpltCallback+0x54>)
 8001d70:	6013      	str	r3, [r2, #0]
	str[cont_datos_SPI - 1] = dato_recepcion_SPI;
 8001d72:	4b10      	ldr	r3, [pc, #64]	; (8001db4 <HAL_SPI_RxCpltCallback+0x54>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	4a0f      	ldr	r2, [pc, #60]	; (8001db8 <HAL_SPI_RxCpltCallback+0x58>)
 8001d7a:	7811      	ldrb	r1, [r2, #0]
 8001d7c:	4a0f      	ldr	r2, [pc, #60]	; (8001dbc <HAL_SPI_RxCpltCallback+0x5c>)
 8001d7e:	54d1      	strb	r1, [r2, r3]
	if (str[cont_datos_SPI - 1] == ':') {
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <HAL_SPI_RxCpltCallback+0x54>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	3b01      	subs	r3, #1
 8001d86:	4a0d      	ldr	r2, [pc, #52]	; (8001dbc <HAL_SPI_RxCpltCallback+0x5c>)
 8001d88:	5cd3      	ldrb	r3, [r2, r3]
 8001d8a:	2b3a      	cmp	r3, #58	; 0x3a
 8001d8c:	d109      	bne.n	8001da2 <HAL_SPI_RxCpltCallback+0x42>
		flag_mensaje_completo = 0;
 8001d8e:	4b0c      	ldr	r3, [pc, #48]	; (8001dc0 <HAL_SPI_RxCpltCallback+0x60>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
		contador_instrucciones = cont_datos_SPI;
 8001d94:	4b07      	ldr	r3, [pc, #28]	; (8001db4 <HAL_SPI_RxCpltCallback+0x54>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0a      	ldr	r2, [pc, #40]	; (8001dc4 <HAL_SPI_RxCpltCallback+0x64>)
 8001d9a:	6013      	str	r3, [r2, #0]
		cont_datos_SPI = 0;
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <HAL_SPI_RxCpltCallback+0x54>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
	}
	HAL_SPI_Receive_IT(&hspi2, &dato_recepcion_SPI, 1);
 8001da2:	2201      	movs	r2, #1
 8001da4:	4904      	ldr	r1, [pc, #16]	; (8001db8 <HAL_SPI_RxCpltCallback+0x58>)
 8001da6:	4808      	ldr	r0, [pc, #32]	; (8001dc8 <HAL_SPI_RxCpltCallback+0x68>)
 8001da8:	f001 fd84 	bl	80038b4 <HAL_SPI_Receive_IT>
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000204 	.word	0x20000204
 8001db8:	2001d774 	.word	0x2001d774
 8001dbc:	20000210 	.word	0x20000210
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	20000208 	.word	0x20000208
 8001dc8:	2001d77c 	.word	0x2001d77c
 8001dcc:	00000000 	.word	0x00000000

08001dd0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001dd0:	b5b0      	push	{r4, r5, r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {

	}
	if (htim->Instance == TIM3) {
	}
	if (htim->Instance == TIM9) {
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a68      	ldr	r2, [pc, #416]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	f040 80c4 	bne.w	8001f6c <HAL_TIM_PeriodElapsedCallback+0x19c>
		if (cont_samp < cant_pun_tot) {
 8001de4:	4b67      	ldr	r3, [pc, #412]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a67      	ldr	r2, [pc, #412]	; (8001f88 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	4293      	cmp	r3, r2
 8001dee:	f080 80a9 	bcs.w	8001f44 <HAL_TIM_PeriodElapsedCallback+0x174>
			motor1.pos_actual=(TIM1->CNT/600*2*M_PI+TIM1->CNT%600*2*M_PI/600)*360/2/M_PI;
 8001df2:	4b66      	ldr	r3, [pc, #408]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df6:	4a66      	ldr	r2, [pc, #408]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001df8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfc:	099b      	lsrs	r3, r3, #6
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fb2b 	bl	800045c <__aeabi_ui2d>
 8001e06:	a35c      	add	r3, pc, #368	; (adr r3, 8001f78 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0c:	f7fe fba0 	bl	8000550 <__aeabi_dmul>
 8001e10:	4603      	mov	r3, r0
 8001e12:	460c      	mov	r4, r1
 8001e14:	4625      	mov	r5, r4
 8001e16:	461c      	mov	r4, r3
 8001e18:	4b5c      	ldr	r3, [pc, #368]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001e1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e1c:	4b5c      	ldr	r3, [pc, #368]	; (8001f90 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001e1e:	fba3 1302 	umull	r1, r3, r3, r2
 8001e22:	099b      	lsrs	r3, r3, #6
 8001e24:	f44f 7116 	mov.w	r1, #600	; 0x258
 8001e28:	fb01 f303 	mul.w	r3, r1, r3
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fb13 	bl	800045c <__aeabi_ui2d>
 8001e36:	a350      	add	r3, pc, #320	; (adr r3, 8001f78 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e3c:	f7fe fb88 	bl	8000550 <__aeabi_dmul>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4610      	mov	r0, r2
 8001e46:	4619      	mov	r1, r3
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	4b51      	ldr	r3, [pc, #324]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001e4e:	f7fe fca9 	bl	80007a4 <__aeabi_ddiv>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4620      	mov	r0, r4
 8001e58:	4629      	mov	r1, r5
 8001e5a:	f7fe f9c3 	bl	80001e4 <__adddf3>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	460c      	mov	r4, r1
 8001e62:	4618      	mov	r0, r3
 8001e64:	4621      	mov	r1, r4
 8001e66:	f04f 0200 	mov.w	r2, #0
 8001e6a:	4b4b      	ldr	r3, [pc, #300]	; (8001f98 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001e6c:	f7fe fb70 	bl	8000550 <__aeabi_dmul>
 8001e70:	4603      	mov	r3, r0
 8001e72:	460c      	mov	r4, r1
 8001e74:	4618      	mov	r0, r3
 8001e76:	4621      	mov	r1, r4
 8001e78:	f04f 0200 	mov.w	r2, #0
 8001e7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e80:	f7fe fc90 	bl	80007a4 <__aeabi_ddiv>
 8001e84:	4603      	mov	r3, r0
 8001e86:	460c      	mov	r4, r1
 8001e88:	4618      	mov	r0, r3
 8001e8a:	4621      	mov	r1, r4
 8001e8c:	a33a      	add	r3, pc, #232	; (adr r3, 8001f78 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8001e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e92:	f7fe fc87 	bl	80007a4 <__aeabi_ddiv>
 8001e96:	4603      	mov	r3, r0
 8001e98:	460c      	mov	r4, r1
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	4621      	mov	r1, r4
 8001e9e:	f7fe fe39 	bl	8000b14 <__aeabi_d2f>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	4b3d      	ldr	r3, [pc, #244]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001ea6:	f503 436a 	add.w	r3, r3, #59904	; 0xea00
 8001eaa:	3360      	adds	r3, #96	; 0x60
 8001eac:	601a      	str	r2, [r3, #0]
			if (dir) {
 8001eae:	4b3c      	ldr	r3, [pc, #240]	; (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d022      	beq.n	8001efc <HAL_TIM_PeriodElapsedCallback+0x12c>
				valor_PWM = 2799
						- motor1.pos_objetivo[cont_samp]* 2799;
 8001eb6:	4b33      	ldr	r3, [pc, #204]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a38      	ldr	r2, [pc, #224]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	edd3 7a00 	vldr	s15, [r3]
 8001ec4:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8001fa4 <HAL_TIM_PeriodElapsedCallback+0x1d4>
 8001ec8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ecc:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001fa4 <HAL_TIM_PeriodElapsedCallback+0x1d4>
 8001ed0:	ee77 7a67 	vsub.f32	s15, s14, s15
				valor_PWM = 2799
 8001ed4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ed8:	ee17 2a90 	vmov	r2, s15
 8001edc:	4b32      	ldr	r3, [pc, #200]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001ede:	601a      	str	r2, [r3, #0]
				PWM_config.Pulse = valor_PWM;
 8001ee0:	4b31      	ldr	r3, [pc, #196]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a31      	ldr	r2, [pc, #196]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001ee6:	6053      	str	r3, [r2, #4]
				//TIM12->CCR1 = TIM12->CCR2;
				//TIM_OC2_SetConfig(TIM12, &PWM_config);
				HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config,TIM_CHANNEL_1);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	4930      	ldr	r1, [pc, #192]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001eec:	4830      	ldr	r0, [pc, #192]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001eee:	f003 f837 	bl	8004f60 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	482e      	ldr	r0, [pc, #184]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001ef6:	f002 fdc3 	bl	8004a80 <HAL_TIM_PWM_Start>
 8001efa:	e01d      	b.n	8001f38 <HAL_TIM_PeriodElapsedCallback+0x168>
			} else {
				valor_PWM = motor1.pos_objetivo[cont_samp]* 2799;
 8001efc:	4b21      	ldr	r3, [pc, #132]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a26      	ldr	r2, [pc, #152]	; (8001f9c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	edd3 7a00 	vldr	s15, [r3]
 8001f0a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001fa4 <HAL_TIM_PeriodElapsedCallback+0x1d4>
 8001f0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f16:	ee17 2a90 	vmov	r2, s15
 8001f1a:	4b23      	ldr	r3, [pc, #140]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001f1c:	601a      	str	r2, [r3, #0]
				PWM_config.Pulse = valor_PWM;
 8001f1e:	4b22      	ldr	r3, [pc, #136]	; (8001fa8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a22      	ldr	r2, [pc, #136]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f24:	6053      	str	r3, [r2, #4]
				//TIM12->CCR1 = TIM12->CCR2;
				//TIM_OC2_SetConfig(TIM12, &PWM_config);
				HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config,TIM_CHANNEL_1);
 8001f26:	2200      	movs	r2, #0
 8001f28:	4920      	ldr	r1, [pc, #128]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f2a:	4821      	ldr	r0, [pc, #132]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f2c:	f003 f818 	bl	8004f60 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001f30:	2100      	movs	r1, #0
 8001f32:	481f      	ldr	r0, [pc, #124]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f34:	f002 fda4 	bl	8004a80 <HAL_TIM_PWM_Start>
			}
			cont_samp++;
 8001f38:	4b12      	ldr	r3, [pc, #72]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	4a11      	ldr	r2, [pc, #68]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	e013      	b.n	8001f6c <HAL_TIM_PeriodElapsedCallback+0x19c>
		} else {
				HAL_GPIO_WritePin(dir1_GPIO_Port, dir1_Pin, GPIO_PIN_RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2102      	movs	r1, #2
 8001f48:	481a      	ldr	r0, [pc, #104]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001f4a:	f000 ff85 	bl	8002e58 <HAL_GPIO_WritePin>
				PWM_config.Pulse = 0;
 8001f4e:	4b17      	ldr	r3, [pc, #92]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	605a      	str	r2, [r3, #4]
				//TIM12->CCR1 = TIM12->CCR2;
				//TIM_OC2_SetConfig(TIM12, &PWM_config);
				HAL_TIM_PWM_ConfigChannel(&htim12, &PWM_config,TIM_CHANNEL_1);
 8001f54:	2200      	movs	r2, #0
 8001f56:	4915      	ldr	r1, [pc, #84]	; (8001fac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f58:	4815      	ldr	r0, [pc, #84]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f5a:	f003 f801 	bl	8004f60 <HAL_TIM_PWM_ConfigChannel>
				HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001f5e:	2100      	movs	r1, #0
 8001f60:	4813      	ldr	r0, [pc, #76]	; (8001fb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001f62:	f002 fd8d 	bl	8004a80 <HAL_TIM_PWM_Start>
				HAL_TIM_Base_Stop_IT(&htim9);
 8001f66:	4814      	ldr	r0, [pc, #80]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001f68:	f002 fcf5 	bl	8004956 <HAL_TIM_Base_Stop_IT>
		}
	}
	if (htim->Instance == TIM12) {
	}
}
 8001f6c:	bf00      	nop
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bdb0      	pop	{r4, r5, r7, pc}
 8001f74:	f3af 8000 	nop.w
 8001f78:	54442d18 	.word	0x54442d18
 8001f7c:	400921fb 	.word	0x400921fb
 8001f80:	40014000 	.word	0x40014000
 8001f84:	20000244 	.word	0x20000244
 8001f88:	2001d770 	.word	0x2001d770
 8001f8c:	40010000 	.word	0x40010000
 8001f90:	1b4e81b5 	.word	0x1b4e81b5
 8001f94:	4082c000 	.word	0x4082c000
 8001f98:	40768000 	.word	0x40768000
 8001f9c:	2000ecf0 	.word	0x2000ecf0
 8001fa0:	2001d76c 	.word	0x2001d76c
 8001fa4:	452ef000 	.word	0x452ef000
 8001fa8:	2000ecec 	.word	0x2000ecec
 8001fac:	20000248 	.word	0x20000248
 8001fb0:	2001d894 	.word	0x2001d894
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	2001d854 	.word	0x2001d854

08001fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001fc0:	bf00      	nop
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
	...

08001fcc <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001fd0:	4b15      	ldr	r3, [pc, #84]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001fd2:	4a16      	ldr	r2, [pc, #88]	; (800202c <MX_SPI2_Init+0x60>)
 8001fd4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001fd6:	4b14      	ldr	r3, [pc, #80]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001fdc:	4b12      	ldr	r3, [pc, #72]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fe2:	4b11      	ldr	r3, [pc, #68]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001fee:	4b0e      	ldr	r3, [pc, #56]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ffa:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <MX_SPI2_Init+0x5c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002000:	4b09      	ldr	r3, [pc, #36]	; (8002028 <MX_SPI2_Init+0x5c>)
 8002002:	2200      	movs	r2, #0
 8002004:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002006:	4b08      	ldr	r3, [pc, #32]	; (8002028 <MX_SPI2_Init+0x5c>)
 8002008:	2200      	movs	r2, #0
 800200a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <MX_SPI2_Init+0x5c>)
 800200e:	220a      	movs	r2, #10
 8002010:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <MX_SPI2_Init+0x5c>)
 8002014:	f001 fb68 	bl	80036e8 <HAL_SPI_Init>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 800201e:	f7ff ffcd 	bl	8001fbc <Error_Handler>
  }

}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	2001d77c 	.word	0x2001d77c
 800202c:	40003800 	.word	0x40003800

08002030 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b08a      	sub	sp, #40	; 0x28
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002038:	f107 0314 	add.w	r3, r7, #20
 800203c:	2200      	movs	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	605a      	str	r2, [r3, #4]
 8002042:	609a      	str	r2, [r3, #8]
 8002044:	60da      	str	r2, [r3, #12]
 8002046:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a2c      	ldr	r2, [pc, #176]	; (8002100 <HAL_SPI_MspInit+0xd0>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d152      	bne.n	80020f8 <HAL_SPI_MspInit+0xc8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	4b2b      	ldr	r3, [pc, #172]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	4a2a      	ldr	r2, [pc, #168]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 800205c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002060:	6413      	str	r3, [r2, #64]	; 0x40
 8002062:	4b28      	ldr	r3, [pc, #160]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800206a:	613b      	str	r3, [r7, #16]
 800206c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800206e:	2300      	movs	r3, #0
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	4b24      	ldr	r3, [pc, #144]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	4a23      	ldr	r2, [pc, #140]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 8002078:	f043 0304 	orr.w	r3, r3, #4
 800207c:	6313      	str	r3, [r2, #48]	; 0x30
 800207e:	4b21      	ldr	r3, [pc, #132]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	f003 0304 	and.w	r3, r3, #4
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208a:	2300      	movs	r3, #0
 800208c:	60bb      	str	r3, [r7, #8]
 800208e:	4b1d      	ldr	r3, [pc, #116]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	4a1c      	ldr	r2, [pc, #112]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 8002094:	f043 0302 	orr.w	r3, r3, #2
 8002098:	6313      	str	r3, [r2, #48]	; 0x30
 800209a:	4b1a      	ldr	r3, [pc, #104]	; (8002104 <HAL_SPI_MspInit+0xd4>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	f003 0302 	and.w	r3, r3, #2
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    PB12     ------> SPI2_NSS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020a6:	230c      	movs	r3, #12
 80020a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020aa:	2302      	movs	r3, #2
 80020ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b2:	2303      	movs	r3, #3
 80020b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020b6:	2305      	movs	r3, #5
 80020b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ba:	f107 0314 	add.w	r3, r7, #20
 80020be:	4619      	mov	r1, r3
 80020c0:	4811      	ldr	r0, [pc, #68]	; (8002108 <HAL_SPI_MspInit+0xd8>)
 80020c2:	f000 fd2f 	bl	8002b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80020c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020cc:	2302      	movs	r3, #2
 80020ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020d4:	2303      	movs	r3, #3
 80020d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80020d8:	2305      	movs	r3, #5
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020dc:	f107 0314 	add.w	r3, r7, #20
 80020e0:	4619      	mov	r1, r3
 80020e2:	480a      	ldr	r0, [pc, #40]	; (800210c <HAL_SPI_MspInit+0xdc>)
 80020e4:	f000 fd1e 	bl	8002b24 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80020e8:	2200      	movs	r2, #0
 80020ea:	2100      	movs	r1, #0
 80020ec:	2024      	movs	r0, #36	; 0x24
 80020ee:	f000 fcc0 	bl	8002a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80020f2:	2024      	movs	r0, #36	; 0x24
 80020f4:	f000 fcd9 	bl	8002aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80020f8:	bf00      	nop
 80020fa:	3728      	adds	r7, #40	; 0x28
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40003800 	.word	0x40003800
 8002104:	40023800 	.word	0x40023800
 8002108:	40020800 	.word	0x40020800
 800210c:	40020400 	.word	0x40020400

08002110 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <HAL_MspInit+0x4c>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211e:	4a0f      	ldr	r2, [pc, #60]	; (800215c <HAL_MspInit+0x4c>)
 8002120:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002124:	6453      	str	r3, [r2, #68]	; 0x44
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <HAL_MspInit+0x4c>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	603b      	str	r3, [r7, #0]
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <HAL_MspInit+0x4c>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	4a08      	ldr	r2, [pc, #32]	; (800215c <HAL_MspInit+0x4c>)
 800213c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002140:	6413      	str	r3, [r2, #64]	; 0x40
 8002142:	4b06      	ldr	r3, [pc, #24]	; (800215c <HAL_MspInit+0x4c>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800

08002160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800216e:	b480      	push	{r7}
 8002170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002172:	e7fe      	b.n	8002172 <HardFault_Handler+0x4>

08002174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002178:	e7fe      	b.n	8002178 <MemManage_Handler+0x4>

0800217a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800217a:	b480      	push	{r7}
 800217c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800217e:	e7fe      	b.n	800217e <BusFault_Handler+0x4>

08002180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002184:	e7fe      	b.n	8002184 <UsageFault_Handler+0x4>

08002186 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021b4:	f000 fb62 	bl	800287c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}

080021bc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021c0:	4803      	ldr	r0, [pc, #12]	; (80021d0 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80021c2:	f002 fd64 	bl	8004c8e <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80021c6:	4803      	ldr	r0, [pc, #12]	; (80021d4 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80021c8:	f002 fd61 	bl	8004c8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	2001d814 	.word	0x2001d814
 80021d4:	2001d854 	.word	0x2001d854

080021d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80021dc:	4802      	ldr	r0, [pc, #8]	; (80021e8 <TIM3_IRQHandler+0x10>)
 80021de:	f002 fd56 	bl	8004c8e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	2001d7d4 	.word	0x2001d7d4

080021ec <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80021f0:	4802      	ldr	r0, [pc, #8]	; (80021fc <SPI2_IRQHandler+0x10>)
 80021f2:	f001 fd83 	bl	8003cfc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80021f6:	bf00      	nop
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	2001d77c 	.word	0x2001d77c

08002200 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002208:	4b11      	ldr	r3, [pc, #68]	; (8002250 <_sbrk+0x50>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d102      	bne.n	8002216 <_sbrk+0x16>
		heap_end = &end;
 8002210:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <_sbrk+0x50>)
 8002212:	4a10      	ldr	r2, [pc, #64]	; (8002254 <_sbrk+0x54>)
 8002214:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002216:	4b0e      	ldr	r3, [pc, #56]	; (8002250 <_sbrk+0x50>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <_sbrk+0x50>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4413      	add	r3, r2
 8002224:	466a      	mov	r2, sp
 8002226:	4293      	cmp	r3, r2
 8002228:	d907      	bls.n	800223a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800222a:	f003 fbdf 	bl	80059ec <__errno>
 800222e:	4602      	mov	r2, r0
 8002230:	230c      	movs	r3, #12
 8002232:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002234:	f04f 33ff 	mov.w	r3, #4294967295
 8002238:	e006      	b.n	8002248 <_sbrk+0x48>
	}

	heap_end += incr;
 800223a:	4b05      	ldr	r3, [pc, #20]	; (8002250 <_sbrk+0x50>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	4a03      	ldr	r2, [pc, #12]	; (8002250 <_sbrk+0x50>)
 8002244:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002246:	68fb      	ldr	r3, [r7, #12]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000264 	.word	0x20000264
 8002254:	2001d8e0 	.word	0x2001d8e0

08002258 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800225c:	4b08      	ldr	r3, [pc, #32]	; (8002280 <SystemInit+0x28>)
 800225e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002262:	4a07      	ldr	r2, [pc, #28]	; (8002280 <SystemInit+0x28>)
 8002264:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002268:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800226c:	4b04      	ldr	r3, [pc, #16]	; (8002280 <SystemInit+0x28>)
 800226e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002272:	609a      	str	r2, [r3, #8]
#endif
}
 8002274:	bf00      	nop
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08c      	sub	sp, #48	; 0x30
 8002288:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800228a:	f107 030c 	add.w	r3, r7, #12
 800228e:	2224      	movs	r2, #36	; 0x24
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f003 fbd4 	bl	8005a40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002298:	1d3b      	adds	r3, r7, #4
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80022a0:	4b22      	ldr	r3, [pc, #136]	; (800232c <MX_TIM1_Init+0xa8>)
 80022a2:	4a23      	ldr	r2, [pc, #140]	; (8002330 <MX_TIM1_Init+0xac>)
 80022a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 80022a6:	4b21      	ldr	r3, [pc, #132]	; (800232c <MX_TIM1_Init+0xa8>)
 80022a8:	2201      	movs	r2, #1
 80022aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ac:	4b1f      	ldr	r3, [pc, #124]	; (800232c <MX_TIM1_Init+0xa8>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80022b2:	4b1e      	ldr	r3, [pc, #120]	; (800232c <MX_TIM1_Init+0xa8>)
 80022b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ba:	4b1c      	ldr	r3, [pc, #112]	; (800232c <MX_TIM1_Init+0xa8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022c0:	4b1a      	ldr	r3, [pc, #104]	; (800232c <MX_TIM1_Init+0xa8>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022c6:	4b19      	ldr	r3, [pc, #100]	; (800232c <MX_TIM1_Init+0xa8>)
 80022c8:	2280      	movs	r2, #128	; 0x80
 80022ca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80022cc:	2301      	movs	r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022d0:	2300      	movs	r3, #0
 80022d2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022d4:	2301      	movs	r3, #1
 80022d6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022d8:	2300      	movs	r3, #0
 80022da:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022e0:	2300      	movs	r3, #0
 80022e2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022e4:	2301      	movs	r3, #1
 80022e6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80022ec:	2300      	movs	r3, #0
 80022ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80022f0:	f107 030c 	add.w	r3, r7, #12
 80022f4:	4619      	mov	r1, r3
 80022f6:	480d      	ldr	r0, [pc, #52]	; (800232c <MX_TIM1_Init+0xa8>)
 80022f8:	f002 fc00 	bl	8004afc <HAL_TIM_Encoder_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002302:	f7ff fe5b 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002306:	2300      	movs	r3, #0
 8002308:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800230a:	2300      	movs	r3, #0
 800230c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800230e:	1d3b      	adds	r3, r7, #4
 8002310:	4619      	mov	r1, r3
 8002312:	4806      	ldr	r0, [pc, #24]	; (800232c <MX_TIM1_Init+0xa8>)
 8002314:	f003 fada 	bl	80058cc <HAL_TIMEx_MasterConfigSynchronization>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800231e:	f7ff fe4d 	bl	8001fbc <Error_Handler>
  }

}
 8002322:	bf00      	nop
 8002324:	3730      	adds	r7, #48	; 0x30
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	2001d814 	.word	0x2001d814
 8002330:	40010000 	.word	0x40010000

08002334 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08c      	sub	sp, #48	; 0x30
 8002338:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800233a:	f107 030c 	add.w	r3, r7, #12
 800233e:	2224      	movs	r2, #36	; 0x24
 8002340:	2100      	movs	r1, #0
 8002342:	4618      	mov	r0, r3
 8002344:	f003 fb7c 	bl	8005a40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002348:	1d3b      	adds	r3, r7, #4
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
 800234e:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8002350:	4b20      	ldr	r3, [pc, #128]	; (80023d4 <MX_TIM3_Init+0xa0>)
 8002352:	4a21      	ldr	r2, [pc, #132]	; (80023d8 <MX_TIM3_Init+0xa4>)
 8002354:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002356:	4b1f      	ldr	r3, [pc, #124]	; (80023d4 <MX_TIM3_Init+0xa0>)
 8002358:	2200      	movs	r2, #0
 800235a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800235c:	4b1d      	ldr	r3, [pc, #116]	; (80023d4 <MX_TIM3_Init+0xa0>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 8002362:	4b1c      	ldr	r3, [pc, #112]	; (80023d4 <MX_TIM3_Init+0xa0>)
 8002364:	2200      	movs	r2, #0
 8002366:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002368:	4b1a      	ldr	r3, [pc, #104]	; (80023d4 <MX_TIM3_Init+0xa0>)
 800236a:	2200      	movs	r2, #0
 800236c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800236e:	4b19      	ldr	r3, [pc, #100]	; (80023d4 <MX_TIM3_Init+0xa0>)
 8002370:	2280      	movs	r2, #128	; 0x80
 8002372:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002374:	2301      	movs	r3, #1
 8002376:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002378:	2300      	movs	r3, #0
 800237a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800237c:	2301      	movs	r3, #1
 800237e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV2;
 8002380:	2304      	movs	r3, #4
 8002382:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002388:	2300      	movs	r3, #0
 800238a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800238c:	2301      	movs	r3, #1
 800238e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV2;
 8002390:	2304      	movs	r3, #4
 8002392:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002394:	2300      	movs	r3, #0
 8002396:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	4619      	mov	r1, r3
 800239e:	480d      	ldr	r0, [pc, #52]	; (80023d4 <MX_TIM3_Init+0xa0>)
 80023a0:	f002 fbac 	bl	8004afc <HAL_TIM_Encoder_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80023aa:	f7ff fe07 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 80023ae:	2350      	movs	r3, #80	; 0x50
 80023b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80023b6:	1d3b      	adds	r3, r7, #4
 80023b8:	4619      	mov	r1, r3
 80023ba:	4806      	ldr	r0, [pc, #24]	; (80023d4 <MX_TIM3_Init+0xa0>)
 80023bc:	f003 fa86 	bl	80058cc <HAL_TIMEx_MasterConfigSynchronization>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80023c6:	f7ff fdf9 	bl	8001fbc <Error_Handler>
  }

}
 80023ca:	bf00      	nop
 80023cc:	3730      	adds	r7, #48	; 0x30
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	2001d7d4 	.word	0x2001d7d4
 80023d8:	40000400 	.word	0x40000400

080023dc <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08c      	sub	sp, #48	; 0x30
 80023e0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023e2:	f107 0320 	add.w	r3, r7, #32
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	605a      	str	r2, [r3, #4]
 80023ec:	609a      	str	r2, [r3, #8]
 80023ee:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023f0:	1d3b      	adds	r3, r7, #4
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	605a      	str	r2, [r3, #4]
 80023f8:	609a      	str	r2, [r3, #8]
 80023fa:	60da      	str	r2, [r3, #12]
 80023fc:	611a      	str	r2, [r3, #16]
 80023fe:	615a      	str	r2, [r3, #20]
 8002400:	619a      	str	r2, [r3, #24]

  htim9.Instance = TIM9;
 8002402:	4b24      	ldr	r3, [pc, #144]	; (8002494 <MX_TIM9_Init+0xb8>)
 8002404:	4a24      	ldr	r2, [pc, #144]	; (8002498 <MX_TIM9_Init+0xbc>)
 8002406:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 8002408:	4b22      	ldr	r3, [pc, #136]	; (8002494 <MX_TIM9_Init+0xb8>)
 800240a:	2201      	movs	r2, #1
 800240c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800240e:	4b21      	ldr	r3, [pc, #132]	; (8002494 <MX_TIM9_Init+0xb8>)
 8002410:	2200      	movs	r2, #0
 8002412:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8399;
 8002414:	4b1f      	ldr	r3, [pc, #124]	; (8002494 <MX_TIM9_Init+0xb8>)
 8002416:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800241a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800241c:	4b1d      	ldr	r3, [pc, #116]	; (8002494 <MX_TIM9_Init+0xb8>)
 800241e:	2200      	movs	r2, #0
 8002420:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002422:	4b1c      	ldr	r3, [pc, #112]	; (8002494 <MX_TIM9_Init+0xb8>)
 8002424:	2200      	movs	r2, #0
 8002426:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8002428:	481a      	ldr	r0, [pc, #104]	; (8002494 <MX_TIM9_Init+0xb8>)
 800242a:	f002 fa45 	bl	80048b8 <HAL_TIM_Base_Init>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8002434:	f7ff fdc2 	bl	8001fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002438:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800243c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800243e:	f107 0320 	add.w	r3, r7, #32
 8002442:	4619      	mov	r1, r3
 8002444:	4813      	ldr	r0, [pc, #76]	; (8002494 <MX_TIM9_Init+0xb8>)
 8002446:	f002 fe51 	bl	80050ec <HAL_TIM_ConfigClockSource>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8002450:	f7ff fdb4 	bl	8001fbc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 8002454:	480f      	ldr	r0, [pc, #60]	; (8002494 <MX_TIM9_Init+0xb8>)
 8002456:	f002 faa9 	bl	80049ac <HAL_TIM_OC_Init>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8002460:	f7ff fdac 	bl	8001fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002464:	2300      	movs	r3, #0
 8002466:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002474:	1d3b      	adds	r3, r7, #4
 8002476:	2200      	movs	r2, #0
 8002478:	4619      	mov	r1, r3
 800247a:	4806      	ldr	r0, [pc, #24]	; (8002494 <MX_TIM9_Init+0xb8>)
 800247c:	f002 fd10 	bl	8004ea0 <HAL_TIM_OC_ConfigChannel>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8002486:	f7ff fd99 	bl	8001fbc <Error_Handler>
  }

}
 800248a:	bf00      	nop
 800248c:	3730      	adds	r7, #48	; 0x30
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	2001d854 	.word	0x2001d854
 8002498:	40014000 	.word	0x40014000

0800249c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08c      	sub	sp, #48	; 0x30
 80024a0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024a2:	f107 0320 	add.w	r3, r7, #32
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	605a      	str	r2, [r3, #4]
 80024ac:	609a      	str	r2, [r3, #8]
 80024ae:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024b0:	1d3b      	adds	r3, r7, #4
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	605a      	str	r2, [r3, #4]
 80024b8:	609a      	str	r2, [r3, #8]
 80024ba:	60da      	str	r2, [r3, #12]
 80024bc:	611a      	str	r2, [r3, #16]
 80024be:	615a      	str	r2, [r3, #20]
 80024c0:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 80024c2:	4b2b      	ldr	r3, [pc, #172]	; (8002570 <MX_TIM12_Init+0xd4>)
 80024c4:	4a2b      	ldr	r2, [pc, #172]	; (8002574 <MX_TIM12_Init+0xd8>)
 80024c6:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 80024c8:	4b29      	ldr	r3, [pc, #164]	; (8002570 <MX_TIM12_Init+0xd4>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ce:	4b28      	ldr	r3, [pc, #160]	; (8002570 <MX_TIM12_Init+0xd4>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2799;
 80024d4:	4b26      	ldr	r3, [pc, #152]	; (8002570 <MX_TIM12_Init+0xd4>)
 80024d6:	f640 22ef 	movw	r2, #2799	; 0xaef
 80024da:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024dc:	4b24      	ldr	r3, [pc, #144]	; (8002570 <MX_TIM12_Init+0xd4>)
 80024de:	2200      	movs	r2, #0
 80024e0:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024e2:	4b23      	ldr	r3, [pc, #140]	; (8002570 <MX_TIM12_Init+0xd4>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80024e8:	4821      	ldr	r0, [pc, #132]	; (8002570 <MX_TIM12_Init+0xd4>)
 80024ea:	f002 f9e5 	bl	80048b8 <HAL_TIM_Base_Init>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80024f4:	f7ff fd62 	bl	8001fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80024fe:	f107 0320 	add.w	r3, r7, #32
 8002502:	4619      	mov	r1, r3
 8002504:	481a      	ldr	r0, [pc, #104]	; (8002570 <MX_TIM12_Init+0xd4>)
 8002506:	f002 fdf1 	bl	80050ec <HAL_TIM_ConfigClockSource>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8002510:	f7ff fd54 	bl	8001fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002514:	4816      	ldr	r0, [pc, #88]	; (8002570 <MX_TIM12_Init+0xd4>)
 8002516:	f002 fa7e 	bl	8004a16 <HAL_TIM_PWM_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8002520:	f7ff fd4c 	bl	8001fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002524:	2360      	movs	r3, #96	; 0x60
 8002526:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002528:	2300      	movs	r3, #0
 800252a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800252c:	2300      	movs	r3, #0
 800252e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002534:	1d3b      	adds	r3, r7, #4
 8002536:	2200      	movs	r2, #0
 8002538:	4619      	mov	r1, r3
 800253a:	480d      	ldr	r0, [pc, #52]	; (8002570 <MX_TIM12_Init+0xd4>)
 800253c:	f002 fd10 	bl	8004f60 <HAL_TIM_PWM_ConfigChannel>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8002546:	f7ff fd39 	bl	8001fbc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800254a:	1d3b      	adds	r3, r7, #4
 800254c:	2204      	movs	r2, #4
 800254e:	4619      	mov	r1, r3
 8002550:	4807      	ldr	r0, [pc, #28]	; (8002570 <MX_TIM12_Init+0xd4>)
 8002552:	f002 fd05 	bl	8004f60 <HAL_TIM_PWM_ConfigChannel>
 8002556:	4603      	mov	r3, r0
 8002558:	2b00      	cmp	r3, #0
 800255a:	d001      	beq.n	8002560 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 800255c:	f7ff fd2e 	bl	8001fbc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8002560:	4803      	ldr	r0, [pc, #12]	; (8002570 <MX_TIM12_Init+0xd4>)
 8002562:	f000 f8d5 	bl	8002710 <HAL_TIM_MspPostInit>

}
 8002566:	bf00      	nop
 8002568:	3730      	adds	r7, #48	; 0x30
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	2001d894 	.word	0x2001d894
 8002574:	40001800 	.word	0x40001800

08002578 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08c      	sub	sp, #48	; 0x30
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 031c 	add.w	r3, r7, #28
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a3a      	ldr	r2, [pc, #232]	; (8002680 <HAL_TIM_Encoder_MspInit+0x108>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d135      	bne.n	8002606 <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	61bb      	str	r3, [r7, #24]
 800259e:	4b39      	ldr	r3, [pc, #228]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a2:	4a38      	ldr	r2, [pc, #224]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	6453      	str	r3, [r2, #68]	; 0x44
 80025aa:	4b36      	ldr	r3, [pc, #216]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	61bb      	str	r3, [r7, #24]
 80025b4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	4b32      	ldr	r3, [pc, #200]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	4a31      	ldr	r2, [pc, #196]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 80025c0:	f043 0310 	orr.w	r3, r3, #16
 80025c4:	6313      	str	r3, [r2, #48]	; 0x30
 80025c6:	4b2f      	ldr	r3, [pc, #188]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	f003 0310 	and.w	r3, r3, #16
 80025ce:	617b      	str	r3, [r7, #20]
 80025d0:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80025d2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80025d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d8:	2302      	movs	r3, #2
 80025da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025dc:	2301      	movs	r3, #1
 80025de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025e0:	2302      	movs	r3, #2
 80025e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025e4:	2301      	movs	r3, #1
 80025e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80025e8:	f107 031c 	add.w	r3, r7, #28
 80025ec:	4619      	mov	r1, r3
 80025ee:	4826      	ldr	r0, [pc, #152]	; (8002688 <HAL_TIM_Encoder_MspInit+0x110>)
 80025f0:	f000 fa98 	bl	8002b24 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80025f4:	2200      	movs	r2, #0
 80025f6:	2100      	movs	r1, #0
 80025f8:	2018      	movs	r0, #24
 80025fa:	f000 fa3a 	bl	8002a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80025fe:	2018      	movs	r0, #24
 8002600:	f000 fa53 	bl	8002aaa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002604:	e038      	b.n	8002678 <HAL_TIM_Encoder_MspInit+0x100>
  else if(tim_encoderHandle->Instance==TIM3)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a20      	ldr	r2, [pc, #128]	; (800268c <HAL_TIM_Encoder_MspInit+0x114>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d133      	bne.n	8002678 <HAL_TIM_Encoder_MspInit+0x100>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002610:	2300      	movs	r3, #0
 8002612:	613b      	str	r3, [r7, #16]
 8002614:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002618:	4a1a      	ldr	r2, [pc, #104]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 800261a:	f043 0302 	orr.w	r3, r3, #2
 800261e:	6413      	str	r3, [r2, #64]	; 0x40
 8002620:	4b18      	ldr	r3, [pc, #96]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800262c:	2300      	movs	r3, #0
 800262e:	60fb      	str	r3, [r7, #12]
 8002630:	4b14      	ldr	r3, [pc, #80]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002634:	4a13      	ldr	r2, [pc, #76]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 8002636:	f043 0304 	orr.w	r3, r3, #4
 800263a:	6313      	str	r3, [r2, #48]	; 0x30
 800263c:	4b11      	ldr	r3, [pc, #68]	; (8002684 <HAL_TIM_Encoder_MspInit+0x10c>)
 800263e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	60fb      	str	r3, [r7, #12]
 8002646:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002648:	23c0      	movs	r3, #192	; 0xc0
 800264a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264c:	2302      	movs	r3, #2
 800264e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002650:	2301      	movs	r3, #1
 8002652:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002654:	2302      	movs	r3, #2
 8002656:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002658:	2302      	movs	r3, #2
 800265a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800265c:	f107 031c 	add.w	r3, r7, #28
 8002660:	4619      	mov	r1, r3
 8002662:	480b      	ldr	r0, [pc, #44]	; (8002690 <HAL_TIM_Encoder_MspInit+0x118>)
 8002664:	f000 fa5e 	bl	8002b24 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002668:	2200      	movs	r2, #0
 800266a:	2100      	movs	r1, #0
 800266c:	201d      	movs	r0, #29
 800266e:	f000 fa00 	bl	8002a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002672:	201d      	movs	r0, #29
 8002674:	f000 fa19 	bl	8002aaa <HAL_NVIC_EnableIRQ>
}
 8002678:	bf00      	nop
 800267a:	3730      	adds	r7, #48	; 0x30
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40010000 	.word	0x40010000
 8002684:	40023800 	.word	0x40023800
 8002688:	40021000 	.word	0x40021000
 800268c:	40000400 	.word	0x40000400
 8002690:	40020800 	.word	0x40020800

08002694 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM9)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a18      	ldr	r2, [pc, #96]	; (8002704 <HAL_TIM_Base_MspInit+0x70>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d116      	bne.n	80026d4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	4b17      	ldr	r3, [pc, #92]	; (8002708 <HAL_TIM_Base_MspInit+0x74>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	4a16      	ldr	r2, [pc, #88]	; (8002708 <HAL_TIM_Base_MspInit+0x74>)
 80026b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b4:	6453      	str	r3, [r2, #68]	; 0x44
 80026b6:	4b14      	ldr	r3, [pc, #80]	; (8002708 <HAL_TIM_Base_MspInit+0x74>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026be:	60fb      	str	r3, [r7, #12]
 80026c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80026c2:	2200      	movs	r2, #0
 80026c4:	2100      	movs	r1, #0
 80026c6:	2018      	movs	r0, #24
 80026c8:	f000 f9d3 	bl	8002a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80026cc:	2018      	movs	r0, #24
 80026ce:	f000 f9ec 	bl	8002aaa <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 80026d2:	e012      	b.n	80026fa <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM12)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a0c      	ldr	r2, [pc, #48]	; (800270c <HAL_TIM_Base_MspInit+0x78>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d10d      	bne.n	80026fa <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	60bb      	str	r3, [r7, #8]
 80026e2:	4b09      	ldr	r3, [pc, #36]	; (8002708 <HAL_TIM_Base_MspInit+0x74>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e6:	4a08      	ldr	r2, [pc, #32]	; (8002708 <HAL_TIM_Base_MspInit+0x74>)
 80026e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026ec:	6413      	str	r3, [r2, #64]	; 0x40
 80026ee:	4b06      	ldr	r3, [pc, #24]	; (8002708 <HAL_TIM_Base_MspInit+0x74>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026f6:	60bb      	str	r3, [r7, #8]
 80026f8:	68bb      	ldr	r3, [r7, #8]
}
 80026fa:	bf00      	nop
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40014000 	.word	0x40014000
 8002708:	40023800 	.word	0x40023800
 800270c:	40001800 	.word	0x40001800

08002710 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b088      	sub	sp, #32
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002718:	f107 030c 	add.w	r3, r7, #12
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM12)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a12      	ldr	r2, [pc, #72]	; (8002778 <HAL_TIM_MspPostInit+0x68>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d11e      	bne.n	8002770 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	4b11      	ldr	r3, [pc, #68]	; (800277c <HAL_TIM_MspPostInit+0x6c>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	4a10      	ldr	r2, [pc, #64]	; (800277c <HAL_TIM_MspPostInit+0x6c>)
 800273c:	f043 0302 	orr.w	r3, r3, #2
 8002740:	6313      	str	r3, [r2, #48]	; 0x30
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <HAL_TIM_MspPostInit+0x6c>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	60bb      	str	r3, [r7, #8]
 800274c:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration    
    PB14     ------> TIM12_CH1
    PB15     ------> TIM12_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800274e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002752:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002754:	2302      	movs	r3, #2
 8002756:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275c:	2300      	movs	r3, #0
 800275e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002760:	2309      	movs	r3, #9
 8002762:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002764:	f107 030c 	add.w	r3, r7, #12
 8002768:	4619      	mov	r1, r3
 800276a:	4805      	ldr	r0, [pc, #20]	; (8002780 <HAL_TIM_MspPostInit+0x70>)
 800276c:	f000 f9da 	bl	8002b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002770:	bf00      	nop
 8002772:	3720      	adds	r7, #32
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40001800 	.word	0x40001800
 800277c:	40023800 	.word	0x40023800
 8002780:	40020400 	.word	0x40020400

08002784 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002784:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002788:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800278a:	e003      	b.n	8002794 <LoopCopyDataInit>

0800278c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800278c:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800278e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002790:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002792:	3104      	adds	r1, #4

08002794 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002794:	480b      	ldr	r0, [pc, #44]	; (80027c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002796:	4b0c      	ldr	r3, [pc, #48]	; (80027c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002798:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800279a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800279c:	d3f6      	bcc.n	800278c <CopyDataInit>
  ldr  r2, =_sbss
 800279e:	4a0b      	ldr	r2, [pc, #44]	; (80027cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80027a0:	e002      	b.n	80027a8 <LoopFillZerobss>

080027a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80027a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80027a4:	f842 3b04 	str.w	r3, [r2], #4

080027a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80027a8:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80027aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80027ac:	d3f9      	bcc.n	80027a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80027ae:	f7ff fd53 	bl	8002258 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027b2:	f003 f921 	bl	80059f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027b6:	f7ff f81b 	bl	80017f0 <main>
  bx  lr    
 80027ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80027bc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80027c0:	08007910 	.word	0x08007910
  ldr  r0, =_sdata
 80027c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80027c8:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 80027cc:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 80027d0:	2001d8dc 	.word	0x2001d8dc

080027d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027d4:	e7fe      	b.n	80027d4 <ADC_IRQHandler>
	...

080027d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027dc:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <HAL_Init+0x40>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <HAL_Init+0x40>)
 80027e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027e8:	4b0b      	ldr	r3, [pc, #44]	; (8002818 <HAL_Init+0x40>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a0a      	ldr	r2, [pc, #40]	; (8002818 <HAL_Init+0x40>)
 80027ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027f4:	4b08      	ldr	r3, [pc, #32]	; (8002818 <HAL_Init+0x40>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a07      	ldr	r2, [pc, #28]	; (8002818 <HAL_Init+0x40>)
 80027fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002800:	2003      	movs	r0, #3
 8002802:	f000 f92b 	bl	8002a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002806:	2000      	movs	r0, #0
 8002808:	f000 f808 	bl	800281c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800280c:	f7ff fc80 	bl	8002110 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023c00 	.word	0x40023c00

0800281c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002824:	4b12      	ldr	r3, [pc, #72]	; (8002870 <HAL_InitTick+0x54>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	4b12      	ldr	r3, [pc, #72]	; (8002874 <HAL_InitTick+0x58>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	4619      	mov	r1, r3
 800282e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002832:	fbb3 f3f1 	udiv	r3, r3, r1
 8002836:	fbb2 f3f3 	udiv	r3, r2, r3
 800283a:	4618      	mov	r0, r3
 800283c:	f000 f943 	bl	8002ac6 <HAL_SYSTICK_Config>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e00e      	b.n	8002868 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2b0f      	cmp	r3, #15
 800284e:	d80a      	bhi.n	8002866 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002850:	2200      	movs	r2, #0
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	f04f 30ff 	mov.w	r0, #4294967295
 8002858:	f000 f90b 	bl	8002a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800285c:	4a06      	ldr	r2, [pc, #24]	; (8002878 <HAL_InitTick+0x5c>)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	e000      	b.n	8002868 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
}
 8002868:	4618      	mov	r0, r3
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	20000008 	.word	0x20000008
 8002874:	20000010 	.word	0x20000010
 8002878:	2000000c 	.word	0x2000000c

0800287c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002880:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_IncTick+0x20>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <HAL_IncTick+0x24>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4413      	add	r3, r2
 800288c:	4a04      	ldr	r2, [pc, #16]	; (80028a0 <HAL_IncTick+0x24>)
 800288e:	6013      	str	r3, [r2, #0]
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	20000010 	.word	0x20000010
 80028a0:	2001d8d4 	.word	0x2001d8d4

080028a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return uwTick;
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <HAL_GetTick+0x14>)
 80028aa:	681b      	ldr	r3, [r3, #0]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	2001d8d4 	.word	0x2001d8d4

080028bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028bc:	b480      	push	{r7}
 80028be:	b085      	sub	sp, #20
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028cc:	4b0c      	ldr	r3, [pc, #48]	; (8002900 <__NVIC_SetPriorityGrouping+0x44>)
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028d2:	68ba      	ldr	r2, [r7, #8]
 80028d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028d8:	4013      	ands	r3, r2
 80028da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ee:	4a04      	ldr	r2, [pc, #16]	; (8002900 <__NVIC_SetPriorityGrouping+0x44>)
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	60d3      	str	r3, [r2, #12]
}
 80028f4:	bf00      	nop
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	e000ed00 	.word	0xe000ed00

08002904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002908:	4b04      	ldr	r3, [pc, #16]	; (800291c <__NVIC_GetPriorityGrouping+0x18>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	0a1b      	lsrs	r3, r3, #8
 800290e:	f003 0307 	and.w	r3, r3, #7
}
 8002912:	4618      	mov	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr
 800291c:	e000ed00 	.word	0xe000ed00

08002920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800292a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292e:	2b00      	cmp	r3, #0
 8002930:	db0b      	blt.n	800294a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	f003 021f 	and.w	r2, r3, #31
 8002938:	4907      	ldr	r1, [pc, #28]	; (8002958 <__NVIC_EnableIRQ+0x38>)
 800293a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293e:	095b      	lsrs	r3, r3, #5
 8002940:	2001      	movs	r0, #1
 8002942:	fa00 f202 	lsl.w	r2, r0, r2
 8002946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	e000e100 	.word	0xe000e100

0800295c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	6039      	str	r1, [r7, #0]
 8002966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800296c:	2b00      	cmp	r3, #0
 800296e:	db0a      	blt.n	8002986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	b2da      	uxtb	r2, r3
 8002974:	490c      	ldr	r1, [pc, #48]	; (80029a8 <__NVIC_SetPriority+0x4c>)
 8002976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297a:	0112      	lsls	r2, r2, #4
 800297c:	b2d2      	uxtb	r2, r2
 800297e:	440b      	add	r3, r1
 8002980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002984:	e00a      	b.n	800299c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	b2da      	uxtb	r2, r3
 800298a:	4908      	ldr	r1, [pc, #32]	; (80029ac <__NVIC_SetPriority+0x50>)
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	f003 030f 	and.w	r3, r3, #15
 8002992:	3b04      	subs	r3, #4
 8002994:	0112      	lsls	r2, r2, #4
 8002996:	b2d2      	uxtb	r2, r2
 8002998:	440b      	add	r3, r1
 800299a:	761a      	strb	r2, [r3, #24]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr
 80029a8:	e000e100 	.word	0xe000e100
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b089      	sub	sp, #36	; 0x24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f1c3 0307 	rsb	r3, r3, #7
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	bf28      	it	cs
 80029ce:	2304      	movcs	r3, #4
 80029d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3304      	adds	r3, #4
 80029d6:	2b06      	cmp	r3, #6
 80029d8:	d902      	bls.n	80029e0 <NVIC_EncodePriority+0x30>
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	3b03      	subs	r3, #3
 80029de:	e000      	b.n	80029e2 <NVIC_EncodePriority+0x32>
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e4:	f04f 32ff 	mov.w	r2, #4294967295
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43da      	mvns	r2, r3
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	401a      	ands	r2, r3
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029f8:	f04f 31ff 	mov.w	r1, #4294967295
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002a02:	43d9      	mvns	r1, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a08:	4313      	orrs	r3, r2
         );
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3724      	adds	r7, #36	; 0x24
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
	...

08002a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3b01      	subs	r3, #1
 8002a24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a28:	d301      	bcc.n	8002a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e00f      	b.n	8002a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a2e:	4a0a      	ldr	r2, [pc, #40]	; (8002a58 <SysTick_Config+0x40>)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	3b01      	subs	r3, #1
 8002a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a36:	210f      	movs	r1, #15
 8002a38:	f04f 30ff 	mov.w	r0, #4294967295
 8002a3c:	f7ff ff8e 	bl	800295c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a40:	4b05      	ldr	r3, [pc, #20]	; (8002a58 <SysTick_Config+0x40>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a46:	4b04      	ldr	r3, [pc, #16]	; (8002a58 <SysTick_Config+0x40>)
 8002a48:	2207      	movs	r2, #7
 8002a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	e000e010 	.word	0xe000e010

08002a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ff29 	bl	80028bc <__NVIC_SetPriorityGrouping>
}
 8002a6a:	bf00      	nop
 8002a6c:	3708      	adds	r7, #8
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b086      	sub	sp, #24
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	4603      	mov	r3, r0
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607a      	str	r2, [r7, #4]
 8002a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a84:	f7ff ff3e 	bl	8002904 <__NVIC_GetPriorityGrouping>
 8002a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	68b9      	ldr	r1, [r7, #8]
 8002a8e:	6978      	ldr	r0, [r7, #20]
 8002a90:	f7ff ff8e 	bl	80029b0 <NVIC_EncodePriority>
 8002a94:	4602      	mov	r2, r0
 8002a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff ff5d 	bl	800295c <__NVIC_SetPriority>
}
 8002aa2:	bf00      	nop
 8002aa4:	3718      	adds	r7, #24
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b082      	sub	sp, #8
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff ff31 	bl	8002920 <__NVIC_EnableIRQ>
}
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b082      	sub	sp, #8
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f7ff ffa2 	bl	8002a18 <SysTick_Config>
 8002ad4:	4603      	mov	r3, r0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d004      	beq.n	8002afc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2280      	movs	r2, #128	; 0x80
 8002af6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e00c      	b.n	8002b16 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2205      	movs	r2, #5
 8002b00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	370c      	adds	r7, #12
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr
	...

08002b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b089      	sub	sp, #36	; 0x24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b32:	2300      	movs	r3, #0
 8002b34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b36:	2300      	movs	r3, #0
 8002b38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61fb      	str	r3, [r7, #28]
 8002b3e:	e16b      	b.n	8002e18 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b40:	2201      	movs	r2, #1
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	4013      	ands	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	f040 815a 	bne.w	8002e12 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d00b      	beq.n	8002b7e <HAL_GPIO_Init+0x5a>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d007      	beq.n	8002b7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b72:	2b11      	cmp	r3, #17
 8002b74:	d003      	beq.n	8002b7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b12      	cmp	r3, #18
 8002b7c:	d130      	bne.n	8002be0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	2203      	movs	r2, #3
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4013      	ands	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68da      	ldr	r2, [r3, #12]
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	69ba      	ldr	r2, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69ba      	ldr	r2, [r7, #24]
 8002bac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	091b      	lsrs	r3, r3, #4
 8002bca:	f003 0201 	and.w	r2, r3, #1
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	2203      	movs	r2, #3
 8002bec:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	fa02 f303 	lsl.w	r3, r2, r3
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d003      	beq.n	8002c20 <HAL_GPIO_Init+0xfc>
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	2b12      	cmp	r3, #18
 8002c1e:	d123      	bne.n	8002c68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	08da      	lsrs	r2, r3, #3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3208      	adds	r2, #8
 8002c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	220f      	movs	r2, #15
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	4013      	ands	r3, r2
 8002c42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	691a      	ldr	r2, [r3, #16]
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	08da      	lsrs	r2, r3, #3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3208      	adds	r2, #8
 8002c62:	69b9      	ldr	r1, [r7, #24]
 8002c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	2203      	movs	r2, #3
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f003 0203 	and.w	r2, r3, #3
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	69ba      	ldr	r2, [r7, #24]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	f000 80b4 	beq.w	8002e12 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	4b5f      	ldr	r3, [pc, #380]	; (8002e2c <HAL_GPIO_Init+0x308>)
 8002cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb2:	4a5e      	ldr	r2, [pc, #376]	; (8002e2c <HAL_GPIO_Init+0x308>)
 8002cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cb8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cba:	4b5c      	ldr	r3, [pc, #368]	; (8002e2c <HAL_GPIO_Init+0x308>)
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cc6:	4a5a      	ldr	r2, [pc, #360]	; (8002e30 <HAL_GPIO_Init+0x30c>)
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	089b      	lsrs	r3, r3, #2
 8002ccc:	3302      	adds	r3, #2
 8002cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	f003 0303 	and.w	r3, r3, #3
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	220f      	movs	r2, #15
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a51      	ldr	r2, [pc, #324]	; (8002e34 <HAL_GPIO_Init+0x310>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d02b      	beq.n	8002d4a <HAL_GPIO_Init+0x226>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a50      	ldr	r2, [pc, #320]	; (8002e38 <HAL_GPIO_Init+0x314>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d025      	beq.n	8002d46 <HAL_GPIO_Init+0x222>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a4f      	ldr	r2, [pc, #316]	; (8002e3c <HAL_GPIO_Init+0x318>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d01f      	beq.n	8002d42 <HAL_GPIO_Init+0x21e>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a4e      	ldr	r2, [pc, #312]	; (8002e40 <HAL_GPIO_Init+0x31c>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d019      	beq.n	8002d3e <HAL_GPIO_Init+0x21a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a4d      	ldr	r2, [pc, #308]	; (8002e44 <HAL_GPIO_Init+0x320>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d013      	beq.n	8002d3a <HAL_GPIO_Init+0x216>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a4c      	ldr	r2, [pc, #304]	; (8002e48 <HAL_GPIO_Init+0x324>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d00d      	beq.n	8002d36 <HAL_GPIO_Init+0x212>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a4b      	ldr	r2, [pc, #300]	; (8002e4c <HAL_GPIO_Init+0x328>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d007      	beq.n	8002d32 <HAL_GPIO_Init+0x20e>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a4a      	ldr	r2, [pc, #296]	; (8002e50 <HAL_GPIO_Init+0x32c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d101      	bne.n	8002d2e <HAL_GPIO_Init+0x20a>
 8002d2a:	2307      	movs	r3, #7
 8002d2c:	e00e      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d2e:	2308      	movs	r3, #8
 8002d30:	e00c      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d32:	2306      	movs	r3, #6
 8002d34:	e00a      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d36:	2305      	movs	r3, #5
 8002d38:	e008      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d3a:	2304      	movs	r3, #4
 8002d3c:	e006      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e004      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e002      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d46:	2301      	movs	r3, #1
 8002d48:	e000      	b.n	8002d4c <HAL_GPIO_Init+0x228>
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	69fa      	ldr	r2, [r7, #28]
 8002d4e:	f002 0203 	and.w	r2, r2, #3
 8002d52:	0092      	lsls	r2, r2, #2
 8002d54:	4093      	lsls	r3, r2
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d5c:	4934      	ldr	r1, [pc, #208]	; (8002e30 <HAL_GPIO_Init+0x30c>)
 8002d5e:	69fb      	ldr	r3, [r7, #28]
 8002d60:	089b      	lsrs	r3, r3, #2
 8002d62:	3302      	adds	r3, #2
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d6a:	4b3a      	ldr	r3, [pc, #232]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	4013      	ands	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d8e:	4a31      	ldr	r2, [pc, #196]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d94:	4b2f      	ldr	r3, [pc, #188]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4013      	ands	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d003      	beq.n	8002db8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002db8:	4a26      	ldr	r2, [pc, #152]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dbe:	4b25      	ldr	r3, [pc, #148]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	43db      	mvns	r3, r3
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dda:	69ba      	ldr	r2, [r7, #24]
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002de2:	4a1c      	ldr	r2, [pc, #112]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002de8:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	43db      	mvns	r3, r3
 8002df2:	69ba      	ldr	r2, [r7, #24]
 8002df4:	4013      	ands	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d003      	beq.n	8002e0c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002e04:	69ba      	ldr	r2, [r7, #24]
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e0c:	4a11      	ldr	r2, [pc, #68]	; (8002e54 <HAL_GPIO_Init+0x330>)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3301      	adds	r3, #1
 8002e16:	61fb      	str	r3, [r7, #28]
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	2b0f      	cmp	r3, #15
 8002e1c:	f67f ae90 	bls.w	8002b40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e20:	bf00      	nop
 8002e22:	3724      	adds	r7, #36	; 0x24
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	40023800 	.word	0x40023800
 8002e30:	40013800 	.word	0x40013800
 8002e34:	40020000 	.word	0x40020000
 8002e38:	40020400 	.word	0x40020400
 8002e3c:	40020800 	.word	0x40020800
 8002e40:	40020c00 	.word	0x40020c00
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40021400 	.word	0x40021400
 8002e4c:	40021800 	.word	0x40021800
 8002e50:	40021c00 	.word	0x40021c00
 8002e54:	40013c00 	.word	0x40013c00

08002e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e68:	787b      	ldrb	r3, [r7, #1]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e74:	e003      	b.n	8002e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e76:	887b      	ldrh	r3, [r7, #2]
 8002e78:	041a      	lsls	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	619a      	str	r2, [r3, #24]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
	...

08002e8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e25b      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d075      	beq.n	8002f96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eaa:	4ba3      	ldr	r3, [pc, #652]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 030c 	and.w	r3, r3, #12
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d00c      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eb6:	4ba0      	ldr	r3, [pc, #640]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d112      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec2:	4b9d      	ldr	r3, [pc, #628]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ece:	d10b      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed0:	4b99      	ldr	r3, [pc, #612]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d05b      	beq.n	8002f94 <HAL_RCC_OscConfig+0x108>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d157      	bne.n	8002f94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e236      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ef0:	d106      	bne.n	8002f00 <HAL_RCC_OscConfig+0x74>
 8002ef2:	4b91      	ldr	r3, [pc, #580]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a90      	ldr	r2, [pc, #576]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	e01d      	b.n	8002f3c <HAL_RCC_OscConfig+0xb0>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f08:	d10c      	bne.n	8002f24 <HAL_RCC_OscConfig+0x98>
 8002f0a:	4b8b      	ldr	r3, [pc, #556]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a8a      	ldr	r2, [pc, #552]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f14:	6013      	str	r3, [r2, #0]
 8002f16:	4b88      	ldr	r3, [pc, #544]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a87      	ldr	r2, [pc, #540]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	e00b      	b.n	8002f3c <HAL_RCC_OscConfig+0xb0>
 8002f24:	4b84      	ldr	r3, [pc, #528]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a83      	ldr	r2, [pc, #524]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f2e:	6013      	str	r3, [r2, #0]
 8002f30:	4b81      	ldr	r3, [pc, #516]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a80      	ldr	r2, [pc, #512]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d013      	beq.n	8002f6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7ff fcae 	bl	80028a4 <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f4c:	f7ff fcaa 	bl	80028a4 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b64      	cmp	r3, #100	; 0x64
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e1fb      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f5e:	4b76      	ldr	r3, [pc, #472]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCC_OscConfig+0xc0>
 8002f6a:	e014      	b.n	8002f96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f6c:	f7ff fc9a 	bl	80028a4 <HAL_GetTick>
 8002f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f74:	f7ff fc96 	bl	80028a4 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b64      	cmp	r3, #100	; 0x64
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e1e7      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f86:	4b6c      	ldr	r3, [pc, #432]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_OscConfig+0xe8>
 8002f92:	e000      	b.n	8002f96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d063      	beq.n	800306a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fa2:	4b65      	ldr	r3, [pc, #404]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f003 030c 	and.w	r3, r3, #12
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00b      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fae:	4b62      	ldr	r3, [pc, #392]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fb6:	2b08      	cmp	r3, #8
 8002fb8:	d11c      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fba:	4b5f      	ldr	r3, [pc, #380]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d116      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fc6:	4b5c      	ldr	r3, [pc, #368]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d005      	beq.n	8002fde <HAL_RCC_OscConfig+0x152>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d001      	beq.n	8002fde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e1bb      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fde:	4b56      	ldr	r3, [pc, #344]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	4952      	ldr	r1, [pc, #328]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ff2:	e03a      	b.n	800306a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d020      	beq.n	800303e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ffc:	4b4f      	ldr	r3, [pc, #316]	; (800313c <HAL_RCC_OscConfig+0x2b0>)
 8002ffe:	2201      	movs	r2, #1
 8003000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003002:	f7ff fc4f 	bl	80028a4 <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800300a:	f7ff fc4b 	bl	80028a4 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e19c      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800301c:	4b46      	ldr	r3, [pc, #280]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0f0      	beq.n	800300a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003028:	4b43      	ldr	r3, [pc, #268]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	00db      	lsls	r3, r3, #3
 8003036:	4940      	ldr	r1, [pc, #256]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8003038:	4313      	orrs	r3, r2
 800303a:	600b      	str	r3, [r1, #0]
 800303c:	e015      	b.n	800306a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800303e:	4b3f      	ldr	r3, [pc, #252]	; (800313c <HAL_RCC_OscConfig+0x2b0>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003044:	f7ff fc2e 	bl	80028a4 <HAL_GetTick>
 8003048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800304c:	f7ff fc2a 	bl	80028a4 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e17b      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800305e:	4b36      	ldr	r3, [pc, #216]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1f0      	bne.n	800304c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	2b00      	cmp	r3, #0
 8003074:	d030      	beq.n	80030d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d016      	beq.n	80030ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800307e:	4b30      	ldr	r3, [pc, #192]	; (8003140 <HAL_RCC_OscConfig+0x2b4>)
 8003080:	2201      	movs	r2, #1
 8003082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003084:	f7ff fc0e 	bl	80028a4 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800308c:	f7ff fc0a 	bl	80028a4 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b02      	cmp	r3, #2
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e15b      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800309e:	4b26      	ldr	r3, [pc, #152]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 80030a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0f0      	beq.n	800308c <HAL_RCC_OscConfig+0x200>
 80030aa:	e015      	b.n	80030d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ac:	4b24      	ldr	r3, [pc, #144]	; (8003140 <HAL_RCC_OscConfig+0x2b4>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b2:	f7ff fbf7 	bl	80028a4 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b8:	e008      	b.n	80030cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030ba:	f7ff fbf3 	bl	80028a4 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e144      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030cc:	4b1a      	ldr	r3, [pc, #104]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 80030ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030d0:	f003 0302 	and.w	r3, r3, #2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d1f0      	bne.n	80030ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 80a0 	beq.w	8003226 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030e6:	2300      	movs	r3, #0
 80030e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ea:	4b13      	ldr	r3, [pc, #76]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d10f      	bne.n	8003116 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	60bb      	str	r3, [r7, #8]
 80030fa:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	4a0e      	ldr	r2, [pc, #56]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8003100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003104:	6413      	str	r3, [r2, #64]	; 0x40
 8003106:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <HAL_RCC_OscConfig+0x2ac>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310e:	60bb      	str	r3, [r7, #8]
 8003110:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003112:	2301      	movs	r3, #1
 8003114:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003116:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <HAL_RCC_OscConfig+0x2b8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800311e:	2b00      	cmp	r3, #0
 8003120:	d121      	bne.n	8003166 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003122:	4b08      	ldr	r3, [pc, #32]	; (8003144 <HAL_RCC_OscConfig+0x2b8>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a07      	ldr	r2, [pc, #28]	; (8003144 <HAL_RCC_OscConfig+0x2b8>)
 8003128:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800312c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800312e:	f7ff fbb9 	bl	80028a4 <HAL_GetTick>
 8003132:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003134:	e011      	b.n	800315a <HAL_RCC_OscConfig+0x2ce>
 8003136:	bf00      	nop
 8003138:	40023800 	.word	0x40023800
 800313c:	42470000 	.word	0x42470000
 8003140:	42470e80 	.word	0x42470e80
 8003144:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003148:	f7ff fbac 	bl	80028a4 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e0fd      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315a:	4b81      	ldr	r3, [pc, #516]	; (8003360 <HAL_RCC_OscConfig+0x4d4>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f0      	beq.n	8003148 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d106      	bne.n	800317c <HAL_RCC_OscConfig+0x2f0>
 800316e:	4b7d      	ldr	r3, [pc, #500]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003172:	4a7c      	ldr	r2, [pc, #496]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	6713      	str	r3, [r2, #112]	; 0x70
 800317a:	e01c      	b.n	80031b6 <HAL_RCC_OscConfig+0x32a>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b05      	cmp	r3, #5
 8003182:	d10c      	bne.n	800319e <HAL_RCC_OscConfig+0x312>
 8003184:	4b77      	ldr	r3, [pc, #476]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003188:	4a76      	ldr	r2, [pc, #472]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 800318a:	f043 0304 	orr.w	r3, r3, #4
 800318e:	6713      	str	r3, [r2, #112]	; 0x70
 8003190:	4b74      	ldr	r3, [pc, #464]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003194:	4a73      	ldr	r2, [pc, #460]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003196:	f043 0301 	orr.w	r3, r3, #1
 800319a:	6713      	str	r3, [r2, #112]	; 0x70
 800319c:	e00b      	b.n	80031b6 <HAL_RCC_OscConfig+0x32a>
 800319e:	4b71      	ldr	r3, [pc, #452]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 80031a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a2:	4a70      	ldr	r2, [pc, #448]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 80031a4:	f023 0301 	bic.w	r3, r3, #1
 80031a8:	6713      	str	r3, [r2, #112]	; 0x70
 80031aa:	4b6e      	ldr	r3, [pc, #440]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ae:	4a6d      	ldr	r2, [pc, #436]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 80031b0:	f023 0304 	bic.w	r3, r3, #4
 80031b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d015      	beq.n	80031ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031be:	f7ff fb71 	bl	80028a4 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c4:	e00a      	b.n	80031dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031c6:	f7ff fb6d 	bl	80028a4 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e0bc      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031dc:	4b61      	ldr	r3, [pc, #388]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 80031de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d0ee      	beq.n	80031c6 <HAL_RCC_OscConfig+0x33a>
 80031e8:	e014      	b.n	8003214 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ea:	f7ff fb5b 	bl	80028a4 <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f0:	e00a      	b.n	8003208 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f2:	f7ff fb57 	bl	80028a4 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003200:	4293      	cmp	r3, r2
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e0a6      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003208:	4b56      	ldr	r3, [pc, #344]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 800320a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1ee      	bne.n	80031f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003214:	7dfb      	ldrb	r3, [r7, #23]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d105      	bne.n	8003226 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800321a:	4b52      	ldr	r3, [pc, #328]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321e:	4a51      	ldr	r2, [pc, #324]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003220:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003224:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 8092 	beq.w	8003354 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003230:	4b4c      	ldr	r3, [pc, #304]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 030c 	and.w	r3, r3, #12
 8003238:	2b08      	cmp	r3, #8
 800323a:	d05c      	beq.n	80032f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	2b02      	cmp	r3, #2
 8003242:	d141      	bne.n	80032c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003244:	4b48      	ldr	r3, [pc, #288]	; (8003368 <HAL_RCC_OscConfig+0x4dc>)
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324a:	f7ff fb2b 	bl	80028a4 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003252:	f7ff fb27 	bl	80028a4 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e078      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003264:	4b3f      	ldr	r3, [pc, #252]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1f0      	bne.n	8003252 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	69da      	ldr	r2, [r3, #28]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	431a      	orrs	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327e:	019b      	lsls	r3, r3, #6
 8003280:	431a      	orrs	r2, r3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003286:	085b      	lsrs	r3, r3, #1
 8003288:	3b01      	subs	r3, #1
 800328a:	041b      	lsls	r3, r3, #16
 800328c:	431a      	orrs	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003292:	061b      	lsls	r3, r3, #24
 8003294:	4933      	ldr	r1, [pc, #204]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003296:	4313      	orrs	r3, r2
 8003298:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800329a:	4b33      	ldr	r3, [pc, #204]	; (8003368 <HAL_RCC_OscConfig+0x4dc>)
 800329c:	2201      	movs	r2, #1
 800329e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7ff fb00 	bl	80028a4 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032a8:	f7ff fafc 	bl	80028a4 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e04d      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ba:	4b2a      	ldr	r3, [pc, #168]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d0f0      	beq.n	80032a8 <HAL_RCC_OscConfig+0x41c>
 80032c6:	e045      	b.n	8003354 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c8:	4b27      	ldr	r3, [pc, #156]	; (8003368 <HAL_RCC_OscConfig+0x4dc>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ce:	f7ff fae9 	bl	80028a4 <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d4:	e008      	b.n	80032e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d6:	f7ff fae5 	bl	80028a4 <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d901      	bls.n	80032e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e036      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e8:	4b1e      	ldr	r3, [pc, #120]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1f0      	bne.n	80032d6 <HAL_RCC_OscConfig+0x44a>
 80032f4:	e02e      	b.n	8003354 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d101      	bne.n	8003302 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e029      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003302:	4b18      	ldr	r3, [pc, #96]	; (8003364 <HAL_RCC_OscConfig+0x4d8>)
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	429a      	cmp	r2, r3
 8003314:	d11c      	bne.n	8003350 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003320:	429a      	cmp	r2, r3
 8003322:	d115      	bne.n	8003350 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800332a:	4013      	ands	r3, r2
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003330:	4293      	cmp	r3, r2
 8003332:	d10d      	bne.n	8003350 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800333e:	429a      	cmp	r2, r3
 8003340:	d106      	bne.n	8003350 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800334c:	429a      	cmp	r2, r3
 800334e:	d001      	beq.n	8003354 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40007000 	.word	0x40007000
 8003364:	40023800 	.word	0x40023800
 8003368:	42470060 	.word	0x42470060

0800336c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d101      	bne.n	8003380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e0cc      	b.n	800351a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003380:	4b68      	ldr	r3, [pc, #416]	; (8003524 <HAL_RCC_ClockConfig+0x1b8>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d90c      	bls.n	80033a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800338e:	4b65      	ldr	r3, [pc, #404]	; (8003524 <HAL_RCC_ClockConfig+0x1b8>)
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	b2d2      	uxtb	r2, r2
 8003394:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003396:	4b63      	ldr	r3, [pc, #396]	; (8003524 <HAL_RCC_ClockConfig+0x1b8>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d001      	beq.n	80033a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e0b8      	b.n	800351a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d020      	beq.n	80033f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d005      	beq.n	80033cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033c0:	4b59      	ldr	r3, [pc, #356]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	4a58      	ldr	r2, [pc, #352]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80033c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0308 	and.w	r3, r3, #8
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d005      	beq.n	80033e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033d8:	4b53      	ldr	r3, [pc, #332]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	4a52      	ldr	r2, [pc, #328]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80033de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033e4:	4b50      	ldr	r3, [pc, #320]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	494d      	ldr	r1, [pc, #308]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d044      	beq.n	800348c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d107      	bne.n	800341a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800340a:	4b47      	ldr	r3, [pc, #284]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d119      	bne.n	800344a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e07f      	b.n	800351a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	2b02      	cmp	r3, #2
 8003420:	d003      	beq.n	800342a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003426:	2b03      	cmp	r3, #3
 8003428:	d107      	bne.n	800343a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800342a:	4b3f      	ldr	r3, [pc, #252]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d109      	bne.n	800344a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e06f      	b.n	800351a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800343a:	4b3b      	ldr	r3, [pc, #236]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	2b00      	cmp	r3, #0
 8003444:	d101      	bne.n	800344a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e067      	b.n	800351a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800344a:	4b37      	ldr	r3, [pc, #220]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f023 0203 	bic.w	r2, r3, #3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	4934      	ldr	r1, [pc, #208]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	4313      	orrs	r3, r2
 800345a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800345c:	f7ff fa22 	bl	80028a4 <HAL_GetTick>
 8003460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003462:	e00a      	b.n	800347a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003464:	f7ff fa1e 	bl	80028a4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003472:	4293      	cmp	r3, r2
 8003474:	d901      	bls.n	800347a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e04f      	b.n	800351a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800347a:	4b2b      	ldr	r3, [pc, #172]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 020c 	and.w	r2, r3, #12
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	009b      	lsls	r3, r3, #2
 8003488:	429a      	cmp	r2, r3
 800348a:	d1eb      	bne.n	8003464 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800348c:	4b25      	ldr	r3, [pc, #148]	; (8003524 <HAL_RCC_ClockConfig+0x1b8>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 030f 	and.w	r3, r3, #15
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	429a      	cmp	r2, r3
 8003498:	d20c      	bcs.n	80034b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800349a:	4b22      	ldr	r3, [pc, #136]	; (8003524 <HAL_RCC_ClockConfig+0x1b8>)
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034a2:	4b20      	ldr	r3, [pc, #128]	; (8003524 <HAL_RCC_ClockConfig+0x1b8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 030f 	and.w	r3, r3, #15
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d001      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e032      	b.n	800351a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0304 	and.w	r3, r3, #4
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d008      	beq.n	80034d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034c0:	4b19      	ldr	r3, [pc, #100]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	4916      	ldr	r1, [pc, #88]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0308 	and.w	r3, r3, #8
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d009      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034de:	4b12      	ldr	r3, [pc, #72]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	00db      	lsls	r3, r3, #3
 80034ec:	490e      	ldr	r1, [pc, #56]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80034f2:	f000 f821 	bl	8003538 <HAL_RCC_GetSysClockFreq>
 80034f6:	4601      	mov	r1, r0
 80034f8:	4b0b      	ldr	r3, [pc, #44]	; (8003528 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	091b      	lsrs	r3, r3, #4
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	4a0a      	ldr	r2, [pc, #40]	; (800352c <HAL_RCC_ClockConfig+0x1c0>)
 8003504:	5cd3      	ldrb	r3, [r2, r3]
 8003506:	fa21 f303 	lsr.w	r3, r1, r3
 800350a:	4a09      	ldr	r2, [pc, #36]	; (8003530 <HAL_RCC_ClockConfig+0x1c4>)
 800350c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800350e:	4b09      	ldr	r3, [pc, #36]	; (8003534 <HAL_RCC_ClockConfig+0x1c8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff f982 	bl	800281c <HAL_InitTick>

  return HAL_OK;
 8003518:	2300      	movs	r3, #0
}
 800351a:	4618      	mov	r0, r3
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	40023c00 	.word	0x40023c00
 8003528:	40023800 	.word	0x40023800
 800352c:	08007680 	.word	0x08007680
 8003530:	20000008 	.word	0x20000008
 8003534:	2000000c 	.word	0x2000000c

08003538 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800353a:	b085      	sub	sp, #20
 800353c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800353e:	2300      	movs	r3, #0
 8003540:	607b      	str	r3, [r7, #4]
 8003542:	2300      	movs	r3, #0
 8003544:	60fb      	str	r3, [r7, #12]
 8003546:	2300      	movs	r3, #0
 8003548:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800354e:	4b63      	ldr	r3, [pc, #396]	; (80036dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 030c 	and.w	r3, r3, #12
 8003556:	2b04      	cmp	r3, #4
 8003558:	d007      	beq.n	800356a <HAL_RCC_GetSysClockFreq+0x32>
 800355a:	2b08      	cmp	r3, #8
 800355c:	d008      	beq.n	8003570 <HAL_RCC_GetSysClockFreq+0x38>
 800355e:	2b00      	cmp	r3, #0
 8003560:	f040 80b4 	bne.w	80036cc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003564:	4b5e      	ldr	r3, [pc, #376]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003566:	60bb      	str	r3, [r7, #8]
       break;
 8003568:	e0b3      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800356a:	4b5e      	ldr	r3, [pc, #376]	; (80036e4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800356c:	60bb      	str	r3, [r7, #8]
      break;
 800356e:	e0b0      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003570:	4b5a      	ldr	r3, [pc, #360]	; (80036dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003578:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800357a:	4b58      	ldr	r3, [pc, #352]	; (80036dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d04a      	beq.n	800361c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003586:	4b55      	ldr	r3, [pc, #340]	; (80036dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	099b      	lsrs	r3, r3, #6
 800358c:	f04f 0400 	mov.w	r4, #0
 8003590:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003594:	f04f 0200 	mov.w	r2, #0
 8003598:	ea03 0501 	and.w	r5, r3, r1
 800359c:	ea04 0602 	and.w	r6, r4, r2
 80035a0:	4629      	mov	r1, r5
 80035a2:	4632      	mov	r2, r6
 80035a4:	f04f 0300 	mov.w	r3, #0
 80035a8:	f04f 0400 	mov.w	r4, #0
 80035ac:	0154      	lsls	r4, r2, #5
 80035ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80035b2:	014b      	lsls	r3, r1, #5
 80035b4:	4619      	mov	r1, r3
 80035b6:	4622      	mov	r2, r4
 80035b8:	1b49      	subs	r1, r1, r5
 80035ba:	eb62 0206 	sbc.w	r2, r2, r6
 80035be:	f04f 0300 	mov.w	r3, #0
 80035c2:	f04f 0400 	mov.w	r4, #0
 80035c6:	0194      	lsls	r4, r2, #6
 80035c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80035cc:	018b      	lsls	r3, r1, #6
 80035ce:	1a5b      	subs	r3, r3, r1
 80035d0:	eb64 0402 	sbc.w	r4, r4, r2
 80035d4:	f04f 0100 	mov.w	r1, #0
 80035d8:	f04f 0200 	mov.w	r2, #0
 80035dc:	00e2      	lsls	r2, r4, #3
 80035de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80035e2:	00d9      	lsls	r1, r3, #3
 80035e4:	460b      	mov	r3, r1
 80035e6:	4614      	mov	r4, r2
 80035e8:	195b      	adds	r3, r3, r5
 80035ea:	eb44 0406 	adc.w	r4, r4, r6
 80035ee:	f04f 0100 	mov.w	r1, #0
 80035f2:	f04f 0200 	mov.w	r2, #0
 80035f6:	0262      	lsls	r2, r4, #9
 80035f8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80035fc:	0259      	lsls	r1, r3, #9
 80035fe:	460b      	mov	r3, r1
 8003600:	4614      	mov	r4, r2
 8003602:	4618      	mov	r0, r3
 8003604:	4621      	mov	r1, r4
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f04f 0400 	mov.w	r4, #0
 800360c:	461a      	mov	r2, r3
 800360e:	4623      	mov	r3, r4
 8003610:	f7fd fad0 	bl	8000bb4 <__aeabi_uldivmod>
 8003614:	4603      	mov	r3, r0
 8003616:	460c      	mov	r4, r1
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	e049      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800361c:	4b2f      	ldr	r3, [pc, #188]	; (80036dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	099b      	lsrs	r3, r3, #6
 8003622:	f04f 0400 	mov.w	r4, #0
 8003626:	f240 11ff 	movw	r1, #511	; 0x1ff
 800362a:	f04f 0200 	mov.w	r2, #0
 800362e:	ea03 0501 	and.w	r5, r3, r1
 8003632:	ea04 0602 	and.w	r6, r4, r2
 8003636:	4629      	mov	r1, r5
 8003638:	4632      	mov	r2, r6
 800363a:	f04f 0300 	mov.w	r3, #0
 800363e:	f04f 0400 	mov.w	r4, #0
 8003642:	0154      	lsls	r4, r2, #5
 8003644:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003648:	014b      	lsls	r3, r1, #5
 800364a:	4619      	mov	r1, r3
 800364c:	4622      	mov	r2, r4
 800364e:	1b49      	subs	r1, r1, r5
 8003650:	eb62 0206 	sbc.w	r2, r2, r6
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	f04f 0400 	mov.w	r4, #0
 800365c:	0194      	lsls	r4, r2, #6
 800365e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003662:	018b      	lsls	r3, r1, #6
 8003664:	1a5b      	subs	r3, r3, r1
 8003666:	eb64 0402 	sbc.w	r4, r4, r2
 800366a:	f04f 0100 	mov.w	r1, #0
 800366e:	f04f 0200 	mov.w	r2, #0
 8003672:	00e2      	lsls	r2, r4, #3
 8003674:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003678:	00d9      	lsls	r1, r3, #3
 800367a:	460b      	mov	r3, r1
 800367c:	4614      	mov	r4, r2
 800367e:	195b      	adds	r3, r3, r5
 8003680:	eb44 0406 	adc.w	r4, r4, r6
 8003684:	f04f 0100 	mov.w	r1, #0
 8003688:	f04f 0200 	mov.w	r2, #0
 800368c:	02a2      	lsls	r2, r4, #10
 800368e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003692:	0299      	lsls	r1, r3, #10
 8003694:	460b      	mov	r3, r1
 8003696:	4614      	mov	r4, r2
 8003698:	4618      	mov	r0, r3
 800369a:	4621      	mov	r1, r4
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f04f 0400 	mov.w	r4, #0
 80036a2:	461a      	mov	r2, r3
 80036a4:	4623      	mov	r3, r4
 80036a6:	f7fd fa85 	bl	8000bb4 <__aeabi_uldivmod>
 80036aa:	4603      	mov	r3, r0
 80036ac:	460c      	mov	r4, r1
 80036ae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80036b0:	4b0a      	ldr	r3, [pc, #40]	; (80036dc <HAL_RCC_GetSysClockFreq+0x1a4>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	0c1b      	lsrs	r3, r3, #16
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	3301      	adds	r3, #1
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c8:	60bb      	str	r3, [r7, #8]
      break;
 80036ca:	e002      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036cc:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80036ce:	60bb      	str	r3, [r7, #8]
      break;
 80036d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036d2:	68bb      	ldr	r3, [r7, #8]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036dc:	40023800 	.word	0x40023800
 80036e0:	00f42400 	.word	0x00f42400
 80036e4:	007a1200 	.word	0x007a1200

080036e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e056      	b.n	80037a8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b00      	cmp	r3, #0
 800370a:	d106      	bne.n	800371a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7fe fc8b 	bl	8002030 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2202      	movs	r2, #2
 800371e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003730:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	431a      	orrs	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	431a      	orrs	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	691b      	ldr	r3, [r3, #16]
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	431a      	orrs	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003756:	431a      	orrs	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	69db      	ldr	r3, [r3, #28]
 800375c:	431a      	orrs	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a1b      	ldr	r3, [r3, #32]
 8003762:	ea42 0103 	orr.w	r1, r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	430a      	orrs	r2, r1
 8003770:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	0c1b      	lsrs	r3, r3, #16
 8003778:	f003 0104 	and.w	r1, r3, #4
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	430a      	orrs	r2, r1
 8003786:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	69da      	ldr	r2, [r3, #28]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003796:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b087      	sub	sp, #28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	4613      	mov	r3, r2
 80037bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037be:	2300      	movs	r3, #0
 80037c0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d101      	bne.n	80037d0 <HAL_SPI_Transmit_IT+0x20>
 80037cc:	2302      	movs	r3, #2
 80037ce:	e067      	b.n	80038a0 <HAL_SPI_Transmit_IT+0xf0>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_SPI_Transmit_IT+0x34>
 80037de:	88fb      	ldrh	r3, [r7, #6]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d102      	bne.n	80037ea <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80037e8:	e055      	b.n	8003896 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d002      	beq.n	80037fc <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 80037f6:	2302      	movs	r3, #2
 80037f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80037fa:	e04c      	b.n	8003896 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2203      	movs	r2, #3
 8003800:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	88fa      	ldrh	r2, [r7, #6]
 8003814:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	88fa      	ldrh	r2, [r7, #6]
 800381a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d003      	beq.n	8003844 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	4a1b      	ldr	r2, [pc, #108]	; (80038ac <HAL_SPI_Transmit_IT+0xfc>)
 8003840:	645a      	str	r2, [r3, #68]	; 0x44
 8003842:	e002      	b.n	800384a <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4a1a      	ldr	r2, [pc, #104]	; (80038b0 <HAL_SPI_Transmit_IT+0x100>)
 8003848:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003852:	d107      	bne.n	8003864 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003862:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8003872:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387e:	2b40      	cmp	r3, #64	; 0x40
 8003880:	d008      	beq.n	8003894 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	e000      	b.n	8003896 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 8003894:	bf00      	nop
  __HAL_UNLOCK(hspi);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800389e:	7dfb      	ldrb	r3, [r7, #23]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	371c      	adds	r7, #28
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr
 80038ac:	08004361 	.word	0x08004361
 80038b0:	0800431b 	.word	0x0800431b

080038b4 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	4613      	mov	r3, r2
 80038c0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038c2:	2300      	movs	r3, #0
 80038c4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d110      	bne.n	80038f0 <HAL_SPI_Receive_IT+0x3c>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d6:	d10b      	bne.n	80038f0 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2204      	movs	r2, #4
 80038dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80038e0:	88fb      	ldrh	r3, [r7, #6]
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	68b9      	ldr	r1, [r7, #8]
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 f87a 	bl	80039e0 <HAL_SPI_TransmitReceive_IT>
 80038ec:	4603      	mov	r3, r0
 80038ee:	e06e      	b.n	80039ce <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d101      	bne.n	80038fe <HAL_SPI_Receive_IT+0x4a>
 80038fa:	2302      	movs	r3, #2
 80038fc:	e067      	b.n	80039ce <HAL_SPI_Receive_IT+0x11a>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b01      	cmp	r3, #1
 8003910:	d002      	beq.n	8003918 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 8003912:	2302      	movs	r3, #2
 8003914:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003916:	e055      	b.n	80039c4 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d002      	beq.n	8003924 <HAL_SPI_Receive_IT+0x70>
 800391e:	88fb      	ldrh	r3, [r7, #6]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d102      	bne.n	800392a <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003928:	e04c      	b.n	80039c4 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2204      	movs	r2, #4
 800392e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	68ba      	ldr	r2, [r7, #8]
 800393c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	88fa      	ldrh	r2, [r7, #6]
 8003942:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	88fa      	ldrh	r2, [r7, #6]
 8003948:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d003      	beq.n	8003972 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	4a1a      	ldr	r2, [pc, #104]	; (80039d8 <HAL_SPI_Receive_IT+0x124>)
 800396e:	641a      	str	r2, [r3, #64]	; 0x40
 8003970:	e002      	b.n	8003978 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4a19      	ldr	r2, [pc, #100]	; (80039dc <HAL_SPI_Receive_IT+0x128>)
 8003976:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003980:	d107      	bne.n	8003992 <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003990:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80039a0:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ac:	2b40      	cmp	r3, #64	; 0x40
 80039ae:	d008      	beq.n	80039c2 <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039be:	601a      	str	r2, [r3, #0]
 80039c0:	e000      	b.n	80039c4 <HAL_SPI_Receive_IT+0x110>
  }

error :
 80039c2:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80039cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3718      	adds	r7, #24
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	080042d5 	.word	0x080042d5
 80039dc:	0800428b 	.word	0x0800428b

080039e0 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
 80039ec:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80039ee:	2300      	movs	r3, #0
 80039f0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d101      	bne.n	8003a00 <HAL_SPI_TransmitReceive_IT+0x20>
 80039fc:	2302      	movs	r3, #2
 80039fe:	e075      	b.n	8003aec <HAL_SPI_TransmitReceive_IT+0x10c>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2201      	movs	r2, #1
 8003a04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a0e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a16:	7dbb      	ldrb	r3, [r7, #22]
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d00d      	beq.n	8003a38 <HAL_SPI_TransmitReceive_IT+0x58>
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a22:	d106      	bne.n	8003a32 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d102      	bne.n	8003a32 <HAL_SPI_TransmitReceive_IT+0x52>
 8003a2c:	7dbb      	ldrb	r3, [r7, #22]
 8003a2e:	2b04      	cmp	r3, #4
 8003a30:	d002      	beq.n	8003a38 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 8003a32:	2302      	movs	r3, #2
 8003a34:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a36:	e054      	b.n	8003ae2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <HAL_SPI_TransmitReceive_IT+0x6a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d002      	beq.n	8003a4a <HAL_SPI_TransmitReceive_IT+0x6a>
 8003a44:	887b      	ldrh	r3, [r7, #2]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d102      	bne.n	8003a50 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a4e:	e048      	b.n	8003ae2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d003      	beq.n	8003a64 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2205      	movs	r2, #5
 8003a60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	68ba      	ldr	r2, [r7, #8]
 8003a6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	887a      	ldrh	r2, [r7, #2]
 8003a74:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	887a      	ldrh	r2, [r7, #2]
 8003a7a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	887a      	ldrh	r2, [r7, #2]
 8003a86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	887a      	ldrh	r2, [r7, #2]
 8003a8c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d006      	beq.n	8003aa4 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4a17      	ldr	r2, [pc, #92]	; (8003af8 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003a9a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4a17      	ldr	r2, [pc, #92]	; (8003afc <HAL_SPI_TransmitReceive_IT+0x11c>)
 8003aa0:	645a      	str	r2, [r3, #68]	; 0x44
 8003aa2:	e005      	b.n	8003ab0 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	4a16      	ldr	r2, [pc, #88]	; (8003b00 <HAL_SPI_TransmitReceive_IT+0x120>)
 8003aa8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	4a15      	ldr	r2, [pc, #84]	; (8003b04 <HAL_SPI_TransmitReceive_IT+0x124>)
 8003aae:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003abe:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aca:	2b40      	cmp	r3, #64	; 0x40
 8003acc:	d008      	beq.n	8003ae0 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	e000      	b.n	8003ae2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8003ae0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	371c      	adds	r7, #28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	080041cd 	.word	0x080041cd
 8003afc:	0800422d 	.word	0x0800422d
 8003b00:	08004109 	.word	0x08004109
 8003b04:	0800416d 	.word	0x0800416d

08003b08 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b088      	sub	sp, #32
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 8003b14:	2301      	movs	r3, #1
 8003b16:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003b18:	4b72      	ldr	r3, [pc, #456]	; (8003ce4 <HAL_SPI_Abort_IT+0x1dc>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a72      	ldr	r2, [pc, #456]	; (8003ce8 <HAL_SPI_Abort_IT+0x1e0>)
 8003b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b22:	0a5b      	lsrs	r3, r3, #9
 8003b24:	2264      	movs	r2, #100	; 0x64
 8003b26:	fb02 f303 	mul.w	r3, r2, r3
 8003b2a:	613b      	str	r3, [r7, #16]
  count = resetcount;
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	685a      	ldr	r2, [r3, #4]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0220 	bic.w	r2, r2, #32
 8003b3e:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b4a:	2b80      	cmp	r3, #128	; 0x80
 8003b4c:	d117      	bne.n	8003b7e <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a66      	ldr	r2, [pc, #408]	; (8003cec <HAL_SPI_Abort_IT+0x1e4>)
 8003b52:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d106      	bne.n	8003b68 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8003b66:	e008      	b.n	8003b7a <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b07      	cmp	r3, #7
 8003b78:	d1ec      	bne.n	8003b54 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b88:	2b40      	cmp	r3, #64	; 0x40
 8003b8a:	d117      	bne.n	8003bbc <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	4a58      	ldr	r2, [pc, #352]	; (8003cf0 <HAL_SPI_Abort_IT+0x1e8>)
 8003b90:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d106      	bne.n	8003ba6 <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b9c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8003ba4:	e008      	b.n	8003bb8 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b07      	cmp	r3, #7
 8003bb6:	d1ec      	bne.n	8003b92 <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00f      	beq.n	8003be4 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d104      	bne.n	8003bdc <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd6:	4a47      	ldr	r2, [pc, #284]	; (8003cf4 <HAL_SPI_Abort_IT+0x1ec>)
 8003bd8:	651a      	str	r2, [r3, #80]	; 0x50
 8003bda:	e003      	b.n	8003be4 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003be0:	2200      	movs	r2, #0
 8003be2:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00f      	beq.n	8003c0c <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d104      	bne.n	8003c04 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bfe:	4a3e      	ldr	r2, [pc, #248]	; (8003cf8 <HAL_SPI_Abort_IT+0x1f0>)
 8003c00:	651a      	str	r2, [r3, #80]	; 0x50
 8003c02:	e003      	b.n	8003c0c <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c08:	2200      	movs	r2, #0
 8003c0a:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b02      	cmp	r3, #2
 8003c18:	d115      	bne.n	8003c46 <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d011      	beq.n	8003c46 <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fe ff59 	bl	8002ade <HAL_DMA_Abort_IT>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d007      	beq.n	8003c42 <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c36:	2200      	movs	r2, #0
 8003c38:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2240      	movs	r2, #64	; 0x40
 8003c3e:	655a      	str	r2, [r3, #84]	; 0x54
 8003c40:	e001      	b.n	8003c46 <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8003c42:	2300      	movs	r3, #0
 8003c44:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d115      	bne.n	8003c80 <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d011      	beq.n	8003c80 <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fe ff3c 	bl	8002ade <HAL_DMA_Abort_IT>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d007      	beq.n	8003c7c <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c70:	2200      	movs	r2, #0
 8003c72:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2240      	movs	r2, #64	; 0x40
 8003c78:	655a      	str	r2, [r3, #84]	; 0x54
 8003c7a:	e001      	b.n	8003c80 <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d128      	bne.n	8003cd8 <HAL_SPI_Abort_IT+0x1d0>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c96:	2b40      	cmp	r3, #64	; 0x40
 8003c98:	d102      	bne.n	8003ca0 <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	77fb      	strb	r3, [r7, #31]
 8003c9e:	e002      	b.n	8003ca6 <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60fb      	str	r3, [r7, #12]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60bb      	str	r3, [r7, #8]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	60bb      	str	r3, [r7, #8]
 8003cc8:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
#else
    HAL_SPI_AbortCpltCallback(hspi);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f930 	bl	8003f38 <HAL_SPI_AbortCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 8003cd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3720      	adds	r7, #32
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	20000008 	.word	0x20000008
 8003ce8:	057619f1 	.word	0x057619f1
 8003cec:	0800487d 	.word	0x0800487d
 8003cf0:	080047f5 	.word	0x080047f5
 8003cf4:	08003f75 	.word	0x08003f75
 8003cf8:	08004049 	.word	0x08004049

08003cfc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b088      	sub	sp, #32
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	099b      	lsrs	r3, r3, #6
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10f      	bne.n	8003d40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	099b      	lsrs	r3, r3, #6
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d004      	beq.n	8003d40 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	4798      	blx	r3
    return;
 8003d3e:	e0d8      	b.n	8003ef2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	085b      	lsrs	r3, r3, #1
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <HAL_SPI_IRQHandler+0x66>
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	09db      	lsrs	r3, r3, #7
 8003d50:	f003 0301 	and.w	r3, r3, #1
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d004      	beq.n	8003d62 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	4798      	blx	r3
    return;
 8003d60:	e0c7      	b.n	8003ef2 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	095b      	lsrs	r3, r3, #5
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d10c      	bne.n	8003d88 <HAL_SPI_IRQHandler+0x8c>
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	099b      	lsrs	r3, r3, #6
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d106      	bne.n	8003d88 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	0a1b      	lsrs	r3, r3, #8
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 80b5 	beq.w	8003ef2 <HAL_SPI_IRQHandler+0x1f6>
 8003d88:	69fb      	ldr	r3, [r7, #28]
 8003d8a:	095b      	lsrs	r3, r3, #5
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	f000 80ae 	beq.w	8003ef2 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003d96:	69bb      	ldr	r3, [r7, #24]
 8003d98:	099b      	lsrs	r3, r3, #6
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d023      	beq.n	8003dea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b03      	cmp	r3, #3
 8003dac:	d011      	beq.n	8003dd2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db2:	f043 0204 	orr.w	r2, r3, #4
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dba:	2300      	movs	r3, #0
 8003dbc:	617b      	str	r3, [r7, #20]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	617b      	str	r3, [r7, #20]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	617b      	str	r3, [r7, #20]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	e00b      	b.n	8003dea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	613b      	str	r3, [r7, #16]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	613b      	str	r3, [r7, #16]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	613b      	str	r3, [r7, #16]
 8003de6:	693b      	ldr	r3, [r7, #16]
        return;
 8003de8:	e083      	b.n	8003ef2 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	095b      	lsrs	r3, r3, #5
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d014      	beq.n	8003e20 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dfa:	f043 0201 	orr.w	r2, r3, #1
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003e02:	2300      	movs	r3, #0
 8003e04:	60fb      	str	r3, [r7, #12]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	0a1b      	lsrs	r3, r3, #8
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d00c      	beq.n	8003e46 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e30:	f043 0208 	orr.w	r2, r3, #8
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60bb      	str	r3, [r7, #8]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	60bb      	str	r3, [r7, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d050      	beq.n	8003ef0 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e5c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2201      	movs	r2, #1
 8003e62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d104      	bne.n	8003e7a <HAL_SPI_IRQHandler+0x17e>
 8003e70:	69fb      	ldr	r3, [r7, #28]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d034      	beq.n	8003ee4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 0203 	bic.w	r2, r2, #3
 8003e88:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d011      	beq.n	8003eb6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e96:	4a18      	ldr	r2, [pc, #96]	; (8003ef8 <HAL_SPI_IRQHandler+0x1fc>)
 8003e98:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fe fe1d 	bl	8002ade <HAL_DMA_Abort_IT>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d016      	beq.n	8003eec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec2:	4a0d      	ldr	r2, [pc, #52]	; (8003ef8 <HAL_SPI_IRQHandler+0x1fc>)
 8003ec4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7fe fe07 	bl	8002ade <HAL_DMA_Abort_IT>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eda:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003ee2:	e003      	b.n	8003eec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 f81d 	bl	8003f24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003eea:	e000      	b.n	8003eee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003eec:	bf00      	nop
    return;
 8003eee:	bf00      	nop
 8003ef0:	bf00      	nop
  }
}
 8003ef2:	3720      	adds	r7, #32
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	08003f4d 	.word	0x08003f4d

08003efc <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8003f40:	bf00      	nop
 8003f42:	370c      	adds	r7, #12
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f58:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f7ff ffdc 	bl	8003f24 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f6c:	bf00      	nop
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b086      	sub	sp, #24
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f80:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f86:	2200      	movs	r2, #0
 8003f88:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003f8a:	4b2d      	ldr	r3, [pc, #180]	; (8004040 <SPI_DMATxAbortCallback+0xcc>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a2d      	ldr	r2, [pc, #180]	; (8004044 <SPI_DMATxAbortCallback+0xd0>)
 8003f90:	fba2 2303 	umull	r2, r3, r2, r3
 8003f94:	0a5b      	lsrs	r3, r3, #9
 8003f96:	2264      	movs	r2, #100	; 0x64
 8003f98:	fb02 f303 	mul.w	r3, r2, r3
 8003f9c:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0202 	bic.w	r2, r2, #2
 8003fac:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d106      	bne.n	8003fc2 <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003fc0:	e009      	b.n	8003fd6 <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	3b01      	subs	r3, #1
 8003fc6:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f003 0302 	and.w	r3, r3, #2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d0eb      	beq.n	8003fae <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d004      	beq.n	8003fe8 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d126      	bne.n	8004036 <SPI_DMATxAbortCallback+0xc2>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	2200      	movs	r2, #0
 8003fec:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff8:	2b40      	cmp	r3, #64	; 0x40
 8003ffa:	d002      	beq.n	8004002 <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	2200      	movs	r2, #0
 8004000:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004002:	2300      	movs	r3, #0
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	60fb      	str	r3, [r7, #12]
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	60fb      	str	r3, [r7, #12]
 8004016:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004018:	2300      	movs	r3, #0
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	60bb      	str	r3, [r7, #8]
 8004024:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 800402e:	6978      	ldr	r0, [r7, #20]
 8004030:	f7ff ff82 	bl	8003f38 <HAL_SPI_AbortCpltCallback>
 8004034:	e000      	b.n	8004038 <SPI_DMATxAbortCallback+0xc4>
      return;
 8004036:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	20000008 	.word	0x20000008
 8004044:	057619f1 	.word	0x057619f1

08004048 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004054:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004064:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406a:	2200      	movs	r2, #0
 800406c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0201 	bic.w	r2, r2, #1
 800407c:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800407e:	f7fe fc11 	bl	80028a4 <HAL_GetTick>
 8004082:	4603      	mov	r3, r0
 8004084:	461a      	mov	r2, r3
 8004086:	2164      	movs	r1, #100	; 0x64
 8004088:	6978      	ldr	r0, [r7, #20]
 800408a:	f000 fa5b 	bl	8004544 <SPI_EndRxTxTransaction>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004098:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d004      	beq.n	80040b2 <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d126      	bne.n	8004100 <SPI_DMARxAbortCallback+0xb8>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2200      	movs	r2, #0
 80040b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	2200      	movs	r2, #0
 80040bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c2:	2b40      	cmp	r3, #64	; 0x40
 80040c4:	d002      	beq.n	80040cc <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2200      	movs	r2, #0
 80040ca:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80040cc:	2300      	movs	r3, #0
 80040ce:	613b      	str	r3, [r7, #16]
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	613b      	str	r3, [r7, #16]
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	613b      	str	r3, [r7, #16]
 80040e0:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 80040e2:	2300      	movs	r3, #0
 80040e4:	60fb      	str	r3, [r7, #12]
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	60fb      	str	r3, [r7, #12]
 80040ee:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
#else
  HAL_SPI_AbortCpltCallback(hspi);
 80040f8:	6978      	ldr	r0, [r7, #20]
 80040fa:	f7ff ff1d 	bl	8003f38 <HAL_SPI_AbortCpltCallback>
 80040fe:	e000      	b.n	8004102 <SPI_DMARxAbortCallback+0xba>
      return;
 8004100:	bf00      	nop
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f103 020c 	add.w	r2, r3, #12
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800411c:	7812      	ldrb	r2, [r2, #0]
 800411e:	b2d2      	uxtb	r2, r2
 8004120:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004126:	1c5a      	adds	r2, r3, #1
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004130:	b29b      	uxth	r3, r3
 8004132:	3b01      	subs	r3, #1
 8004134:	b29a      	uxth	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800413e:	b29b      	uxth	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	d10f      	bne.n	8004164 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685a      	ldr	r2, [r3, #4]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004152:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004158:	b29b      	uxth	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d102      	bne.n	8004164 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 fa32 	bl	80045c8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004164:	bf00      	nop
 8004166:	3708      	adds	r7, #8
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	330c      	adds	r3, #12
 800417e:	7812      	ldrb	r2, [r2, #0]
 8004180:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004186:	1c5a      	adds	r2, r3, #1
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004190:	b29b      	uxth	r3, r3
 8004192:	3b01      	subs	r3, #1
 8004194:	b29a      	uxth	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800419e:	b29b      	uxth	r3, r3
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10f      	bne.n	80041c4 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	685a      	ldr	r2, [r3, #4]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041b2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d102      	bne.n	80041c4 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 fa02 	bl	80045c8 <SPI_CloseRxTx_ISR>
    }
  }
}
 80041c4:	bf00      	nop
 80041c6:	3708      	adds	r7, #8
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}

080041cc <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	b292      	uxth	r2, r2
 80041e0:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e6:	1c9a      	adds	r2, r3, #2
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	3b01      	subs	r3, #1
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10f      	bne.n	8004224 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004212:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004218:	b29b      	uxth	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d102      	bne.n	8004224 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f9d2 	bl	80045c8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004224:	bf00      	nop
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004238:	881a      	ldrh	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	1c9a      	adds	r2, r3, #2
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800425c:	b29b      	uxth	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d10f      	bne.n	8004282 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004270:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004276:	b29b      	uxth	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d102      	bne.n	8004282 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f9a3 	bl	80045c8 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004282:	bf00      	nop
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b082      	sub	sp, #8
 800428e:	af00      	add	r7, sp, #0
 8004290:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f103 020c 	add.w	r2, r3, #12
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800429e:	7812      	ldrb	r2, [r2, #0]
 80042a0:	b2d2      	uxtb	r2, r2
 80042a2:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d102      	bne.n	80042cc <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 f9f2 	bl	80046b0 <SPI_CloseRx_ISR>
  }
}
 80042cc:	bf00      	nop
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e6:	b292      	uxth	r2, r2
 80042e8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ee:	1c9a      	adds	r2, r3, #2
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004306:	b29b      	uxth	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d102      	bne.n	8004312 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 f9cf 	bl	80046b0 <SPI_CloseRx_ISR>
  }
}
 8004312:	bf00      	nop
 8004314:	3708      	adds	r7, #8
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}

0800431a <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b082      	sub	sp, #8
 800431e:	af00      	add	r7, sp, #0
 8004320:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	330c      	adds	r3, #12
 800432c:	7812      	ldrb	r2, [r2, #0]
 800432e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004334:	1c5a      	adds	r2, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800433e:	b29b      	uxth	r3, r3
 8004340:	3b01      	subs	r3, #1
 8004342:	b29a      	uxth	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800434c:	b29b      	uxth	r3, r3
 800434e:	2b00      	cmp	r3, #0
 8004350:	d102      	bne.n	8004358 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f000 f9ec 	bl	8004730 <SPI_CloseTx_ISR>
  }
}
 8004358:	bf00      	nop
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b082      	sub	sp, #8
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436c:	881a      	ldrh	r2, [r3, #0]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004378:	1c9a      	adds	r2, r3, #2
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004390:	b29b      	uxth	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d102      	bne.n	800439c <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f9ca 	bl	8004730 <SPI_CloseTx_ISR>
  }
}
 800439c:	bf00      	nop
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	4613      	mov	r3, r2
 80043b2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043b4:	e04c      	b.n	8004450 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043bc:	d048      	beq.n	8004450 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80043be:	f7fe fa71 	bl	80028a4 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d902      	bls.n	80043d4 <SPI_WaitFlagStateUntilTimeout+0x30>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d13d      	bne.n	8004450 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043ec:	d111      	bne.n	8004412 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043f6:	d004      	beq.n	8004402 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004400:	d107      	bne.n	8004412 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004410:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004416:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800441a:	d10f      	bne.n	800443c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800443a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e00f      	b.n	8004470 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	689a      	ldr	r2, [r3, #8]
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	4013      	ands	r3, r2
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	429a      	cmp	r2, r3
 800445e:	bf0c      	ite	eq
 8004460:	2301      	moveq	r3, #1
 8004462:	2300      	movne	r3, #0
 8004464:	b2db      	uxtb	r3, r3
 8004466:	461a      	mov	r2, r3
 8004468:	79fb      	ldrb	r3, [r7, #7]
 800446a:	429a      	cmp	r2, r3
 800446c:	d1a3      	bne.n	80043b6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af02      	add	r7, sp, #8
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800448c:	d111      	bne.n	80044b2 <SPI_EndRxTransaction+0x3a>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004496:	d004      	beq.n	80044a2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a0:	d107      	bne.n	80044b2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044b0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ba:	d12a      	bne.n	8004512 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c4:	d012      	beq.n	80044ec <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	9300      	str	r3, [sp, #0]
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	2200      	movs	r2, #0
 80044ce:	2180      	movs	r1, #128	; 0x80
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f7ff ff67 	bl	80043a4 <SPI_WaitFlagStateUntilTimeout>
 80044d6:	4603      	mov	r3, r0
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d02d      	beq.n	8004538 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e0:	f043 0220 	orr.w	r2, r3, #32
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e026      	b.n	800453a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2200      	movs	r2, #0
 80044f4:	2101      	movs	r1, #1
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f7ff ff54 	bl	80043a4 <SPI_WaitFlagStateUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d01a      	beq.n	8004538 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004506:	f043 0220 	orr.w	r2, r3, #32
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e013      	b.n	800453a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	2200      	movs	r2, #0
 800451a:	2101      	movs	r1, #1
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f7ff ff41 	bl	80043a4 <SPI_WaitFlagStateUntilTimeout>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	d007      	beq.n	8004538 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800452c:	f043 0220 	orr.w	r2, r3, #32
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e000      	b.n	800453a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
	...

08004544 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b088      	sub	sp, #32
 8004548:	af02      	add	r7, sp, #8
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004550:	4b1b      	ldr	r3, [pc, #108]	; (80045c0 <SPI_EndRxTxTransaction+0x7c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a1b      	ldr	r2, [pc, #108]	; (80045c4 <SPI_EndRxTxTransaction+0x80>)
 8004556:	fba2 2303 	umull	r2, r3, r2, r3
 800455a:	0d5b      	lsrs	r3, r3, #21
 800455c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004560:	fb02 f303 	mul.w	r3, r2, r3
 8004564:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800456e:	d112      	bne.n	8004596 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	2200      	movs	r2, #0
 8004578:	2180      	movs	r1, #128	; 0x80
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f7ff ff12 	bl	80043a4 <SPI_WaitFlagStateUntilTimeout>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d016      	beq.n	80045b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800458a:	f043 0220 	orr.w	r2, r3, #32
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e00f      	b.n	80045b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00a      	beq.n	80045b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	3b01      	subs	r3, #1
 80045a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ac:	2b80      	cmp	r3, #128	; 0x80
 80045ae:	d0f2      	beq.n	8004596 <SPI_EndRxTxTransaction+0x52>
 80045b0:	e000      	b.n	80045b4 <SPI_EndRxTxTransaction+0x70>
        break;
 80045b2:	bf00      	nop
  }

  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3718      	adds	r7, #24
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20000008 	.word	0x20000008
 80045c4:	165e9f81 	.word	0x165e9f81

080045c8 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80045d0:	4b35      	ldr	r3, [pc, #212]	; (80046a8 <SPI_CloseRxTx_ISR+0xe0>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a35      	ldr	r2, [pc, #212]	; (80046ac <SPI_CloseRxTx_ISR+0xe4>)
 80045d6:	fba2 2303 	umull	r2, r3, r2, r3
 80045da:	0a5b      	lsrs	r3, r3, #9
 80045dc:	2264      	movs	r2, #100	; 0x64
 80045de:	fb02 f303 	mul.w	r3, r2, r3
 80045e2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80045e4:	f7fe f95e 	bl	80028a4 <HAL_GetTick>
 80045e8:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f022 0220 	bic.w	r2, r2, #32
 80045f8:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d106      	bne.n	800460e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004604:	f043 0220 	orr.w	r2, r3, #32
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800460c:	e009      	b.n	8004622 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	3b01      	subs	r3, #1
 8004612:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0eb      	beq.n	80045fa <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	2164      	movs	r1, #100	; 0x64
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7ff ff8c 	bl	8004544 <SPI_EndRxTxTransaction>
 800462c:	4603      	mov	r3, r0
 800462e:	2b00      	cmp	r3, #0
 8004630:	d005      	beq.n	800463e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004636:	f043 0220 	orr.w	r2, r3, #32
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10a      	bne.n	800465c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	60fb      	str	r3, [r7, #12]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	60fb      	str	r3, [r7, #12]
 800465a:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004660:	2b00      	cmp	r3, #0
 8004662:	d115      	bne.n	8004690 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b04      	cmp	r3, #4
 800466e:	d107      	bne.n	8004680 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f7fd fb71 	bl	8001d60 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800467e:	e00e      	b.n	800469e <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f7ff fc41 	bl	8003f10 <HAL_SPI_TxRxCpltCallback>
}
 800468e:	e006      	b.n	800469e <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8004698:	6878      	ldr	r0, [r7, #4]
 800469a:	f7ff fc43 	bl	8003f24 <HAL_SPI_ErrorCallback>
}
 800469e:	bf00      	nop
 80046a0:	3718      	adds	r7, #24
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	20000008 	.word	0x20000008
 80046ac:	057619f1 	.word	0x057619f1

080046b0 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80046c6:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80046c8:	f7fe f8ec 	bl	80028a4 <HAL_GetTick>
 80046cc:	4603      	mov	r3, r0
 80046ce:	461a      	mov	r2, r3
 80046d0:	2164      	movs	r1, #100	; 0x64
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f7ff fed0 	bl	8004478 <SPI_EndRxTransaction>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d005      	beq.n	80046ea <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e2:	f043 0220 	orr.w	r2, r3, #32
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10a      	bne.n	8004708 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046f2:	2300      	movs	r3, #0
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	60fb      	str	r3, [r7, #12]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	60fb      	str	r3, [r7, #12]
 8004706:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004714:	2b00      	cmp	r3, #0
 8004716:	d103      	bne.n	8004720 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f7fd fb21 	bl	8001d60 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800471e:	e002      	b.n	8004726 <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7ff fbff 	bl	8003f24 <HAL_SPI_ErrorCallback>
}
 8004726:	bf00      	nop
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
	...

08004730 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004738:	4b2c      	ldr	r3, [pc, #176]	; (80047ec <SPI_CloseTx_ISR+0xbc>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a2c      	ldr	r2, [pc, #176]	; (80047f0 <SPI_CloseTx_ISR+0xc0>)
 800473e:	fba2 2303 	umull	r2, r3, r2, r3
 8004742:	0a5b      	lsrs	r3, r3, #9
 8004744:	2264      	movs	r2, #100	; 0x64
 8004746:	fb02 f303 	mul.w	r3, r2, r3
 800474a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800474c:	f7fe f8aa 	bl	80028a4 <HAL_GetTick>
 8004750:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d106      	bne.n	8004766 <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800475c:	f043 0220 	orr.w	r2, r3, #32
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004764:	e009      	b.n	800477a <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	3b01      	subs	r3, #1
 800476a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0eb      	beq.n	8004752 <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	685a      	ldr	r2, [r3, #4]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004788:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	2164      	movs	r1, #100	; 0x64
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7ff fed8 	bl	8004544 <SPI_EndRxTxTransaction>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d005      	beq.n	80047a6 <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800479e:	f043 0220 	orr.w	r2, r3, #32
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10a      	bne.n	80047c4 <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	60fb      	str	r3, [r7, #12]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	60fb      	str	r3, [r7, #12]
 80047c2:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d003      	beq.n	80047dc <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f7ff fba5 	bl	8003f24 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 80047da:	e002      	b.n	80047e2 <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f7ff fb8d 	bl	8003efc <HAL_SPI_TxCpltCallback>
}
 80047e2:	bf00      	nop
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20000008 	.word	0x20000008
 80047f0:	057619f1 	.word	0x057619f1

080047f4 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80047fc:	4b1d      	ldr	r3, [pc, #116]	; (8004874 <SPI_AbortRx_ISR+0x80>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a1d      	ldr	r2, [pc, #116]	; (8004878 <SPI_AbortRx_ISR+0x84>)
 8004802:	fba2 2303 	umull	r2, r3, r2, r3
 8004806:	0a5b      	lsrs	r3, r3, #9
 8004808:	2264      	movs	r2, #100	; 0x64
 800480a:	fb02 f303 	mul.w	r3, r2, r3
 800480e:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d106      	bne.n	8004824 <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004822:	e009      	b.n	8004838 <SPI_AbortRx_ISR+0x44>
    }
    count--;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	3b01      	subs	r3, #1
 8004828:	60fb      	str	r3, [r7, #12]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d0eb      	beq.n	8004810 <SPI_AbortRx_ISR+0x1c>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004846:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	685a      	ldr	r2, [r3, #4]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004856:	605a      	str	r2, [r3, #4]

  /* Read CRC to flush Data Register */
  READ_REG(hspi->Instance->DR);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68db      	ldr	r3, [r3, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2207      	movs	r2, #7
 8004862:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8004866:	bf00      	nop
 8004868:	3714      	adds	r7, #20
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	20000008 	.word	0x20000008
 8004878:	057619f1 	.word	0x057619f1

0800487c <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004892:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048a2:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2207      	movs	r2, #7
 80048a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e01d      	b.n	8004906 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d106      	bne.n	80048e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7fd fed8 	bl	8002694 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3304      	adds	r3, #4
 80048f4:	4619      	mov	r1, r3
 80048f6:	4610      	mov	r0, r2
 80048f8:	f000 fcd8 	bl	80052ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800490e:	b480      	push	{r7}
 8004910:	b085      	sub	sp, #20
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f042 0201 	orr.w	r2, r2, #1
 8004924:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f003 0307 	and.w	r3, r3, #7
 8004930:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2b06      	cmp	r3, #6
 8004936:	d007      	beq.n	8004948 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0201 	orr.w	r2, r2, #1
 8004946:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr

08004956 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004956:	b480      	push	{r7}
 8004958:	b083      	sub	sp, #12
 800495a:	af00      	add	r7, sp, #0
 800495c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68da      	ldr	r2, [r3, #12]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0201 	bic.w	r2, r2, #1
 800496c:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6a1a      	ldr	r2, [r3, #32]
 8004974:	f241 1311 	movw	r3, #4369	; 0x1111
 8004978:	4013      	ands	r3, r2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10f      	bne.n	800499e <HAL_TIM_Base_Stop_IT+0x48>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	6a1a      	ldr	r2, [r3, #32]
 8004984:	f240 4344 	movw	r3, #1092	; 0x444
 8004988:	4013      	ands	r3, r2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d107      	bne.n	800499e <HAL_TIM_Base_Stop_IT+0x48>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0201 	bic.w	r2, r2, #1
 800499c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b082      	sub	sp, #8
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e01d      	b.n	80049fa <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d106      	bne.n	80049d8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f815 	bl	8004a02 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2202      	movs	r2, #2
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	3304      	adds	r3, #4
 80049e8:	4619      	mov	r1, r3
 80049ea:	4610      	mov	r0, r2
 80049ec:	f000 fc5e 	bl	80052ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3708      	adds	r7, #8
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004a02:	b480      	push	{r7}
 8004a04:	b083      	sub	sp, #12
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr

08004a16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b082      	sub	sp, #8
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e01d      	b.n	8004a64 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d106      	bne.n	8004a42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 f815 	bl	8004a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2202      	movs	r2, #2
 8004a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	3304      	adds	r3, #4
 8004a52:	4619      	mov	r1, r3
 8004a54:	4610      	mov	r0, r2
 8004a56:	f000 fc29 	bl	80052ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3708      	adds	r7, #8
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2201      	movs	r2, #1
 8004a90:	6839      	ldr	r1, [r7, #0]
 8004a92:	4618      	mov	r0, r3
 8004a94:	f000 fef4 	bl	8005880 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a15      	ldr	r2, [pc, #84]	; (8004af4 <HAL_TIM_PWM_Start+0x74>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d004      	beq.n	8004aac <HAL_TIM_PWM_Start+0x2c>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a14      	ldr	r2, [pc, #80]	; (8004af8 <HAL_TIM_PWM_Start+0x78>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d101      	bne.n	8004ab0 <HAL_TIM_PWM_Start+0x30>
 8004aac:	2301      	movs	r3, #1
 8004aae:	e000      	b.n	8004ab2 <HAL_TIM_PWM_Start+0x32>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d007      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ac4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f003 0307 	and.w	r3, r3, #7
 8004ad0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2b06      	cmp	r3, #6
 8004ad6:	d007      	beq.n	8004ae8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f042 0201 	orr.w	r2, r2, #1
 8004ae6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3710      	adds	r7, #16
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	40010000 	.word	0x40010000
 8004af8:	40010400 	.word	0x40010400

08004afc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e083      	b.n	8004c18 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d106      	bne.n	8004b2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f7fd fd27 	bl	8002578 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6812      	ldr	r2, [r2, #0]
 8004b3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b40:	f023 0307 	bic.w	r3, r3, #7
 8004b44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	4619      	mov	r1, r3
 8004b50:	4610      	mov	r0, r2
 8004b52:	f000 fbab 	bl	80052ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b7e:	f023 0303 	bic.w	r3, r3, #3
 8004b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004b9c:	f023 030c 	bic.w	r3, r3, #12
 8004ba0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ba8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	68da      	ldr	r2, [r3, #12]
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	69db      	ldr	r3, [r3, #28]
 8004bb6:	021b      	lsls	r3, r3, #8
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	011a      	lsls	r2, r3, #4
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	6a1b      	ldr	r3, [r3, #32]
 8004bca:	031b      	lsls	r3, r3, #12
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	693a      	ldr	r2, [r7, #16]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004bda:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004be2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	685a      	ldr	r2, [r3, #4]
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	011b      	lsls	r3, r3, #4
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	68fa      	ldr	r2, [r7, #12]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3718      	adds	r7, #24
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d002      	beq.n	8004c36 <HAL_TIM_Encoder_Start+0x16>
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	d008      	beq.n	8004c46 <HAL_TIM_Encoder_Start+0x26>
 8004c34:	e00f      	b.n	8004c56 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f000 fe1e 	bl	8005880 <TIM_CCxChannelCmd>
      break;
 8004c44:	e016      	b.n	8004c74 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	2104      	movs	r1, #4
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f000 fe16 	bl	8005880 <TIM_CCxChannelCmd>
      break;
 8004c54:	e00e      	b.n	8004c74 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f000 fe0e 	bl	8005880 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	2104      	movs	r1, #4
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f000 fe07 	bl	8005880 <TIM_CCxChannelCmd>
      break;
 8004c72:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f042 0201 	orr.w	r2, r2, #1
 8004c82:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b082      	sub	sp, #8
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d122      	bne.n	8004cea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	f003 0302 	and.w	r3, r3, #2
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d11b      	bne.n	8004cea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f06f 0202 	mvn.w	r2, #2
 8004cba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	f003 0303 	and.w	r3, r3, #3
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 facc 	bl	800526e <HAL_TIM_IC_CaptureCallback>
 8004cd6:	e005      	b.n	8004ce4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 fabe 	bl	800525a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 facf 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d122      	bne.n	8004d3e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	f003 0304 	and.w	r3, r3, #4
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	d11b      	bne.n	8004d3e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f06f 0204 	mvn.w	r2, #4
 8004d0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f000 faa2 	bl	800526e <HAL_TIM_IC_CaptureCallback>
 8004d2a:	e005      	b.n	8004d38 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 fa94 	bl	800525a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 faa5 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d122      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	f003 0308 	and.w	r3, r3, #8
 8004d56:	2b08      	cmp	r3, #8
 8004d58:	d11b      	bne.n	8004d92 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f06f 0208 	mvn.w	r2, #8
 8004d62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2204      	movs	r2, #4
 8004d68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69db      	ldr	r3, [r3, #28]
 8004d70:	f003 0303 	and.w	r3, r3, #3
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 fa78 	bl	800526e <HAL_TIM_IC_CaptureCallback>
 8004d7e:	e005      	b.n	8004d8c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 fa6a 	bl	800525a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 fa7b 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	f003 0310 	and.w	r3, r3, #16
 8004d9c:	2b10      	cmp	r3, #16
 8004d9e:	d122      	bne.n	8004de6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f003 0310 	and.w	r3, r3, #16
 8004daa:	2b10      	cmp	r3, #16
 8004dac:	d11b      	bne.n	8004de6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f06f 0210 	mvn.w	r2, #16
 8004db6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2208      	movs	r2, #8
 8004dbc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	69db      	ldr	r3, [r3, #28]
 8004dc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d003      	beq.n	8004dd4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 fa4e 	bl	800526e <HAL_TIM_IC_CaptureCallback>
 8004dd2:	e005      	b.n	8004de0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd4:	6878      	ldr	r0, [r7, #4]
 8004dd6:	f000 fa40 	bl	800525a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 fa51 	bl	8005282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d10e      	bne.n	8004e12 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d107      	bne.n	8004e12 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f06f 0201 	mvn.w	r2, #1
 8004e0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7fc ffdf 	bl	8001dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e1c:	2b80      	cmp	r3, #128	; 0x80
 8004e1e:	d10e      	bne.n	8004e3e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e2a:	2b80      	cmp	r3, #128	; 0x80
 8004e2c:	d107      	bne.n	8004e3e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 fdcd 	bl	80059d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e48:	2b40      	cmp	r3, #64	; 0x40
 8004e4a:	d10e      	bne.n	8004e6a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e56:	2b40      	cmp	r3, #64	; 0x40
 8004e58:	d107      	bne.n	8004e6a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 fa16 	bl	8005296 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	f003 0320 	and.w	r3, r3, #32
 8004e74:	2b20      	cmp	r3, #32
 8004e76:	d10e      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f003 0320 	and.w	r3, r3, #32
 8004e82:	2b20      	cmp	r3, #32
 8004e84:	d107      	bne.n	8004e96 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f06f 0220 	mvn.w	r2, #32
 8004e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 fd97 	bl	80059c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e96:	bf00      	nop
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
	...

08004ea0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	60f8      	str	r0, [r7, #12]
 8004ea8:	60b9      	str	r1, [r7, #8]
 8004eaa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d101      	bne.n	8004eba <HAL_TIM_OC_ConfigChannel+0x1a>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	e04e      	b.n	8004f58 <HAL_TIM_OC_ConfigChannel+0xb8>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2202      	movs	r2, #2
 8004ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b0c      	cmp	r3, #12
 8004ece:	d839      	bhi.n	8004f44 <HAL_TIM_OC_ConfigChannel+0xa4>
 8004ed0:	a201      	add	r2, pc, #4	; (adr r2, 8004ed8 <HAL_TIM_OC_ConfigChannel+0x38>)
 8004ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed6:	bf00      	nop
 8004ed8:	08004f0d 	.word	0x08004f0d
 8004edc:	08004f45 	.word	0x08004f45
 8004ee0:	08004f45 	.word	0x08004f45
 8004ee4:	08004f45 	.word	0x08004f45
 8004ee8:	08004f1b 	.word	0x08004f1b
 8004eec:	08004f45 	.word	0x08004f45
 8004ef0:	08004f45 	.word	0x08004f45
 8004ef4:	08004f45 	.word	0x08004f45
 8004ef8:	08004f29 	.word	0x08004f29
 8004efc:	08004f45 	.word	0x08004f45
 8004f00:	08004f45 	.word	0x08004f45
 8004f04:	08004f45 	.word	0x08004f45
 8004f08:	08004f37 	.word	0x08004f37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68b9      	ldr	r1, [r7, #8]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 fa6a 	bl	80053ec <TIM_OC1_SetConfig>
      break;
 8004f18:	e015      	b.n	8004f46 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68b9      	ldr	r1, [r7, #8]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 fad3 	bl	80054cc <TIM_OC2_SetConfig>
      break;
 8004f26:	e00e      	b.n	8004f46 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68b9      	ldr	r1, [r7, #8]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 fb42 	bl	80055b8 <TIM_OC3_SetConfig>
      break;
 8004f34:	e007      	b.n	8004f46 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68b9      	ldr	r1, [r7, #8]
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f000 fbaf 	bl	80056a0 <TIM_OC4_SetConfig>
      break;
 8004f42:	e000      	b.n	8004f46 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8004f44:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d101      	bne.n	8004f7a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004f76:	2302      	movs	r3, #2
 8004f78:	e0b4      	b.n	80050e4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2202      	movs	r2, #2
 8004f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b0c      	cmp	r3, #12
 8004f8e:	f200 809f 	bhi.w	80050d0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004f92:	a201      	add	r2, pc, #4	; (adr r2, 8004f98 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f98:	08004fcd 	.word	0x08004fcd
 8004f9c:	080050d1 	.word	0x080050d1
 8004fa0:	080050d1 	.word	0x080050d1
 8004fa4:	080050d1 	.word	0x080050d1
 8004fa8:	0800500d 	.word	0x0800500d
 8004fac:	080050d1 	.word	0x080050d1
 8004fb0:	080050d1 	.word	0x080050d1
 8004fb4:	080050d1 	.word	0x080050d1
 8004fb8:	0800504f 	.word	0x0800504f
 8004fbc:	080050d1 	.word	0x080050d1
 8004fc0:	080050d1 	.word	0x080050d1
 8004fc4:	080050d1 	.word	0x080050d1
 8004fc8:	0800508f 	.word	0x0800508f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68b9      	ldr	r1, [r7, #8]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f000 fa0a 	bl	80053ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699a      	ldr	r2, [r3, #24]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0208 	orr.w	r2, r2, #8
 8004fe6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699a      	ldr	r2, [r3, #24]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 0204 	bic.w	r2, r2, #4
 8004ff6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6999      	ldr	r1, [r3, #24]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	691a      	ldr	r2, [r3, #16]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	619a      	str	r2, [r3, #24]
      break;
 800500a:	e062      	b.n	80050d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68b9      	ldr	r1, [r7, #8]
 8005012:	4618      	mov	r0, r3
 8005014:	f000 fa5a 	bl	80054cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	699a      	ldr	r2, [r3, #24]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	699a      	ldr	r2, [r3, #24]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6999      	ldr	r1, [r3, #24]
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	021a      	lsls	r2, r3, #8
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	619a      	str	r2, [r3, #24]
      break;
 800504c:	e041      	b.n	80050d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68b9      	ldr	r1, [r7, #8]
 8005054:	4618      	mov	r0, r3
 8005056:	f000 faaf 	bl	80055b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	69da      	ldr	r2, [r3, #28]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f042 0208 	orr.w	r2, r2, #8
 8005068:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	69da      	ldr	r2, [r3, #28]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 0204 	bic.w	r2, r2, #4
 8005078:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	69d9      	ldr	r1, [r3, #28]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	691a      	ldr	r2, [r3, #16]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	61da      	str	r2, [r3, #28]
      break;
 800508c:	e021      	b.n	80050d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68b9      	ldr	r1, [r7, #8]
 8005094:	4618      	mov	r0, r3
 8005096:	f000 fb03 	bl	80056a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	69da      	ldr	r2, [r3, #28]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	69da      	ldr	r2, [r3, #28]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	69d9      	ldr	r1, [r3, #28]
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	021a      	lsls	r2, r3, #8
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	430a      	orrs	r2, r1
 80050cc:	61da      	str	r2, [r3, #28]
      break;
 80050ce:	e000      	b.n	80050d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80050d0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2201      	movs	r2, #1
 80050d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_TIM_ConfigClockSource+0x18>
 8005100:	2302      	movs	r3, #2
 8005102:	e0a6      	b.n	8005252 <HAL_TIM_ConfigClockSource+0x166>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689b      	ldr	r3, [r3, #8]
 800511a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005122:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800512a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68fa      	ldr	r2, [r7, #12]
 8005132:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	2b40      	cmp	r3, #64	; 0x40
 800513a:	d067      	beq.n	800520c <HAL_TIM_ConfigClockSource+0x120>
 800513c:	2b40      	cmp	r3, #64	; 0x40
 800513e:	d80b      	bhi.n	8005158 <HAL_TIM_ConfigClockSource+0x6c>
 8005140:	2b10      	cmp	r3, #16
 8005142:	d073      	beq.n	800522c <HAL_TIM_ConfigClockSource+0x140>
 8005144:	2b10      	cmp	r3, #16
 8005146:	d802      	bhi.n	800514e <HAL_TIM_ConfigClockSource+0x62>
 8005148:	2b00      	cmp	r3, #0
 800514a:	d06f      	beq.n	800522c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800514c:	e078      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800514e:	2b20      	cmp	r3, #32
 8005150:	d06c      	beq.n	800522c <HAL_TIM_ConfigClockSource+0x140>
 8005152:	2b30      	cmp	r3, #48	; 0x30
 8005154:	d06a      	beq.n	800522c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005156:	e073      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005158:	2b70      	cmp	r3, #112	; 0x70
 800515a:	d00d      	beq.n	8005178 <HAL_TIM_ConfigClockSource+0x8c>
 800515c:	2b70      	cmp	r3, #112	; 0x70
 800515e:	d804      	bhi.n	800516a <HAL_TIM_ConfigClockSource+0x7e>
 8005160:	2b50      	cmp	r3, #80	; 0x50
 8005162:	d033      	beq.n	80051cc <HAL_TIM_ConfigClockSource+0xe0>
 8005164:	2b60      	cmp	r3, #96	; 0x60
 8005166:	d041      	beq.n	80051ec <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005168:	e06a      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800516a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800516e:	d066      	beq.n	800523e <HAL_TIM_ConfigClockSource+0x152>
 8005170:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005174:	d017      	beq.n	80051a6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005176:	e063      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6818      	ldr	r0, [r3, #0]
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	6899      	ldr	r1, [r3, #8]
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	f000 fb5a 	bl	8005840 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800519a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	609a      	str	r2, [r3, #8]
      break;
 80051a4:	e04c      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6818      	ldr	r0, [r3, #0]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	6899      	ldr	r1, [r3, #8]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	f000 fb43 	bl	8005840 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689a      	ldr	r2, [r3, #8]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051c8:	609a      	str	r2, [r3, #8]
      break;
 80051ca:	e039      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6818      	ldr	r0, [r3, #0]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	6859      	ldr	r1, [r3, #4]
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	461a      	mov	r2, r3
 80051da:	f000 fab7 	bl	800574c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2150      	movs	r1, #80	; 0x50
 80051e4:	4618      	mov	r0, r3
 80051e6:	f000 fb10 	bl	800580a <TIM_ITRx_SetConfig>
      break;
 80051ea:	e029      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	6859      	ldr	r1, [r3, #4]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	461a      	mov	r2, r3
 80051fa:	f000 fad6 	bl	80057aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2160      	movs	r1, #96	; 0x60
 8005204:	4618      	mov	r0, r3
 8005206:	f000 fb00 	bl	800580a <TIM_ITRx_SetConfig>
      break;
 800520a:	e019      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	6859      	ldr	r1, [r3, #4]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	461a      	mov	r2, r3
 800521a:	f000 fa97 	bl	800574c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2140      	movs	r1, #64	; 0x40
 8005224:	4618      	mov	r0, r3
 8005226:	f000 faf0 	bl	800580a <TIM_ITRx_SetConfig>
      break;
 800522a:	e009      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4619      	mov	r1, r3
 8005236:	4610      	mov	r0, r2
 8005238:	f000 fae7 	bl	800580a <TIM_ITRx_SetConfig>
      break;
 800523c:	e000      	b.n	8005240 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800523e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3710      	adds	r7, #16
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005294:	4770      	bx	lr

08005296 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005296:	b480      	push	{r7}
 8005298:	b083      	sub	sp, #12
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800529e:	bf00      	nop
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
	...

080052ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a40      	ldr	r2, [pc, #256]	; (80053c0 <TIM_Base_SetConfig+0x114>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d013      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ca:	d00f      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3d      	ldr	r2, [pc, #244]	; (80053c4 <TIM_Base_SetConfig+0x118>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d00b      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a3c      	ldr	r2, [pc, #240]	; (80053c8 <TIM_Base_SetConfig+0x11c>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d007      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a3b      	ldr	r2, [pc, #236]	; (80053cc <TIM_Base_SetConfig+0x120>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d003      	beq.n	80052ec <TIM_Base_SetConfig+0x40>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	4a3a      	ldr	r2, [pc, #232]	; (80053d0 <TIM_Base_SetConfig+0x124>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d108      	bne.n	80052fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	68fa      	ldr	r2, [r7, #12]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2f      	ldr	r2, [pc, #188]	; (80053c0 <TIM_Base_SetConfig+0x114>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d02b      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800530c:	d027      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a2c      	ldr	r2, [pc, #176]	; (80053c4 <TIM_Base_SetConfig+0x118>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d023      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a2b      	ldr	r2, [pc, #172]	; (80053c8 <TIM_Base_SetConfig+0x11c>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d01f      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a2a      	ldr	r2, [pc, #168]	; (80053cc <TIM_Base_SetConfig+0x120>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d01b      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a29      	ldr	r2, [pc, #164]	; (80053d0 <TIM_Base_SetConfig+0x124>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d017      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a28      	ldr	r2, [pc, #160]	; (80053d4 <TIM_Base_SetConfig+0x128>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d013      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a27      	ldr	r2, [pc, #156]	; (80053d8 <TIM_Base_SetConfig+0x12c>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d00f      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a26      	ldr	r2, [pc, #152]	; (80053dc <TIM_Base_SetConfig+0x130>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d00b      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a25      	ldr	r2, [pc, #148]	; (80053e0 <TIM_Base_SetConfig+0x134>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d007      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a24      	ldr	r2, [pc, #144]	; (80053e4 <TIM_Base_SetConfig+0x138>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d003      	beq.n	800535e <TIM_Base_SetConfig+0xb2>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a23      	ldr	r2, [pc, #140]	; (80053e8 <TIM_Base_SetConfig+0x13c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d108      	bne.n	8005370 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005364:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	4313      	orrs	r3, r2
 800536e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	4313      	orrs	r3, r2
 800537c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a0a      	ldr	r2, [pc, #40]	; (80053c0 <TIM_Base_SetConfig+0x114>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d003      	beq.n	80053a4 <TIM_Base_SetConfig+0xf8>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a0c      	ldr	r2, [pc, #48]	; (80053d0 <TIM_Base_SetConfig+0x124>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d103      	bne.n	80053ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	691a      	ldr	r2, [r3, #16]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	615a      	str	r2, [r3, #20]
}
 80053b2:	bf00      	nop
 80053b4:	3714      	adds	r7, #20
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	40010000 	.word	0x40010000
 80053c4:	40000400 	.word	0x40000400
 80053c8:	40000800 	.word	0x40000800
 80053cc:	40000c00 	.word	0x40000c00
 80053d0:	40010400 	.word	0x40010400
 80053d4:	40014000 	.word	0x40014000
 80053d8:	40014400 	.word	0x40014400
 80053dc:	40014800 	.word	0x40014800
 80053e0:	40001800 	.word	0x40001800
 80053e4:	40001c00 	.word	0x40001c00
 80053e8:	40002000 	.word	0x40002000

080053ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b087      	sub	sp, #28
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	f023 0201 	bic.w	r2, r3, #1
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	699b      	ldr	r3, [r3, #24]
 8005412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800541a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f023 0303 	bic.w	r3, r3, #3
 8005422:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	4313      	orrs	r3, r2
 800542c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f023 0302 	bic.w	r3, r3, #2
 8005434:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	4313      	orrs	r3, r2
 800543e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a20      	ldr	r2, [pc, #128]	; (80054c4 <TIM_OC1_SetConfig+0xd8>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d003      	beq.n	8005450 <TIM_OC1_SetConfig+0x64>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a1f      	ldr	r2, [pc, #124]	; (80054c8 <TIM_OC1_SetConfig+0xdc>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d10c      	bne.n	800546a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	f023 0308 	bic.w	r3, r3, #8
 8005456:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	697a      	ldr	r2, [r7, #20]
 800545e:	4313      	orrs	r3, r2
 8005460:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f023 0304 	bic.w	r3, r3, #4
 8005468:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4a15      	ldr	r2, [pc, #84]	; (80054c4 <TIM_OC1_SetConfig+0xd8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d003      	beq.n	800547a <TIM_OC1_SetConfig+0x8e>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	4a14      	ldr	r2, [pc, #80]	; (80054c8 <TIM_OC1_SetConfig+0xdc>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d111      	bne.n	800549e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005480:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005488:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	4313      	orrs	r3, r2
 8005492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	699b      	ldr	r3, [r3, #24]
 8005498:	693a      	ldr	r2, [r7, #16]
 800549a:	4313      	orrs	r3, r2
 800549c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	697a      	ldr	r2, [r7, #20]
 80054b6:	621a      	str	r2, [r3, #32]
}
 80054b8:	bf00      	nop
 80054ba:	371c      	adds	r7, #28
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr
 80054c4:	40010000 	.word	0x40010000
 80054c8:	40010400 	.word	0x40010400

080054cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	f023 0210 	bic.w	r2, r3, #16
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a1b      	ldr	r3, [r3, #32]
 80054e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005502:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	021b      	lsls	r3, r3, #8
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	4313      	orrs	r3, r2
 800550e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	f023 0320 	bic.w	r3, r3, #32
 8005516:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	4313      	orrs	r3, r2
 8005522:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a22      	ldr	r2, [pc, #136]	; (80055b0 <TIM_OC2_SetConfig+0xe4>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d003      	beq.n	8005534 <TIM_OC2_SetConfig+0x68>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a21      	ldr	r2, [pc, #132]	; (80055b4 <TIM_OC2_SetConfig+0xe8>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d10d      	bne.n	8005550 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800553a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	011b      	lsls	r3, r3, #4
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	4313      	orrs	r3, r2
 8005546:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800554e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a17      	ldr	r2, [pc, #92]	; (80055b0 <TIM_OC2_SetConfig+0xe4>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d003      	beq.n	8005560 <TIM_OC2_SetConfig+0x94>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a16      	ldr	r2, [pc, #88]	; (80055b4 <TIM_OC2_SetConfig+0xe8>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d113      	bne.n	8005588 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005566:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800556e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	4313      	orrs	r3, r2
 800557a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4313      	orrs	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	697a      	ldr	r2, [r7, #20]
 80055a0:	621a      	str	r2, [r3, #32]
}
 80055a2:	bf00      	nop
 80055a4:	371c      	adds	r7, #28
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr
 80055ae:	bf00      	nop
 80055b0:	40010000 	.word	0x40010000
 80055b4:	40010400 	.word	0x40010400

080055b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0303 	bic.w	r3, r3, #3
 80055ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	021b      	lsls	r3, r3, #8
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a21      	ldr	r2, [pc, #132]	; (8005698 <TIM_OC3_SetConfig+0xe0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d003      	beq.n	800561e <TIM_OC3_SetConfig+0x66>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a20      	ldr	r2, [pc, #128]	; (800569c <TIM_OC3_SetConfig+0xe4>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d10d      	bne.n	800563a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005624:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	021b      	lsls	r3, r3, #8
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005638:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a16      	ldr	r2, [pc, #88]	; (8005698 <TIM_OC3_SetConfig+0xe0>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d003      	beq.n	800564a <TIM_OC3_SetConfig+0x92>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a15      	ldr	r2, [pc, #84]	; (800569c <TIM_OC3_SetConfig+0xe4>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d113      	bne.n	8005672 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005650:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005658:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	011b      	lsls	r3, r3, #4
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	4313      	orrs	r3, r2
 8005664:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	011b      	lsls	r3, r3, #4
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	4313      	orrs	r3, r2
 8005670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	621a      	str	r2, [r3, #32]
}
 800568c:	bf00      	nop
 800568e:	371c      	adds	r7, #28
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	40010000 	.word	0x40010000
 800569c:	40010400 	.word	0x40010400

080056a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	021b      	lsls	r3, r3, #8
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	031b      	lsls	r3, r3, #12
 80056f2:	693a      	ldr	r2, [r7, #16]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	4a12      	ldr	r2, [pc, #72]	; (8005744 <TIM_OC4_SetConfig+0xa4>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d003      	beq.n	8005708 <TIM_OC4_SetConfig+0x68>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	4a11      	ldr	r2, [pc, #68]	; (8005748 <TIM_OC4_SetConfig+0xa8>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d109      	bne.n	800571c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800570e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	695b      	ldr	r3, [r3, #20]
 8005714:	019b      	lsls	r3, r3, #6
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	4313      	orrs	r3, r2
 800571a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	697a      	ldr	r2, [r7, #20]
 8005720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685a      	ldr	r2, [r3, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	621a      	str	r2, [r3, #32]
}
 8005736:	bf00      	nop
 8005738:	371c      	adds	r7, #28
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	40010000 	.word	0x40010000
 8005748:	40010400 	.word	0x40010400

0800574c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800574c:	b480      	push	{r7}
 800574e:	b087      	sub	sp, #28
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a1b      	ldr	r3, [r3, #32]
 800575c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	f023 0201 	bic.w	r2, r3, #1
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005776:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	011b      	lsls	r3, r3, #4
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	4313      	orrs	r3, r2
 8005780:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f023 030a 	bic.w	r3, r3, #10
 8005788:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	697a      	ldr	r2, [r7, #20]
 800579c:	621a      	str	r2, [r3, #32]
}
 800579e:	bf00      	nop
 80057a0:	371c      	adds	r7, #28
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057aa:	b480      	push	{r7}
 80057ac:	b087      	sub	sp, #28
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	60f8      	str	r0, [r7, #12]
 80057b2:	60b9      	str	r1, [r7, #8]
 80057b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6a1b      	ldr	r3, [r3, #32]
 80057ba:	f023 0210 	bic.w	r2, r3, #16
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6a1b      	ldr	r3, [r3, #32]
 80057cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	031b      	lsls	r3, r3, #12
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	4313      	orrs	r3, r2
 80057de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	011b      	lsls	r3, r3, #4
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	697a      	ldr	r2, [r7, #20]
 80057f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	621a      	str	r2, [r3, #32]
}
 80057fe:	bf00      	nop
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr

0800580a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800580a:	b480      	push	{r7}
 800580c:	b085      	sub	sp, #20
 800580e:	af00      	add	r7, sp, #0
 8005810:	6078      	str	r0, [r7, #4]
 8005812:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005820:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	f043 0307 	orr.w	r3, r3, #7
 800582c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	609a      	str	r2, [r3, #8]
}
 8005834:	bf00      	nop
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005840:	b480      	push	{r7}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
 800584c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800585a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	021a      	lsls	r2, r3, #8
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	431a      	orrs	r2, r3
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	4313      	orrs	r3, r2
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	4313      	orrs	r3, r2
 800586c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	609a      	str	r2, [r3, #8]
}
 8005874:	bf00      	nop
 8005876:	371c      	adds	r7, #28
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005880:	b480      	push	{r7}
 8005882:	b087      	sub	sp, #28
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f003 031f 	and.w	r3, r3, #31
 8005892:	2201      	movs	r2, #1
 8005894:	fa02 f303 	lsl.w	r3, r2, r3
 8005898:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6a1a      	ldr	r2, [r3, #32]
 800589e:	697b      	ldr	r3, [r7, #20]
 80058a0:	43db      	mvns	r3, r3
 80058a2:	401a      	ands	r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6a1a      	ldr	r2, [r3, #32]
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f003 031f 	and.w	r3, r3, #31
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	fa01 f303 	lsl.w	r3, r1, r3
 80058b8:	431a      	orrs	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	621a      	str	r2, [r3, #32]
}
 80058be:	bf00      	nop
 80058c0:	371c      	adds	r7, #28
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
	...

080058cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d101      	bne.n	80058e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058e0:	2302      	movs	r3, #2
 80058e2:	e05a      	b.n	800599a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2202      	movs	r2, #2
 80058f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800590a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68fa      	ldr	r2, [r7, #12]
 8005912:	4313      	orrs	r3, r2
 8005914:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a21      	ldr	r2, [pc, #132]	; (80059a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d022      	beq.n	800596e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005930:	d01d      	beq.n	800596e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a1d      	ldr	r2, [pc, #116]	; (80059ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d018      	beq.n	800596e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a1b      	ldr	r2, [pc, #108]	; (80059b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d013      	beq.n	800596e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a1a      	ldr	r2, [pc, #104]	; (80059b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d00e      	beq.n	800596e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a18      	ldr	r2, [pc, #96]	; (80059b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d009      	beq.n	800596e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a17      	ldr	r2, [pc, #92]	; (80059bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d004      	beq.n	800596e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a15      	ldr	r2, [pc, #84]	; (80059c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d10c      	bne.n	8005988 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005974:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	68ba      	ldr	r2, [r7, #8]
 800597c:	4313      	orrs	r3, r2
 800597e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68ba      	ldr	r2, [r7, #8]
 8005986:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005998:	2300      	movs	r3, #0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3714      	adds	r7, #20
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	40010000 	.word	0x40010000
 80059ac:	40000400 	.word	0x40000400
 80059b0:	40000800 	.word	0x40000800
 80059b4:	40000c00 	.word	0x40000c00
 80059b8:	40010400 	.word	0x40010400
 80059bc:	40014000 	.word	0x40014000
 80059c0:	40001800 	.word	0x40001800

080059c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b083      	sub	sp, #12
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059e0:	bf00      	nop
 80059e2:	370c      	adds	r7, #12
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <__errno>:
 80059ec:	4b01      	ldr	r3, [pc, #4]	; (80059f4 <__errno+0x8>)
 80059ee:	6818      	ldr	r0, [r3, #0]
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	20000014 	.word	0x20000014

080059f8 <__libc_init_array>:
 80059f8:	b570      	push	{r4, r5, r6, lr}
 80059fa:	4e0d      	ldr	r6, [pc, #52]	; (8005a30 <__libc_init_array+0x38>)
 80059fc:	4c0d      	ldr	r4, [pc, #52]	; (8005a34 <__libc_init_array+0x3c>)
 80059fe:	1ba4      	subs	r4, r4, r6
 8005a00:	10a4      	asrs	r4, r4, #2
 8005a02:	2500      	movs	r5, #0
 8005a04:	42a5      	cmp	r5, r4
 8005a06:	d109      	bne.n	8005a1c <__libc_init_array+0x24>
 8005a08:	4e0b      	ldr	r6, [pc, #44]	; (8005a38 <__libc_init_array+0x40>)
 8005a0a:	4c0c      	ldr	r4, [pc, #48]	; (8005a3c <__libc_init_array+0x44>)
 8005a0c:	f001 fe2a 	bl	8007664 <_init>
 8005a10:	1ba4      	subs	r4, r4, r6
 8005a12:	10a4      	asrs	r4, r4, #2
 8005a14:	2500      	movs	r5, #0
 8005a16:	42a5      	cmp	r5, r4
 8005a18:	d105      	bne.n	8005a26 <__libc_init_array+0x2e>
 8005a1a:	bd70      	pop	{r4, r5, r6, pc}
 8005a1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a20:	4798      	blx	r3
 8005a22:	3501      	adds	r5, #1
 8005a24:	e7ee      	b.n	8005a04 <__libc_init_array+0xc>
 8005a26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005a2a:	4798      	blx	r3
 8005a2c:	3501      	adds	r5, #1
 8005a2e:	e7f2      	b.n	8005a16 <__libc_init_array+0x1e>
 8005a30:	08007908 	.word	0x08007908
 8005a34:	08007908 	.word	0x08007908
 8005a38:	08007908 	.word	0x08007908
 8005a3c:	0800790c 	.word	0x0800790c

08005a40 <memset>:
 8005a40:	4402      	add	r2, r0
 8005a42:	4603      	mov	r3, r0
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d100      	bne.n	8005a4a <memset+0xa>
 8005a48:	4770      	bx	lr
 8005a4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a4e:	e7f9      	b.n	8005a44 <memset+0x4>

08005a50 <sulp>:
 8005a50:	b570      	push	{r4, r5, r6, lr}
 8005a52:	4604      	mov	r4, r0
 8005a54:	460d      	mov	r5, r1
 8005a56:	ec45 4b10 	vmov	d0, r4, r5
 8005a5a:	4616      	mov	r6, r2
 8005a5c:	f001 fc2c 	bl	80072b8 <__ulp>
 8005a60:	ec51 0b10 	vmov	r0, r1, d0
 8005a64:	b17e      	cbz	r6, 8005a86 <sulp+0x36>
 8005a66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005a6a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	dd09      	ble.n	8005a86 <sulp+0x36>
 8005a72:	051b      	lsls	r3, r3, #20
 8005a74:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005a78:	2400      	movs	r4, #0
 8005a7a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005a7e:	4622      	mov	r2, r4
 8005a80:	462b      	mov	r3, r5
 8005a82:	f7fa fd65 	bl	8000550 <__aeabi_dmul>
 8005a86:	bd70      	pop	{r4, r5, r6, pc}

08005a88 <_strtod_l>:
 8005a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	461f      	mov	r7, r3
 8005a8e:	b0a1      	sub	sp, #132	; 0x84
 8005a90:	2300      	movs	r3, #0
 8005a92:	4681      	mov	r9, r0
 8005a94:	4638      	mov	r0, r7
 8005a96:	460e      	mov	r6, r1
 8005a98:	9217      	str	r2, [sp, #92]	; 0x5c
 8005a9a:	931c      	str	r3, [sp, #112]	; 0x70
 8005a9c:	f001 f922 	bl	8006ce4 <__localeconv_l>
 8005aa0:	4680      	mov	r8, r0
 8005aa2:	6800      	ldr	r0, [r0, #0]
 8005aa4:	f7fa fb90 	bl	80001c8 <strlen>
 8005aa8:	f04f 0a00 	mov.w	sl, #0
 8005aac:	4604      	mov	r4, r0
 8005aae:	f04f 0b00 	mov.w	fp, #0
 8005ab2:	961b      	str	r6, [sp, #108]	; 0x6c
 8005ab4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005ab6:	781a      	ldrb	r2, [r3, #0]
 8005ab8:	2a0d      	cmp	r2, #13
 8005aba:	d832      	bhi.n	8005b22 <_strtod_l+0x9a>
 8005abc:	2a09      	cmp	r2, #9
 8005abe:	d236      	bcs.n	8005b2e <_strtod_l+0xa6>
 8005ac0:	2a00      	cmp	r2, #0
 8005ac2:	d03e      	beq.n	8005b42 <_strtod_l+0xba>
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	930d      	str	r3, [sp, #52]	; 0x34
 8005ac8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005aca:	782b      	ldrb	r3, [r5, #0]
 8005acc:	2b30      	cmp	r3, #48	; 0x30
 8005ace:	f040 80ac 	bne.w	8005c2a <_strtod_l+0x1a2>
 8005ad2:	786b      	ldrb	r3, [r5, #1]
 8005ad4:	2b58      	cmp	r3, #88	; 0x58
 8005ad6:	d001      	beq.n	8005adc <_strtod_l+0x54>
 8005ad8:	2b78      	cmp	r3, #120	; 0x78
 8005ada:	d167      	bne.n	8005bac <_strtod_l+0x124>
 8005adc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ade:	9301      	str	r3, [sp, #4]
 8005ae0:	ab1c      	add	r3, sp, #112	; 0x70
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	9702      	str	r7, [sp, #8]
 8005ae6:	ab1d      	add	r3, sp, #116	; 0x74
 8005ae8:	4a88      	ldr	r2, [pc, #544]	; (8005d0c <_strtod_l+0x284>)
 8005aea:	a91b      	add	r1, sp, #108	; 0x6c
 8005aec:	4648      	mov	r0, r9
 8005aee:	f000 fe22 	bl	8006736 <__gethex>
 8005af2:	f010 0407 	ands.w	r4, r0, #7
 8005af6:	4606      	mov	r6, r0
 8005af8:	d005      	beq.n	8005b06 <_strtod_l+0x7e>
 8005afa:	2c06      	cmp	r4, #6
 8005afc:	d12b      	bne.n	8005b56 <_strtod_l+0xce>
 8005afe:	3501      	adds	r5, #1
 8005b00:	2300      	movs	r3, #0
 8005b02:	951b      	str	r5, [sp, #108]	; 0x6c
 8005b04:	930d      	str	r3, [sp, #52]	; 0x34
 8005b06:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f040 859a 	bne.w	8006642 <_strtod_l+0xbba>
 8005b0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b10:	b1e3      	cbz	r3, 8005b4c <_strtod_l+0xc4>
 8005b12:	4652      	mov	r2, sl
 8005b14:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005b18:	ec43 2b10 	vmov	d0, r2, r3
 8005b1c:	b021      	add	sp, #132	; 0x84
 8005b1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b22:	2a2b      	cmp	r2, #43	; 0x2b
 8005b24:	d015      	beq.n	8005b52 <_strtod_l+0xca>
 8005b26:	2a2d      	cmp	r2, #45	; 0x2d
 8005b28:	d004      	beq.n	8005b34 <_strtod_l+0xac>
 8005b2a:	2a20      	cmp	r2, #32
 8005b2c:	d1ca      	bne.n	8005ac4 <_strtod_l+0x3c>
 8005b2e:	3301      	adds	r3, #1
 8005b30:	931b      	str	r3, [sp, #108]	; 0x6c
 8005b32:	e7bf      	b.n	8005ab4 <_strtod_l+0x2c>
 8005b34:	2201      	movs	r2, #1
 8005b36:	920d      	str	r2, [sp, #52]	; 0x34
 8005b38:	1c5a      	adds	r2, r3, #1
 8005b3a:	921b      	str	r2, [sp, #108]	; 0x6c
 8005b3c:	785b      	ldrb	r3, [r3, #1]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1c2      	bne.n	8005ac8 <_strtod_l+0x40>
 8005b42:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b44:	961b      	str	r6, [sp, #108]	; 0x6c
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f040 8579 	bne.w	800663e <_strtod_l+0xbb6>
 8005b4c:	4652      	mov	r2, sl
 8005b4e:	465b      	mov	r3, fp
 8005b50:	e7e2      	b.n	8005b18 <_strtod_l+0x90>
 8005b52:	2200      	movs	r2, #0
 8005b54:	e7ef      	b.n	8005b36 <_strtod_l+0xae>
 8005b56:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005b58:	b13a      	cbz	r2, 8005b6a <_strtod_l+0xe2>
 8005b5a:	2135      	movs	r1, #53	; 0x35
 8005b5c:	a81e      	add	r0, sp, #120	; 0x78
 8005b5e:	f001 fca3 	bl	80074a8 <__copybits>
 8005b62:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005b64:	4648      	mov	r0, r9
 8005b66:	f001 f910 	bl	8006d8a <_Bfree>
 8005b6a:	3c01      	subs	r4, #1
 8005b6c:	2c04      	cmp	r4, #4
 8005b6e:	d806      	bhi.n	8005b7e <_strtod_l+0xf6>
 8005b70:	e8df f004 	tbb	[pc, r4]
 8005b74:	1714030a 	.word	0x1714030a
 8005b78:	0a          	.byte	0x0a
 8005b79:	00          	.byte	0x00
 8005b7a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8005b7e:	0730      	lsls	r0, r6, #28
 8005b80:	d5c1      	bpl.n	8005b06 <_strtod_l+0x7e>
 8005b82:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005b86:	e7be      	b.n	8005b06 <_strtod_l+0x7e>
 8005b88:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8005b8c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005b8e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005b92:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005b96:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005b9a:	e7f0      	b.n	8005b7e <_strtod_l+0xf6>
 8005b9c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8005d10 <_strtod_l+0x288>
 8005ba0:	e7ed      	b.n	8005b7e <_strtod_l+0xf6>
 8005ba2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005ba6:	f04f 3aff 	mov.w	sl, #4294967295
 8005baa:	e7e8      	b.n	8005b7e <_strtod_l+0xf6>
 8005bac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	921b      	str	r2, [sp, #108]	; 0x6c
 8005bb2:	785b      	ldrb	r3, [r3, #1]
 8005bb4:	2b30      	cmp	r3, #48	; 0x30
 8005bb6:	d0f9      	beq.n	8005bac <_strtod_l+0x124>
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0a4      	beq.n	8005b06 <_strtod_l+0x7e>
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	2500      	movs	r5, #0
 8005bc0:	9306      	str	r3, [sp, #24]
 8005bc2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005bc4:	9308      	str	r3, [sp, #32]
 8005bc6:	9507      	str	r5, [sp, #28]
 8005bc8:	9505      	str	r5, [sp, #20]
 8005bca:	220a      	movs	r2, #10
 8005bcc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005bce:	7807      	ldrb	r7, [r0, #0]
 8005bd0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005bd4:	b2d9      	uxtb	r1, r3
 8005bd6:	2909      	cmp	r1, #9
 8005bd8:	d929      	bls.n	8005c2e <_strtod_l+0x1a6>
 8005bda:	4622      	mov	r2, r4
 8005bdc:	f8d8 1000 	ldr.w	r1, [r8]
 8005be0:	f001 fd16 	bl	8007610 <strncmp>
 8005be4:	2800      	cmp	r0, #0
 8005be6:	d031      	beq.n	8005c4c <_strtod_l+0x1c4>
 8005be8:	2000      	movs	r0, #0
 8005bea:	9c05      	ldr	r4, [sp, #20]
 8005bec:	9004      	str	r0, [sp, #16]
 8005bee:	463b      	mov	r3, r7
 8005bf0:	4602      	mov	r2, r0
 8005bf2:	2b65      	cmp	r3, #101	; 0x65
 8005bf4:	d001      	beq.n	8005bfa <_strtod_l+0x172>
 8005bf6:	2b45      	cmp	r3, #69	; 0x45
 8005bf8:	d114      	bne.n	8005c24 <_strtod_l+0x19c>
 8005bfa:	b924      	cbnz	r4, 8005c06 <_strtod_l+0x17e>
 8005bfc:	b910      	cbnz	r0, 8005c04 <_strtod_l+0x17c>
 8005bfe:	9b06      	ldr	r3, [sp, #24]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d09e      	beq.n	8005b42 <_strtod_l+0xba>
 8005c04:	2400      	movs	r4, #0
 8005c06:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005c08:	1c73      	adds	r3, r6, #1
 8005c0a:	931b      	str	r3, [sp, #108]	; 0x6c
 8005c0c:	7873      	ldrb	r3, [r6, #1]
 8005c0e:	2b2b      	cmp	r3, #43	; 0x2b
 8005c10:	d078      	beq.n	8005d04 <_strtod_l+0x27c>
 8005c12:	2b2d      	cmp	r3, #45	; 0x2d
 8005c14:	d070      	beq.n	8005cf8 <_strtod_l+0x270>
 8005c16:	f04f 0c00 	mov.w	ip, #0
 8005c1a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8005c1e:	2f09      	cmp	r7, #9
 8005c20:	d97c      	bls.n	8005d1c <_strtod_l+0x294>
 8005c22:	961b      	str	r6, [sp, #108]	; 0x6c
 8005c24:	f04f 0e00 	mov.w	lr, #0
 8005c28:	e09a      	b.n	8005d60 <_strtod_l+0x2d8>
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e7c7      	b.n	8005bbe <_strtod_l+0x136>
 8005c2e:	9905      	ldr	r1, [sp, #20]
 8005c30:	2908      	cmp	r1, #8
 8005c32:	bfdd      	ittte	le
 8005c34:	9907      	ldrle	r1, [sp, #28]
 8005c36:	fb02 3301 	mlale	r3, r2, r1, r3
 8005c3a:	9307      	strle	r3, [sp, #28]
 8005c3c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8005c40:	9b05      	ldr	r3, [sp, #20]
 8005c42:	3001      	adds	r0, #1
 8005c44:	3301      	adds	r3, #1
 8005c46:	9305      	str	r3, [sp, #20]
 8005c48:	901b      	str	r0, [sp, #108]	; 0x6c
 8005c4a:	e7bf      	b.n	8005bcc <_strtod_l+0x144>
 8005c4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c4e:	191a      	adds	r2, r3, r4
 8005c50:	921b      	str	r2, [sp, #108]	; 0x6c
 8005c52:	9a05      	ldr	r2, [sp, #20]
 8005c54:	5d1b      	ldrb	r3, [r3, r4]
 8005c56:	2a00      	cmp	r2, #0
 8005c58:	d037      	beq.n	8005cca <_strtod_l+0x242>
 8005c5a:	9c05      	ldr	r4, [sp, #20]
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005c62:	2909      	cmp	r1, #9
 8005c64:	d913      	bls.n	8005c8e <_strtod_l+0x206>
 8005c66:	2101      	movs	r1, #1
 8005c68:	9104      	str	r1, [sp, #16]
 8005c6a:	e7c2      	b.n	8005bf2 <_strtod_l+0x16a>
 8005c6c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005c6e:	1c5a      	adds	r2, r3, #1
 8005c70:	921b      	str	r2, [sp, #108]	; 0x6c
 8005c72:	785b      	ldrb	r3, [r3, #1]
 8005c74:	3001      	adds	r0, #1
 8005c76:	2b30      	cmp	r3, #48	; 0x30
 8005c78:	d0f8      	beq.n	8005c6c <_strtod_l+0x1e4>
 8005c7a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8005c7e:	2a08      	cmp	r2, #8
 8005c80:	f200 84e4 	bhi.w	800664c <_strtod_l+0xbc4>
 8005c84:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005c86:	9208      	str	r2, [sp, #32]
 8005c88:	4602      	mov	r2, r0
 8005c8a:	2000      	movs	r0, #0
 8005c8c:	4604      	mov	r4, r0
 8005c8e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005c92:	f100 0101 	add.w	r1, r0, #1
 8005c96:	d012      	beq.n	8005cbe <_strtod_l+0x236>
 8005c98:	440a      	add	r2, r1
 8005c9a:	eb00 0c04 	add.w	ip, r0, r4
 8005c9e:	4621      	mov	r1, r4
 8005ca0:	270a      	movs	r7, #10
 8005ca2:	458c      	cmp	ip, r1
 8005ca4:	d113      	bne.n	8005cce <_strtod_l+0x246>
 8005ca6:	1821      	adds	r1, r4, r0
 8005ca8:	2908      	cmp	r1, #8
 8005caa:	f104 0401 	add.w	r4, r4, #1
 8005cae:	4404      	add	r4, r0
 8005cb0:	dc19      	bgt.n	8005ce6 <_strtod_l+0x25e>
 8005cb2:	9b07      	ldr	r3, [sp, #28]
 8005cb4:	210a      	movs	r1, #10
 8005cb6:	fb01 e303 	mla	r3, r1, r3, lr
 8005cba:	9307      	str	r3, [sp, #28]
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005cc0:	1c58      	adds	r0, r3, #1
 8005cc2:	901b      	str	r0, [sp, #108]	; 0x6c
 8005cc4:	785b      	ldrb	r3, [r3, #1]
 8005cc6:	4608      	mov	r0, r1
 8005cc8:	e7c9      	b.n	8005c5e <_strtod_l+0x1d6>
 8005cca:	9805      	ldr	r0, [sp, #20]
 8005ccc:	e7d3      	b.n	8005c76 <_strtod_l+0x1ee>
 8005cce:	2908      	cmp	r1, #8
 8005cd0:	f101 0101 	add.w	r1, r1, #1
 8005cd4:	dc03      	bgt.n	8005cde <_strtod_l+0x256>
 8005cd6:	9b07      	ldr	r3, [sp, #28]
 8005cd8:	437b      	muls	r3, r7
 8005cda:	9307      	str	r3, [sp, #28]
 8005cdc:	e7e1      	b.n	8005ca2 <_strtod_l+0x21a>
 8005cde:	2910      	cmp	r1, #16
 8005ce0:	bfd8      	it	le
 8005ce2:	437d      	mulle	r5, r7
 8005ce4:	e7dd      	b.n	8005ca2 <_strtod_l+0x21a>
 8005ce6:	2c10      	cmp	r4, #16
 8005ce8:	bfdc      	itt	le
 8005cea:	210a      	movle	r1, #10
 8005cec:	fb01 e505 	mlale	r5, r1, r5, lr
 8005cf0:	e7e4      	b.n	8005cbc <_strtod_l+0x234>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	9304      	str	r3, [sp, #16]
 8005cf6:	e781      	b.n	8005bfc <_strtod_l+0x174>
 8005cf8:	f04f 0c01 	mov.w	ip, #1
 8005cfc:	1cb3      	adds	r3, r6, #2
 8005cfe:	931b      	str	r3, [sp, #108]	; 0x6c
 8005d00:	78b3      	ldrb	r3, [r6, #2]
 8005d02:	e78a      	b.n	8005c1a <_strtod_l+0x192>
 8005d04:	f04f 0c00 	mov.w	ip, #0
 8005d08:	e7f8      	b.n	8005cfc <_strtod_l+0x274>
 8005d0a:	bf00      	nop
 8005d0c:	0800769c 	.word	0x0800769c
 8005d10:	7ff00000 	.word	0x7ff00000
 8005d14:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d16:	1c5f      	adds	r7, r3, #1
 8005d18:	971b      	str	r7, [sp, #108]	; 0x6c
 8005d1a:	785b      	ldrb	r3, [r3, #1]
 8005d1c:	2b30      	cmp	r3, #48	; 0x30
 8005d1e:	d0f9      	beq.n	8005d14 <_strtod_l+0x28c>
 8005d20:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8005d24:	2f08      	cmp	r7, #8
 8005d26:	f63f af7d 	bhi.w	8005c24 <_strtod_l+0x19c>
 8005d2a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8005d2e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d30:	930a      	str	r3, [sp, #40]	; 0x28
 8005d32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d34:	1c5f      	adds	r7, r3, #1
 8005d36:	971b      	str	r7, [sp, #108]	; 0x6c
 8005d38:	785b      	ldrb	r3, [r3, #1]
 8005d3a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8005d3e:	f1b8 0f09 	cmp.w	r8, #9
 8005d42:	d937      	bls.n	8005db4 <_strtod_l+0x32c>
 8005d44:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005d46:	1a7f      	subs	r7, r7, r1
 8005d48:	2f08      	cmp	r7, #8
 8005d4a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8005d4e:	dc37      	bgt.n	8005dc0 <_strtod_l+0x338>
 8005d50:	45be      	cmp	lr, r7
 8005d52:	bfa8      	it	ge
 8005d54:	46be      	movge	lr, r7
 8005d56:	f1bc 0f00 	cmp.w	ip, #0
 8005d5a:	d001      	beq.n	8005d60 <_strtod_l+0x2d8>
 8005d5c:	f1ce 0e00 	rsb	lr, lr, #0
 8005d60:	2c00      	cmp	r4, #0
 8005d62:	d151      	bne.n	8005e08 <_strtod_l+0x380>
 8005d64:	2800      	cmp	r0, #0
 8005d66:	f47f aece 	bne.w	8005b06 <_strtod_l+0x7e>
 8005d6a:	9a06      	ldr	r2, [sp, #24]
 8005d6c:	2a00      	cmp	r2, #0
 8005d6e:	f47f aeca 	bne.w	8005b06 <_strtod_l+0x7e>
 8005d72:	9a04      	ldr	r2, [sp, #16]
 8005d74:	2a00      	cmp	r2, #0
 8005d76:	f47f aee4 	bne.w	8005b42 <_strtod_l+0xba>
 8005d7a:	2b4e      	cmp	r3, #78	; 0x4e
 8005d7c:	d027      	beq.n	8005dce <_strtod_l+0x346>
 8005d7e:	dc21      	bgt.n	8005dc4 <_strtod_l+0x33c>
 8005d80:	2b49      	cmp	r3, #73	; 0x49
 8005d82:	f47f aede 	bne.w	8005b42 <_strtod_l+0xba>
 8005d86:	49a0      	ldr	r1, [pc, #640]	; (8006008 <_strtod_l+0x580>)
 8005d88:	a81b      	add	r0, sp, #108	; 0x6c
 8005d8a:	f000 ff07 	bl	8006b9c <__match>
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	f43f aed7 	beq.w	8005b42 <_strtod_l+0xba>
 8005d94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d96:	499d      	ldr	r1, [pc, #628]	; (800600c <_strtod_l+0x584>)
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	a81b      	add	r0, sp, #108	; 0x6c
 8005d9c:	931b      	str	r3, [sp, #108]	; 0x6c
 8005d9e:	f000 fefd 	bl	8006b9c <__match>
 8005da2:	b910      	cbnz	r0, 8005daa <_strtod_l+0x322>
 8005da4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005da6:	3301      	adds	r3, #1
 8005da8:	931b      	str	r3, [sp, #108]	; 0x6c
 8005daa:	f8df b274 	ldr.w	fp, [pc, #628]	; 8006020 <_strtod_l+0x598>
 8005dae:	f04f 0a00 	mov.w	sl, #0
 8005db2:	e6a8      	b.n	8005b06 <_strtod_l+0x7e>
 8005db4:	210a      	movs	r1, #10
 8005db6:	fb01 3e0e 	mla	lr, r1, lr, r3
 8005dba:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005dbe:	e7b8      	b.n	8005d32 <_strtod_l+0x2aa>
 8005dc0:	46be      	mov	lr, r7
 8005dc2:	e7c8      	b.n	8005d56 <_strtod_l+0x2ce>
 8005dc4:	2b69      	cmp	r3, #105	; 0x69
 8005dc6:	d0de      	beq.n	8005d86 <_strtod_l+0x2fe>
 8005dc8:	2b6e      	cmp	r3, #110	; 0x6e
 8005dca:	f47f aeba 	bne.w	8005b42 <_strtod_l+0xba>
 8005dce:	4990      	ldr	r1, [pc, #576]	; (8006010 <_strtod_l+0x588>)
 8005dd0:	a81b      	add	r0, sp, #108	; 0x6c
 8005dd2:	f000 fee3 	bl	8006b9c <__match>
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	f43f aeb3 	beq.w	8005b42 <_strtod_l+0xba>
 8005ddc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	2b28      	cmp	r3, #40	; 0x28
 8005de2:	d10e      	bne.n	8005e02 <_strtod_l+0x37a>
 8005de4:	aa1e      	add	r2, sp, #120	; 0x78
 8005de6:	498b      	ldr	r1, [pc, #556]	; (8006014 <_strtod_l+0x58c>)
 8005de8:	a81b      	add	r0, sp, #108	; 0x6c
 8005dea:	f000 feeb 	bl	8006bc4 <__hexnan>
 8005dee:	2805      	cmp	r0, #5
 8005df0:	d107      	bne.n	8005e02 <_strtod_l+0x37a>
 8005df2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005df4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8005df8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005dfc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005e00:	e681      	b.n	8005b06 <_strtod_l+0x7e>
 8005e02:	f8df b224 	ldr.w	fp, [pc, #548]	; 8006028 <_strtod_l+0x5a0>
 8005e06:	e7d2      	b.n	8005dae <_strtod_l+0x326>
 8005e08:	ebae 0302 	sub.w	r3, lr, r2
 8005e0c:	9306      	str	r3, [sp, #24]
 8005e0e:	9b05      	ldr	r3, [sp, #20]
 8005e10:	9807      	ldr	r0, [sp, #28]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	bf08      	it	eq
 8005e16:	4623      	moveq	r3, r4
 8005e18:	2c10      	cmp	r4, #16
 8005e1a:	9305      	str	r3, [sp, #20]
 8005e1c:	46a0      	mov	r8, r4
 8005e1e:	bfa8      	it	ge
 8005e20:	f04f 0810 	movge.w	r8, #16
 8005e24:	f7fa fb1a 	bl	800045c <__aeabi_ui2d>
 8005e28:	2c09      	cmp	r4, #9
 8005e2a:	4682      	mov	sl, r0
 8005e2c:	468b      	mov	fp, r1
 8005e2e:	dc13      	bgt.n	8005e58 <_strtod_l+0x3d0>
 8005e30:	9b06      	ldr	r3, [sp, #24]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f43f ae67 	beq.w	8005b06 <_strtod_l+0x7e>
 8005e38:	9b06      	ldr	r3, [sp, #24]
 8005e3a:	dd7a      	ble.n	8005f32 <_strtod_l+0x4aa>
 8005e3c:	2b16      	cmp	r3, #22
 8005e3e:	dc61      	bgt.n	8005f04 <_strtod_l+0x47c>
 8005e40:	4a75      	ldr	r2, [pc, #468]	; (8006018 <_strtod_l+0x590>)
 8005e42:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8005e46:	e9de 0100 	ldrd	r0, r1, [lr]
 8005e4a:	4652      	mov	r2, sl
 8005e4c:	465b      	mov	r3, fp
 8005e4e:	f7fa fb7f 	bl	8000550 <__aeabi_dmul>
 8005e52:	4682      	mov	sl, r0
 8005e54:	468b      	mov	fp, r1
 8005e56:	e656      	b.n	8005b06 <_strtod_l+0x7e>
 8005e58:	4b6f      	ldr	r3, [pc, #444]	; (8006018 <_strtod_l+0x590>)
 8005e5a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005e5e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005e62:	f7fa fb75 	bl	8000550 <__aeabi_dmul>
 8005e66:	4606      	mov	r6, r0
 8005e68:	4628      	mov	r0, r5
 8005e6a:	460f      	mov	r7, r1
 8005e6c:	f7fa faf6 	bl	800045c <__aeabi_ui2d>
 8005e70:	4602      	mov	r2, r0
 8005e72:	460b      	mov	r3, r1
 8005e74:	4630      	mov	r0, r6
 8005e76:	4639      	mov	r1, r7
 8005e78:	f7fa f9b4 	bl	80001e4 <__adddf3>
 8005e7c:	2c0f      	cmp	r4, #15
 8005e7e:	4682      	mov	sl, r0
 8005e80:	468b      	mov	fp, r1
 8005e82:	ddd5      	ble.n	8005e30 <_strtod_l+0x3a8>
 8005e84:	9b06      	ldr	r3, [sp, #24]
 8005e86:	eba4 0808 	sub.w	r8, r4, r8
 8005e8a:	4498      	add	r8, r3
 8005e8c:	f1b8 0f00 	cmp.w	r8, #0
 8005e90:	f340 8096 	ble.w	8005fc0 <_strtod_l+0x538>
 8005e94:	f018 030f 	ands.w	r3, r8, #15
 8005e98:	d00a      	beq.n	8005eb0 <_strtod_l+0x428>
 8005e9a:	495f      	ldr	r1, [pc, #380]	; (8006018 <_strtod_l+0x590>)
 8005e9c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005ea0:	4652      	mov	r2, sl
 8005ea2:	465b      	mov	r3, fp
 8005ea4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ea8:	f7fa fb52 	bl	8000550 <__aeabi_dmul>
 8005eac:	4682      	mov	sl, r0
 8005eae:	468b      	mov	fp, r1
 8005eb0:	f038 080f 	bics.w	r8, r8, #15
 8005eb4:	d073      	beq.n	8005f9e <_strtod_l+0x516>
 8005eb6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005eba:	dd47      	ble.n	8005f4c <_strtod_l+0x4c4>
 8005ebc:	2400      	movs	r4, #0
 8005ebe:	46a0      	mov	r8, r4
 8005ec0:	9407      	str	r4, [sp, #28]
 8005ec2:	9405      	str	r4, [sp, #20]
 8005ec4:	2322      	movs	r3, #34	; 0x22
 8005ec6:	f8df b158 	ldr.w	fp, [pc, #344]	; 8006020 <_strtod_l+0x598>
 8005eca:	f8c9 3000 	str.w	r3, [r9]
 8005ece:	f04f 0a00 	mov.w	sl, #0
 8005ed2:	9b07      	ldr	r3, [sp, #28]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	f43f ae16 	beq.w	8005b06 <_strtod_l+0x7e>
 8005eda:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005edc:	4648      	mov	r0, r9
 8005ede:	f000 ff54 	bl	8006d8a <_Bfree>
 8005ee2:	9905      	ldr	r1, [sp, #20]
 8005ee4:	4648      	mov	r0, r9
 8005ee6:	f000 ff50 	bl	8006d8a <_Bfree>
 8005eea:	4641      	mov	r1, r8
 8005eec:	4648      	mov	r0, r9
 8005eee:	f000 ff4c 	bl	8006d8a <_Bfree>
 8005ef2:	9907      	ldr	r1, [sp, #28]
 8005ef4:	4648      	mov	r0, r9
 8005ef6:	f000 ff48 	bl	8006d8a <_Bfree>
 8005efa:	4621      	mov	r1, r4
 8005efc:	4648      	mov	r0, r9
 8005efe:	f000 ff44 	bl	8006d8a <_Bfree>
 8005f02:	e600      	b.n	8005b06 <_strtod_l+0x7e>
 8005f04:	9a06      	ldr	r2, [sp, #24]
 8005f06:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	dbba      	blt.n	8005e84 <_strtod_l+0x3fc>
 8005f0e:	4d42      	ldr	r5, [pc, #264]	; (8006018 <_strtod_l+0x590>)
 8005f10:	f1c4 040f 	rsb	r4, r4, #15
 8005f14:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8005f18:	4652      	mov	r2, sl
 8005f1a:	465b      	mov	r3, fp
 8005f1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f20:	f7fa fb16 	bl	8000550 <__aeabi_dmul>
 8005f24:	9b06      	ldr	r3, [sp, #24]
 8005f26:	1b1c      	subs	r4, r3, r4
 8005f28:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005f2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005f30:	e78d      	b.n	8005e4e <_strtod_l+0x3c6>
 8005f32:	f113 0f16 	cmn.w	r3, #22
 8005f36:	dba5      	blt.n	8005e84 <_strtod_l+0x3fc>
 8005f38:	4a37      	ldr	r2, [pc, #220]	; (8006018 <_strtod_l+0x590>)
 8005f3a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8005f3e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8005f42:	4650      	mov	r0, sl
 8005f44:	4659      	mov	r1, fp
 8005f46:	f7fa fc2d 	bl	80007a4 <__aeabi_ddiv>
 8005f4a:	e782      	b.n	8005e52 <_strtod_l+0x3ca>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	4e33      	ldr	r6, [pc, #204]	; (800601c <_strtod_l+0x594>)
 8005f50:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005f54:	4650      	mov	r0, sl
 8005f56:	4659      	mov	r1, fp
 8005f58:	461d      	mov	r5, r3
 8005f5a:	f1b8 0f01 	cmp.w	r8, #1
 8005f5e:	dc21      	bgt.n	8005fa4 <_strtod_l+0x51c>
 8005f60:	b10b      	cbz	r3, 8005f66 <_strtod_l+0x4de>
 8005f62:	4682      	mov	sl, r0
 8005f64:	468b      	mov	fp, r1
 8005f66:	4b2d      	ldr	r3, [pc, #180]	; (800601c <_strtod_l+0x594>)
 8005f68:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005f6c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005f70:	4652      	mov	r2, sl
 8005f72:	465b      	mov	r3, fp
 8005f74:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005f78:	f7fa faea 	bl	8000550 <__aeabi_dmul>
 8005f7c:	4b28      	ldr	r3, [pc, #160]	; (8006020 <_strtod_l+0x598>)
 8005f7e:	460a      	mov	r2, r1
 8005f80:	400b      	ands	r3, r1
 8005f82:	4928      	ldr	r1, [pc, #160]	; (8006024 <_strtod_l+0x59c>)
 8005f84:	428b      	cmp	r3, r1
 8005f86:	4682      	mov	sl, r0
 8005f88:	d898      	bhi.n	8005ebc <_strtod_l+0x434>
 8005f8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005f8e:	428b      	cmp	r3, r1
 8005f90:	bf86      	itte	hi
 8005f92:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800602c <_strtod_l+0x5a4>
 8005f96:	f04f 3aff 	movhi.w	sl, #4294967295
 8005f9a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	9304      	str	r3, [sp, #16]
 8005fa2:	e077      	b.n	8006094 <_strtod_l+0x60c>
 8005fa4:	f018 0f01 	tst.w	r8, #1
 8005fa8:	d006      	beq.n	8005fb8 <_strtod_l+0x530>
 8005faa:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb2:	f7fa facd 	bl	8000550 <__aeabi_dmul>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	3501      	adds	r5, #1
 8005fba:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005fbe:	e7cc      	b.n	8005f5a <_strtod_l+0x4d2>
 8005fc0:	d0ed      	beq.n	8005f9e <_strtod_l+0x516>
 8005fc2:	f1c8 0800 	rsb	r8, r8, #0
 8005fc6:	f018 020f 	ands.w	r2, r8, #15
 8005fca:	d00a      	beq.n	8005fe2 <_strtod_l+0x55a>
 8005fcc:	4b12      	ldr	r3, [pc, #72]	; (8006018 <_strtod_l+0x590>)
 8005fce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fd2:	4650      	mov	r0, sl
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fda:	f7fa fbe3 	bl	80007a4 <__aeabi_ddiv>
 8005fde:	4682      	mov	sl, r0
 8005fe0:	468b      	mov	fp, r1
 8005fe2:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005fe6:	d0da      	beq.n	8005f9e <_strtod_l+0x516>
 8005fe8:	f1b8 0f1f 	cmp.w	r8, #31
 8005fec:	dd20      	ble.n	8006030 <_strtod_l+0x5a8>
 8005fee:	2400      	movs	r4, #0
 8005ff0:	46a0      	mov	r8, r4
 8005ff2:	9407      	str	r4, [sp, #28]
 8005ff4:	9405      	str	r4, [sp, #20]
 8005ff6:	2322      	movs	r3, #34	; 0x22
 8005ff8:	f04f 0a00 	mov.w	sl, #0
 8005ffc:	f04f 0b00 	mov.w	fp, #0
 8006000:	f8c9 3000 	str.w	r3, [r9]
 8006004:	e765      	b.n	8005ed2 <_strtod_l+0x44a>
 8006006:	bf00      	nop
 8006008:	08007690 	.word	0x08007690
 800600c:	08007693 	.word	0x08007693
 8006010:	08007699 	.word	0x08007699
 8006014:	080076b0 	.word	0x080076b0
 8006018:	08007728 	.word	0x08007728
 800601c:	08007700 	.word	0x08007700
 8006020:	7ff00000 	.word	0x7ff00000
 8006024:	7ca00000 	.word	0x7ca00000
 8006028:	fff80000 	.word	0xfff80000
 800602c:	7fefffff 	.word	0x7fefffff
 8006030:	f018 0310 	ands.w	r3, r8, #16
 8006034:	bf18      	it	ne
 8006036:	236a      	movne	r3, #106	; 0x6a
 8006038:	4da0      	ldr	r5, [pc, #640]	; (80062bc <_strtod_l+0x834>)
 800603a:	9304      	str	r3, [sp, #16]
 800603c:	4650      	mov	r0, sl
 800603e:	4659      	mov	r1, fp
 8006040:	2300      	movs	r3, #0
 8006042:	f1b8 0f00 	cmp.w	r8, #0
 8006046:	f300 810a 	bgt.w	800625e <_strtod_l+0x7d6>
 800604a:	b10b      	cbz	r3, 8006050 <_strtod_l+0x5c8>
 800604c:	4682      	mov	sl, r0
 800604e:	468b      	mov	fp, r1
 8006050:	9b04      	ldr	r3, [sp, #16]
 8006052:	b1bb      	cbz	r3, 8006084 <_strtod_l+0x5fc>
 8006054:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006058:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800605c:	2b00      	cmp	r3, #0
 800605e:	4659      	mov	r1, fp
 8006060:	dd10      	ble.n	8006084 <_strtod_l+0x5fc>
 8006062:	2b1f      	cmp	r3, #31
 8006064:	f340 8107 	ble.w	8006276 <_strtod_l+0x7ee>
 8006068:	2b34      	cmp	r3, #52	; 0x34
 800606a:	bfde      	ittt	le
 800606c:	3b20      	suble	r3, #32
 800606e:	f04f 32ff 	movle.w	r2, #4294967295
 8006072:	fa02 f303 	lslle.w	r3, r2, r3
 8006076:	f04f 0a00 	mov.w	sl, #0
 800607a:	bfcc      	ite	gt
 800607c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006080:	ea03 0b01 	andle.w	fp, r3, r1
 8006084:	2200      	movs	r2, #0
 8006086:	2300      	movs	r3, #0
 8006088:	4650      	mov	r0, sl
 800608a:	4659      	mov	r1, fp
 800608c:	f7fa fcc8 	bl	8000a20 <__aeabi_dcmpeq>
 8006090:	2800      	cmp	r0, #0
 8006092:	d1ac      	bne.n	8005fee <_strtod_l+0x566>
 8006094:	9b07      	ldr	r3, [sp, #28]
 8006096:	9300      	str	r3, [sp, #0]
 8006098:	9a05      	ldr	r2, [sp, #20]
 800609a:	9908      	ldr	r1, [sp, #32]
 800609c:	4623      	mov	r3, r4
 800609e:	4648      	mov	r0, r9
 80060a0:	f000 fec5 	bl	8006e2e <__s2b>
 80060a4:	9007      	str	r0, [sp, #28]
 80060a6:	2800      	cmp	r0, #0
 80060a8:	f43f af08 	beq.w	8005ebc <_strtod_l+0x434>
 80060ac:	9a06      	ldr	r2, [sp, #24]
 80060ae:	9b06      	ldr	r3, [sp, #24]
 80060b0:	2a00      	cmp	r2, #0
 80060b2:	f1c3 0300 	rsb	r3, r3, #0
 80060b6:	bfa8      	it	ge
 80060b8:	2300      	movge	r3, #0
 80060ba:	930e      	str	r3, [sp, #56]	; 0x38
 80060bc:	2400      	movs	r4, #0
 80060be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80060c2:	9316      	str	r3, [sp, #88]	; 0x58
 80060c4:	46a0      	mov	r8, r4
 80060c6:	9b07      	ldr	r3, [sp, #28]
 80060c8:	4648      	mov	r0, r9
 80060ca:	6859      	ldr	r1, [r3, #4]
 80060cc:	f000 fe29 	bl	8006d22 <_Balloc>
 80060d0:	9005      	str	r0, [sp, #20]
 80060d2:	2800      	cmp	r0, #0
 80060d4:	f43f aef6 	beq.w	8005ec4 <_strtod_l+0x43c>
 80060d8:	9b07      	ldr	r3, [sp, #28]
 80060da:	691a      	ldr	r2, [r3, #16]
 80060dc:	3202      	adds	r2, #2
 80060de:	f103 010c 	add.w	r1, r3, #12
 80060e2:	0092      	lsls	r2, r2, #2
 80060e4:	300c      	adds	r0, #12
 80060e6:	f000 fe11 	bl	8006d0c <memcpy>
 80060ea:	aa1e      	add	r2, sp, #120	; 0x78
 80060ec:	a91d      	add	r1, sp, #116	; 0x74
 80060ee:	ec4b ab10 	vmov	d0, sl, fp
 80060f2:	4648      	mov	r0, r9
 80060f4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80060f8:	f001 f954 	bl	80073a4 <__d2b>
 80060fc:	901c      	str	r0, [sp, #112]	; 0x70
 80060fe:	2800      	cmp	r0, #0
 8006100:	f43f aee0 	beq.w	8005ec4 <_strtod_l+0x43c>
 8006104:	2101      	movs	r1, #1
 8006106:	4648      	mov	r0, r9
 8006108:	f000 ff1d 	bl	8006f46 <__i2b>
 800610c:	4680      	mov	r8, r0
 800610e:	2800      	cmp	r0, #0
 8006110:	f43f aed8 	beq.w	8005ec4 <_strtod_l+0x43c>
 8006114:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006116:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006118:	2e00      	cmp	r6, #0
 800611a:	bfab      	itete	ge
 800611c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800611e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8006120:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8006122:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8006124:	bfac      	ite	ge
 8006126:	18f7      	addge	r7, r6, r3
 8006128:	1b9d      	sublt	r5, r3, r6
 800612a:	9b04      	ldr	r3, [sp, #16]
 800612c:	1af6      	subs	r6, r6, r3
 800612e:	4416      	add	r6, r2
 8006130:	4b63      	ldr	r3, [pc, #396]	; (80062c0 <_strtod_l+0x838>)
 8006132:	3e01      	subs	r6, #1
 8006134:	429e      	cmp	r6, r3
 8006136:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800613a:	f280 80af 	bge.w	800629c <_strtod_l+0x814>
 800613e:	1b9b      	subs	r3, r3, r6
 8006140:	2b1f      	cmp	r3, #31
 8006142:	eba2 0203 	sub.w	r2, r2, r3
 8006146:	f04f 0101 	mov.w	r1, #1
 800614a:	f300 809b 	bgt.w	8006284 <_strtod_l+0x7fc>
 800614e:	fa01 f303 	lsl.w	r3, r1, r3
 8006152:	930f      	str	r3, [sp, #60]	; 0x3c
 8006154:	2300      	movs	r3, #0
 8006156:	930a      	str	r3, [sp, #40]	; 0x28
 8006158:	18be      	adds	r6, r7, r2
 800615a:	9b04      	ldr	r3, [sp, #16]
 800615c:	42b7      	cmp	r7, r6
 800615e:	4415      	add	r5, r2
 8006160:	441d      	add	r5, r3
 8006162:	463b      	mov	r3, r7
 8006164:	bfa8      	it	ge
 8006166:	4633      	movge	r3, r6
 8006168:	42ab      	cmp	r3, r5
 800616a:	bfa8      	it	ge
 800616c:	462b      	movge	r3, r5
 800616e:	2b00      	cmp	r3, #0
 8006170:	bfc2      	ittt	gt
 8006172:	1af6      	subgt	r6, r6, r3
 8006174:	1aed      	subgt	r5, r5, r3
 8006176:	1aff      	subgt	r7, r7, r3
 8006178:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800617a:	b1bb      	cbz	r3, 80061ac <_strtod_l+0x724>
 800617c:	4641      	mov	r1, r8
 800617e:	461a      	mov	r2, r3
 8006180:	4648      	mov	r0, r9
 8006182:	f000 ff7f 	bl	8007084 <__pow5mult>
 8006186:	4680      	mov	r8, r0
 8006188:	2800      	cmp	r0, #0
 800618a:	f43f ae9b 	beq.w	8005ec4 <_strtod_l+0x43c>
 800618e:	4601      	mov	r1, r0
 8006190:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006192:	4648      	mov	r0, r9
 8006194:	f000 fee0 	bl	8006f58 <__multiply>
 8006198:	900c      	str	r0, [sp, #48]	; 0x30
 800619a:	2800      	cmp	r0, #0
 800619c:	f43f ae92 	beq.w	8005ec4 <_strtod_l+0x43c>
 80061a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80061a2:	4648      	mov	r0, r9
 80061a4:	f000 fdf1 	bl	8006d8a <_Bfree>
 80061a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061aa:	931c      	str	r3, [sp, #112]	; 0x70
 80061ac:	2e00      	cmp	r6, #0
 80061ae:	dc7a      	bgt.n	80062a6 <_strtod_l+0x81e>
 80061b0:	9b06      	ldr	r3, [sp, #24]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	dd08      	ble.n	80061c8 <_strtod_l+0x740>
 80061b6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80061b8:	9905      	ldr	r1, [sp, #20]
 80061ba:	4648      	mov	r0, r9
 80061bc:	f000 ff62 	bl	8007084 <__pow5mult>
 80061c0:	9005      	str	r0, [sp, #20]
 80061c2:	2800      	cmp	r0, #0
 80061c4:	f43f ae7e 	beq.w	8005ec4 <_strtod_l+0x43c>
 80061c8:	2d00      	cmp	r5, #0
 80061ca:	dd08      	ble.n	80061de <_strtod_l+0x756>
 80061cc:	462a      	mov	r2, r5
 80061ce:	9905      	ldr	r1, [sp, #20]
 80061d0:	4648      	mov	r0, r9
 80061d2:	f000 ffa5 	bl	8007120 <__lshift>
 80061d6:	9005      	str	r0, [sp, #20]
 80061d8:	2800      	cmp	r0, #0
 80061da:	f43f ae73 	beq.w	8005ec4 <_strtod_l+0x43c>
 80061de:	2f00      	cmp	r7, #0
 80061e0:	dd08      	ble.n	80061f4 <_strtod_l+0x76c>
 80061e2:	4641      	mov	r1, r8
 80061e4:	463a      	mov	r2, r7
 80061e6:	4648      	mov	r0, r9
 80061e8:	f000 ff9a 	bl	8007120 <__lshift>
 80061ec:	4680      	mov	r8, r0
 80061ee:	2800      	cmp	r0, #0
 80061f0:	f43f ae68 	beq.w	8005ec4 <_strtod_l+0x43c>
 80061f4:	9a05      	ldr	r2, [sp, #20]
 80061f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80061f8:	4648      	mov	r0, r9
 80061fa:	f000 ffff 	bl	80071fc <__mdiff>
 80061fe:	4604      	mov	r4, r0
 8006200:	2800      	cmp	r0, #0
 8006202:	f43f ae5f 	beq.w	8005ec4 <_strtod_l+0x43c>
 8006206:	68c3      	ldr	r3, [r0, #12]
 8006208:	930c      	str	r3, [sp, #48]	; 0x30
 800620a:	2300      	movs	r3, #0
 800620c:	60c3      	str	r3, [r0, #12]
 800620e:	4641      	mov	r1, r8
 8006210:	f000 ffda 	bl	80071c8 <__mcmp>
 8006214:	2800      	cmp	r0, #0
 8006216:	da55      	bge.n	80062c4 <_strtod_l+0x83c>
 8006218:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800621a:	b9e3      	cbnz	r3, 8006256 <_strtod_l+0x7ce>
 800621c:	f1ba 0f00 	cmp.w	sl, #0
 8006220:	d119      	bne.n	8006256 <_strtod_l+0x7ce>
 8006222:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006226:	b9b3      	cbnz	r3, 8006256 <_strtod_l+0x7ce>
 8006228:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800622c:	0d1b      	lsrs	r3, r3, #20
 800622e:	051b      	lsls	r3, r3, #20
 8006230:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006234:	d90f      	bls.n	8006256 <_strtod_l+0x7ce>
 8006236:	6963      	ldr	r3, [r4, #20]
 8006238:	b913      	cbnz	r3, 8006240 <_strtod_l+0x7b8>
 800623a:	6923      	ldr	r3, [r4, #16]
 800623c:	2b01      	cmp	r3, #1
 800623e:	dd0a      	ble.n	8006256 <_strtod_l+0x7ce>
 8006240:	4621      	mov	r1, r4
 8006242:	2201      	movs	r2, #1
 8006244:	4648      	mov	r0, r9
 8006246:	f000 ff6b 	bl	8007120 <__lshift>
 800624a:	4641      	mov	r1, r8
 800624c:	4604      	mov	r4, r0
 800624e:	f000 ffbb 	bl	80071c8 <__mcmp>
 8006252:	2800      	cmp	r0, #0
 8006254:	dc67      	bgt.n	8006326 <_strtod_l+0x89e>
 8006256:	9b04      	ldr	r3, [sp, #16]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d171      	bne.n	8006340 <_strtod_l+0x8b8>
 800625c:	e63d      	b.n	8005eda <_strtod_l+0x452>
 800625e:	f018 0f01 	tst.w	r8, #1
 8006262:	d004      	beq.n	800626e <_strtod_l+0x7e6>
 8006264:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006268:	f7fa f972 	bl	8000550 <__aeabi_dmul>
 800626c:	2301      	movs	r3, #1
 800626e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006272:	3508      	adds	r5, #8
 8006274:	e6e5      	b.n	8006042 <_strtod_l+0x5ba>
 8006276:	f04f 32ff 	mov.w	r2, #4294967295
 800627a:	fa02 f303 	lsl.w	r3, r2, r3
 800627e:	ea03 0a0a 	and.w	sl, r3, sl
 8006282:	e6ff      	b.n	8006084 <_strtod_l+0x5fc>
 8006284:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8006288:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800628c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8006290:	36e2      	adds	r6, #226	; 0xe2
 8006292:	fa01 f306 	lsl.w	r3, r1, r6
 8006296:	930a      	str	r3, [sp, #40]	; 0x28
 8006298:	910f      	str	r1, [sp, #60]	; 0x3c
 800629a:	e75d      	b.n	8006158 <_strtod_l+0x6d0>
 800629c:	2300      	movs	r3, #0
 800629e:	930a      	str	r3, [sp, #40]	; 0x28
 80062a0:	2301      	movs	r3, #1
 80062a2:	930f      	str	r3, [sp, #60]	; 0x3c
 80062a4:	e758      	b.n	8006158 <_strtod_l+0x6d0>
 80062a6:	4632      	mov	r2, r6
 80062a8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80062aa:	4648      	mov	r0, r9
 80062ac:	f000 ff38 	bl	8007120 <__lshift>
 80062b0:	901c      	str	r0, [sp, #112]	; 0x70
 80062b2:	2800      	cmp	r0, #0
 80062b4:	f47f af7c 	bne.w	80061b0 <_strtod_l+0x728>
 80062b8:	e604      	b.n	8005ec4 <_strtod_l+0x43c>
 80062ba:	bf00      	nop
 80062bc:	080076c8 	.word	0x080076c8
 80062c0:	fffffc02 	.word	0xfffffc02
 80062c4:	465d      	mov	r5, fp
 80062c6:	f040 8086 	bne.w	80063d6 <_strtod_l+0x94e>
 80062ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062d0:	b32a      	cbz	r2, 800631e <_strtod_l+0x896>
 80062d2:	4aaf      	ldr	r2, [pc, #700]	; (8006590 <_strtod_l+0xb08>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d153      	bne.n	8006380 <_strtod_l+0x8f8>
 80062d8:	9b04      	ldr	r3, [sp, #16]
 80062da:	4650      	mov	r0, sl
 80062dc:	b1d3      	cbz	r3, 8006314 <_strtod_l+0x88c>
 80062de:	4aad      	ldr	r2, [pc, #692]	; (8006594 <_strtod_l+0xb0c>)
 80062e0:	402a      	ands	r2, r5
 80062e2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80062e6:	f04f 31ff 	mov.w	r1, #4294967295
 80062ea:	d816      	bhi.n	800631a <_strtod_l+0x892>
 80062ec:	0d12      	lsrs	r2, r2, #20
 80062ee:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80062f2:	fa01 f303 	lsl.w	r3, r1, r3
 80062f6:	4298      	cmp	r0, r3
 80062f8:	d142      	bne.n	8006380 <_strtod_l+0x8f8>
 80062fa:	4ba7      	ldr	r3, [pc, #668]	; (8006598 <_strtod_l+0xb10>)
 80062fc:	429d      	cmp	r5, r3
 80062fe:	d102      	bne.n	8006306 <_strtod_l+0x87e>
 8006300:	3001      	adds	r0, #1
 8006302:	f43f addf 	beq.w	8005ec4 <_strtod_l+0x43c>
 8006306:	4ba3      	ldr	r3, [pc, #652]	; (8006594 <_strtod_l+0xb0c>)
 8006308:	402b      	ands	r3, r5
 800630a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800630e:	f04f 0a00 	mov.w	sl, #0
 8006312:	e7a0      	b.n	8006256 <_strtod_l+0x7ce>
 8006314:	f04f 33ff 	mov.w	r3, #4294967295
 8006318:	e7ed      	b.n	80062f6 <_strtod_l+0x86e>
 800631a:	460b      	mov	r3, r1
 800631c:	e7eb      	b.n	80062f6 <_strtod_l+0x86e>
 800631e:	bb7b      	cbnz	r3, 8006380 <_strtod_l+0x8f8>
 8006320:	f1ba 0f00 	cmp.w	sl, #0
 8006324:	d12c      	bne.n	8006380 <_strtod_l+0x8f8>
 8006326:	9904      	ldr	r1, [sp, #16]
 8006328:	4a9a      	ldr	r2, [pc, #616]	; (8006594 <_strtod_l+0xb0c>)
 800632a:	465b      	mov	r3, fp
 800632c:	b1f1      	cbz	r1, 800636c <_strtod_l+0x8e4>
 800632e:	ea02 010b 	and.w	r1, r2, fp
 8006332:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006336:	dc19      	bgt.n	800636c <_strtod_l+0x8e4>
 8006338:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800633c:	f77f ae5b 	ble.w	8005ff6 <_strtod_l+0x56e>
 8006340:	4a96      	ldr	r2, [pc, #600]	; (800659c <_strtod_l+0xb14>)
 8006342:	2300      	movs	r3, #0
 8006344:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006348:	4650      	mov	r0, sl
 800634a:	4659      	mov	r1, fp
 800634c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006350:	f7fa f8fe 	bl	8000550 <__aeabi_dmul>
 8006354:	4682      	mov	sl, r0
 8006356:	468b      	mov	fp, r1
 8006358:	2900      	cmp	r1, #0
 800635a:	f47f adbe 	bne.w	8005eda <_strtod_l+0x452>
 800635e:	2800      	cmp	r0, #0
 8006360:	f47f adbb 	bne.w	8005eda <_strtod_l+0x452>
 8006364:	2322      	movs	r3, #34	; 0x22
 8006366:	f8c9 3000 	str.w	r3, [r9]
 800636a:	e5b6      	b.n	8005eda <_strtod_l+0x452>
 800636c:	4013      	ands	r3, r2
 800636e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006372:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006376:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800637a:	f04f 3aff 	mov.w	sl, #4294967295
 800637e:	e76a      	b.n	8006256 <_strtod_l+0x7ce>
 8006380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006382:	b193      	cbz	r3, 80063aa <_strtod_l+0x922>
 8006384:	422b      	tst	r3, r5
 8006386:	f43f af66 	beq.w	8006256 <_strtod_l+0x7ce>
 800638a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800638c:	9a04      	ldr	r2, [sp, #16]
 800638e:	4650      	mov	r0, sl
 8006390:	4659      	mov	r1, fp
 8006392:	b173      	cbz	r3, 80063b2 <_strtod_l+0x92a>
 8006394:	f7ff fb5c 	bl	8005a50 <sulp>
 8006398:	4602      	mov	r2, r0
 800639a:	460b      	mov	r3, r1
 800639c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80063a0:	f7f9 ff20 	bl	80001e4 <__adddf3>
 80063a4:	4682      	mov	sl, r0
 80063a6:	468b      	mov	fp, r1
 80063a8:	e755      	b.n	8006256 <_strtod_l+0x7ce>
 80063aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80063ac:	ea13 0f0a 	tst.w	r3, sl
 80063b0:	e7e9      	b.n	8006386 <_strtod_l+0x8fe>
 80063b2:	f7ff fb4d 	bl	8005a50 <sulp>
 80063b6:	4602      	mov	r2, r0
 80063b8:	460b      	mov	r3, r1
 80063ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80063be:	f7f9 ff0f 	bl	80001e0 <__aeabi_dsub>
 80063c2:	2200      	movs	r2, #0
 80063c4:	2300      	movs	r3, #0
 80063c6:	4682      	mov	sl, r0
 80063c8:	468b      	mov	fp, r1
 80063ca:	f7fa fb29 	bl	8000a20 <__aeabi_dcmpeq>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	f47f ae11 	bne.w	8005ff6 <_strtod_l+0x56e>
 80063d4:	e73f      	b.n	8006256 <_strtod_l+0x7ce>
 80063d6:	4641      	mov	r1, r8
 80063d8:	4620      	mov	r0, r4
 80063da:	f001 f832 	bl	8007442 <__ratio>
 80063de:	ec57 6b10 	vmov	r6, r7, d0
 80063e2:	2200      	movs	r2, #0
 80063e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80063e8:	ee10 0a10 	vmov	r0, s0
 80063ec:	4639      	mov	r1, r7
 80063ee:	f7fa fb2b 	bl	8000a48 <__aeabi_dcmple>
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d077      	beq.n	80064e6 <_strtod_l+0xa5e>
 80063f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d04a      	beq.n	8006492 <_strtod_l+0xa0a>
 80063fc:	4b68      	ldr	r3, [pc, #416]	; (80065a0 <_strtod_l+0xb18>)
 80063fe:	2200      	movs	r2, #0
 8006400:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006404:	4f66      	ldr	r7, [pc, #408]	; (80065a0 <_strtod_l+0xb18>)
 8006406:	2600      	movs	r6, #0
 8006408:	4b62      	ldr	r3, [pc, #392]	; (8006594 <_strtod_l+0xb0c>)
 800640a:	402b      	ands	r3, r5
 800640c:	930f      	str	r3, [sp, #60]	; 0x3c
 800640e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006410:	4b64      	ldr	r3, [pc, #400]	; (80065a4 <_strtod_l+0xb1c>)
 8006412:	429a      	cmp	r2, r3
 8006414:	f040 80ce 	bne.w	80065b4 <_strtod_l+0xb2c>
 8006418:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800641c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006420:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8006424:	ec4b ab10 	vmov	d0, sl, fp
 8006428:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800642c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006430:	f000 ff42 	bl	80072b8 <__ulp>
 8006434:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006438:	ec53 2b10 	vmov	r2, r3, d0
 800643c:	f7fa f888 	bl	8000550 <__aeabi_dmul>
 8006440:	4652      	mov	r2, sl
 8006442:	465b      	mov	r3, fp
 8006444:	f7f9 fece 	bl	80001e4 <__adddf3>
 8006448:	460b      	mov	r3, r1
 800644a:	4952      	ldr	r1, [pc, #328]	; (8006594 <_strtod_l+0xb0c>)
 800644c:	4a56      	ldr	r2, [pc, #344]	; (80065a8 <_strtod_l+0xb20>)
 800644e:	4019      	ands	r1, r3
 8006450:	4291      	cmp	r1, r2
 8006452:	4682      	mov	sl, r0
 8006454:	d95b      	bls.n	800650e <_strtod_l+0xa86>
 8006456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006458:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800645c:	4293      	cmp	r3, r2
 800645e:	d103      	bne.n	8006468 <_strtod_l+0x9e0>
 8006460:	9b08      	ldr	r3, [sp, #32]
 8006462:	3301      	adds	r3, #1
 8006464:	f43f ad2e 	beq.w	8005ec4 <_strtod_l+0x43c>
 8006468:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8006598 <_strtod_l+0xb10>
 800646c:	f04f 3aff 	mov.w	sl, #4294967295
 8006470:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006472:	4648      	mov	r0, r9
 8006474:	f000 fc89 	bl	8006d8a <_Bfree>
 8006478:	9905      	ldr	r1, [sp, #20]
 800647a:	4648      	mov	r0, r9
 800647c:	f000 fc85 	bl	8006d8a <_Bfree>
 8006480:	4641      	mov	r1, r8
 8006482:	4648      	mov	r0, r9
 8006484:	f000 fc81 	bl	8006d8a <_Bfree>
 8006488:	4621      	mov	r1, r4
 800648a:	4648      	mov	r0, r9
 800648c:	f000 fc7d 	bl	8006d8a <_Bfree>
 8006490:	e619      	b.n	80060c6 <_strtod_l+0x63e>
 8006492:	f1ba 0f00 	cmp.w	sl, #0
 8006496:	d11a      	bne.n	80064ce <_strtod_l+0xa46>
 8006498:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800649c:	b9eb      	cbnz	r3, 80064da <_strtod_l+0xa52>
 800649e:	2200      	movs	r2, #0
 80064a0:	4b3f      	ldr	r3, [pc, #252]	; (80065a0 <_strtod_l+0xb18>)
 80064a2:	4630      	mov	r0, r6
 80064a4:	4639      	mov	r1, r7
 80064a6:	f7fa fac5 	bl	8000a34 <__aeabi_dcmplt>
 80064aa:	b9c8      	cbnz	r0, 80064e0 <_strtod_l+0xa58>
 80064ac:	4630      	mov	r0, r6
 80064ae:	4639      	mov	r1, r7
 80064b0:	2200      	movs	r2, #0
 80064b2:	4b3e      	ldr	r3, [pc, #248]	; (80065ac <_strtod_l+0xb24>)
 80064b4:	f7fa f84c 	bl	8000550 <__aeabi_dmul>
 80064b8:	4606      	mov	r6, r0
 80064ba:	460f      	mov	r7, r1
 80064bc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80064c0:	9618      	str	r6, [sp, #96]	; 0x60
 80064c2:	9319      	str	r3, [sp, #100]	; 0x64
 80064c4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 80064c8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80064cc:	e79c      	b.n	8006408 <_strtod_l+0x980>
 80064ce:	f1ba 0f01 	cmp.w	sl, #1
 80064d2:	d102      	bne.n	80064da <_strtod_l+0xa52>
 80064d4:	2d00      	cmp	r5, #0
 80064d6:	f43f ad8e 	beq.w	8005ff6 <_strtod_l+0x56e>
 80064da:	2200      	movs	r2, #0
 80064dc:	4b34      	ldr	r3, [pc, #208]	; (80065b0 <_strtod_l+0xb28>)
 80064de:	e78f      	b.n	8006400 <_strtod_l+0x978>
 80064e0:	2600      	movs	r6, #0
 80064e2:	4f32      	ldr	r7, [pc, #200]	; (80065ac <_strtod_l+0xb24>)
 80064e4:	e7ea      	b.n	80064bc <_strtod_l+0xa34>
 80064e6:	4b31      	ldr	r3, [pc, #196]	; (80065ac <_strtod_l+0xb24>)
 80064e8:	4630      	mov	r0, r6
 80064ea:	4639      	mov	r1, r7
 80064ec:	2200      	movs	r2, #0
 80064ee:	f7fa f82f 	bl	8000550 <__aeabi_dmul>
 80064f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064f4:	4606      	mov	r6, r0
 80064f6:	460f      	mov	r7, r1
 80064f8:	b933      	cbnz	r3, 8006508 <_strtod_l+0xa80>
 80064fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80064fe:	9010      	str	r0, [sp, #64]	; 0x40
 8006500:	9311      	str	r3, [sp, #68]	; 0x44
 8006502:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006506:	e7df      	b.n	80064c8 <_strtod_l+0xa40>
 8006508:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800650c:	e7f9      	b.n	8006502 <_strtod_l+0xa7a>
 800650e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006512:	9b04      	ldr	r3, [sp, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d1ab      	bne.n	8006470 <_strtod_l+0x9e8>
 8006518:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800651c:	0d1b      	lsrs	r3, r3, #20
 800651e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006520:	051b      	lsls	r3, r3, #20
 8006522:	429a      	cmp	r2, r3
 8006524:	465d      	mov	r5, fp
 8006526:	d1a3      	bne.n	8006470 <_strtod_l+0x9e8>
 8006528:	4639      	mov	r1, r7
 800652a:	4630      	mov	r0, r6
 800652c:	f7fa faaa 	bl	8000a84 <__aeabi_d2iz>
 8006530:	f7f9 ffa4 	bl	800047c <__aeabi_i2d>
 8006534:	460b      	mov	r3, r1
 8006536:	4602      	mov	r2, r0
 8006538:	4639      	mov	r1, r7
 800653a:	4630      	mov	r0, r6
 800653c:	f7f9 fe50 	bl	80001e0 <__aeabi_dsub>
 8006540:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006542:	4606      	mov	r6, r0
 8006544:	460f      	mov	r7, r1
 8006546:	b933      	cbnz	r3, 8006556 <_strtod_l+0xace>
 8006548:	f1ba 0f00 	cmp.w	sl, #0
 800654c:	d103      	bne.n	8006556 <_strtod_l+0xace>
 800654e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8006552:	2d00      	cmp	r5, #0
 8006554:	d06d      	beq.n	8006632 <_strtod_l+0xbaa>
 8006556:	a30a      	add	r3, pc, #40	; (adr r3, 8006580 <_strtod_l+0xaf8>)
 8006558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655c:	4630      	mov	r0, r6
 800655e:	4639      	mov	r1, r7
 8006560:	f7fa fa68 	bl	8000a34 <__aeabi_dcmplt>
 8006564:	2800      	cmp	r0, #0
 8006566:	f47f acb8 	bne.w	8005eda <_strtod_l+0x452>
 800656a:	a307      	add	r3, pc, #28	; (adr r3, 8006588 <_strtod_l+0xb00>)
 800656c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006570:	4630      	mov	r0, r6
 8006572:	4639      	mov	r1, r7
 8006574:	f7fa fa7c 	bl	8000a70 <__aeabi_dcmpgt>
 8006578:	2800      	cmp	r0, #0
 800657a:	f43f af79 	beq.w	8006470 <_strtod_l+0x9e8>
 800657e:	e4ac      	b.n	8005eda <_strtod_l+0x452>
 8006580:	94a03595 	.word	0x94a03595
 8006584:	3fdfffff 	.word	0x3fdfffff
 8006588:	35afe535 	.word	0x35afe535
 800658c:	3fe00000 	.word	0x3fe00000
 8006590:	000fffff 	.word	0x000fffff
 8006594:	7ff00000 	.word	0x7ff00000
 8006598:	7fefffff 	.word	0x7fefffff
 800659c:	39500000 	.word	0x39500000
 80065a0:	3ff00000 	.word	0x3ff00000
 80065a4:	7fe00000 	.word	0x7fe00000
 80065a8:	7c9fffff 	.word	0x7c9fffff
 80065ac:	3fe00000 	.word	0x3fe00000
 80065b0:	bff00000 	.word	0xbff00000
 80065b4:	9b04      	ldr	r3, [sp, #16]
 80065b6:	b333      	cbz	r3, 8006606 <_strtod_l+0xb7e>
 80065b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80065ba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80065be:	d822      	bhi.n	8006606 <_strtod_l+0xb7e>
 80065c0:	a327      	add	r3, pc, #156	; (adr r3, 8006660 <_strtod_l+0xbd8>)
 80065c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c6:	4630      	mov	r0, r6
 80065c8:	4639      	mov	r1, r7
 80065ca:	f7fa fa3d 	bl	8000a48 <__aeabi_dcmple>
 80065ce:	b1a0      	cbz	r0, 80065fa <_strtod_l+0xb72>
 80065d0:	4639      	mov	r1, r7
 80065d2:	4630      	mov	r0, r6
 80065d4:	f7fa fa7e 	bl	8000ad4 <__aeabi_d2uiz>
 80065d8:	2800      	cmp	r0, #0
 80065da:	bf08      	it	eq
 80065dc:	2001      	moveq	r0, #1
 80065de:	f7f9 ff3d 	bl	800045c <__aeabi_ui2d>
 80065e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80065e4:	4606      	mov	r6, r0
 80065e6:	460f      	mov	r7, r1
 80065e8:	bb03      	cbnz	r3, 800662c <_strtod_l+0xba4>
 80065ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80065ee:	9012      	str	r0, [sp, #72]	; 0x48
 80065f0:	9313      	str	r3, [sp, #76]	; 0x4c
 80065f2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80065f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80065fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80065fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80065fe:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006602:	1a9b      	subs	r3, r3, r2
 8006604:	930b      	str	r3, [sp, #44]	; 0x2c
 8006606:	ed9d 0b08 	vldr	d0, [sp, #32]
 800660a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800660e:	f000 fe53 	bl	80072b8 <__ulp>
 8006612:	4650      	mov	r0, sl
 8006614:	ec53 2b10 	vmov	r2, r3, d0
 8006618:	4659      	mov	r1, fp
 800661a:	f7f9 ff99 	bl	8000550 <__aeabi_dmul>
 800661e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006622:	f7f9 fddf 	bl	80001e4 <__adddf3>
 8006626:	4682      	mov	sl, r0
 8006628:	468b      	mov	fp, r1
 800662a:	e772      	b.n	8006512 <_strtod_l+0xa8a>
 800662c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8006630:	e7df      	b.n	80065f2 <_strtod_l+0xb6a>
 8006632:	a30d      	add	r3, pc, #52	; (adr r3, 8006668 <_strtod_l+0xbe0>)
 8006634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006638:	f7fa f9fc 	bl	8000a34 <__aeabi_dcmplt>
 800663c:	e79c      	b.n	8006578 <_strtod_l+0xaf0>
 800663e:	2300      	movs	r3, #0
 8006640:	930d      	str	r3, [sp, #52]	; 0x34
 8006642:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006644:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006646:	6013      	str	r3, [r2, #0]
 8006648:	f7ff ba61 	b.w	8005b0e <_strtod_l+0x86>
 800664c:	2b65      	cmp	r3, #101	; 0x65
 800664e:	f04f 0200 	mov.w	r2, #0
 8006652:	f43f ab4e 	beq.w	8005cf2 <_strtod_l+0x26a>
 8006656:	2101      	movs	r1, #1
 8006658:	4614      	mov	r4, r2
 800665a:	9104      	str	r1, [sp, #16]
 800665c:	f7ff bacb 	b.w	8005bf6 <_strtod_l+0x16e>
 8006660:	ffc00000 	.word	0xffc00000
 8006664:	41dfffff 	.word	0x41dfffff
 8006668:	94a03595 	.word	0x94a03595
 800666c:	3fcfffff 	.word	0x3fcfffff

08006670 <strtod>:
 8006670:	4b07      	ldr	r3, [pc, #28]	; (8006690 <strtod+0x20>)
 8006672:	4a08      	ldr	r2, [pc, #32]	; (8006694 <strtod+0x24>)
 8006674:	b410      	push	{r4}
 8006676:	681c      	ldr	r4, [r3, #0]
 8006678:	6a23      	ldr	r3, [r4, #32]
 800667a:	2b00      	cmp	r3, #0
 800667c:	bf08      	it	eq
 800667e:	4613      	moveq	r3, r2
 8006680:	460a      	mov	r2, r1
 8006682:	4601      	mov	r1, r0
 8006684:	4620      	mov	r0, r4
 8006686:	f85d 4b04 	ldr.w	r4, [sp], #4
 800668a:	f7ff b9fd 	b.w	8005a88 <_strtod_l>
 800668e:	bf00      	nop
 8006690:	20000014 	.word	0x20000014
 8006694:	20000078 	.word	0x20000078

08006698 <rshift>:
 8006698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800669a:	6906      	ldr	r6, [r0, #16]
 800669c:	114b      	asrs	r3, r1, #5
 800669e:	429e      	cmp	r6, r3
 80066a0:	f100 0414 	add.w	r4, r0, #20
 80066a4:	dd30      	ble.n	8006708 <rshift+0x70>
 80066a6:	f011 011f 	ands.w	r1, r1, #31
 80066aa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80066ae:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80066b2:	d108      	bne.n	80066c6 <rshift+0x2e>
 80066b4:	4621      	mov	r1, r4
 80066b6:	42b2      	cmp	r2, r6
 80066b8:	460b      	mov	r3, r1
 80066ba:	d211      	bcs.n	80066e0 <rshift+0x48>
 80066bc:	f852 3b04 	ldr.w	r3, [r2], #4
 80066c0:	f841 3b04 	str.w	r3, [r1], #4
 80066c4:	e7f7      	b.n	80066b6 <rshift+0x1e>
 80066c6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80066ca:	f1c1 0c20 	rsb	ip, r1, #32
 80066ce:	40cd      	lsrs	r5, r1
 80066d0:	3204      	adds	r2, #4
 80066d2:	4623      	mov	r3, r4
 80066d4:	42b2      	cmp	r2, r6
 80066d6:	4617      	mov	r7, r2
 80066d8:	d30c      	bcc.n	80066f4 <rshift+0x5c>
 80066da:	601d      	str	r5, [r3, #0]
 80066dc:	b105      	cbz	r5, 80066e0 <rshift+0x48>
 80066de:	3304      	adds	r3, #4
 80066e0:	1b1a      	subs	r2, r3, r4
 80066e2:	42a3      	cmp	r3, r4
 80066e4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80066e8:	bf08      	it	eq
 80066ea:	2300      	moveq	r3, #0
 80066ec:	6102      	str	r2, [r0, #16]
 80066ee:	bf08      	it	eq
 80066f0:	6143      	streq	r3, [r0, #20]
 80066f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066f4:	683f      	ldr	r7, [r7, #0]
 80066f6:	fa07 f70c 	lsl.w	r7, r7, ip
 80066fa:	433d      	orrs	r5, r7
 80066fc:	f843 5b04 	str.w	r5, [r3], #4
 8006700:	f852 5b04 	ldr.w	r5, [r2], #4
 8006704:	40cd      	lsrs	r5, r1
 8006706:	e7e5      	b.n	80066d4 <rshift+0x3c>
 8006708:	4623      	mov	r3, r4
 800670a:	e7e9      	b.n	80066e0 <rshift+0x48>

0800670c <__hexdig_fun>:
 800670c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006710:	2b09      	cmp	r3, #9
 8006712:	d802      	bhi.n	800671a <__hexdig_fun+0xe>
 8006714:	3820      	subs	r0, #32
 8006716:	b2c0      	uxtb	r0, r0
 8006718:	4770      	bx	lr
 800671a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800671e:	2b05      	cmp	r3, #5
 8006720:	d801      	bhi.n	8006726 <__hexdig_fun+0x1a>
 8006722:	3847      	subs	r0, #71	; 0x47
 8006724:	e7f7      	b.n	8006716 <__hexdig_fun+0xa>
 8006726:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800672a:	2b05      	cmp	r3, #5
 800672c:	d801      	bhi.n	8006732 <__hexdig_fun+0x26>
 800672e:	3827      	subs	r0, #39	; 0x27
 8006730:	e7f1      	b.n	8006716 <__hexdig_fun+0xa>
 8006732:	2000      	movs	r0, #0
 8006734:	4770      	bx	lr

08006736 <__gethex>:
 8006736:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800673a:	b08b      	sub	sp, #44	; 0x2c
 800673c:	468a      	mov	sl, r1
 800673e:	9002      	str	r0, [sp, #8]
 8006740:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006742:	9306      	str	r3, [sp, #24]
 8006744:	4690      	mov	r8, r2
 8006746:	f000 facd 	bl	8006ce4 <__localeconv_l>
 800674a:	6803      	ldr	r3, [r0, #0]
 800674c:	9303      	str	r3, [sp, #12]
 800674e:	4618      	mov	r0, r3
 8006750:	f7f9 fd3a 	bl	80001c8 <strlen>
 8006754:	9b03      	ldr	r3, [sp, #12]
 8006756:	9001      	str	r0, [sp, #4]
 8006758:	4403      	add	r3, r0
 800675a:	f04f 0b00 	mov.w	fp, #0
 800675e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006762:	9307      	str	r3, [sp, #28]
 8006764:	f8da 3000 	ldr.w	r3, [sl]
 8006768:	3302      	adds	r3, #2
 800676a:	461f      	mov	r7, r3
 800676c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006770:	2830      	cmp	r0, #48	; 0x30
 8006772:	d06c      	beq.n	800684e <__gethex+0x118>
 8006774:	f7ff ffca 	bl	800670c <__hexdig_fun>
 8006778:	4604      	mov	r4, r0
 800677a:	2800      	cmp	r0, #0
 800677c:	d16a      	bne.n	8006854 <__gethex+0x11e>
 800677e:	9a01      	ldr	r2, [sp, #4]
 8006780:	9903      	ldr	r1, [sp, #12]
 8006782:	4638      	mov	r0, r7
 8006784:	f000 ff44 	bl	8007610 <strncmp>
 8006788:	2800      	cmp	r0, #0
 800678a:	d166      	bne.n	800685a <__gethex+0x124>
 800678c:	9b01      	ldr	r3, [sp, #4]
 800678e:	5cf8      	ldrb	r0, [r7, r3]
 8006790:	18fe      	adds	r6, r7, r3
 8006792:	f7ff ffbb 	bl	800670c <__hexdig_fun>
 8006796:	2800      	cmp	r0, #0
 8006798:	d062      	beq.n	8006860 <__gethex+0x12a>
 800679a:	4633      	mov	r3, r6
 800679c:	7818      	ldrb	r0, [r3, #0]
 800679e:	2830      	cmp	r0, #48	; 0x30
 80067a0:	461f      	mov	r7, r3
 80067a2:	f103 0301 	add.w	r3, r3, #1
 80067a6:	d0f9      	beq.n	800679c <__gethex+0x66>
 80067a8:	f7ff ffb0 	bl	800670c <__hexdig_fun>
 80067ac:	fab0 f580 	clz	r5, r0
 80067b0:	096d      	lsrs	r5, r5, #5
 80067b2:	4634      	mov	r4, r6
 80067b4:	f04f 0b01 	mov.w	fp, #1
 80067b8:	463a      	mov	r2, r7
 80067ba:	4616      	mov	r6, r2
 80067bc:	3201      	adds	r2, #1
 80067be:	7830      	ldrb	r0, [r6, #0]
 80067c0:	f7ff ffa4 	bl	800670c <__hexdig_fun>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	d1f8      	bne.n	80067ba <__gethex+0x84>
 80067c8:	9a01      	ldr	r2, [sp, #4]
 80067ca:	9903      	ldr	r1, [sp, #12]
 80067cc:	4630      	mov	r0, r6
 80067ce:	f000 ff1f 	bl	8007610 <strncmp>
 80067d2:	b950      	cbnz	r0, 80067ea <__gethex+0xb4>
 80067d4:	b954      	cbnz	r4, 80067ec <__gethex+0xb6>
 80067d6:	9b01      	ldr	r3, [sp, #4]
 80067d8:	18f4      	adds	r4, r6, r3
 80067da:	4622      	mov	r2, r4
 80067dc:	4616      	mov	r6, r2
 80067de:	3201      	adds	r2, #1
 80067e0:	7830      	ldrb	r0, [r6, #0]
 80067e2:	f7ff ff93 	bl	800670c <__hexdig_fun>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	d1f8      	bne.n	80067dc <__gethex+0xa6>
 80067ea:	b10c      	cbz	r4, 80067f0 <__gethex+0xba>
 80067ec:	1ba4      	subs	r4, r4, r6
 80067ee:	00a4      	lsls	r4, r4, #2
 80067f0:	7833      	ldrb	r3, [r6, #0]
 80067f2:	2b50      	cmp	r3, #80	; 0x50
 80067f4:	d001      	beq.n	80067fa <__gethex+0xc4>
 80067f6:	2b70      	cmp	r3, #112	; 0x70
 80067f8:	d140      	bne.n	800687c <__gethex+0x146>
 80067fa:	7873      	ldrb	r3, [r6, #1]
 80067fc:	2b2b      	cmp	r3, #43	; 0x2b
 80067fe:	d031      	beq.n	8006864 <__gethex+0x12e>
 8006800:	2b2d      	cmp	r3, #45	; 0x2d
 8006802:	d033      	beq.n	800686c <__gethex+0x136>
 8006804:	1c71      	adds	r1, r6, #1
 8006806:	f04f 0900 	mov.w	r9, #0
 800680a:	7808      	ldrb	r0, [r1, #0]
 800680c:	f7ff ff7e 	bl	800670c <__hexdig_fun>
 8006810:	1e43      	subs	r3, r0, #1
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b18      	cmp	r3, #24
 8006816:	d831      	bhi.n	800687c <__gethex+0x146>
 8006818:	f1a0 0210 	sub.w	r2, r0, #16
 800681c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006820:	f7ff ff74 	bl	800670c <__hexdig_fun>
 8006824:	1e43      	subs	r3, r0, #1
 8006826:	b2db      	uxtb	r3, r3
 8006828:	2b18      	cmp	r3, #24
 800682a:	d922      	bls.n	8006872 <__gethex+0x13c>
 800682c:	f1b9 0f00 	cmp.w	r9, #0
 8006830:	d000      	beq.n	8006834 <__gethex+0xfe>
 8006832:	4252      	negs	r2, r2
 8006834:	4414      	add	r4, r2
 8006836:	f8ca 1000 	str.w	r1, [sl]
 800683a:	b30d      	cbz	r5, 8006880 <__gethex+0x14a>
 800683c:	f1bb 0f00 	cmp.w	fp, #0
 8006840:	bf0c      	ite	eq
 8006842:	2706      	moveq	r7, #6
 8006844:	2700      	movne	r7, #0
 8006846:	4638      	mov	r0, r7
 8006848:	b00b      	add	sp, #44	; 0x2c
 800684a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800684e:	f10b 0b01 	add.w	fp, fp, #1
 8006852:	e78a      	b.n	800676a <__gethex+0x34>
 8006854:	2500      	movs	r5, #0
 8006856:	462c      	mov	r4, r5
 8006858:	e7ae      	b.n	80067b8 <__gethex+0x82>
 800685a:	463e      	mov	r6, r7
 800685c:	2501      	movs	r5, #1
 800685e:	e7c7      	b.n	80067f0 <__gethex+0xba>
 8006860:	4604      	mov	r4, r0
 8006862:	e7fb      	b.n	800685c <__gethex+0x126>
 8006864:	f04f 0900 	mov.w	r9, #0
 8006868:	1cb1      	adds	r1, r6, #2
 800686a:	e7ce      	b.n	800680a <__gethex+0xd4>
 800686c:	f04f 0901 	mov.w	r9, #1
 8006870:	e7fa      	b.n	8006868 <__gethex+0x132>
 8006872:	230a      	movs	r3, #10
 8006874:	fb03 0202 	mla	r2, r3, r2, r0
 8006878:	3a10      	subs	r2, #16
 800687a:	e7cf      	b.n	800681c <__gethex+0xe6>
 800687c:	4631      	mov	r1, r6
 800687e:	e7da      	b.n	8006836 <__gethex+0x100>
 8006880:	1bf3      	subs	r3, r6, r7
 8006882:	3b01      	subs	r3, #1
 8006884:	4629      	mov	r1, r5
 8006886:	2b07      	cmp	r3, #7
 8006888:	dc49      	bgt.n	800691e <__gethex+0x1e8>
 800688a:	9802      	ldr	r0, [sp, #8]
 800688c:	f000 fa49 	bl	8006d22 <_Balloc>
 8006890:	9b01      	ldr	r3, [sp, #4]
 8006892:	f100 0914 	add.w	r9, r0, #20
 8006896:	f04f 0b00 	mov.w	fp, #0
 800689a:	f1c3 0301 	rsb	r3, r3, #1
 800689e:	4605      	mov	r5, r0
 80068a0:	f8cd 9010 	str.w	r9, [sp, #16]
 80068a4:	46da      	mov	sl, fp
 80068a6:	9308      	str	r3, [sp, #32]
 80068a8:	42b7      	cmp	r7, r6
 80068aa:	d33b      	bcc.n	8006924 <__gethex+0x1ee>
 80068ac:	9804      	ldr	r0, [sp, #16]
 80068ae:	f840 ab04 	str.w	sl, [r0], #4
 80068b2:	eba0 0009 	sub.w	r0, r0, r9
 80068b6:	1080      	asrs	r0, r0, #2
 80068b8:	6128      	str	r0, [r5, #16]
 80068ba:	0147      	lsls	r7, r0, #5
 80068bc:	4650      	mov	r0, sl
 80068be:	f000 faf4 	bl	8006eaa <__hi0bits>
 80068c2:	f8d8 6000 	ldr.w	r6, [r8]
 80068c6:	1a3f      	subs	r7, r7, r0
 80068c8:	42b7      	cmp	r7, r6
 80068ca:	dd64      	ble.n	8006996 <__gethex+0x260>
 80068cc:	1bbf      	subs	r7, r7, r6
 80068ce:	4639      	mov	r1, r7
 80068d0:	4628      	mov	r0, r5
 80068d2:	f000 fe03 	bl	80074dc <__any_on>
 80068d6:	4682      	mov	sl, r0
 80068d8:	b178      	cbz	r0, 80068fa <__gethex+0x1c4>
 80068da:	1e7b      	subs	r3, r7, #1
 80068dc:	1159      	asrs	r1, r3, #5
 80068de:	f003 021f 	and.w	r2, r3, #31
 80068e2:	f04f 0a01 	mov.w	sl, #1
 80068e6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80068ea:	fa0a f202 	lsl.w	r2, sl, r2
 80068ee:	420a      	tst	r2, r1
 80068f0:	d003      	beq.n	80068fa <__gethex+0x1c4>
 80068f2:	4553      	cmp	r3, sl
 80068f4:	dc46      	bgt.n	8006984 <__gethex+0x24e>
 80068f6:	f04f 0a02 	mov.w	sl, #2
 80068fa:	4639      	mov	r1, r7
 80068fc:	4628      	mov	r0, r5
 80068fe:	f7ff fecb 	bl	8006698 <rshift>
 8006902:	443c      	add	r4, r7
 8006904:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006908:	42a3      	cmp	r3, r4
 800690a:	da52      	bge.n	80069b2 <__gethex+0x27c>
 800690c:	4629      	mov	r1, r5
 800690e:	9802      	ldr	r0, [sp, #8]
 8006910:	f000 fa3b 	bl	8006d8a <_Bfree>
 8006914:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006916:	2300      	movs	r3, #0
 8006918:	6013      	str	r3, [r2, #0]
 800691a:	27a3      	movs	r7, #163	; 0xa3
 800691c:	e793      	b.n	8006846 <__gethex+0x110>
 800691e:	3101      	adds	r1, #1
 8006920:	105b      	asrs	r3, r3, #1
 8006922:	e7b0      	b.n	8006886 <__gethex+0x150>
 8006924:	1e73      	subs	r3, r6, #1
 8006926:	9305      	str	r3, [sp, #20]
 8006928:	9a07      	ldr	r2, [sp, #28]
 800692a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800692e:	4293      	cmp	r3, r2
 8006930:	d018      	beq.n	8006964 <__gethex+0x22e>
 8006932:	f1bb 0f20 	cmp.w	fp, #32
 8006936:	d107      	bne.n	8006948 <__gethex+0x212>
 8006938:	9b04      	ldr	r3, [sp, #16]
 800693a:	f8c3 a000 	str.w	sl, [r3]
 800693e:	3304      	adds	r3, #4
 8006940:	f04f 0a00 	mov.w	sl, #0
 8006944:	9304      	str	r3, [sp, #16]
 8006946:	46d3      	mov	fp, sl
 8006948:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800694c:	f7ff fede 	bl	800670c <__hexdig_fun>
 8006950:	f000 000f 	and.w	r0, r0, #15
 8006954:	fa00 f00b 	lsl.w	r0, r0, fp
 8006958:	ea4a 0a00 	orr.w	sl, sl, r0
 800695c:	f10b 0b04 	add.w	fp, fp, #4
 8006960:	9b05      	ldr	r3, [sp, #20]
 8006962:	e00d      	b.n	8006980 <__gethex+0x24a>
 8006964:	9b05      	ldr	r3, [sp, #20]
 8006966:	9a08      	ldr	r2, [sp, #32]
 8006968:	4413      	add	r3, r2
 800696a:	42bb      	cmp	r3, r7
 800696c:	d3e1      	bcc.n	8006932 <__gethex+0x1fc>
 800696e:	4618      	mov	r0, r3
 8006970:	9a01      	ldr	r2, [sp, #4]
 8006972:	9903      	ldr	r1, [sp, #12]
 8006974:	9309      	str	r3, [sp, #36]	; 0x24
 8006976:	f000 fe4b 	bl	8007610 <strncmp>
 800697a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800697c:	2800      	cmp	r0, #0
 800697e:	d1d8      	bne.n	8006932 <__gethex+0x1fc>
 8006980:	461e      	mov	r6, r3
 8006982:	e791      	b.n	80068a8 <__gethex+0x172>
 8006984:	1eb9      	subs	r1, r7, #2
 8006986:	4628      	mov	r0, r5
 8006988:	f000 fda8 	bl	80074dc <__any_on>
 800698c:	2800      	cmp	r0, #0
 800698e:	d0b2      	beq.n	80068f6 <__gethex+0x1c0>
 8006990:	f04f 0a03 	mov.w	sl, #3
 8006994:	e7b1      	b.n	80068fa <__gethex+0x1c4>
 8006996:	da09      	bge.n	80069ac <__gethex+0x276>
 8006998:	1bf7      	subs	r7, r6, r7
 800699a:	4629      	mov	r1, r5
 800699c:	463a      	mov	r2, r7
 800699e:	9802      	ldr	r0, [sp, #8]
 80069a0:	f000 fbbe 	bl	8007120 <__lshift>
 80069a4:	1be4      	subs	r4, r4, r7
 80069a6:	4605      	mov	r5, r0
 80069a8:	f100 0914 	add.w	r9, r0, #20
 80069ac:	f04f 0a00 	mov.w	sl, #0
 80069b0:	e7a8      	b.n	8006904 <__gethex+0x1ce>
 80069b2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80069b6:	42a0      	cmp	r0, r4
 80069b8:	dd6a      	ble.n	8006a90 <__gethex+0x35a>
 80069ba:	1b04      	subs	r4, r0, r4
 80069bc:	42a6      	cmp	r6, r4
 80069be:	dc2e      	bgt.n	8006a1e <__gethex+0x2e8>
 80069c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d022      	beq.n	8006a0e <__gethex+0x2d8>
 80069c8:	2b03      	cmp	r3, #3
 80069ca:	d024      	beq.n	8006a16 <__gethex+0x2e0>
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d115      	bne.n	80069fc <__gethex+0x2c6>
 80069d0:	42a6      	cmp	r6, r4
 80069d2:	d113      	bne.n	80069fc <__gethex+0x2c6>
 80069d4:	2e01      	cmp	r6, #1
 80069d6:	dc0b      	bgt.n	80069f0 <__gethex+0x2ba>
 80069d8:	9a06      	ldr	r2, [sp, #24]
 80069da:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80069de:	6013      	str	r3, [r2, #0]
 80069e0:	2301      	movs	r3, #1
 80069e2:	612b      	str	r3, [r5, #16]
 80069e4:	f8c9 3000 	str.w	r3, [r9]
 80069e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80069ea:	2762      	movs	r7, #98	; 0x62
 80069ec:	601d      	str	r5, [r3, #0]
 80069ee:	e72a      	b.n	8006846 <__gethex+0x110>
 80069f0:	1e71      	subs	r1, r6, #1
 80069f2:	4628      	mov	r0, r5
 80069f4:	f000 fd72 	bl	80074dc <__any_on>
 80069f8:	2800      	cmp	r0, #0
 80069fa:	d1ed      	bne.n	80069d8 <__gethex+0x2a2>
 80069fc:	4629      	mov	r1, r5
 80069fe:	9802      	ldr	r0, [sp, #8]
 8006a00:	f000 f9c3 	bl	8006d8a <_Bfree>
 8006a04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006a06:	2300      	movs	r3, #0
 8006a08:	6013      	str	r3, [r2, #0]
 8006a0a:	2750      	movs	r7, #80	; 0x50
 8006a0c:	e71b      	b.n	8006846 <__gethex+0x110>
 8006a0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d0e1      	beq.n	80069d8 <__gethex+0x2a2>
 8006a14:	e7f2      	b.n	80069fc <__gethex+0x2c6>
 8006a16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d1dd      	bne.n	80069d8 <__gethex+0x2a2>
 8006a1c:	e7ee      	b.n	80069fc <__gethex+0x2c6>
 8006a1e:	1e67      	subs	r7, r4, #1
 8006a20:	f1ba 0f00 	cmp.w	sl, #0
 8006a24:	d131      	bne.n	8006a8a <__gethex+0x354>
 8006a26:	b127      	cbz	r7, 8006a32 <__gethex+0x2fc>
 8006a28:	4639      	mov	r1, r7
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	f000 fd56 	bl	80074dc <__any_on>
 8006a30:	4682      	mov	sl, r0
 8006a32:	117a      	asrs	r2, r7, #5
 8006a34:	2301      	movs	r3, #1
 8006a36:	f007 071f 	and.w	r7, r7, #31
 8006a3a:	fa03 f707 	lsl.w	r7, r3, r7
 8006a3e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8006a42:	4621      	mov	r1, r4
 8006a44:	421f      	tst	r7, r3
 8006a46:	4628      	mov	r0, r5
 8006a48:	bf18      	it	ne
 8006a4a:	f04a 0a02 	orrne.w	sl, sl, #2
 8006a4e:	1b36      	subs	r6, r6, r4
 8006a50:	f7ff fe22 	bl	8006698 <rshift>
 8006a54:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8006a58:	2702      	movs	r7, #2
 8006a5a:	f1ba 0f00 	cmp.w	sl, #0
 8006a5e:	d048      	beq.n	8006af2 <__gethex+0x3bc>
 8006a60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d015      	beq.n	8006a94 <__gethex+0x35e>
 8006a68:	2b03      	cmp	r3, #3
 8006a6a:	d017      	beq.n	8006a9c <__gethex+0x366>
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d109      	bne.n	8006a84 <__gethex+0x34e>
 8006a70:	f01a 0f02 	tst.w	sl, #2
 8006a74:	d006      	beq.n	8006a84 <__gethex+0x34e>
 8006a76:	f8d9 3000 	ldr.w	r3, [r9]
 8006a7a:	ea4a 0a03 	orr.w	sl, sl, r3
 8006a7e:	f01a 0f01 	tst.w	sl, #1
 8006a82:	d10e      	bne.n	8006aa2 <__gethex+0x36c>
 8006a84:	f047 0710 	orr.w	r7, r7, #16
 8006a88:	e033      	b.n	8006af2 <__gethex+0x3bc>
 8006a8a:	f04f 0a01 	mov.w	sl, #1
 8006a8e:	e7d0      	b.n	8006a32 <__gethex+0x2fc>
 8006a90:	2701      	movs	r7, #1
 8006a92:	e7e2      	b.n	8006a5a <__gethex+0x324>
 8006a94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a96:	f1c3 0301 	rsb	r3, r3, #1
 8006a9a:	9315      	str	r3, [sp, #84]	; 0x54
 8006a9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d0f0      	beq.n	8006a84 <__gethex+0x34e>
 8006aa2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8006aa6:	f105 0314 	add.w	r3, r5, #20
 8006aaa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8006aae:	eb03 010a 	add.w	r1, r3, sl
 8006ab2:	f04f 0c00 	mov.w	ip, #0
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006abc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006ac0:	d01c      	beq.n	8006afc <__gethex+0x3c6>
 8006ac2:	3201      	adds	r2, #1
 8006ac4:	6002      	str	r2, [r0, #0]
 8006ac6:	2f02      	cmp	r7, #2
 8006ac8:	f105 0314 	add.w	r3, r5, #20
 8006acc:	d138      	bne.n	8006b40 <__gethex+0x40a>
 8006ace:	f8d8 2000 	ldr.w	r2, [r8]
 8006ad2:	3a01      	subs	r2, #1
 8006ad4:	42b2      	cmp	r2, r6
 8006ad6:	d10a      	bne.n	8006aee <__gethex+0x3b8>
 8006ad8:	1171      	asrs	r1, r6, #5
 8006ada:	2201      	movs	r2, #1
 8006adc:	f006 061f 	and.w	r6, r6, #31
 8006ae0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006ae4:	fa02 f606 	lsl.w	r6, r2, r6
 8006ae8:	421e      	tst	r6, r3
 8006aea:	bf18      	it	ne
 8006aec:	4617      	movne	r7, r2
 8006aee:	f047 0720 	orr.w	r7, r7, #32
 8006af2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006af4:	601d      	str	r5, [r3, #0]
 8006af6:	9b06      	ldr	r3, [sp, #24]
 8006af8:	601c      	str	r4, [r3, #0]
 8006afa:	e6a4      	b.n	8006846 <__gethex+0x110>
 8006afc:	4299      	cmp	r1, r3
 8006afe:	f843 cc04 	str.w	ip, [r3, #-4]
 8006b02:	d8d8      	bhi.n	8006ab6 <__gethex+0x380>
 8006b04:	68ab      	ldr	r3, [r5, #8]
 8006b06:	4599      	cmp	r9, r3
 8006b08:	db12      	blt.n	8006b30 <__gethex+0x3fa>
 8006b0a:	6869      	ldr	r1, [r5, #4]
 8006b0c:	9802      	ldr	r0, [sp, #8]
 8006b0e:	3101      	adds	r1, #1
 8006b10:	f000 f907 	bl	8006d22 <_Balloc>
 8006b14:	692a      	ldr	r2, [r5, #16]
 8006b16:	3202      	adds	r2, #2
 8006b18:	f105 010c 	add.w	r1, r5, #12
 8006b1c:	4683      	mov	fp, r0
 8006b1e:	0092      	lsls	r2, r2, #2
 8006b20:	300c      	adds	r0, #12
 8006b22:	f000 f8f3 	bl	8006d0c <memcpy>
 8006b26:	4629      	mov	r1, r5
 8006b28:	9802      	ldr	r0, [sp, #8]
 8006b2a:	f000 f92e 	bl	8006d8a <_Bfree>
 8006b2e:	465d      	mov	r5, fp
 8006b30:	692b      	ldr	r3, [r5, #16]
 8006b32:	1c5a      	adds	r2, r3, #1
 8006b34:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006b38:	612a      	str	r2, [r5, #16]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	615a      	str	r2, [r3, #20]
 8006b3e:	e7c2      	b.n	8006ac6 <__gethex+0x390>
 8006b40:	692a      	ldr	r2, [r5, #16]
 8006b42:	454a      	cmp	r2, r9
 8006b44:	dd0b      	ble.n	8006b5e <__gethex+0x428>
 8006b46:	2101      	movs	r1, #1
 8006b48:	4628      	mov	r0, r5
 8006b4a:	f7ff fda5 	bl	8006698 <rshift>
 8006b4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006b52:	3401      	adds	r4, #1
 8006b54:	42a3      	cmp	r3, r4
 8006b56:	f6ff aed9 	blt.w	800690c <__gethex+0x1d6>
 8006b5a:	2701      	movs	r7, #1
 8006b5c:	e7c7      	b.n	8006aee <__gethex+0x3b8>
 8006b5e:	f016 061f 	ands.w	r6, r6, #31
 8006b62:	d0fa      	beq.n	8006b5a <__gethex+0x424>
 8006b64:	449a      	add	sl, r3
 8006b66:	f1c6 0620 	rsb	r6, r6, #32
 8006b6a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8006b6e:	f000 f99c 	bl	8006eaa <__hi0bits>
 8006b72:	42b0      	cmp	r0, r6
 8006b74:	dbe7      	blt.n	8006b46 <__gethex+0x410>
 8006b76:	e7f0      	b.n	8006b5a <__gethex+0x424>

08006b78 <L_shift>:
 8006b78:	f1c2 0208 	rsb	r2, r2, #8
 8006b7c:	0092      	lsls	r2, r2, #2
 8006b7e:	b570      	push	{r4, r5, r6, lr}
 8006b80:	f1c2 0620 	rsb	r6, r2, #32
 8006b84:	6843      	ldr	r3, [r0, #4]
 8006b86:	6804      	ldr	r4, [r0, #0]
 8006b88:	fa03 f506 	lsl.w	r5, r3, r6
 8006b8c:	432c      	orrs	r4, r5
 8006b8e:	40d3      	lsrs	r3, r2
 8006b90:	6004      	str	r4, [r0, #0]
 8006b92:	f840 3f04 	str.w	r3, [r0, #4]!
 8006b96:	4288      	cmp	r0, r1
 8006b98:	d3f4      	bcc.n	8006b84 <L_shift+0xc>
 8006b9a:	bd70      	pop	{r4, r5, r6, pc}

08006b9c <__match>:
 8006b9c:	b530      	push	{r4, r5, lr}
 8006b9e:	6803      	ldr	r3, [r0, #0]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ba6:	b914      	cbnz	r4, 8006bae <__match+0x12>
 8006ba8:	6003      	str	r3, [r0, #0]
 8006baa:	2001      	movs	r0, #1
 8006bac:	bd30      	pop	{r4, r5, pc}
 8006bae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bb2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006bb6:	2d19      	cmp	r5, #25
 8006bb8:	bf98      	it	ls
 8006bba:	3220      	addls	r2, #32
 8006bbc:	42a2      	cmp	r2, r4
 8006bbe:	d0f0      	beq.n	8006ba2 <__match+0x6>
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	e7f3      	b.n	8006bac <__match+0x10>

08006bc4 <__hexnan>:
 8006bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc8:	680b      	ldr	r3, [r1, #0]
 8006bca:	6801      	ldr	r1, [r0, #0]
 8006bcc:	115f      	asrs	r7, r3, #5
 8006bce:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006bd2:	f013 031f 	ands.w	r3, r3, #31
 8006bd6:	b087      	sub	sp, #28
 8006bd8:	bf18      	it	ne
 8006bda:	3704      	addne	r7, #4
 8006bdc:	2500      	movs	r5, #0
 8006bde:	1f3e      	subs	r6, r7, #4
 8006be0:	4682      	mov	sl, r0
 8006be2:	4690      	mov	r8, r2
 8006be4:	9301      	str	r3, [sp, #4]
 8006be6:	f847 5c04 	str.w	r5, [r7, #-4]
 8006bea:	46b1      	mov	r9, r6
 8006bec:	4634      	mov	r4, r6
 8006bee:	9502      	str	r5, [sp, #8]
 8006bf0:	46ab      	mov	fp, r5
 8006bf2:	784a      	ldrb	r2, [r1, #1]
 8006bf4:	1c4b      	adds	r3, r1, #1
 8006bf6:	9303      	str	r3, [sp, #12]
 8006bf8:	b342      	cbz	r2, 8006c4c <__hexnan+0x88>
 8006bfa:	4610      	mov	r0, r2
 8006bfc:	9105      	str	r1, [sp, #20]
 8006bfe:	9204      	str	r2, [sp, #16]
 8006c00:	f7ff fd84 	bl	800670c <__hexdig_fun>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	d143      	bne.n	8006c90 <__hexnan+0xcc>
 8006c08:	9a04      	ldr	r2, [sp, #16]
 8006c0a:	9905      	ldr	r1, [sp, #20]
 8006c0c:	2a20      	cmp	r2, #32
 8006c0e:	d818      	bhi.n	8006c42 <__hexnan+0x7e>
 8006c10:	9b02      	ldr	r3, [sp, #8]
 8006c12:	459b      	cmp	fp, r3
 8006c14:	dd13      	ble.n	8006c3e <__hexnan+0x7a>
 8006c16:	454c      	cmp	r4, r9
 8006c18:	d206      	bcs.n	8006c28 <__hexnan+0x64>
 8006c1a:	2d07      	cmp	r5, #7
 8006c1c:	dc04      	bgt.n	8006c28 <__hexnan+0x64>
 8006c1e:	462a      	mov	r2, r5
 8006c20:	4649      	mov	r1, r9
 8006c22:	4620      	mov	r0, r4
 8006c24:	f7ff ffa8 	bl	8006b78 <L_shift>
 8006c28:	4544      	cmp	r4, r8
 8006c2a:	d944      	bls.n	8006cb6 <__hexnan+0xf2>
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	f1a4 0904 	sub.w	r9, r4, #4
 8006c32:	f844 3c04 	str.w	r3, [r4, #-4]
 8006c36:	f8cd b008 	str.w	fp, [sp, #8]
 8006c3a:	464c      	mov	r4, r9
 8006c3c:	461d      	mov	r5, r3
 8006c3e:	9903      	ldr	r1, [sp, #12]
 8006c40:	e7d7      	b.n	8006bf2 <__hexnan+0x2e>
 8006c42:	2a29      	cmp	r2, #41	; 0x29
 8006c44:	d14a      	bne.n	8006cdc <__hexnan+0x118>
 8006c46:	3102      	adds	r1, #2
 8006c48:	f8ca 1000 	str.w	r1, [sl]
 8006c4c:	f1bb 0f00 	cmp.w	fp, #0
 8006c50:	d044      	beq.n	8006cdc <__hexnan+0x118>
 8006c52:	454c      	cmp	r4, r9
 8006c54:	d206      	bcs.n	8006c64 <__hexnan+0xa0>
 8006c56:	2d07      	cmp	r5, #7
 8006c58:	dc04      	bgt.n	8006c64 <__hexnan+0xa0>
 8006c5a:	462a      	mov	r2, r5
 8006c5c:	4649      	mov	r1, r9
 8006c5e:	4620      	mov	r0, r4
 8006c60:	f7ff ff8a 	bl	8006b78 <L_shift>
 8006c64:	4544      	cmp	r4, r8
 8006c66:	d928      	bls.n	8006cba <__hexnan+0xf6>
 8006c68:	4643      	mov	r3, r8
 8006c6a:	f854 2b04 	ldr.w	r2, [r4], #4
 8006c6e:	f843 2b04 	str.w	r2, [r3], #4
 8006c72:	42a6      	cmp	r6, r4
 8006c74:	d2f9      	bcs.n	8006c6a <__hexnan+0xa6>
 8006c76:	2200      	movs	r2, #0
 8006c78:	f843 2b04 	str.w	r2, [r3], #4
 8006c7c:	429e      	cmp	r6, r3
 8006c7e:	d2fb      	bcs.n	8006c78 <__hexnan+0xb4>
 8006c80:	6833      	ldr	r3, [r6, #0]
 8006c82:	b91b      	cbnz	r3, 8006c8c <__hexnan+0xc8>
 8006c84:	4546      	cmp	r6, r8
 8006c86:	d127      	bne.n	8006cd8 <__hexnan+0x114>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	6033      	str	r3, [r6, #0]
 8006c8c:	2005      	movs	r0, #5
 8006c8e:	e026      	b.n	8006cde <__hexnan+0x11a>
 8006c90:	3501      	adds	r5, #1
 8006c92:	2d08      	cmp	r5, #8
 8006c94:	f10b 0b01 	add.w	fp, fp, #1
 8006c98:	dd06      	ble.n	8006ca8 <__hexnan+0xe4>
 8006c9a:	4544      	cmp	r4, r8
 8006c9c:	d9cf      	bls.n	8006c3e <__hexnan+0x7a>
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	f844 3c04 	str.w	r3, [r4, #-4]
 8006ca4:	2501      	movs	r5, #1
 8006ca6:	3c04      	subs	r4, #4
 8006ca8:	6822      	ldr	r2, [r4, #0]
 8006caa:	f000 000f 	and.w	r0, r0, #15
 8006cae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8006cb2:	6020      	str	r0, [r4, #0]
 8006cb4:	e7c3      	b.n	8006c3e <__hexnan+0x7a>
 8006cb6:	2508      	movs	r5, #8
 8006cb8:	e7c1      	b.n	8006c3e <__hexnan+0x7a>
 8006cba:	9b01      	ldr	r3, [sp, #4]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d0df      	beq.n	8006c80 <__hexnan+0xbc>
 8006cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8006cc4:	f1c3 0320 	rsb	r3, r3, #32
 8006cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8006ccc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8006cd0:	401a      	ands	r2, r3
 8006cd2:	f847 2c04 	str.w	r2, [r7, #-4]
 8006cd6:	e7d3      	b.n	8006c80 <__hexnan+0xbc>
 8006cd8:	3e04      	subs	r6, #4
 8006cda:	e7d1      	b.n	8006c80 <__hexnan+0xbc>
 8006cdc:	2004      	movs	r0, #4
 8006cde:	b007      	add	sp, #28
 8006ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ce4 <__localeconv_l>:
 8006ce4:	30f0      	adds	r0, #240	; 0xf0
 8006ce6:	4770      	bx	lr

08006ce8 <__ascii_mbtowc>:
 8006ce8:	b082      	sub	sp, #8
 8006cea:	b901      	cbnz	r1, 8006cee <__ascii_mbtowc+0x6>
 8006cec:	a901      	add	r1, sp, #4
 8006cee:	b142      	cbz	r2, 8006d02 <__ascii_mbtowc+0x1a>
 8006cf0:	b14b      	cbz	r3, 8006d06 <__ascii_mbtowc+0x1e>
 8006cf2:	7813      	ldrb	r3, [r2, #0]
 8006cf4:	600b      	str	r3, [r1, #0]
 8006cf6:	7812      	ldrb	r2, [r2, #0]
 8006cf8:	1c10      	adds	r0, r2, #0
 8006cfa:	bf18      	it	ne
 8006cfc:	2001      	movne	r0, #1
 8006cfe:	b002      	add	sp, #8
 8006d00:	4770      	bx	lr
 8006d02:	4610      	mov	r0, r2
 8006d04:	e7fb      	b.n	8006cfe <__ascii_mbtowc+0x16>
 8006d06:	f06f 0001 	mvn.w	r0, #1
 8006d0a:	e7f8      	b.n	8006cfe <__ascii_mbtowc+0x16>

08006d0c <memcpy>:
 8006d0c:	b510      	push	{r4, lr}
 8006d0e:	1e43      	subs	r3, r0, #1
 8006d10:	440a      	add	r2, r1
 8006d12:	4291      	cmp	r1, r2
 8006d14:	d100      	bne.n	8006d18 <memcpy+0xc>
 8006d16:	bd10      	pop	{r4, pc}
 8006d18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d20:	e7f7      	b.n	8006d12 <memcpy+0x6>

08006d22 <_Balloc>:
 8006d22:	b570      	push	{r4, r5, r6, lr}
 8006d24:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006d26:	4604      	mov	r4, r0
 8006d28:	460e      	mov	r6, r1
 8006d2a:	b93d      	cbnz	r5, 8006d3c <_Balloc+0x1a>
 8006d2c:	2010      	movs	r0, #16
 8006d2e:	f000 fc8f 	bl	8007650 <malloc>
 8006d32:	6260      	str	r0, [r4, #36]	; 0x24
 8006d34:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006d38:	6005      	str	r5, [r0, #0]
 8006d3a:	60c5      	str	r5, [r0, #12]
 8006d3c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006d3e:	68eb      	ldr	r3, [r5, #12]
 8006d40:	b183      	cbz	r3, 8006d64 <_Balloc+0x42>
 8006d42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d44:	68db      	ldr	r3, [r3, #12]
 8006d46:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006d4a:	b9b8      	cbnz	r0, 8006d7c <_Balloc+0x5a>
 8006d4c:	2101      	movs	r1, #1
 8006d4e:	fa01 f506 	lsl.w	r5, r1, r6
 8006d52:	1d6a      	adds	r2, r5, #5
 8006d54:	0092      	lsls	r2, r2, #2
 8006d56:	4620      	mov	r0, r4
 8006d58:	f000 fbe1 	bl	800751e <_calloc_r>
 8006d5c:	b160      	cbz	r0, 8006d78 <_Balloc+0x56>
 8006d5e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006d62:	e00e      	b.n	8006d82 <_Balloc+0x60>
 8006d64:	2221      	movs	r2, #33	; 0x21
 8006d66:	2104      	movs	r1, #4
 8006d68:	4620      	mov	r0, r4
 8006d6a:	f000 fbd8 	bl	800751e <_calloc_r>
 8006d6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d70:	60e8      	str	r0, [r5, #12]
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1e4      	bne.n	8006d42 <_Balloc+0x20>
 8006d78:	2000      	movs	r0, #0
 8006d7a:	bd70      	pop	{r4, r5, r6, pc}
 8006d7c:	6802      	ldr	r2, [r0, #0]
 8006d7e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006d82:	2300      	movs	r3, #0
 8006d84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d88:	e7f7      	b.n	8006d7a <_Balloc+0x58>

08006d8a <_Bfree>:
 8006d8a:	b570      	push	{r4, r5, r6, lr}
 8006d8c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006d8e:	4606      	mov	r6, r0
 8006d90:	460d      	mov	r5, r1
 8006d92:	b93c      	cbnz	r4, 8006da4 <_Bfree+0x1a>
 8006d94:	2010      	movs	r0, #16
 8006d96:	f000 fc5b 	bl	8007650 <malloc>
 8006d9a:	6270      	str	r0, [r6, #36]	; 0x24
 8006d9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006da0:	6004      	str	r4, [r0, #0]
 8006da2:	60c4      	str	r4, [r0, #12]
 8006da4:	b13d      	cbz	r5, 8006db6 <_Bfree+0x2c>
 8006da6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006da8:	686a      	ldr	r2, [r5, #4]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006db0:	6029      	str	r1, [r5, #0]
 8006db2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006db6:	bd70      	pop	{r4, r5, r6, pc}

08006db8 <__multadd>:
 8006db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dbc:	690d      	ldr	r5, [r1, #16]
 8006dbe:	461f      	mov	r7, r3
 8006dc0:	4606      	mov	r6, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	f101 0c14 	add.w	ip, r1, #20
 8006dc8:	2300      	movs	r3, #0
 8006dca:	f8dc 0000 	ldr.w	r0, [ip]
 8006dce:	b281      	uxth	r1, r0
 8006dd0:	fb02 7101 	mla	r1, r2, r1, r7
 8006dd4:	0c0f      	lsrs	r7, r1, #16
 8006dd6:	0c00      	lsrs	r0, r0, #16
 8006dd8:	fb02 7000 	mla	r0, r2, r0, r7
 8006ddc:	b289      	uxth	r1, r1
 8006dde:	3301      	adds	r3, #1
 8006de0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006de4:	429d      	cmp	r5, r3
 8006de6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006dea:	f84c 1b04 	str.w	r1, [ip], #4
 8006dee:	dcec      	bgt.n	8006dca <__multadd+0x12>
 8006df0:	b1d7      	cbz	r7, 8006e28 <__multadd+0x70>
 8006df2:	68a3      	ldr	r3, [r4, #8]
 8006df4:	42ab      	cmp	r3, r5
 8006df6:	dc12      	bgt.n	8006e1e <__multadd+0x66>
 8006df8:	6861      	ldr	r1, [r4, #4]
 8006dfa:	4630      	mov	r0, r6
 8006dfc:	3101      	adds	r1, #1
 8006dfe:	f7ff ff90 	bl	8006d22 <_Balloc>
 8006e02:	6922      	ldr	r2, [r4, #16]
 8006e04:	3202      	adds	r2, #2
 8006e06:	f104 010c 	add.w	r1, r4, #12
 8006e0a:	4680      	mov	r8, r0
 8006e0c:	0092      	lsls	r2, r2, #2
 8006e0e:	300c      	adds	r0, #12
 8006e10:	f7ff ff7c 	bl	8006d0c <memcpy>
 8006e14:	4621      	mov	r1, r4
 8006e16:	4630      	mov	r0, r6
 8006e18:	f7ff ffb7 	bl	8006d8a <_Bfree>
 8006e1c:	4644      	mov	r4, r8
 8006e1e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006e22:	3501      	adds	r5, #1
 8006e24:	615f      	str	r7, [r3, #20]
 8006e26:	6125      	str	r5, [r4, #16]
 8006e28:	4620      	mov	r0, r4
 8006e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006e2e <__s2b>:
 8006e2e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e32:	460c      	mov	r4, r1
 8006e34:	4615      	mov	r5, r2
 8006e36:	461f      	mov	r7, r3
 8006e38:	2209      	movs	r2, #9
 8006e3a:	3308      	adds	r3, #8
 8006e3c:	4606      	mov	r6, r0
 8006e3e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006e42:	2100      	movs	r1, #0
 8006e44:	2201      	movs	r2, #1
 8006e46:	429a      	cmp	r2, r3
 8006e48:	db20      	blt.n	8006e8c <__s2b+0x5e>
 8006e4a:	4630      	mov	r0, r6
 8006e4c:	f7ff ff69 	bl	8006d22 <_Balloc>
 8006e50:	9b08      	ldr	r3, [sp, #32]
 8006e52:	6143      	str	r3, [r0, #20]
 8006e54:	2d09      	cmp	r5, #9
 8006e56:	f04f 0301 	mov.w	r3, #1
 8006e5a:	6103      	str	r3, [r0, #16]
 8006e5c:	dd19      	ble.n	8006e92 <__s2b+0x64>
 8006e5e:	f104 0809 	add.w	r8, r4, #9
 8006e62:	46c1      	mov	r9, r8
 8006e64:	442c      	add	r4, r5
 8006e66:	f819 3b01 	ldrb.w	r3, [r9], #1
 8006e6a:	4601      	mov	r1, r0
 8006e6c:	3b30      	subs	r3, #48	; 0x30
 8006e6e:	220a      	movs	r2, #10
 8006e70:	4630      	mov	r0, r6
 8006e72:	f7ff ffa1 	bl	8006db8 <__multadd>
 8006e76:	45a1      	cmp	r9, r4
 8006e78:	d1f5      	bne.n	8006e66 <__s2b+0x38>
 8006e7a:	eb08 0405 	add.w	r4, r8, r5
 8006e7e:	3c08      	subs	r4, #8
 8006e80:	1b2d      	subs	r5, r5, r4
 8006e82:	1963      	adds	r3, r4, r5
 8006e84:	42bb      	cmp	r3, r7
 8006e86:	db07      	blt.n	8006e98 <__s2b+0x6a>
 8006e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e8c:	0052      	lsls	r2, r2, #1
 8006e8e:	3101      	adds	r1, #1
 8006e90:	e7d9      	b.n	8006e46 <__s2b+0x18>
 8006e92:	340a      	adds	r4, #10
 8006e94:	2509      	movs	r5, #9
 8006e96:	e7f3      	b.n	8006e80 <__s2b+0x52>
 8006e98:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006e9c:	4601      	mov	r1, r0
 8006e9e:	3b30      	subs	r3, #48	; 0x30
 8006ea0:	220a      	movs	r2, #10
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f7ff ff88 	bl	8006db8 <__multadd>
 8006ea8:	e7eb      	b.n	8006e82 <__s2b+0x54>

08006eaa <__hi0bits>:
 8006eaa:	0c02      	lsrs	r2, r0, #16
 8006eac:	0412      	lsls	r2, r2, #16
 8006eae:	4603      	mov	r3, r0
 8006eb0:	b9b2      	cbnz	r2, 8006ee0 <__hi0bits+0x36>
 8006eb2:	0403      	lsls	r3, r0, #16
 8006eb4:	2010      	movs	r0, #16
 8006eb6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006eba:	bf04      	itt	eq
 8006ebc:	021b      	lsleq	r3, r3, #8
 8006ebe:	3008      	addeq	r0, #8
 8006ec0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006ec4:	bf04      	itt	eq
 8006ec6:	011b      	lsleq	r3, r3, #4
 8006ec8:	3004      	addeq	r0, #4
 8006eca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006ece:	bf04      	itt	eq
 8006ed0:	009b      	lsleq	r3, r3, #2
 8006ed2:	3002      	addeq	r0, #2
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	db06      	blt.n	8006ee6 <__hi0bits+0x3c>
 8006ed8:	005b      	lsls	r3, r3, #1
 8006eda:	d503      	bpl.n	8006ee4 <__hi0bits+0x3a>
 8006edc:	3001      	adds	r0, #1
 8006ede:	4770      	bx	lr
 8006ee0:	2000      	movs	r0, #0
 8006ee2:	e7e8      	b.n	8006eb6 <__hi0bits+0xc>
 8006ee4:	2020      	movs	r0, #32
 8006ee6:	4770      	bx	lr

08006ee8 <__lo0bits>:
 8006ee8:	6803      	ldr	r3, [r0, #0]
 8006eea:	f013 0207 	ands.w	r2, r3, #7
 8006eee:	4601      	mov	r1, r0
 8006ef0:	d00b      	beq.n	8006f0a <__lo0bits+0x22>
 8006ef2:	07da      	lsls	r2, r3, #31
 8006ef4:	d423      	bmi.n	8006f3e <__lo0bits+0x56>
 8006ef6:	0798      	lsls	r0, r3, #30
 8006ef8:	bf49      	itett	mi
 8006efa:	085b      	lsrmi	r3, r3, #1
 8006efc:	089b      	lsrpl	r3, r3, #2
 8006efe:	2001      	movmi	r0, #1
 8006f00:	600b      	strmi	r3, [r1, #0]
 8006f02:	bf5c      	itt	pl
 8006f04:	600b      	strpl	r3, [r1, #0]
 8006f06:	2002      	movpl	r0, #2
 8006f08:	4770      	bx	lr
 8006f0a:	b298      	uxth	r0, r3
 8006f0c:	b9a8      	cbnz	r0, 8006f3a <__lo0bits+0x52>
 8006f0e:	0c1b      	lsrs	r3, r3, #16
 8006f10:	2010      	movs	r0, #16
 8006f12:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006f16:	bf04      	itt	eq
 8006f18:	0a1b      	lsreq	r3, r3, #8
 8006f1a:	3008      	addeq	r0, #8
 8006f1c:	071a      	lsls	r2, r3, #28
 8006f1e:	bf04      	itt	eq
 8006f20:	091b      	lsreq	r3, r3, #4
 8006f22:	3004      	addeq	r0, #4
 8006f24:	079a      	lsls	r2, r3, #30
 8006f26:	bf04      	itt	eq
 8006f28:	089b      	lsreq	r3, r3, #2
 8006f2a:	3002      	addeq	r0, #2
 8006f2c:	07da      	lsls	r2, r3, #31
 8006f2e:	d402      	bmi.n	8006f36 <__lo0bits+0x4e>
 8006f30:	085b      	lsrs	r3, r3, #1
 8006f32:	d006      	beq.n	8006f42 <__lo0bits+0x5a>
 8006f34:	3001      	adds	r0, #1
 8006f36:	600b      	str	r3, [r1, #0]
 8006f38:	4770      	bx	lr
 8006f3a:	4610      	mov	r0, r2
 8006f3c:	e7e9      	b.n	8006f12 <__lo0bits+0x2a>
 8006f3e:	2000      	movs	r0, #0
 8006f40:	4770      	bx	lr
 8006f42:	2020      	movs	r0, #32
 8006f44:	4770      	bx	lr

08006f46 <__i2b>:
 8006f46:	b510      	push	{r4, lr}
 8006f48:	460c      	mov	r4, r1
 8006f4a:	2101      	movs	r1, #1
 8006f4c:	f7ff fee9 	bl	8006d22 <_Balloc>
 8006f50:	2201      	movs	r2, #1
 8006f52:	6144      	str	r4, [r0, #20]
 8006f54:	6102      	str	r2, [r0, #16]
 8006f56:	bd10      	pop	{r4, pc}

08006f58 <__multiply>:
 8006f58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f5c:	4614      	mov	r4, r2
 8006f5e:	690a      	ldr	r2, [r1, #16]
 8006f60:	6923      	ldr	r3, [r4, #16]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	bfb8      	it	lt
 8006f66:	460b      	movlt	r3, r1
 8006f68:	4688      	mov	r8, r1
 8006f6a:	bfbc      	itt	lt
 8006f6c:	46a0      	movlt	r8, r4
 8006f6e:	461c      	movlt	r4, r3
 8006f70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f74:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006f78:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f80:	eb07 0609 	add.w	r6, r7, r9
 8006f84:	42b3      	cmp	r3, r6
 8006f86:	bfb8      	it	lt
 8006f88:	3101      	addlt	r1, #1
 8006f8a:	f7ff feca 	bl	8006d22 <_Balloc>
 8006f8e:	f100 0514 	add.w	r5, r0, #20
 8006f92:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006f96:	462b      	mov	r3, r5
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4573      	cmp	r3, lr
 8006f9c:	d316      	bcc.n	8006fcc <__multiply+0x74>
 8006f9e:	f104 0214 	add.w	r2, r4, #20
 8006fa2:	f108 0114 	add.w	r1, r8, #20
 8006fa6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006faa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	9b00      	ldr	r3, [sp, #0]
 8006fb2:	9201      	str	r2, [sp, #4]
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d80c      	bhi.n	8006fd2 <__multiply+0x7a>
 8006fb8:	2e00      	cmp	r6, #0
 8006fba:	dd03      	ble.n	8006fc4 <__multiply+0x6c>
 8006fbc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d05d      	beq.n	8007080 <__multiply+0x128>
 8006fc4:	6106      	str	r6, [r0, #16]
 8006fc6:	b003      	add	sp, #12
 8006fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fcc:	f843 2b04 	str.w	r2, [r3], #4
 8006fd0:	e7e3      	b.n	8006f9a <__multiply+0x42>
 8006fd2:	f8b2 b000 	ldrh.w	fp, [r2]
 8006fd6:	f1bb 0f00 	cmp.w	fp, #0
 8006fda:	d023      	beq.n	8007024 <__multiply+0xcc>
 8006fdc:	4689      	mov	r9, r1
 8006fde:	46ac      	mov	ip, r5
 8006fe0:	f04f 0800 	mov.w	r8, #0
 8006fe4:	f859 4b04 	ldr.w	r4, [r9], #4
 8006fe8:	f8dc a000 	ldr.w	sl, [ip]
 8006fec:	b2a3      	uxth	r3, r4
 8006fee:	fa1f fa8a 	uxth.w	sl, sl
 8006ff2:	fb0b a303 	mla	r3, fp, r3, sl
 8006ff6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006ffa:	f8dc 4000 	ldr.w	r4, [ip]
 8006ffe:	4443      	add	r3, r8
 8007000:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007004:	fb0b 840a 	mla	r4, fp, sl, r8
 8007008:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800700c:	46e2      	mov	sl, ip
 800700e:	b29b      	uxth	r3, r3
 8007010:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007014:	454f      	cmp	r7, r9
 8007016:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800701a:	f84a 3b04 	str.w	r3, [sl], #4
 800701e:	d82b      	bhi.n	8007078 <__multiply+0x120>
 8007020:	f8cc 8004 	str.w	r8, [ip, #4]
 8007024:	9b01      	ldr	r3, [sp, #4]
 8007026:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800702a:	3204      	adds	r2, #4
 800702c:	f1ba 0f00 	cmp.w	sl, #0
 8007030:	d020      	beq.n	8007074 <__multiply+0x11c>
 8007032:	682b      	ldr	r3, [r5, #0]
 8007034:	4689      	mov	r9, r1
 8007036:	46a8      	mov	r8, r5
 8007038:	f04f 0b00 	mov.w	fp, #0
 800703c:	f8b9 c000 	ldrh.w	ip, [r9]
 8007040:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007044:	fb0a 440c 	mla	r4, sl, ip, r4
 8007048:	445c      	add	r4, fp
 800704a:	46c4      	mov	ip, r8
 800704c:	b29b      	uxth	r3, r3
 800704e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007052:	f84c 3b04 	str.w	r3, [ip], #4
 8007056:	f859 3b04 	ldr.w	r3, [r9], #4
 800705a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800705e:	0c1b      	lsrs	r3, r3, #16
 8007060:	fb0a b303 	mla	r3, sl, r3, fp
 8007064:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007068:	454f      	cmp	r7, r9
 800706a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800706e:	d805      	bhi.n	800707c <__multiply+0x124>
 8007070:	f8c8 3004 	str.w	r3, [r8, #4]
 8007074:	3504      	adds	r5, #4
 8007076:	e79b      	b.n	8006fb0 <__multiply+0x58>
 8007078:	46d4      	mov	ip, sl
 800707a:	e7b3      	b.n	8006fe4 <__multiply+0x8c>
 800707c:	46e0      	mov	r8, ip
 800707e:	e7dd      	b.n	800703c <__multiply+0xe4>
 8007080:	3e01      	subs	r6, #1
 8007082:	e799      	b.n	8006fb8 <__multiply+0x60>

08007084 <__pow5mult>:
 8007084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007088:	4615      	mov	r5, r2
 800708a:	f012 0203 	ands.w	r2, r2, #3
 800708e:	4606      	mov	r6, r0
 8007090:	460f      	mov	r7, r1
 8007092:	d007      	beq.n	80070a4 <__pow5mult+0x20>
 8007094:	3a01      	subs	r2, #1
 8007096:	4c21      	ldr	r4, [pc, #132]	; (800711c <__pow5mult+0x98>)
 8007098:	2300      	movs	r3, #0
 800709a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800709e:	f7ff fe8b 	bl	8006db8 <__multadd>
 80070a2:	4607      	mov	r7, r0
 80070a4:	10ad      	asrs	r5, r5, #2
 80070a6:	d035      	beq.n	8007114 <__pow5mult+0x90>
 80070a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80070aa:	b93c      	cbnz	r4, 80070bc <__pow5mult+0x38>
 80070ac:	2010      	movs	r0, #16
 80070ae:	f000 facf 	bl	8007650 <malloc>
 80070b2:	6270      	str	r0, [r6, #36]	; 0x24
 80070b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80070b8:	6004      	str	r4, [r0, #0]
 80070ba:	60c4      	str	r4, [r0, #12]
 80070bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80070c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80070c4:	b94c      	cbnz	r4, 80070da <__pow5mult+0x56>
 80070c6:	f240 2171 	movw	r1, #625	; 0x271
 80070ca:	4630      	mov	r0, r6
 80070cc:	f7ff ff3b 	bl	8006f46 <__i2b>
 80070d0:	2300      	movs	r3, #0
 80070d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80070d6:	4604      	mov	r4, r0
 80070d8:	6003      	str	r3, [r0, #0]
 80070da:	f04f 0800 	mov.w	r8, #0
 80070de:	07eb      	lsls	r3, r5, #31
 80070e0:	d50a      	bpl.n	80070f8 <__pow5mult+0x74>
 80070e2:	4639      	mov	r1, r7
 80070e4:	4622      	mov	r2, r4
 80070e6:	4630      	mov	r0, r6
 80070e8:	f7ff ff36 	bl	8006f58 <__multiply>
 80070ec:	4639      	mov	r1, r7
 80070ee:	4681      	mov	r9, r0
 80070f0:	4630      	mov	r0, r6
 80070f2:	f7ff fe4a 	bl	8006d8a <_Bfree>
 80070f6:	464f      	mov	r7, r9
 80070f8:	106d      	asrs	r5, r5, #1
 80070fa:	d00b      	beq.n	8007114 <__pow5mult+0x90>
 80070fc:	6820      	ldr	r0, [r4, #0]
 80070fe:	b938      	cbnz	r0, 8007110 <__pow5mult+0x8c>
 8007100:	4622      	mov	r2, r4
 8007102:	4621      	mov	r1, r4
 8007104:	4630      	mov	r0, r6
 8007106:	f7ff ff27 	bl	8006f58 <__multiply>
 800710a:	6020      	str	r0, [r4, #0]
 800710c:	f8c0 8000 	str.w	r8, [r0]
 8007110:	4604      	mov	r4, r0
 8007112:	e7e4      	b.n	80070de <__pow5mult+0x5a>
 8007114:	4638      	mov	r0, r7
 8007116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800711a:	bf00      	nop
 800711c:	080077f0 	.word	0x080077f0

08007120 <__lshift>:
 8007120:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007124:	460c      	mov	r4, r1
 8007126:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800712a:	6923      	ldr	r3, [r4, #16]
 800712c:	6849      	ldr	r1, [r1, #4]
 800712e:	eb0a 0903 	add.w	r9, sl, r3
 8007132:	68a3      	ldr	r3, [r4, #8]
 8007134:	4607      	mov	r7, r0
 8007136:	4616      	mov	r6, r2
 8007138:	f109 0501 	add.w	r5, r9, #1
 800713c:	42ab      	cmp	r3, r5
 800713e:	db32      	blt.n	80071a6 <__lshift+0x86>
 8007140:	4638      	mov	r0, r7
 8007142:	f7ff fdee 	bl	8006d22 <_Balloc>
 8007146:	2300      	movs	r3, #0
 8007148:	4680      	mov	r8, r0
 800714a:	f100 0114 	add.w	r1, r0, #20
 800714e:	461a      	mov	r2, r3
 8007150:	4553      	cmp	r3, sl
 8007152:	db2b      	blt.n	80071ac <__lshift+0x8c>
 8007154:	6920      	ldr	r0, [r4, #16]
 8007156:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800715a:	f104 0314 	add.w	r3, r4, #20
 800715e:	f016 021f 	ands.w	r2, r6, #31
 8007162:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007166:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800716a:	d025      	beq.n	80071b8 <__lshift+0x98>
 800716c:	f1c2 0e20 	rsb	lr, r2, #32
 8007170:	2000      	movs	r0, #0
 8007172:	681e      	ldr	r6, [r3, #0]
 8007174:	468a      	mov	sl, r1
 8007176:	4096      	lsls	r6, r2
 8007178:	4330      	orrs	r0, r6
 800717a:	f84a 0b04 	str.w	r0, [sl], #4
 800717e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007182:	459c      	cmp	ip, r3
 8007184:	fa20 f00e 	lsr.w	r0, r0, lr
 8007188:	d814      	bhi.n	80071b4 <__lshift+0x94>
 800718a:	6048      	str	r0, [r1, #4]
 800718c:	b108      	cbz	r0, 8007192 <__lshift+0x72>
 800718e:	f109 0502 	add.w	r5, r9, #2
 8007192:	3d01      	subs	r5, #1
 8007194:	4638      	mov	r0, r7
 8007196:	f8c8 5010 	str.w	r5, [r8, #16]
 800719a:	4621      	mov	r1, r4
 800719c:	f7ff fdf5 	bl	8006d8a <_Bfree>
 80071a0:	4640      	mov	r0, r8
 80071a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071a6:	3101      	adds	r1, #1
 80071a8:	005b      	lsls	r3, r3, #1
 80071aa:	e7c7      	b.n	800713c <__lshift+0x1c>
 80071ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80071b0:	3301      	adds	r3, #1
 80071b2:	e7cd      	b.n	8007150 <__lshift+0x30>
 80071b4:	4651      	mov	r1, sl
 80071b6:	e7dc      	b.n	8007172 <__lshift+0x52>
 80071b8:	3904      	subs	r1, #4
 80071ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80071be:	f841 2f04 	str.w	r2, [r1, #4]!
 80071c2:	459c      	cmp	ip, r3
 80071c4:	d8f9      	bhi.n	80071ba <__lshift+0x9a>
 80071c6:	e7e4      	b.n	8007192 <__lshift+0x72>

080071c8 <__mcmp>:
 80071c8:	6903      	ldr	r3, [r0, #16]
 80071ca:	690a      	ldr	r2, [r1, #16]
 80071cc:	1a9b      	subs	r3, r3, r2
 80071ce:	b530      	push	{r4, r5, lr}
 80071d0:	d10c      	bne.n	80071ec <__mcmp+0x24>
 80071d2:	0092      	lsls	r2, r2, #2
 80071d4:	3014      	adds	r0, #20
 80071d6:	3114      	adds	r1, #20
 80071d8:	1884      	adds	r4, r0, r2
 80071da:	4411      	add	r1, r2
 80071dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071e4:	4295      	cmp	r5, r2
 80071e6:	d003      	beq.n	80071f0 <__mcmp+0x28>
 80071e8:	d305      	bcc.n	80071f6 <__mcmp+0x2e>
 80071ea:	2301      	movs	r3, #1
 80071ec:	4618      	mov	r0, r3
 80071ee:	bd30      	pop	{r4, r5, pc}
 80071f0:	42a0      	cmp	r0, r4
 80071f2:	d3f3      	bcc.n	80071dc <__mcmp+0x14>
 80071f4:	e7fa      	b.n	80071ec <__mcmp+0x24>
 80071f6:	f04f 33ff 	mov.w	r3, #4294967295
 80071fa:	e7f7      	b.n	80071ec <__mcmp+0x24>

080071fc <__mdiff>:
 80071fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007200:	460d      	mov	r5, r1
 8007202:	4607      	mov	r7, r0
 8007204:	4611      	mov	r1, r2
 8007206:	4628      	mov	r0, r5
 8007208:	4614      	mov	r4, r2
 800720a:	f7ff ffdd 	bl	80071c8 <__mcmp>
 800720e:	1e06      	subs	r6, r0, #0
 8007210:	d108      	bne.n	8007224 <__mdiff+0x28>
 8007212:	4631      	mov	r1, r6
 8007214:	4638      	mov	r0, r7
 8007216:	f7ff fd84 	bl	8006d22 <_Balloc>
 800721a:	2301      	movs	r3, #1
 800721c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007224:	bfa4      	itt	ge
 8007226:	4623      	movge	r3, r4
 8007228:	462c      	movge	r4, r5
 800722a:	4638      	mov	r0, r7
 800722c:	6861      	ldr	r1, [r4, #4]
 800722e:	bfa6      	itte	ge
 8007230:	461d      	movge	r5, r3
 8007232:	2600      	movge	r6, #0
 8007234:	2601      	movlt	r6, #1
 8007236:	f7ff fd74 	bl	8006d22 <_Balloc>
 800723a:	692b      	ldr	r3, [r5, #16]
 800723c:	60c6      	str	r6, [r0, #12]
 800723e:	6926      	ldr	r6, [r4, #16]
 8007240:	f105 0914 	add.w	r9, r5, #20
 8007244:	f104 0214 	add.w	r2, r4, #20
 8007248:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800724c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007250:	f100 0514 	add.w	r5, r0, #20
 8007254:	f04f 0e00 	mov.w	lr, #0
 8007258:	f852 ab04 	ldr.w	sl, [r2], #4
 800725c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007260:	fa1e f18a 	uxtah	r1, lr, sl
 8007264:	b2a3      	uxth	r3, r4
 8007266:	1ac9      	subs	r1, r1, r3
 8007268:	0c23      	lsrs	r3, r4, #16
 800726a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800726e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007272:	b289      	uxth	r1, r1
 8007274:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007278:	45c8      	cmp	r8, r9
 800727a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800727e:	4694      	mov	ip, r2
 8007280:	f845 3b04 	str.w	r3, [r5], #4
 8007284:	d8e8      	bhi.n	8007258 <__mdiff+0x5c>
 8007286:	45bc      	cmp	ip, r7
 8007288:	d304      	bcc.n	8007294 <__mdiff+0x98>
 800728a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800728e:	b183      	cbz	r3, 80072b2 <__mdiff+0xb6>
 8007290:	6106      	str	r6, [r0, #16]
 8007292:	e7c5      	b.n	8007220 <__mdiff+0x24>
 8007294:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007298:	fa1e f381 	uxtah	r3, lr, r1
 800729c:	141a      	asrs	r2, r3, #16
 800729e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072a8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80072ac:	f845 3b04 	str.w	r3, [r5], #4
 80072b0:	e7e9      	b.n	8007286 <__mdiff+0x8a>
 80072b2:	3e01      	subs	r6, #1
 80072b4:	e7e9      	b.n	800728a <__mdiff+0x8e>
	...

080072b8 <__ulp>:
 80072b8:	4b12      	ldr	r3, [pc, #72]	; (8007304 <__ulp+0x4c>)
 80072ba:	ee10 2a90 	vmov	r2, s1
 80072be:	401a      	ands	r2, r3
 80072c0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	dd04      	ble.n	80072d2 <__ulp+0x1a>
 80072c8:	2000      	movs	r0, #0
 80072ca:	4619      	mov	r1, r3
 80072cc:	ec41 0b10 	vmov	d0, r0, r1
 80072d0:	4770      	bx	lr
 80072d2:	425b      	negs	r3, r3
 80072d4:	151b      	asrs	r3, r3, #20
 80072d6:	2b13      	cmp	r3, #19
 80072d8:	f04f 0000 	mov.w	r0, #0
 80072dc:	f04f 0100 	mov.w	r1, #0
 80072e0:	dc04      	bgt.n	80072ec <__ulp+0x34>
 80072e2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80072e6:	fa42 f103 	asr.w	r1, r2, r3
 80072ea:	e7ef      	b.n	80072cc <__ulp+0x14>
 80072ec:	3b14      	subs	r3, #20
 80072ee:	2b1e      	cmp	r3, #30
 80072f0:	f04f 0201 	mov.w	r2, #1
 80072f4:	bfda      	itte	le
 80072f6:	f1c3 031f 	rsble	r3, r3, #31
 80072fa:	fa02 f303 	lslle.w	r3, r2, r3
 80072fe:	4613      	movgt	r3, r2
 8007300:	4618      	mov	r0, r3
 8007302:	e7e3      	b.n	80072cc <__ulp+0x14>
 8007304:	7ff00000 	.word	0x7ff00000

08007308 <__b2d>:
 8007308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800730a:	6905      	ldr	r5, [r0, #16]
 800730c:	f100 0714 	add.w	r7, r0, #20
 8007310:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007314:	1f2e      	subs	r6, r5, #4
 8007316:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800731a:	4620      	mov	r0, r4
 800731c:	f7ff fdc5 	bl	8006eaa <__hi0bits>
 8007320:	f1c0 0320 	rsb	r3, r0, #32
 8007324:	280a      	cmp	r0, #10
 8007326:	600b      	str	r3, [r1, #0]
 8007328:	f8df c074 	ldr.w	ip, [pc, #116]	; 80073a0 <__b2d+0x98>
 800732c:	dc14      	bgt.n	8007358 <__b2d+0x50>
 800732e:	f1c0 0e0b 	rsb	lr, r0, #11
 8007332:	fa24 f10e 	lsr.w	r1, r4, lr
 8007336:	42b7      	cmp	r7, r6
 8007338:	ea41 030c 	orr.w	r3, r1, ip
 800733c:	bf34      	ite	cc
 800733e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007342:	2100      	movcs	r1, #0
 8007344:	3015      	adds	r0, #21
 8007346:	fa04 f000 	lsl.w	r0, r4, r0
 800734a:	fa21 f10e 	lsr.w	r1, r1, lr
 800734e:	ea40 0201 	orr.w	r2, r0, r1
 8007352:	ec43 2b10 	vmov	d0, r2, r3
 8007356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007358:	42b7      	cmp	r7, r6
 800735a:	bf3a      	itte	cc
 800735c:	f1a5 0608 	subcc.w	r6, r5, #8
 8007360:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007364:	2100      	movcs	r1, #0
 8007366:	380b      	subs	r0, #11
 8007368:	d015      	beq.n	8007396 <__b2d+0x8e>
 800736a:	4084      	lsls	r4, r0
 800736c:	f1c0 0520 	rsb	r5, r0, #32
 8007370:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8007374:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8007378:	42be      	cmp	r6, r7
 800737a:	fa21 fc05 	lsr.w	ip, r1, r5
 800737e:	ea44 030c 	orr.w	r3, r4, ip
 8007382:	bf8c      	ite	hi
 8007384:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007388:	2400      	movls	r4, #0
 800738a:	fa01 f000 	lsl.w	r0, r1, r0
 800738e:	40ec      	lsrs	r4, r5
 8007390:	ea40 0204 	orr.w	r2, r0, r4
 8007394:	e7dd      	b.n	8007352 <__b2d+0x4a>
 8007396:	ea44 030c 	orr.w	r3, r4, ip
 800739a:	460a      	mov	r2, r1
 800739c:	e7d9      	b.n	8007352 <__b2d+0x4a>
 800739e:	bf00      	nop
 80073a0:	3ff00000 	.word	0x3ff00000

080073a4 <__d2b>:
 80073a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073a8:	460e      	mov	r6, r1
 80073aa:	2101      	movs	r1, #1
 80073ac:	ec59 8b10 	vmov	r8, r9, d0
 80073b0:	4615      	mov	r5, r2
 80073b2:	f7ff fcb6 	bl	8006d22 <_Balloc>
 80073b6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80073ba:	4607      	mov	r7, r0
 80073bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073c0:	bb34      	cbnz	r4, 8007410 <__d2b+0x6c>
 80073c2:	9301      	str	r3, [sp, #4]
 80073c4:	f1b8 0300 	subs.w	r3, r8, #0
 80073c8:	d027      	beq.n	800741a <__d2b+0x76>
 80073ca:	a802      	add	r0, sp, #8
 80073cc:	f840 3d08 	str.w	r3, [r0, #-8]!
 80073d0:	f7ff fd8a 	bl	8006ee8 <__lo0bits>
 80073d4:	9900      	ldr	r1, [sp, #0]
 80073d6:	b1f0      	cbz	r0, 8007416 <__d2b+0x72>
 80073d8:	9a01      	ldr	r2, [sp, #4]
 80073da:	f1c0 0320 	rsb	r3, r0, #32
 80073de:	fa02 f303 	lsl.w	r3, r2, r3
 80073e2:	430b      	orrs	r3, r1
 80073e4:	40c2      	lsrs	r2, r0
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	9201      	str	r2, [sp, #4]
 80073ea:	9b01      	ldr	r3, [sp, #4]
 80073ec:	61bb      	str	r3, [r7, #24]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	bf14      	ite	ne
 80073f2:	2102      	movne	r1, #2
 80073f4:	2101      	moveq	r1, #1
 80073f6:	6139      	str	r1, [r7, #16]
 80073f8:	b1c4      	cbz	r4, 800742c <__d2b+0x88>
 80073fa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80073fe:	4404      	add	r4, r0
 8007400:	6034      	str	r4, [r6, #0]
 8007402:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007406:	6028      	str	r0, [r5, #0]
 8007408:	4638      	mov	r0, r7
 800740a:	b003      	add	sp, #12
 800740c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007410:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007414:	e7d5      	b.n	80073c2 <__d2b+0x1e>
 8007416:	6179      	str	r1, [r7, #20]
 8007418:	e7e7      	b.n	80073ea <__d2b+0x46>
 800741a:	a801      	add	r0, sp, #4
 800741c:	f7ff fd64 	bl	8006ee8 <__lo0bits>
 8007420:	9b01      	ldr	r3, [sp, #4]
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	2101      	movs	r1, #1
 8007426:	6139      	str	r1, [r7, #16]
 8007428:	3020      	adds	r0, #32
 800742a:	e7e5      	b.n	80073f8 <__d2b+0x54>
 800742c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007430:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007434:	6030      	str	r0, [r6, #0]
 8007436:	6918      	ldr	r0, [r3, #16]
 8007438:	f7ff fd37 	bl	8006eaa <__hi0bits>
 800743c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007440:	e7e1      	b.n	8007406 <__d2b+0x62>

08007442 <__ratio>:
 8007442:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007446:	4688      	mov	r8, r1
 8007448:	4669      	mov	r1, sp
 800744a:	4681      	mov	r9, r0
 800744c:	f7ff ff5c 	bl	8007308 <__b2d>
 8007450:	a901      	add	r1, sp, #4
 8007452:	4640      	mov	r0, r8
 8007454:	ec57 6b10 	vmov	r6, r7, d0
 8007458:	f7ff ff56 	bl	8007308 <__b2d>
 800745c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007460:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007464:	eba3 0c02 	sub.w	ip, r3, r2
 8007468:	e9dd 3200 	ldrd	r3, r2, [sp]
 800746c:	1a9b      	subs	r3, r3, r2
 800746e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007472:	ec5b ab10 	vmov	sl, fp, d0
 8007476:	2b00      	cmp	r3, #0
 8007478:	bfce      	itee	gt
 800747a:	463a      	movgt	r2, r7
 800747c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007480:	465a      	movle	r2, fp
 8007482:	4659      	mov	r1, fp
 8007484:	463d      	mov	r5, r7
 8007486:	bfd4      	ite	le
 8007488:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800748c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8007490:	4630      	mov	r0, r6
 8007492:	ee10 2a10 	vmov	r2, s0
 8007496:	460b      	mov	r3, r1
 8007498:	4629      	mov	r1, r5
 800749a:	f7f9 f983 	bl	80007a4 <__aeabi_ddiv>
 800749e:	ec41 0b10 	vmov	d0, r0, r1
 80074a2:	b003      	add	sp, #12
 80074a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074a8 <__copybits>:
 80074a8:	3901      	subs	r1, #1
 80074aa:	b510      	push	{r4, lr}
 80074ac:	1149      	asrs	r1, r1, #5
 80074ae:	6914      	ldr	r4, [r2, #16]
 80074b0:	3101      	adds	r1, #1
 80074b2:	f102 0314 	add.w	r3, r2, #20
 80074b6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80074ba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80074be:	42a3      	cmp	r3, r4
 80074c0:	4602      	mov	r2, r0
 80074c2:	d303      	bcc.n	80074cc <__copybits+0x24>
 80074c4:	2300      	movs	r3, #0
 80074c6:	428a      	cmp	r2, r1
 80074c8:	d305      	bcc.n	80074d6 <__copybits+0x2e>
 80074ca:	bd10      	pop	{r4, pc}
 80074cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80074d0:	f840 2b04 	str.w	r2, [r0], #4
 80074d4:	e7f3      	b.n	80074be <__copybits+0x16>
 80074d6:	f842 3b04 	str.w	r3, [r2], #4
 80074da:	e7f4      	b.n	80074c6 <__copybits+0x1e>

080074dc <__any_on>:
 80074dc:	f100 0214 	add.w	r2, r0, #20
 80074e0:	6900      	ldr	r0, [r0, #16]
 80074e2:	114b      	asrs	r3, r1, #5
 80074e4:	4298      	cmp	r0, r3
 80074e6:	b510      	push	{r4, lr}
 80074e8:	db11      	blt.n	800750e <__any_on+0x32>
 80074ea:	dd0a      	ble.n	8007502 <__any_on+0x26>
 80074ec:	f011 011f 	ands.w	r1, r1, #31
 80074f0:	d007      	beq.n	8007502 <__any_on+0x26>
 80074f2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074f6:	fa24 f001 	lsr.w	r0, r4, r1
 80074fa:	fa00 f101 	lsl.w	r1, r0, r1
 80074fe:	428c      	cmp	r4, r1
 8007500:	d10b      	bne.n	800751a <__any_on+0x3e>
 8007502:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007506:	4293      	cmp	r3, r2
 8007508:	d803      	bhi.n	8007512 <__any_on+0x36>
 800750a:	2000      	movs	r0, #0
 800750c:	bd10      	pop	{r4, pc}
 800750e:	4603      	mov	r3, r0
 8007510:	e7f7      	b.n	8007502 <__any_on+0x26>
 8007512:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007516:	2900      	cmp	r1, #0
 8007518:	d0f5      	beq.n	8007506 <__any_on+0x2a>
 800751a:	2001      	movs	r0, #1
 800751c:	e7f6      	b.n	800750c <__any_on+0x30>

0800751e <_calloc_r>:
 800751e:	b538      	push	{r3, r4, r5, lr}
 8007520:	fb02 f401 	mul.w	r4, r2, r1
 8007524:	4621      	mov	r1, r4
 8007526:	f000 f809 	bl	800753c <_malloc_r>
 800752a:	4605      	mov	r5, r0
 800752c:	b118      	cbz	r0, 8007536 <_calloc_r+0x18>
 800752e:	4622      	mov	r2, r4
 8007530:	2100      	movs	r1, #0
 8007532:	f7fe fa85 	bl	8005a40 <memset>
 8007536:	4628      	mov	r0, r5
 8007538:	bd38      	pop	{r3, r4, r5, pc}
	...

0800753c <_malloc_r>:
 800753c:	b570      	push	{r4, r5, r6, lr}
 800753e:	1ccd      	adds	r5, r1, #3
 8007540:	f025 0503 	bic.w	r5, r5, #3
 8007544:	3508      	adds	r5, #8
 8007546:	2d0c      	cmp	r5, #12
 8007548:	bf38      	it	cc
 800754a:	250c      	movcc	r5, #12
 800754c:	2d00      	cmp	r5, #0
 800754e:	4606      	mov	r6, r0
 8007550:	db01      	blt.n	8007556 <_malloc_r+0x1a>
 8007552:	42a9      	cmp	r1, r5
 8007554:	d903      	bls.n	800755e <_malloc_r+0x22>
 8007556:	230c      	movs	r3, #12
 8007558:	6033      	str	r3, [r6, #0]
 800755a:	2000      	movs	r0, #0
 800755c:	bd70      	pop	{r4, r5, r6, pc}
 800755e:	f000 f87f 	bl	8007660 <__malloc_lock>
 8007562:	4a21      	ldr	r2, [pc, #132]	; (80075e8 <_malloc_r+0xac>)
 8007564:	6814      	ldr	r4, [r2, #0]
 8007566:	4621      	mov	r1, r4
 8007568:	b991      	cbnz	r1, 8007590 <_malloc_r+0x54>
 800756a:	4c20      	ldr	r4, [pc, #128]	; (80075ec <_malloc_r+0xb0>)
 800756c:	6823      	ldr	r3, [r4, #0]
 800756e:	b91b      	cbnz	r3, 8007578 <_malloc_r+0x3c>
 8007570:	4630      	mov	r0, r6
 8007572:	f000 f83d 	bl	80075f0 <_sbrk_r>
 8007576:	6020      	str	r0, [r4, #0]
 8007578:	4629      	mov	r1, r5
 800757a:	4630      	mov	r0, r6
 800757c:	f000 f838 	bl	80075f0 <_sbrk_r>
 8007580:	1c43      	adds	r3, r0, #1
 8007582:	d124      	bne.n	80075ce <_malloc_r+0x92>
 8007584:	230c      	movs	r3, #12
 8007586:	6033      	str	r3, [r6, #0]
 8007588:	4630      	mov	r0, r6
 800758a:	f000 f86a 	bl	8007662 <__malloc_unlock>
 800758e:	e7e4      	b.n	800755a <_malloc_r+0x1e>
 8007590:	680b      	ldr	r3, [r1, #0]
 8007592:	1b5b      	subs	r3, r3, r5
 8007594:	d418      	bmi.n	80075c8 <_malloc_r+0x8c>
 8007596:	2b0b      	cmp	r3, #11
 8007598:	d90f      	bls.n	80075ba <_malloc_r+0x7e>
 800759a:	600b      	str	r3, [r1, #0]
 800759c:	50cd      	str	r5, [r1, r3]
 800759e:	18cc      	adds	r4, r1, r3
 80075a0:	4630      	mov	r0, r6
 80075a2:	f000 f85e 	bl	8007662 <__malloc_unlock>
 80075a6:	f104 000b 	add.w	r0, r4, #11
 80075aa:	1d23      	adds	r3, r4, #4
 80075ac:	f020 0007 	bic.w	r0, r0, #7
 80075b0:	1ac3      	subs	r3, r0, r3
 80075b2:	d0d3      	beq.n	800755c <_malloc_r+0x20>
 80075b4:	425a      	negs	r2, r3
 80075b6:	50e2      	str	r2, [r4, r3]
 80075b8:	e7d0      	b.n	800755c <_malloc_r+0x20>
 80075ba:	428c      	cmp	r4, r1
 80075bc:	684b      	ldr	r3, [r1, #4]
 80075be:	bf16      	itet	ne
 80075c0:	6063      	strne	r3, [r4, #4]
 80075c2:	6013      	streq	r3, [r2, #0]
 80075c4:	460c      	movne	r4, r1
 80075c6:	e7eb      	b.n	80075a0 <_malloc_r+0x64>
 80075c8:	460c      	mov	r4, r1
 80075ca:	6849      	ldr	r1, [r1, #4]
 80075cc:	e7cc      	b.n	8007568 <_malloc_r+0x2c>
 80075ce:	1cc4      	adds	r4, r0, #3
 80075d0:	f024 0403 	bic.w	r4, r4, #3
 80075d4:	42a0      	cmp	r0, r4
 80075d6:	d005      	beq.n	80075e4 <_malloc_r+0xa8>
 80075d8:	1a21      	subs	r1, r4, r0
 80075da:	4630      	mov	r0, r6
 80075dc:	f000 f808 	bl	80075f0 <_sbrk_r>
 80075e0:	3001      	adds	r0, #1
 80075e2:	d0cf      	beq.n	8007584 <_malloc_r+0x48>
 80075e4:	6025      	str	r5, [r4, #0]
 80075e6:	e7db      	b.n	80075a0 <_malloc_r+0x64>
 80075e8:	20000268 	.word	0x20000268
 80075ec:	2000026c 	.word	0x2000026c

080075f0 <_sbrk_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4c06      	ldr	r4, [pc, #24]	; (800760c <_sbrk_r+0x1c>)
 80075f4:	2300      	movs	r3, #0
 80075f6:	4605      	mov	r5, r0
 80075f8:	4608      	mov	r0, r1
 80075fa:	6023      	str	r3, [r4, #0]
 80075fc:	f7fa fe00 	bl	8002200 <_sbrk>
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	d102      	bne.n	800760a <_sbrk_r+0x1a>
 8007604:	6823      	ldr	r3, [r4, #0]
 8007606:	b103      	cbz	r3, 800760a <_sbrk_r+0x1a>
 8007608:	602b      	str	r3, [r5, #0]
 800760a:	bd38      	pop	{r3, r4, r5, pc}
 800760c:	2001d8d8 	.word	0x2001d8d8

08007610 <strncmp>:
 8007610:	b510      	push	{r4, lr}
 8007612:	b16a      	cbz	r2, 8007630 <strncmp+0x20>
 8007614:	3901      	subs	r1, #1
 8007616:	1884      	adds	r4, r0, r2
 8007618:	f810 3b01 	ldrb.w	r3, [r0], #1
 800761c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007620:	4293      	cmp	r3, r2
 8007622:	d103      	bne.n	800762c <strncmp+0x1c>
 8007624:	42a0      	cmp	r0, r4
 8007626:	d001      	beq.n	800762c <strncmp+0x1c>
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1f5      	bne.n	8007618 <strncmp+0x8>
 800762c:	1a98      	subs	r0, r3, r2
 800762e:	bd10      	pop	{r4, pc}
 8007630:	4610      	mov	r0, r2
 8007632:	e7fc      	b.n	800762e <strncmp+0x1e>

08007634 <__ascii_wctomb>:
 8007634:	b149      	cbz	r1, 800764a <__ascii_wctomb+0x16>
 8007636:	2aff      	cmp	r2, #255	; 0xff
 8007638:	bf85      	ittet	hi
 800763a:	238a      	movhi	r3, #138	; 0x8a
 800763c:	6003      	strhi	r3, [r0, #0]
 800763e:	700a      	strbls	r2, [r1, #0]
 8007640:	f04f 30ff 	movhi.w	r0, #4294967295
 8007644:	bf98      	it	ls
 8007646:	2001      	movls	r0, #1
 8007648:	4770      	bx	lr
 800764a:	4608      	mov	r0, r1
 800764c:	4770      	bx	lr
	...

08007650 <malloc>:
 8007650:	4b02      	ldr	r3, [pc, #8]	; (800765c <malloc+0xc>)
 8007652:	4601      	mov	r1, r0
 8007654:	6818      	ldr	r0, [r3, #0]
 8007656:	f7ff bf71 	b.w	800753c <_malloc_r>
 800765a:	bf00      	nop
 800765c:	20000014 	.word	0x20000014

08007660 <__malloc_lock>:
 8007660:	4770      	bx	lr

08007662 <__malloc_unlock>:
 8007662:	4770      	bx	lr

08007664 <_init>:
 8007664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007666:	bf00      	nop
 8007668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800766a:	bc08      	pop	{r3}
 800766c:	469e      	mov	lr, r3
 800766e:	4770      	bx	lr

08007670 <_fini>:
 8007670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007672:	bf00      	nop
 8007674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007676:	bc08      	pop	{r3}
 8007678:	469e      	mov	lr, r3
 800767a:	4770      	bx	lr
