LISA auto/RW-G+RW-Rr+RW-RC+RW-G+RW-G+RW-G+RW-G+RW-R
(*
 * Result: Never
 * 
 * Process 0 starts (t=100000).
 * 
 * P0 advances one grace period (t=200000).
 * 
 * P1 advances slightly (t=200002).
 * 
 * P2 advances slightly (t=200004).
 * 
 * P3 advances one grace period (t=300005).
 * 
 * P4 advances one grace period (t=400006).
 * 
 * P5 advances one grace period (t=500007).
 * 
 * P6 advances one grace period (t=600008).
 * 
 * P7 goes back a bit less than one grace period (t=501009).
 * 
 * Process 0 start at t=100000, process 8 end at t=501009: Cycle forbidden.
 *)
{
}
 P0            | P1              | P2                | P3            | P4            | P5            | P6            | P7            ;
 r[once] r1 x0 | f[lock]         | f[lock]           | r[once] r1 x3 | r[once] r1 x4 | r[once] r1 x5 | r[once] r1 x6 | f[lock]       ;
 call[sync]    | r[once] r1 x1   | r[once] r1 x2     | call[sync]    | call[sync]    | call[sync]    | call[sync]    | r[once] r1 x7 ;
 w[once] x1 1  | w[release] x2 1 | mov r4 (eq r1 r4) | w[once] x4 1  | w[once] x5 1  | w[once] x6 1  | w[once] x7 1  | w[once] x0 1  ;
               | f[unlock]       | b[] r4 CTRL2      |               |               |               |               | f[unlock]     ;
               |                 | w[once] x3 1      |               |               |               |               |               ;
               |                 | CTRL2:            |               |               |               |               |               ;
               |                 | f[unlock]         |               |               |               |               |               ;
exists
(0:r1=1 /\ 1:r1=1 /\ 2:r1=1 /\ 3:r1=1 /\ 4:r1=1 /\ 5:r1=1 /\ 6:r1=1 /\ 7:r1=1)
