{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 7 -x 1900 -y 290 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 7 -x 1900 -y 270 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 7 -x 1900 -y 60 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 7 -x 1900 -y 80 -defaultsOSRD -right
preplace portBus led_green_l -pg 1 -lvl 7 -x 1900 -y 190 -defaultsOSRD
preplace portBus led_orange_l -pg 1 -lvl 7 -x 1900 -y 210 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 7 -x 1900 -y 520 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 7 -x 1900 -y 540 -defaultsOSRD
preplace portBus qsfp_present_l -pg 1 -lvl 7 -x 1900 -y 560 -defaultsOSRD -right
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 570 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 61 57 58 59 60 56 62 63 66 64 65} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 40R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinDir pcie_mgt left -pinY pcie_mgt 20L -pinDir pcie_refclk left -pinY pcie_refclk 0L -pinDir led_pcie_link_up right -pinY led_pcie_link_up 100R -pinDir axi_aclk right -pinY axi_aclk 60R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 80R
preplace inst eth_0 -pg 1 -lvl 5 -x 1410 -y 270 -swap {0 1 2 3 4 5 6 7 15 9 10 11 12 13 14 8 16 17 18 19 20 23 21 22 24} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 20L -pinDir axis_rx left -pinY axis_rx 0L -pinDir sys_resetn left -pinY sys_resetn 160L -pinDir stream_clk left -pinY stream_clk 120L -pinDir stream_resetn left -pinY stream_resetn 140L -pinDir aligned right -pinY aligned 40R
preplace inst eth_1 -pg 1 -lvl 5 -x 1410 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 23 21 22 24} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 20L -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir sys_resetn left -pinY sys_resetn 80L -pinDir stream_clk left -pinY stream_clk 40L -pinDir stream_resetn left -pinY stream_resetn 60L -pinDir aligned right -pinY aligned 80R
preplace inst cabletest -pg 1 -lvl 2 -x 430 -y 280 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 24 19 20 21 22 23 18 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 45 44} -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 200R -pinDir AXIS_OUT_0 right -pinY AXIS_OUT_0 40R -pinDir AXIS_IN_0 right -pinY AXIS_IN_0 20R -pinDir AXIS_OUT_1 right -pinY AXIS_OUT_1 60R -pinDir AXIS_IN_1 right -pinY AXIS_IN_1 0R -pinDir clk left -pinY clk 220L -pinDir resetn left -pinY resetn 240L -pinDir eth0_up right -pinY eth0_up 240R -pinDir eth1_up right -pinY eth1_up 220R
preplace inst cmac_cdc -pg 1 -lvl 4 -x 1050 -y 60 -swap {14 1 2 3 4 5 6 21 8 9 10 11 12 13 7 15 16 17 18 19 20 0 22 23 24 25 26 27 35 29 30 31 32 33 34 42 36 37 38 39 40 41 28 43 44 45 46 47 48 49 50 51 52 53 54 55 64 65 62 63 58 59 61 60 57 56} -defaultsOSRD -pinDir cmac0_rx right -pinY cmac0_rx 210R -pinDir cmac0_tx right -pinY cmac0_tx 230R -pinDir cmac1_rx right -pinY cmac1_rx 20R -pinDir cmac1_tx right -pinY cmac1_tx 0R -pinDir user0_rx left -pinY user0_rx 240L -pinDir user0_tx left -pinY user0_tx 260L -pinDir user1_rx left -pinY user1_rx 220L -pinDir user1_tx left -pinY user1_tx 280L -pinDir user_clk left -pinY user_clk 340L -pinDir user_resetn left -pinY user_resetn 360L -pinDir cmac0_clk right -pinY cmac0_clk 330R -pinDir cmac0_resetn right -pinY cmac0_resetn 350R -pinDir cmac1_clk right -pinY cmac1_clk 250R -pinDir cmac1_resetn right -pinY cmac1_resetn 270R -pinDir cmac0_aligned right -pinY cmac0_aligned 310R -pinDir cmac1_aligned right -pinY cmac1_aligned 290R -pinDir user0_aligned left -pinY user0_aligned 320L -pinDir user1_aligned left -pinY user1_aligned 300L
preplace inst smartconnect -pg 1 -lvl 3 -x 740 -y 480 -swap {104 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 84 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 0 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 38 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 130L -pinDir S01_AXI left -pinY S01_AXI 110L -pinDir M00_AXI left -pinY M00_AXI 0L -pinDir M01_AXI left -pinY M01_AXI 90L -pinDir M02_AXI right -pinY M02_AXI 40R -pinDir aclk left -pinY aclk 150L -pinDir aresetn left -pinY aresetn 170L
preplace inst status_leds -pg 1 -lvl 6 -x 1710 -y 190 -swap {1 0 2 3} -defaultsOSRD -pinDir qsfp0_up left -pinY qsfp0_up 20L -pinDir qsfp1_up left -pinY qsfp1_up 0L -pinBusDir led_green_l right -pinBusY led_green_l 0R -pinBusDir led_orange_l right -pinBusY led_orange_l 20R
preplace inst qsfp_control -pg 1 -lvl 6 -x 1710 -y 520 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 20 21} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinBusDir async_qsfp_present_l right -pinBusY async_qsfp_present_l 40R -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R
preplace netloc cmac_cdc_user0_aligned 1 2 2 560J 380 NJ
preplace netloc cmac_cdc_user1_aligned 1 2 2 540J 360 NJ
preplace netloc eth_0_stat_rx_aligned_0 1 4 2 1280J 210 1540
preplace netloc eth_0_stream_clk 1 4 1 N 390
preplace netloc eth_0_stream_resetn 1 4 1 N 410
preplace netloc eth_1_stat_rx_aligned_0 1 4 2 1240J 190 1540
preplace netloc eth_1_stream_clk 1 4 1 1200J 100n
preplace netloc eth_1_stream_resetn 1 4 1 1220J 120n
preplace netloc qsfp_ctrl_0_qsfp_lp_l 1 6 1 N 540
preplace netloc qsfp_ctrl_0_qsfp_rst_l 1 6 1 N 520
preplace netloc qsfp_present_l_0_1 1 6 1 N 560
preplace netloc source_200Mhz_clk 1 1 5 300 630 580 400 900 480 N 480 1540
preplace netloc source_200Mhz_resetn 1 1 5 320 650 600 420 880 500 1260 560 N
preplace netloc status_leds_led_green_l 1 6 1 N 190
preplace netloc status_leds_led_orange_l 1 6 1 N 210
preplace netloc AXIS_IN_0_1 1 2 2 NJ 300 NJ
preplace netloc AXIS_IN_1_1 1 2 2 NJ 280 NJ
preplace netloc cabletest_AXIS_OUT_0 1 2 2 NJ 320 NJ
preplace netloc cabletest_AXIS_OUT_1 1 2 2 NJ 340 N
preplace netloc cmac_cdc_cmac0_tx 1 4 1 N 290
preplace netloc cmac_cdc_cmac1_tx 1 4 1 N 60
preplace netloc cmac_usplus_0_gt_serial_port 1 5 2 NJ 270 NJ
preplace netloc eth_0_axis_rx 1 4 1 N 270
preplace netloc eth_1_axis_rx 1 4 1 NJ 80
preplace netloc eth_1_qsfp_gt 1 5 2 NJ 60 NJ
preplace netloc gt_ref_clk_0_1 1 5 2 NJ 290 NJ
preplace netloc gt_ref_clk_0_2 1 5 2 N 80 NJ
preplace netloc pcie_refclk_1 1 0 1 NJ 570
preplace netloc smartconnect_0_M01_AXI 1 1 2 NJ 570 NJ
preplace netloc smartconnect_M00_AXI 1 2 1 NJ 480
preplace netloc smartconnect_M02_AXI 1 3 3 N 520 NJ 520 NJ
preplace netloc xdma_0_M_AXI_B 1 1 2 NJ 610 NJ
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 590
levelinfo -pg 1 0 160 430 740 1050 1410 1710 1900
pagesize -pg 1 -db -bbox -sgen -130 0 2090 720
",
   "No Loops_ScaleFactor":"0.588793",
   "No Loops_TopLeft":"-126,-211",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"3"
}
