Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Guido Araujo , Paulo Centoducatte , Mario Cartes , Ricardo Pannain, Code compression based on operand factorization, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.194-201, November 1998, Dallas, Texas, USA
Martin Benes , Andrew Wolfe , Steven M. Nowick, A High-Speed Asynchronous Decompression Circuit for Embedded Processors, Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), p.219, September 15-16, 1997
Debray, S., Evans, W., and Muth, R. 1999. Compiler techniques for code compression. In Proceedings of Workshop on Compiler Support for System Software.
William S. Evans , Christopher W. Fraser, Bytecode compression via profiled grammar rewriting, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.148-155, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378827]
Game, M. and Booker, A. 1998. Code Pack code Compression for PowerPC Processors. Technical Report, International Business Machines, Research Triangle Park, NC.
Huffman, D. A. 1952. A method for the construction of minimum redundancy codes. In Proceedings of the IRE, 4D, 1089--1101.
Gerry Kane, MIPS RISC architecture, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
Kissell, K. 1997. MIPS16: High-Density MIPS for the Embedded Market. Silicon Graphics, MIPS Group.
Sergei Y. Larin , Thomas M. Conte, Compiler-driven cached code compression schemes for embedded ILP processors, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.82-92, November 16-18, 1999, Haifa, Israel
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Charles Lefurgy , Peter Bird , I-Cheng Chen , Trevor Mudge, Improving code density using compression techniques, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.194-203, December 01-03, 1997, Research Triangle Park, North Carolina, USA
H. Lekatsas , W. Wolf, SAMC: a code compression algorithm for embedded processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.12, p.1689-1701, November 2006[doi>10.1109/43.811316]
Kelvin Lin , Jean Jyh-Jiun Shann , Chung-Ping Chung, Code Compression by Register Operand Dependency, Proceedings of the Sixth Annual Workshop on Interaction between Compilers and Computer Architectures, p.91, February 03-03, 2002
SPEC95. The Standard Performance Evaluation Corporation, URL: http://www. specbench.org.
Turley, J. L. 1995. Thumb squeezes ARM code size. Microprocessor Report 9, 4, 27.
Andrew Wolfe , Alex Chanin, Executing compressed programs on an embedded RISC architecture, Proceedings of the 25th annual international symposium on Microarchitecture, p.81-91, December 01-04, 1992, Portland, Oregon, USA
B. W.Y. Wei , T. H. Meng, A parallel decoder of programmable Huffman codes, IEEE Transactions on Circuits and Systems for Video Technology, v.5 n.2, p.175-178, April 1995[doi>10.1109/76.388067]
