{
    "code": "module TopModule (\n    input  logic [1023:0] in,  // 1024-bit input vector\n    input  logic [7:0]    sel, // 8-bit selection input\n    output logic [3:0]    out  // 4-bit output\n);\n\n    // Assign the selected 4-bit segment from the input vector to the output\n    assign out = in[sel*4 +: 4];\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}