

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:57:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.001 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24773|    32709|  0.124 ms|  0.164 ms|  24774|  32710|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_3  |    11360|    15328|  355 ~ 479|          -|          -|    32|        no|
        |- VITIS_LOOP_11_1  |    11360|    15328|  355 ~ 479|          -|          -|    32|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv19 = alloca i32 1"   --->   Operation 11 'alloca' 'indvars_iv19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 12 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%C = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:27]   --->   Operation 13 'alloca' 'C' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:28]   --->   Operation 14 'alloca' 'A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:28]   --->   Operation 15 'alloca' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%A_s = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29]   --->   Operation 16 'alloca' 'A_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%B_s = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29]   --->   Operation 17 'alloca' 'B_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%C_s = alloca i64 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29]   --->   Operation 18 'alloca' 'C_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, i32 %A, i32 %A_s, i32 %B, i32 %B_s, i32 %C, i32 %C_s"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln44 = store i11 0, i11 %ii" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 20 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv19"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:26]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2, i32 %A, i32 %A_s, i32 %B, i32 %B_s, i32 %C, i32 %C_s"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_47_4" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 25 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv19_load = load i6 %indvars_iv19" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 26 'load' 'indvars_iv19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln45 = icmp_eq  i6 %indvars_iv19_load, i6 33" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 27 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %VITIS_LOOP_47_4.split, void %VITIS_LOOP_13_2.i.preheader" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 28 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ii_load = load i11 %ii" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 29 'load' 'ii_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i11 %ii_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 30 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i11 %ii_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 31 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B_s, i64 0, i64 %zext_ln45" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 32 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (3.25ns)   --->   "%B_load = load i10 %B_addr_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 33 'load' 'B_load' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A_s, i64 0, i64 %zext_ln45" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 34 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr_2" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 35 'load' 'A_load_1' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (1.63ns)   --->   "%add_ln55 = add i11 %ii_load, i11 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:55]   --->   Operation 36 'add' 'add_ln55' <Predicate = (!icmp_ln45)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln45 = add i6 %indvars_iv19_load, i6 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 37 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln44 = store i11 %add_ln55, i11 %ii" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 38 'store' 'store_ln44' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln45 = store i6 %add_ln45, i6 %indvars_iv19" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 39 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv17_i = alloca i32 1"   --->   Operation 40 'alloca' 'indvars_iv17_i' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ii_1 = alloca i32 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 41 'alloca' 'ii_1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %ii_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 42 'store' 'store_ln10' <Predicate = (icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 1, i6 %indvars_iv17_i"   --->   Operation 43 'store' 'store_ln0' <Predicate = (icmp_ln45)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2.i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 44 'br' 'br_ln11' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%B_load = load i10 %B_addr_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 45 'load' 'B_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr_2" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51]   --->   Operation 46 'load' 'A_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 47 [2/2] (3.41ns)   --->   "%call_ln45 = call void @main_Pipeline_VITIS_LOOP_47_4, i6 %indvars_iv19_load, i10 %trunc_ln45, i32 %C_s, i32 %A_s, i32 %B_load, i32 %B_s, i32 %A_load_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 47 'call' 'call_ln45' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 49 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln45 = call void @main_Pipeline_VITIS_LOOP_47_4, i6 %indvars_iv19_load, i10 %trunc_ln45, i32 %C_s, i32 %A_s, i32 %B_load, i32 %B_s, i32 %A_load_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 50 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln45 = br void %VITIS_LOOP_47_4" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45]   --->   Operation 51 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.41>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%indvars_iv17_i_load = load i6 %indvars_iv17_i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 52 'load' 'indvars_iv17_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.82ns)   --->   "%icmp_ln11 = icmp_eq  i6 %indvars_iv17_i_load, i6 33" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 53 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_13_2.i.split, void %_Z5syr2kPfS_S_.exit" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 54 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ii_1_load = load i11 %ii_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 55 'load' 'ii_1_load' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %ii_1_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 56 'zext' 'zext_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i11 %ii_1_load" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 57 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%B_addr_1_11 = getelementptr i32 %B, i64 0, i64 %zext_ln11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 58 'getelementptr' 'B_addr_1_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (3.25ns)   --->   "%B_load_12 = load i10 %B_addr_1_11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 59 'load' 'B_load_12' <Predicate = (!icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%A_addr_2_13 = getelementptr i32 %A, i64 0, i64 %zext_ln11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 60 'getelementptr' 'A_addr_2_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%A_load_1_14 = load i10 %A_addr_2_13" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 61 'load' 'A_load_1_14' <Predicate = (!icmp_ln11)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 62 [1/1] (1.63ns)   --->   "%add_ln22 = add i11 %ii_1_load, i11 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:22->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 62 'add' 'add_ln22' <Predicate = (!icmp_ln11)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.82ns)   --->   "%add_ln11 = add i6 %indvars_iv17_i_load, i6 1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 63 'add' 'add_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 %add_ln22, i11 %ii_1" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 64 'store' 'store_ln10' <Predicate = (!icmp_ln11)> <Delay = 1.58>
ST_7 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln11 = store i6 %add_ln11, i6 %indvars_iv17_i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 65 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.58>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln62 = ret i32 0" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:62]   --->   Operation 66 'ret' 'ret_ln62' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 67 [1/2] (3.25ns)   --->   "%B_load_12 = load i10 %B_addr_1_11" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 67 'load' 'B_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 68 [1/2] (3.25ns)   --->   "%A_load_1_14 = load i10 %A_addr_2_13" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 68 'load' 'A_load_1_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 5> <Delay = 3.41>
ST_9 : Operation 69 [2/2] (3.41ns)   --->   "%call_ln11 = call void @main_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_i_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %B_load_12, i32 %B, i32 %A_load_1_14" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 69 'call' 'call_ln11' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 71 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln11 = call void @main_Pipeline_VITIS_LOOP_13_2, i6 %indvars_iv17_i_load, i10 %trunc_ln11, i32 %C, i32 %A, i32 %B_load_12, i32 %B, i32 %A_load_1_14" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 72 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_13_2.i" [benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59]   --->   Operation 73 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 11 bit ('ii', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44) [2]  (0.000 ns)
	'store' operation 0 bit ('store_ln44', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44) of constant 0 on local variable 'ii', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:44 [12]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('indvars_iv19_load', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45) on local variable 'indvars_iv19' [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45) [17]  (1.825 ns)
	'store' operation 0 bit ('store_ln10', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59) of constant 0 on local variable 'ii', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59 [38]  (1.588 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('B_load', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:51) on array 'B_', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:29 [26]  (3.254 ns)

 <State 5>: 3.413ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln45', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:45) to 'main_Pipeline_VITIS_LOOP_47_4' [29]  (3.413 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('indvars_iv17_i_load', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59) on local variable 'indvars_iv17_i' [42]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln11', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59) [43]  (1.825 ns)
	'store' operation 0 bit ('store_ln10', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59) of variable 'add_ln22', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:22->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59 on local variable 'ii', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:10->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59 [58]  (1.588 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('B_load_12', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:18->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59) on array 'B', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:28 [52]  (3.254 ns)

 <State 9>: 3.413ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln11', benchmarks/jianyicheng/syr2k/src/syr2k.cpp:11->benchmarks/jianyicheng/syr2k/src/syr2k.cpp:59) to 'main_Pipeline_VITIS_LOOP_13_2' [55]  (3.413 ns)

 <State 10>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
