<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.0" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_0.xsd">
  <name>CY8C5888LTI_LP097</name>
  <version>0.1</version>
  <description>CY8C58LP</description>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <peripherals>
    <peripheral>
      <name>KNOP</name>
      <description>No description available</description>
      <baseAddress>0x40006469</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>KNOP_STATUS_REG</name>
          <description>No description available</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>KNOP_MASK_REG</name>
          <description>No description available</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>KNOP_STATUS_AUX_CTL_REG</name>
          <description>No description available</description>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>FIFO0</name>
              <description>FIFO0 clear</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enable counter</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disable counter</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTRENBL</name>
              <description>Enables or disables the Interrupt</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Interrupt enabled</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Interrupt disabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO1LEVEL</name>
              <description>FIFO level</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO0LEVEL</name>
              <description>FIFO level</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO1CLEAR</name>
              <description>FIFO clear</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Clear FIFO state</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Normal FIFO operation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO0CLEAR</name>
              <description>FIFO clear</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Clear FIFO state</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Normal FIFO operation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>KNOP_TOGGLE</name>
      <description>No description available</description>
      <baseAddress>0x40006568</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>KNOP_TOGGLE_STATUS_REG</name>
          <description>No description available</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>KNOP_TOGGLE_MASK_REG</name>
          <description>No description available</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>KNOP_TOGGLE_STATUS_AUX_CTL_REG</name>
          <description>No description available</description>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>FIFO0</name>
              <description>FIFO0 clear</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Enable counter</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Disable counter</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTRENBL</name>
              <description>Enables or disables the Interrupt</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Interrupt enabled</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Interrupt disabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO1LEVEL</name>
              <description>FIFO level</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO0LEVEL</name>
              <description>FIFO level</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO1CLEAR</name>
              <description>FIFO clear</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Clear FIFO state</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Normal FIFO operation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO0CLEAR</name>
              <description>FIFO clear</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Clear FIFO state</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Normal FIFO operation</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AnalogeIngang_L</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PM_ACT_CFG4</name>
          <description>Active Power Mode Configuration Register 4</description>
          <addressOffset>0x400043A4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>EN_OPAMP</name>
              <description>Enables subsystems during active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Blk_0</name>
                  <description>Enables analog linear output buffer for Opamp block 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_1</name>
                  <description>Enables analog linear output buffer for Opamp block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_2</name>
                  <description>Enables analog linear output buffer for Opamp block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_3</name>
                  <description>Enables analog linear output buffer for Opamp block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PM_STBY_CFG4</name>
          <description>Standby Power Mode Configuration Register 4</description>
          <addressOffset>0x400043B4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>EN_OPAMP</name>
              <description>Enables subsystems during standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Blk_0</name>
                  <description>Enables analog linear output buffer for Opamp block 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_1</name>
                  <description>Enables analog linear output buffer for Opamp block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_2</name>
                  <description>Enables analog linear output buffer for Opamp block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_3</name>
                  <description>Enables analog linear output buffer for Opamp block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__TR0</name>
          <description>Analog Output Buffer Trim Register 0</description>
          <addressOffset>0x40004626</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>offset_trim</name>
              <description>Offset Trim: 420uV typical step size; +/- 6.8mV offset trimmable range</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__TR1</name>
          <description>Analog Output Buffer Trim Register 1</description>
          <addressOffset>0x40004627</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>RSVD</name>
              <description>RSVD</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__CR</name>
          <description>Analog Output Buffer Configuration Register</description>
          <addressOffset>0x4000585E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>pwr_mode</name>
              <description>Power Mode</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Default_Fast</name>
                  <description>Default Power mode Fast</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Slow</name>
                  <description>Power Mode Slow</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Medium</name>
                  <description>Power Mode Medium</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Fast</name>
                  <description>Power Mode Fast</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__MX</name>
          <description>Analog Buffer Input Selection Register</description>
          <addressOffset>0x40005B46</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>MX_VP_ENUM</name>
              <description>MUX select VP (Positive terminal input)</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_DEFAULT</name>
                  <description>Default - Not Connected (NC)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG4</name>
                  <description>MUX Selection AGL(4)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG5</name>
                  <description>MUX Selection AGL(5)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG6</name>
                  <description>MUX Selection AGL(6)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG7</name>
                  <description>MUX Selection AGL(7)</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS0</name>
                  <description>MUX Selection ABUSL(0)</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS1</name>
                  <description>MUX Selection ABUSL(1)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS2</name>
                  <description>MUX Selection ABUSL(2)</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS3</name>
                  <description>MUX Selection ABUSL(3)</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_VREF</name>
                  <description>MUX Selection: OPAMP Voltage Reference</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xA</name>
                  <description>Reserved (NC)</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xB</name>
                  <description>Reserved (NC)</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xC</name>
                  <description>Reserved (NC)</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xD</name>
                  <description>Reserved (NC)</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xE</name>
                  <description>Reserved (NC)</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xF</name>
                  <description>Reserved (NC)</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MX_VN_ENUM</name>
              <description>MUX select VN (Negative terminal input)</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_DEFAULT</name>
                  <description>Default - Not Connected (NC)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_AG4</name>
                  <description>MUX Selection AGL(4)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_AG6</name>
                  <description>MUX Selection AGL(6)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_0x3</name>
                  <description>Reserved (NC)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__SW</name>
          <description>Analog Buffer Routing Switch Register</description>
          <addressOffset>0x40005B47</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>swfol</name>
              <description>Switch Enable Follow</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>swinn</name>
              <description>Switch Enable Negative Input</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>swinp</name>
              <description>Switch Enable Positive Input</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>Filter</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>Filter_DFB_PM_ACT_CFG_Register</name>
          <description>Active Mode Power Control Register</description>
          <addressOffset>0x400043A6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dfb</name>
              <description>Enable DFB(s). Populated subsystems are counted from the LSB.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable_dfb</name>
                  <description>Enable Power to DFB</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable_dfb</name>
                  <description>Disable Power to DFB</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_PM_STBY_CFG_Register</name>
          <description>Alternate Active Mode Power Control Register</description>
          <addressOffset>0x400043B6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>en_dfb</name>
              <description>Enable DFB(s). Populated subsystems are counted from the LSB.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Enable_dfb</name>
                  <description>Enable Power to DFB during standby power mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Disable_dfb</name>
                  <description>Disable Power to DFB</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_Control_Register</name>
          <description>DFB Control Register</description>
          <addressOffset>0x4000C780</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>CORECLK_DISABLE</name>
              <description>This bit when set high disables (gates off) the clock to the entire core of the block. This includes all FFs except those used for the AHB interface and CSRs and all 6 RAMs. When disabled (set high) the AHB interface to the CSR is still fully functional. This bit is ANDed with the primary input signal dfb_clk_en to control the clock gate. dfb_clk_en must be high and CoreCLK_Disable must be low for the clock to run.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CORECLK_DISABLE_LOW</name>
                  <description>Core Clock is Enabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CORECLK_DISABLE_HIGH</name>
                  <description>Core Clock is Disabled (gated)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADD6</name>
              <description>This bit is literally address bit 5 (6th bit) of the FSM RAM when addressed by the DFB Controller. It has no affect on the FSM RAM when addressed on the AHB interface. It controls the Banking feature of the FSM.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ADDR6_LOW</name>
                  <description>ADDR6 is Low</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR6_HIGH</name>
                  <description>ADDR6 is HIGH</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RUN</name>
              <description>Setting this bit to 1 enables the DFB to run. Setting it to 0 forces the next state address of the FSM to zero of the active Bank, reinitializes the ACU's and PC's and clears the round flag, saturation flag, saturation detect flag and all 6 extended Enables in the Controller.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUN_DIS</name>
                  <description>DFB operation is halted</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RUN_EN</name>
                  <description>DFB is enabled to operate.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_Status_Register</name>
          <description>DFB Status Register</description>
          <addressOffset>0x4000C784</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>INTR_SEM2</name>
              <description>If this bit is high, semaphore register bit 2 is a source of the current interrupt. Write a '1' to this bit to clear it.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM2_OFF</name>
                  <description>Indicates no pending Semaphore 2 Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM2_ON</name>
                  <description>Indicates a pending Semaphore 2 Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_SEM1</name>
              <description>If this bit is high, semaphore register bit 1 is a source of the current interrupt. Write a '1' to this bit to clear it.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM1_OFF</name>
                  <description>Indicates no pending Semaphore 1 Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM1_ON</name>
                  <description>Indicates a pending Semaphore 1 Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_SEM0</name>
              <description>If this bit is high, semaphore register bit 0 is a source of the current interrupt. Write a '1' to this bit to clear it.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM0_OFF</name>
                  <description>Indicates no pending Semaphore 0 Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM0_ON</name>
                  <description>Indicates a pending Semaphore 0 Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_HOLDB</name>
              <description>If this bit is high, Holding register B is a source of the current interrupt. Write a '1' to this bit to clear it. Reading the Holding register B also clears this bit.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDB_OFF</name>
                  <description>Indicates no pending Holding B Register Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_ON</name>
                  <description>Indicates a pending Holding B Register Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INTR_HOLDA</name>
              <description>If this bit is high, Holding register A is a source of the current interrupt. Write a '1' to this bit to clear it. Reading the Holding register A also clears this bit.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDA_OFF</name>
                  <description>Indicates no pending Holding A Register Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_ON</name>
                  <description>Indicates a pending Holding A Register Interrupt.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RND_MODE</name>
              <description>Indicates that the DP is in Round mode - meaning that any result passing out of the DP unit is being rounded to a 16-bit value.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RND_OFF</name>
                  <description>Indicates Round Mode is off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RND_ON</name>
                  <description>Indicates Round Mode is on.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SAT_MODE</name>
              <description>Indicates that the DP unit is in Saturation mode.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SAT_OFF</name>
                  <description>Indicates Saturation mode is off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SAT_ON</name>
                  <description>Indicates Saturation mode is on.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RAM_SEL</name>
              <description>This bit indicates which Control Store memory is in use, RAM A or RAM B.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAMSEL_LOW</name>
                  <description>Control Store memory A is in use.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAMSEL_HIGH</name>
                  <description>Control Store memory B is in use.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_RAM_EN_Register</name>
          <description>DFB Ram Enable Register</description>
          <addressOffset>0x4000C788</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>RAMWR_ADDRING</name>
              <description>These two bits control the write addressing of the 4 largest RAMs embedded in the DFB (CS-A, CS-B, Data-A, Data-B). The setting of these bits allows overlaid writes to occur to these memories when it is desired to fill them with like data.</description>
              <lsb>6</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OVERLAY</name>
                  <description>No overlay mapping.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERLAY_CS_A_CS_B</name>
                  <description>Overlay CS A with CS B.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERLAY_DATA_A_DATA_B</name>
                  <description>Overlay Data A with Data B.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERLAY_CS_AB_DATA_AB</name>
                  <description>Overlay CS A/B with Data A with DATA B.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPB_EN</name>
              <description>Datapath RAM B RAM enable / disable.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPA_EN</name>
              <description>Datapath RAM A RAM enable / disable.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ACU_EN</name>
              <description>ACU RAM RAM enable / disable.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSB_EN</name>
              <description>Control Store RAM B RAM enable / disable.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSA_EN</name>
              <description>Control Store RAM A RAM enable / disable.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FSM_EN</name>
              <description>FSM RAM RAM enable / disable.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DIS</name>
                  <description>RAM is disabled.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_EN</name>
                  <description>RAM is enabled.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_RAM_DIR_Register</name>
          <description>DFB RAM Direction Register. This register controls the DFB memory direction. These bits control if each RAM of this block is embedded to the DFB function or mapped in the system address space on the AHB bus. </description>
          <addressOffset>0x4000C78C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>SNP_DABLE</name>
              <description>The CS and DP RAMs (optionally the FSM) have address snooping logic that watches for redundant back-to-back RD cycles and disables the RAM to conserve power. Writing a 1 to this bit disables this logic for all RAMs.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SNP_ENABLE</name>
                  <description>Enabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SNP_DISABLE</name>
                  <description>Disabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPB_DIR</name>
              <description>Datapath RAM B RAM Direction.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DPA_DIR</name>
              <description>Datapath RAM A RAM Direction.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ACU_DIR</name>
              <description>ACU RAM RAM Direction.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSB_DIR</name>
              <description>Control Store RAM B RAM Direction.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CSA_DIR</name>
              <description>Control Store RAM B RAM Direction.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FSM_DIR</name>
              <description>FSM RAM RAM Direction.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RAM_DFB</name>
                  <description>DFB</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RAM_AHB</name>
                  <description>System Bus</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_SEMA_Register</name>
          <description>DFB Semaphore Register</description>
          <addressOffset>0x4000C790</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>SEMA_MASK</name>
              <description>These bits are used to mask writes to bits 2-0. They are write-only. If bit 4 is a 1 then the value on bit 0 will be written to SEM0, otherwise SEM0 will not be altered. Likewise for MASK1 and SEM1, and MASK2 and SEM2.</description>
              <lsb>4</lsb>
              <msb>6</msb>
              <access>write-only</access>
            </field>
            <field>
              <name>SEMA</name>
              <description>These bits are used to pass semaphores between the DFB Controller and the System SW. Their definition is user defined. There is no HW implementing an arbitration methodology should both the System and Control access the same SEM bit at the same time.</description>
              <lsb>0</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DSI_Control_Register</name>
          <description>DFB Global Cotrol Register</description>
          <addressOffset>0x4000C794</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>GBL2_OUT</name>
              <description>These bits are used to control what internal signals are mapped to the primary output signal dfb_globalo2.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SEM2</name>
                  <description>Semaphore Bit 2. This is the same signal described in the DFB0_SEMA CSR.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DPSIGN</name>
                  <description>Datapath Sign. This signal asserts anytime the output of the ALU in the Datapath unit is negative. It will remain high for each cycle this condition is true.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DPTHREASH</name>
                  <description>Datapath Threashold Crossed. This signal asserts anytime the threashold of 0 is crossed in the ALU when one of the following instructions is executing: TDECA, TSUBA, TSUBB, TADDABSA, TADDABSB. It will remain high for each cycle this condition is true.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DPEQ</name>
                  <description>Datapath ALU=0. This signal asserts high when the output of the ALU in the Datapath unit equals 0 and one of the following ALU commands is executing: TDECA, TSUBA, TSUBB, TADDABSA, TADDABSB. It will remain high for each cycle this condition is true.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>GBL1_OUT</name>
              <description>These bits are used to control what internal signals are mapped to the primary output signal dfb_globalo1.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DFB_RUN</name>
                  <description>DFB RUN Bit. This is the same bit as the RUN bit in the DFB0_CR register.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM0</name>
                  <description>Semaphore Bit 0. This is the same signal described in the DFB0_SEMA CSR.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SEM1</name>
                  <description>Semaphore Bit 1. This is the same signal described in the DFB0_SEMA CSR.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DFB_INTR</name>
                  <description>DFB Interrupt. This is the same signal as the primary dfb_intr output signal.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_Interrupt_Control_Register</name>
          <description>DFB Interrupt Control Register</description>
          <addressOffset>0x4000C798</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>SEMA2_EN</name>
              <description>If this bit is set high, an interrupt is generated each time a 1 is written into the semaphore register bit 2.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_2_IRQ_DIS</name>
                  <description>Semaphore register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_2_IRQ_EN</name>
                  <description>Interrupt is generated each time a 1 is written to the semaphore register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEMA1_EN</name>
              <description>If this bit is set high, an interrupt is generated each time a 1 is written into the semaphore register bit 1.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_1_IRQ_DIS</name>
                  <description>Semaphore register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_1_IRQ_EN</name>
                  <description>Interrupt is generated each time a 1 is written to the semaphore register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEMA0_EN</name>
              <description>If this bit is set high, an interrupt is generated each time a 1 is written into the semaphore register bit 0.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_0_IRQ_DIS</name>
                  <description>Semaphore register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_SEMAPHORE_0_IRQ_EN</name>
                  <description>Interrupt is generated each time a 1 is written to the semaphore register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOLDB_EN</name>
              <description>If this bit is set high, an interrupt is generated each time new valid data is written into the output Holding register B.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_B_IRQ_DIS</name>
                  <description>Holding register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_B_IRQ_EN</name>
                  <description>Interrupt is generated each time new valid data is written inot the output Holding B register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOLDA_EN</name>
              <description>If this bit is set high, an interrupt is generated each time new valid data is written into the output Holding register A.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_A_IRQ_DIS</name>
                  <description>Holding register interrupt masked.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_HOLDING_A_IRQ_EN</name>
                  <description>Interrupt is generated each time new valid data is written inot the output Holding A register.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DMA_Control_Register</name>
          <description>DFB DMAREQ Control Register</description>
          <addressOffset>0x4000C79C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>DMAREQ2</name>
              <description>The value in these two bits selects which event drives dma_req2.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMAREQ2_DISABLED</name>
                  <description>Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ2_HOLDING_REG_B</name>
                  <description>New data in Holding Register B.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ2_SEMAPHORE_0</name>
                  <description>Semaphore 0.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ2_SEMAPHORE_1</name>
                  <description>Semaphore 1.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAREQ1</name>
              <description>The value in these two bits selects which event drives dma_req1.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DMAREQ1_DISABLED</name>
                  <description>Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ1_HOLDING_REG_A</name>
                  <description>New data in Holding Register A.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ1_SEMAPHORE_0</name>
                  <description>Semaphore 0.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DMAREQ1_SEMAPHORE_1</name>
                  <description>Semaphore 1.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEA_Register</name>
          <description>DFB_STAGEA (Input Low Byte) Register</description>
          <addressOffset>0x4000C7A0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGA_LOW</name>
              <description>This is the low byte of the Streaming input Staging Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEAM_Register</name>
          <description>DFB_STAGEAM (Input Middle Byte) Register</description>
          <addressOffset>0x4000C7A1</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGA_MID</name>
              <description>This is the middle byte of the Streaming input Staging Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEAH_Register</name>
          <description>DFB_STAGEAH (Input High Byte) Register</description>
          <addressOffset>0x4000C7A2</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGA_HIGH</name>
              <description>This is the high byte of the Streaming input Staging Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEB_Register</name>
          <description>DFB_STAGEB (Input Low Byte) Register</description>
          <addressOffset>0x4000C7A4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGB_LOW</name>
              <description>This is the low byte of the Streaming input Staging Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEBM_Register</name>
          <description>DFB_STAGEBM (Input Middle Byte) Register</description>
          <addressOffset>0x4000C7A5</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGB_MID</name>
              <description>This is the middle byte of the Streaming input Staging Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_STAGEBH_Register</name>
          <description>DFB_STAGEBH (Input High Byte) Register</description>
          <addressOffset>0x4000C7A6</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>STGB_HIGH</name>
              <description>This is the high byte of the Streaming input Staging Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDA_Register</name>
          <description>DFB_HOLDA (Output Low Byte) Register</description>
          <addressOffset>0x4000C7A8</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDA_LOW</name>
              <description>This is the low byte of the output Holding Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDAM_Register</name>
          <description>DFB_HOLDAM (Output Middle Byte) Register</description>
          <addressOffset>0x4000C7A9</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDA_MID</name>
              <description>This is the middle byte of the output Holding Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDAH_Register</name>
          <description>DFB_HOLDAH (Output High Byte) Register</description>
          <addressOffset>0x4000C7AA</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDA_HIGH</name>
              <description>This is the high byte of the output Holding Register - Port A.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDB_Register</name>
          <description>DFB_HOLDB (Output Low Byte) Register</description>
          <addressOffset>0x4000C7AC</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDB_LOW</name>
              <description>This is the low byte of the output Holding Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDBM_Register</name>
          <description>DFB_HOLDBM (Output Middle Byte) Register</description>
          <addressOffset>0x4000C7AD</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDB_MID</name>
              <description>This is the middle byte of the output Holding Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_HOLDBH_Register</name>
          <description>DFB_HOLDBH (Output High Byte) Register</description>
          <addressOffset>0x4000C7AE</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>HOLDB_HIGH</name>
              <description>This is the high byte of the output Holding Register - Port B.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_COHER_Register</name>
          <description>DFB Coherency Register</description>
          <addressOffset>0x4000C7B0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>holdb_key</name>
              <description>Sets the Key Coherency Byte of the Holding B register</description>
              <lsb>6</lsb>
              <msb>7</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDB_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>holda_key</name>
              <description>Sets the Key Coherency Byte of the Holding A register</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDA_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stgb_key</name>
              <description>Sets the Key Coherency Byte of the Staging B register.</description>
              <lsb>2</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGB_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGB_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGB_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stga_key</name>
              <description>Sets the Key Coherency Byte of the Staging A register.</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGA_KEY_LOW</name>
                  <description>Key Byte is low byte.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGA_KEY_MID</name>
                  <description>Key Byte is middle byte.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGA_KEY_HIGH</name>
                  <description>Key Byte is high byte.</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>Filter_DFB_DALIGN_Register</name>
          <description>DFB Data Align Register</description>
          <addressOffset>0x4000C7B4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>holdb_dalign</name>
              <description>Shifts the read right by a byte.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDB_DALIGN_LOW</name>
                  <description>Reads normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDB_DALIGN_HIGH</name>
                  <description>Reads shifted right by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>holda_dalign</name>
              <description>Shifts the read right by a byte.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>HOLDA_DALIGN_LOW</name>
                  <description>Reads normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HOLDA_DALIGN_HIGH</name>
                  <description>Reads shifted right by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stgb_dalign</name>
              <description>Shifts the write left by a byte.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGB_DALIGN_LOW</name>
                  <description>Writes normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGB_DALIGN_HIGH</name>
                  <description>Writes shifted left by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stga_dalign</name>
              <description>Shifts the write left by a byte.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STGA_DALIGN_LOW</name>
                  <description>Writes normally.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STGA_DALIGN_HIGH</name>
                  <description>Writes shifted left by 8-bits.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>AnalogeIngang_R</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PM_ACT_CFG4</name>
          <description>Active Power Mode Configuration Register 4</description>
          <addressOffset>0x400043A4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>EN_OPAMP</name>
              <description>Enables subsystems during active power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Blk_0</name>
                  <description>Enables analog linear output buffer for Opamp block 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_1</name>
                  <description>Enables analog linear output buffer for Opamp block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_2</name>
                  <description>Enables analog linear output buffer for Opamp block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_3</name>
                  <description>Enables analog linear output buffer for Opamp block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PM_STBY_CFG4</name>
          <description>Standby Power Mode Configuration Register 4</description>
          <addressOffset>0x400043B4</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>EN_OPAMP</name>
              <description>Enables subsystems during standby power mode</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Blk_0</name>
                  <description>Enables analog linear output buffer for Opamp block 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_1</name>
                  <description>Enables analog linear output buffer for Opamp block 1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_2</name>
                  <description>Enables analog linear output buffer for Opamp block 2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Blk_3</name>
                  <description>Enables analog linear output buffer for Opamp block 3</description>
                  <value>8</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__TR0</name>
          <description>Analog Output Buffer Trim Register 0</description>
          <addressOffset>0x40004622</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>offset_trim</name>
              <description>Offset Trim: 420uV typical step size; +/- 6.8mV offset trimmable range</description>
              <lsb>0</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__TR1</name>
          <description>Analog Output Buffer Trim Register 1</description>
          <addressOffset>0x40004623</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>RSVD</name>
              <description>RSVD</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__CR</name>
          <description>Analog Output Buffer Configuration Register</description>
          <addressOffset>0x4000585A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>pwr_mode</name>
              <description>Power Mode</description>
              <lsb>0</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Default_Fast</name>
                  <description>Default Power mode Fast</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Slow</name>
                  <description>Power Mode Slow</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Medium</name>
                  <description>Power Mode Medium</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Fast</name>
                  <description>Power Mode Fast</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__MX</name>
          <description>Analog Buffer Input Selection Register</description>
          <addressOffset>0x40005B42</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>MX_VP_ENUM</name>
              <description>MUX select VP (Positive terminal input)</description>
              <lsb>0</lsb>
              <msb>3</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_DEFAULT</name>
                  <description>Default - Not Connected (NC)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG4</name>
                  <description>MUX Selection AGL(4)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG5</name>
                  <description>MUX Selection AGL(5)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG6</name>
                  <description>MUX Selection AGL(6)</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_AG7</name>
                  <description>MUX Selection AGL(7)</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS0</name>
                  <description>MUX Selection ABUSL(0)</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS1</name>
                  <description>MUX Selection ABUSL(1)</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS2</name>
                  <description>MUX Selection ABUSL(2)</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_ABUS3</name>
                  <description>MUX Selection ABUSL(3)</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_VREF</name>
                  <description>MUX Selection: OPAMP Voltage Reference</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xA</name>
                  <description>Reserved (NC)</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xB</name>
                  <description>Reserved (NC)</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xC</name>
                  <description>Reserved (NC)</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xD</name>
                  <description>Reserved (NC)</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xE</name>
                  <description>Reserved (NC)</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VP_H_0xF</name>
                  <description>Reserved (NC)</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MX_VN_ENUM</name>
              <description>MUX select VN (Negative terminal input)</description>
              <lsb>4</lsb>
              <msb>5</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_DEFAULT</name>
                  <description>Default - Not Connected (NC)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_AG4</name>
                  <description>MUX Selection AGL(4)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_AG6</name>
                  <description>MUX Selection AGL(6)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OPAMP0_MX_VN_0x3</name>
                  <description>Reserved (NC)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OPAMP__SW</name>
          <description>Analog Buffer Routing Switch Register</description>
          <addressOffset>0x40005B43</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>swfol</name>
              <description>Switch Enable Follow</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>swinn</name>
              <description>Switch Enable Negative Input</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>swinp</name>
              <description>Switch Enable Positive Input</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2S_Codec_audio</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TX_STATUS_0_REG</name>
          <description>No description available</description>
          <addressOffset>0x40006566</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>INT</name>
              <description>Interrupt bit</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>CH1_F1</name>
              <description>Stereo channel 1 FIFO 1 state</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1_F0</name>
              <description>Stereo channel 1 FIFO 0 state</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1_UNDFL</name>
              <description>Stereo channel 1 FIFO underflow</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_UNDERFLOW</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNDERFLOW</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_F1</name>
              <description>Stereo channel 0 FIFO 1 state</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_F0</name>
              <description>Stereo channel 0 FIFO 0 state</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_UNDFL</name>
              <description>Stereo channel 0 FIFO underflow</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_UNDERFLOW</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNDERFLOW</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RX_STATUS_0_REG</name>
          <description>No description available</description>
          <addressOffset>0x40006567</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>INT</name>
              <description>Interrupt bit</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>CH1_F1</name>
              <description>Stereo channel 1 FIFO 1 state</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1_F0</name>
              <description>Stereo channel 1 FIFO 0 state</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH1_OVRFL</name>
              <description>Stereo channel 1 FIFO overflow</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OVERFLOW</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_F1</name>
              <description>Stereo channel 0 FIFO 1 state</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_F0</name>
              <description>Stereo channel 0 FIFO 0 state</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CH0_OVRFL</name>
              <description>Stereo channel 0 FIFO overflow</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OVERFLOW</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERFLOW</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CONTROL_REG</name>
          <description>No description available</description>
          <addressOffset>0x40006576</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>RESOLUTION</name>
              <description>Specifies data bits value. Applicable only if dynamic bit resolution is selected.</description>
              <lsb>3</lsb>
              <msb>4</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Cy8_BIT</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cy16_BIT</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cy24_BIT</name>
                  <description>No description available</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Cy32_BIT</name>
                  <description>No description available</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENBL</name>
              <description>Starts the generation of the WS and SCK outputs.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RX_ENBL</name>
              <description>Enables Rx direction. Applicable only if Rx direction presents for the component.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TX_ENBL</name>
              <description>Enables Tx direction. Applicable only if Tx direction presents for the component.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>No description available</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>No description available</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LEDs</name>
      <description>No description available</description>
      <baseAddress>0x40006473</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>LEDs_CONTROL_REG</name>
          <description>No description available</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2S_EN</name>
      <description>No description available</description>
      <baseAddress>0x40006476</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2S_EN_CONTROL_REG</name>
          <description>No description available</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>VOL</name>
      <description>SAR ADC</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SAR_TR0</name>
          <description>SAR trim register</description>
          <addressOffset>0x40004616</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR0</name>
          <description>SAR status and control register 0</description>
          <addressOffset>0x40005908</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR1</name>
          <description>SAR status and control register 1</description>
          <addressOffset>0x40005909</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR2</name>
          <description>SAR status and control register 2</description>
          <addressOffset>0x4000590A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR3</name>
          <description>SAR status and control register 3</description>
          <addressOffset>0x4000590B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR4</name>
          <description>SAR status and control register 4</description>
          <addressOffset>0x4000590C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR5</name>
          <description>SAR status and control register 5</description>
          <addressOffset>0x4000590D</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR6</name>
          <description>SAR status and control register 6</description>
          <addressOffset>0x4000590E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW0</name>
          <description>SAR Analog Routing Register 0</description>
          <addressOffset>0x40005B28</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW2</name>
          <description>SAR Analog Routing Register 2</description>
          <addressOffset>0x40005B2A</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW3</name>
          <description>SAR Analog Routing Register 3</description>
          <addressOffset>0x40005B2B</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW4</name>
          <description>SAR Analog Routing Register 4</description>
          <addressOffset>0x40005B2C</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW6</name>
          <description>SAR Analog Routing Register 6</description>
          <addressOffset>0x40005B2E</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CLK</name>
          <description>SAR Clock Selection Register</description>
          <addressOffset>0x40005B2F</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_WRK</name>
          <description>SAR working register</description>
          <addressOffset>0x40005BA2</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CLIP</name>
      <description>No description available</description>
      <baseAddress>0x40006578</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CLIP_CONTROL_REG</name>
          <description>No description available</description>
          <addressOffset>0x0</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>LINE</name>
      <description>SAR ADC</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SAR_TR0</name>
          <description>SAR trim register</description>
          <addressOffset>0x40004614</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR0</name>
          <description>SAR status and control register 0</description>
          <addressOffset>0x40005900</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR1</name>
          <description>SAR status and control register 1</description>
          <addressOffset>0x40005901</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR2</name>
          <description>SAR status and control register 2</description>
          <addressOffset>0x40005902</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR3</name>
          <description>SAR status and control register 3</description>
          <addressOffset>0x40005903</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR4</name>
          <description>SAR status and control register 4</description>
          <addressOffset>0x40005904</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR5</name>
          <description>SAR status and control register 5</description>
          <addressOffset>0x40005905</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CSR6</name>
          <description>SAR status and control register 6</description>
          <addressOffset>0x40005906</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW0</name>
          <description>SAR Analog Routing Register 0</description>
          <addressOffset>0x40005B20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW2</name>
          <description>SAR Analog Routing Register 2</description>
          <addressOffset>0x40005B22</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW3</name>
          <description>SAR Analog Routing Register 3</description>
          <addressOffset>0x40005B23</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW4</name>
          <description>SAR Analog Routing Register 4</description>
          <addressOffset>0x40005B24</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_SW6</name>
          <description>SAR Analog Routing Register 6</description>
          <addressOffset>0x40005B26</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_CLK</name>
          <description>SAR Clock Selection Register</description>
          <addressOffset>0x40005B27</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
        <register>
          <name>SAR_WRK</name>
          <description>SAR working register</description>
          <addressOffset>0x40005BA0</addressOffset>
          <size>16</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C_Codec_control</name>
      <description>No description available</description>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x0</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2C_Codec_control_DATA</name>
          <description>I2C Data Register</description>
          <addressOffset>0x40006403</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>data</name>
              <description>Read received data or write data to transmit.</description>
              <lsb>0</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_Codec_control_CSR</name>
          <description>I2C Status Register</description>
          <addressOffset>0x40006464</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>lost_arb</name>
              <description>If set, indicates arbitration was lost (multi-master and multi-master-slave modes).</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>stop_status</name>
              <description>If set, indicates a Stop condition was detected on the bus.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>bus_busy</name>
              <description>If set, indicates the bus is busy. Data is currently being transmitted or received.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>address</name>
              <description>Address detection. If set, indicates that an address byte was sent.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>master_mode</name>
              <description>Indicates that a valid Start condition was generated and a hardware device is operating as bus master.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>lrb</name>
              <description>Last Received Bit. Indicates the state of the last received bit, which is the ACK/NAK received for the last byte transmitted. Cleared = ACK and set = NAK.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-only</access>
            </field>
            <field>
              <name>byte_complete</name>
              <description>Transmit or receive status since the last read of this register. In Transmit mode this bit indicates that eight bits of data plus ACK/NAK have been transmitted since the last read. In Receive mode this bit indicates that eight bits of data have been received since the last read of this register.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_Codec_control_CFG</name>
          <description>I2C Configuration Register</description>
          <addressOffset>0x40006472</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>start_gen</name>
              <description>Set to 1 to generate a Start condition on the bus. This bit must be cleared by firmware before initiating the next transaction.</description>
              <lsb>7</lsb>
              <msb>7</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_gen</name>
              <description>Set to 1 to generate a Stop condition on the bus. This bit must be cleared by firmware before initiating the next transaction.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>restart_gen</name>
              <description>Set to 1 to generate a Restart condition on the bus. This bit must be cleared by firmware after a Restart condition is generated.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>nack</name>
              <description>Set to 1 to NAK the next read byte. Clear to ACK next read byte. This bit must be cleared by firmware between bytes.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>transmit</name>
              <description>Set to 1 to set the current mode to transmit or clear to 0 to receive a byte of data. This bit must be cleared by firmware before starting the next transmit or receive transaction.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>master_en</name>
              <description>Set to 1 to enable the master functionality.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C_Codec_control_INT_MASK</name>
          <description>I2C Interrupt Enable Mask</description>
          <addressOffset>0x40006484</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0</resetMask>
          <fields>
            <field>
              <name>lost_arb</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>6</lsb>
              <msb>6</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>stop_status</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>5</lsb>
              <msb>5</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>bus_busy</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>4</lsb>
              <msb>4</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>address</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>3</lsb>
              <msb>3</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>master_mode</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>2</lsb>
              <msb>2</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>lrb</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>1</lsb>
              <msb>1</msb>
              <access>read-write</access>
            </field>
            <field>
              <name>byte_complete</name>
              <description>Enables interrupt from the corresponding bit in status register.</description>
              <lsb>0</lsb>
              <msb>0</msb>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>