static int F_1 ( struct V_1 * V_2 ,\r\nT_1 V_3 , const T_1 * V_4 , int V_5 )\r\n{\r\n#define F_2 32\r\n#define F_3 (MAX_WR_LEN + 1)\r\nint V_6 ;\r\nT_1 V_7 [ F_3 ] ;\r\nstruct V_8 V_9 [ 1 ] = {\r\n{\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = 0 ,\r\n. V_5 = 1 + V_5 ,\r\n. V_7 = V_7 ,\r\n}\r\n} ;\r\nif ( F_4 ( V_5 > F_2 ) )\r\nreturn - V_14 ;\r\nV_7 [ 0 ] = V_3 ;\r\nmemcpy ( & V_7 [ 1 ] , V_4 , V_5 ) ;\r\nF_5 ( & V_2 -> V_15 ) ;\r\nV_6 = F_6 ( V_2 -> V_16 , V_9 , 1 ) ;\r\nF_7 ( & V_2 -> V_15 ) ;\r\nif ( V_6 == 1 ) {\r\nV_6 = 0 ;\r\n} else {\r\nF_8 ( & V_2 -> V_16 -> V_17 ,\r\nL_1 ,\r\nV_18 , V_6 , V_3 , V_5 ) ;\r\nV_6 = - V_19 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 * V_4 , int V_5 )\r\n{\r\n#define F_10 3\r\n#define F_11 (MAX_RD_LEN)\r\nint V_6 ;\r\nT_1 V_7 [ F_11 ] ;\r\nstruct V_8 V_9 [ 2 ] = {\r\n{\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = 0 ,\r\n. V_5 = 1 ,\r\n. V_7 = & V_3 ,\r\n} , {\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = V_20 ,\r\n. V_5 = V_5 ,\r\n. V_7 = V_7 ,\r\n}\r\n} ;\r\nif ( F_4 ( V_5 > F_10 ) )\r\nreturn - V_14 ;\r\nF_5 ( & V_2 -> V_15 ) ;\r\nV_6 = F_6 ( V_2 -> V_16 , V_9 , 2 ) ;\r\nF_7 ( & V_2 -> V_15 ) ;\r\nif ( V_6 == 2 ) {\r\nmemcpy ( V_4 , V_7 , V_5 ) ;\r\nV_6 = 0 ;\r\n} else {\r\nF_8 ( & V_2 -> V_16 -> V_17 ,\r\nL_2 ,\r\nV_18 , V_6 , V_3 , V_5 ) ;\r\nV_6 = - V_19 ;\r\n}\r\nreturn V_6 ;\r\n}\r\nstatic int F_12 ( struct V_1 * V_2 , T_1 V_3 , T_1 V_4 )\r\n{\r\nreturn F_1 ( V_2 , V_3 , & V_4 , 1 ) ;\r\n}\r\nstatic int F_13 ( struct V_1 * V_2 , T_1 V_3 , T_1 * V_4 )\r\n{\r\nreturn F_9 ( V_2 , V_3 , V_4 , 1 ) ;\r\n}\r\nstatic int F_14 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 V_4 , T_1 V_21 )\r\n{\r\nint V_6 ;\r\nT_1 V_22 ;\r\nif ( V_21 != 0xff ) {\r\nV_6 = F_9 ( V_2 , V_3 , & V_22 , 1 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_4 &= V_21 ;\r\nV_22 &= ~ V_21 ;\r\nV_4 |= V_22 ;\r\n}\r\nreturn F_1 ( V_2 , V_3 , & V_4 , 1 ) ;\r\n}\r\nstatic int F_15 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 * V_4 , T_1 V_21 )\r\n{\r\nint V_6 , V_23 ;\r\nT_1 V_22 ;\r\nV_6 = F_9 ( V_2 , V_3 , & V_22 , 1 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_22 &= V_21 ;\r\nfor ( V_23 = 0 ; V_23 < 8 ; V_23 ++ ) {\r\nif ( ( V_21 >> V_23 ) & 0x01 )\r\nbreak;\r\n}\r\n* V_4 = V_22 >> V_23 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 ,\r\nconst struct V_24 * V_25 , int V_26 )\r\n{\r\nint V_6 , V_23 , V_27 ;\r\nT_1 V_7 [ 83 ] ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_3 , V_28 , V_26 ) ;\r\nif ( V_26 > 83 ) {\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nfor ( V_23 = 0 , V_27 = 0 ; V_23 < V_26 ; V_23 ++ , V_27 ++ ) {\r\nV_7 [ V_27 ] = V_25 [ V_23 ] . V_4 ;\r\nif ( V_23 == V_26 - 1 || V_25 [ V_23 ] . V_3 != V_25 [ V_23 + 1 ] . V_3 - 1 ||\r\n! ( ( V_27 + 1 ) % ( V_2 -> V_11 -> V_30 - 1 ) ) ) {\r\nV_6 = F_1 ( V_2 , V_25 [ V_23 ] . V_3 - V_27 , V_7 , V_27 + 1 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_27 = - 1 ;\r\n}\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_18 ( struct V_31 * V_32 , T_2 * V_33 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 ;\r\nT_1 V_22 ;\r\n* V_33 = 0 ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_6 = F_15 ( V_2 , 0xd1 , & V_22 , 0x07 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_22 == 0x07 )\r\n* V_33 = V_42 | V_43 |\r\nV_44 | V_45 |\r\nV_46 ;\r\nbreak;\r\ncase V_47 :\r\nV_6 = F_15 ( V_2 , 0x0d , & V_22 , 0x8f ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_22 == 0x8f )\r\n* V_33 = V_42 | V_43 |\r\nV_44 | V_45 |\r\nV_46 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_2 -> V_48 = * V_33 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_6 ,\r\nV_28 , V_22 , * V_33 ) ;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_19 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 , V_5 ;\r\nconst struct V_24 * V_49 ;\r\nT_1 V_22 , V_50 , V_51 ;\r\nT_1 V_7 [ 2 ] ;\r\nT_3 V_52 , V_53 ;\r\nT_4 V_54 , V_55 , V_56 ;\r\nT_5 V_57 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 ,\r\nL_7 ,\r\nV_28 , V_36 -> V_40 ,\r\nV_36 -> V_58 , V_36 -> V_59 , V_36 -> V_60 ,\r\nV_36 -> V_61 , V_36 -> V_62 , V_36 -> V_63 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nif ( V_32 -> V_64 . V_65 . V_66 ) {\r\nV_6 = V_32 -> V_64 . V_65 . V_66 ( V_32 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nif ( V_32 -> V_64 . V_65 . V_67 ) {\r\nV_6 = V_32 -> V_64 . V_65 . V_67 ( V_32 , & V_54 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n} else {\r\nV_54 = V_36 -> V_59 ;\r\n}\r\nV_6 = F_12 ( V_2 , 0x07 , 0x80 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x07 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_5 = F_20 ( V_68 ) ;\r\nV_49 = V_68 ;\r\nV_55 = 96000 ;\r\nbreak;\r\ncase V_47 :\r\nV_5 = F_20 ( V_69 ) ;\r\nV_49 = V_69 ;\r\nswitch ( V_2 -> V_11 -> V_70 ) {\r\ncase V_71 :\r\ncase V_72 :\r\nif ( V_36 -> V_60 < 18000000 )\r\nV_55 = 96000 ;\r\nelse\r\nV_55 = 144000 ;\r\nbreak;\r\ncase V_73 :\r\ncase V_74 :\r\ncase V_75 :\r\ncase V_76 :\r\ncase V_77 :\r\nif ( V_36 -> V_60 < 18000000 )\r\nV_55 = 96000 ;\r\nelse if ( V_36 -> V_60 < 28000000 )\r\nV_55 = 144000 ;\r\nelse\r\nV_55 = 192000 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_8 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nif ( V_36 -> V_40 != V_2 -> V_40 ) {\r\nV_6 = F_16 ( V_2 , V_49 , V_5 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nV_50 = 0 ;\r\nswitch ( V_2 -> V_11 -> V_70 ) {\r\ncase V_71 :\r\nV_50 = 0x00 ;\r\nV_56 = 0 ;\r\nV_22 = 0x46 ;\r\nbreak;\r\ncase V_72 :\r\nV_50 = 0x20 ;\r\nV_56 = 0 ;\r\nV_22 = 0x46 ;\r\nbreak;\r\ncase V_73 :\r\nV_56 = 24000 ;\r\nV_22 = 0x42 ;\r\nbreak;\r\ncase V_74 :\r\nV_56 = 12000 ;\r\nV_22 = 0x42 ;\r\nbreak;\r\ncase V_75 :\r\nV_56 = 16000 ;\r\nV_22 = 0x42 ;\r\nbreak;\r\ncase V_76 :\r\nV_56 = 19200 ;\r\nV_22 = 0x42 ;\r\nbreak;\r\ncase V_77 :\r\nV_56 = 6000 ;\r\nV_22 = 0x43 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_8 , V_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_6 = F_12 ( V_2 , 0xfd , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( V_2 -> V_11 -> V_70 ) {\r\ncase V_71 :\r\ncase V_72 :\r\nV_6 = F_14 ( V_2 , 0x29 , V_50 , 0x20 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nif ( V_56 ) {\r\nV_53 = F_21 ( V_55 , V_56 ) ;\r\nV_50 = V_53 / 2 ;\r\nV_51 = F_21 ( V_53 , 2 ) ;\r\n} else {\r\nV_53 = 0 ;\r\nV_50 = 0 ;\r\nV_51 = 0 ;\r\n}\r\nF_17 ( & V_2 -> V_16 -> V_17 ,\r\nL_9 ,\r\nV_28 , V_55 , V_56 , V_53 ) ;\r\nV_50 -- ;\r\nV_51 -- ;\r\nV_50 &= 0x3f ;\r\nV_51 &= 0x3f ;\r\nV_6 = F_13 ( V_2 , 0xfe , & V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_22 = ( ( V_22 & 0xf0 ) << 0 ) | V_50 >> 2 ;\r\nV_6 = F_12 ( V_2 , 0xfe , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_22 = ( ( V_50 & 0x03 ) << 6 ) | V_51 >> 0 ;\r\nV_6 = F_12 ( V_2 , 0xea , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( V_55 ) {\r\ncase 96000 :\r\nV_50 = 0x02 ;\r\nV_51 = 0x01 ;\r\nbreak;\r\ncase 144000 :\r\nV_50 = 0x00 ;\r\nV_51 = 0x01 ;\r\nbreak;\r\ncase 192000 :\r\nV_50 = 0x03 ;\r\nV_51 = 0x00 ;\r\nbreak;\r\n}\r\nV_6 = F_14 ( V_2 , 0x22 , V_50 << 6 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x24 , V_51 << 6 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_36 -> V_60 <= 3000000 )\r\nV_22 = 0x20 ;\r\nelse if ( V_36 -> V_60 <= 10000000 )\r\nV_22 = 0x10 ;\r\nelse\r\nV_22 = 0x06 ;\r\nV_6 = F_12 ( V_2 , 0xc3 , 0x08 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xc8 , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xc4 , 0x08 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xc7 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_52 = F_22 ( ( V_36 -> V_60 / 1000 ) << 15 , V_78 / 2 ) ;\r\nV_7 [ 0 ] = ( V_52 >> 0 ) & 0xff ;\r\nV_7 [ 1 ] = ( V_52 >> 8 ) & 0xff ;\r\nV_6 = F_1 ( V_2 , 0x61 , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x4d , V_2 -> V_11 -> V_79 << 1 , 0x02 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x30 , V_2 -> V_11 -> V_80 << 4 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x33 , V_2 -> V_11 -> V_81 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_10 , V_28 ,\r\n( V_54 - V_36 -> V_59 ) ) ;\r\nV_57 = 0x10000 * ( V_54 - V_36 -> V_59 ) ;\r\nV_57 = F_22 ( V_57 , V_78 ) ;\r\nif ( V_57 < 0 )\r\nV_57 += 0x10000 ;\r\nV_7 [ 0 ] = ( V_57 >> 0 ) & 0xff ;\r\nV_7 [ 1 ] = ( V_57 >> 8 ) & 0xff ;\r\nV_6 = F_1 ( V_2 , 0x5e , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x00 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_2 -> V_40 = V_36 -> V_40 ;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_23 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 , V_5 , V_82 ;\r\nconst struct V_83 * V_84 = NULL ;\r\nT_1 * V_85 = V_86 ;\r\nT_1 V_22 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\nV_2 -> V_38 = false ;\r\nV_6 = F_14 ( V_2 , 0x08 , 0x01 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x04 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x23 , 0x00 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x07 , 0x60 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0x07 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0xb9 , & V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_12 , V_28 , V_22 ) ;\r\nif ( V_22 )\r\ngoto V_87;\r\nF_24 ( & V_2 -> V_16 -> V_17 , L_13 ,\r\nV_18 , V_88 . V_89 . V_90 ) ;\r\nV_6 = F_25 ( & V_84 , V_85 , V_2 -> V_16 -> V_17 . V_91 ) ;\r\nif ( V_6 ) {\r\nF_26 ( & V_2 -> V_16 -> V_17 , L_14 ,\r\nV_18 , V_85 ) ;\r\ngoto V_29;\r\n}\r\nF_24 ( & V_2 -> V_16 -> V_17 , L_15 ,\r\nV_18 , V_85 ) ;\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nfor ( V_82 = V_84 -> V_92 ; V_82 > 0 ;\r\nV_82 -= ( V_2 -> V_11 -> V_30 - 1 ) ) {\r\nV_5 = V_82 ;\r\nif ( V_5 > ( V_2 -> V_11 -> V_30 - 1 ) )\r\nV_5 = ( V_2 -> V_11 -> V_30 - 1 ) ;\r\nV_6 = F_1 ( V_2 , 0xb0 ,\r\n& V_84 -> V_93 [ V_84 -> V_92 - V_82 ] , V_5 ) ;\r\nif ( V_6 ) {\r\nF_26 ( & V_2 -> V_16 -> V_17 ,\r\nL_16 ,\r\nV_18 , V_6 ) ;\r\ngoto V_29;\r\n}\r\n}\r\nV_6 = F_12 ( V_2 , 0xb2 , 0x00 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_27 ( V_84 ) ;\r\nV_84 = NULL ;\r\nV_6 = F_13 ( V_2 , 0xb9 , & V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( ! V_22 ) {\r\nF_24 ( & V_2 -> V_16 -> V_17 , L_17 ,\r\nV_18 ) ;\r\nV_6 = - V_94 ;\r\ngoto V_29;\r\n}\r\nF_24 ( & V_2 -> V_16 -> V_17 , L_18 ,\r\nV_18 , V_88 . V_89 . V_90 ) ;\r\nF_24 ( & V_2 -> V_16 -> V_17 , L_19 ,\r\nV_18 , ( V_22 >> 4 ) & 0xf , ( V_22 >> 0 & 0xf ) ) ;\r\nV_87:\r\nV_2 -> V_38 = true ;\r\nreturn 0 ;\r\nV_29:\r\nif ( V_84 )\r\nF_27 ( V_84 ) ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_28 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\nV_2 -> V_40 = V_95 ;\r\nV_6 = F_14 ( V_2 , 0x27 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x08 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x04 , 0x01 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x23 , 0x10 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_29 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 ;\r\nT_1 V_7 [ 3 ] ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\nif ( ! V_2 -> V_38 || ! ( V_2 -> V_48 & V_46 ) ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_6 = F_13 ( V_2 , 0xe0 , & V_7 [ 0 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0xe6 , & V_7 [ 1 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( ( V_7 [ 0 ] >> 2 ) & 0x01 ) {\r\ncase 0 :\r\nV_36 -> V_61 = V_96 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_61 = V_97 ;\r\nbreak;\r\n}\r\nswitch ( ( V_7 [ 1 ] >> 5 ) & 0x07 ) {\r\ncase 0 :\r\nV_36 -> V_98 = V_99 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_98 = V_100 ;\r\nbreak;\r\ncase 2 :\r\nV_36 -> V_98 = V_101 ;\r\nbreak;\r\ncase 3 :\r\nV_36 -> V_98 = V_102 ;\r\nbreak;\r\ncase 4 :\r\nV_36 -> V_98 = V_103 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_20 ,\r\nV_28 ) ;\r\n}\r\nV_36 -> V_58 = V_104 ;\r\nbreak;\r\ncase V_47 :\r\nV_6 = F_13 ( V_2 , 0x7e , & V_7 [ 0 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0x89 , & V_7 [ 1 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_13 ( V_2 , 0xf2 , & V_7 [ 2 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( ( V_7 [ 0 ] >> 0 ) & 0x0f ) {\r\ncase 2 :\r\nV_36 -> V_98 = V_105 ;\r\nbreak;\r\ncase 3 :\r\nV_36 -> V_98 = V_103 ;\r\nbreak;\r\ncase 4 :\r\nV_36 -> V_98 = V_106 ;\r\nbreak;\r\ncase 5 :\r\nV_36 -> V_98 = V_102 ;\r\nbreak;\r\ncase 6 :\r\nV_36 -> V_98 = V_101 ;\r\nbreak;\r\ncase 7 :\r\nV_36 -> V_98 = V_107 ;\r\nbreak;\r\ncase 8 :\r\nV_36 -> V_98 = V_100 ;\r\nbreak;\r\ncase 9 :\r\nV_36 -> V_98 = V_108 ;\r\nbreak;\r\ncase 10 :\r\nV_36 -> V_98 = V_109 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_20 ,\r\nV_28 ) ;\r\n}\r\nswitch ( ( V_7 [ 0 ] >> 5 ) & 0x01 ) {\r\ncase 0 :\r\nV_36 -> V_62 = V_110 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_62 = V_111 ;\r\nbreak;\r\n}\r\nswitch ( ( V_7 [ 0 ] >> 6 ) & 0x07 ) {\r\ncase 0 :\r\nV_36 -> V_58 = V_104 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_58 = V_112 ;\r\nbreak;\r\ncase 2 :\r\nV_36 -> V_58 = V_113 ;\r\nbreak;\r\ncase 3 :\r\nV_36 -> V_58 = V_114 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_21 ,\r\nV_28 ) ;\r\n}\r\nswitch ( ( V_7 [ 1 ] >> 7 ) & 0x01 ) {\r\ncase 0 :\r\nV_36 -> V_61 = V_96 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_61 = V_97 ;\r\nbreak;\r\n}\r\nswitch ( ( V_7 [ 2 ] >> 0 ) & 0x03 ) {\r\ncase 0 :\r\nV_36 -> V_63 = V_115 ;\r\nbreak;\r\ncase 1 :\r\nV_36 -> V_63 = V_116 ;\r\nbreak;\r\ncase 2 :\r\nV_36 -> V_63 = V_117 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_22 ,\r\nV_28 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_6 = F_9 ( V_2 , 0x6d , V_7 , 2 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_36 -> V_60 = 1ull * ( ( V_7 [ 1 ] << 8 ) | ( V_7 [ 0 ] << 0 ) ) *\r\nV_78 * 1000 / 0x10000 ;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_30 ( struct V_31 * V_32 , T_3 * V_118 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nstruct V_35 * V_36 = & V_32 -> V_37 ;\r\nint V_6 , V_23 , V_119 ;\r\nT_1 V_7 [ 3 ] ;\r\nT_3 V_120 , signal ;\r\nT_4 V_121 , V_122 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_11 , V_28 ) ;\r\n#define F_31 3\r\nswitch ( V_36 -> V_40 ) {\r\ncase V_41 :\r\nV_119 = 0 ;\r\nfor ( V_23 = 0 ; V_23 < F_31 ; V_23 ++ ) {\r\nV_6 = F_13 ( V_2 , 0xff , & V_7 [ 0 ] ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_119 += V_7 [ 0 ] ;\r\n}\r\nV_119 = F_22 ( V_119 , 8 * F_31 ) ;\r\nif ( V_119 )\r\n* V_118 = 100ul * F_32 ( V_119 ) / F_32 ( 10 ) ;\r\nelse\r\n* V_118 = 0 ;\r\nbreak;\r\ncase V_47 :\r\nV_121 = 0 ;\r\nV_122 = 0 ;\r\nfor ( V_23 = 0 ; V_23 < F_31 ; V_23 ++ ) {\r\nV_6 = F_9 ( V_2 , 0x8c , V_7 , 3 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_120 = V_7 [ 1 ] << 6 ;\r\nV_120 |= V_7 [ 0 ] & 0x3f ;\r\nV_120 >>= 2 ;\r\nsignal = V_7 [ 2 ] * V_7 [ 2 ] ;\r\nsignal >>= 1 ;\r\nV_121 += V_120 ;\r\nV_122 += signal ;\r\n}\r\nV_120 = V_121 / F_31 ;\r\nsignal = V_122 / F_31 ;\r\nif ( signal > V_120 ) {\r\nV_119 = signal / V_120 ;\r\n* V_118 = 100ul * F_33 ( V_119 ) / ( 1 << 24 ) ;\r\n} else {\r\n* V_118 = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_5 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_34 ( struct V_31 * V_32 ,\r\nT_6 V_123 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 ;\r\nT_1 V_22 , V_124 , V_125 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_23 , V_28 ,\r\nV_123 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nswitch ( V_123 ) {\r\ncase V_126 :\r\nV_124 = 0 ;\r\nV_125 = 0x47 ;\r\nbreak;\r\ncase V_127 :\r\nV_124 = 1 ;\r\nV_125 = 0x00 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_24 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_22 = V_124 << 7 | V_2 -> V_11 -> V_128 << 5 ;\r\nV_6 = F_14 ( V_2 , 0xa2 , V_22 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_22 = 1 << 2 ;\r\nV_6 = F_14 ( V_2 , 0xa1 , V_22 , V_125 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_35 ( struct V_31 * V_32 ,\r\nstruct V_129 * V_130 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 , V_23 ;\r\nT_1 V_22 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_25 , V_28 ,\r\nV_130 -> V_131 , V_130 -> V_9 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nif ( V_130 -> V_131 < 3 || V_130 -> V_131 > 6 ) {\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_22 = V_2 -> V_11 -> V_128 << 5 ;\r\nV_6 = F_14 ( V_2 , 0xa2 , V_22 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_1 ( V_2 , 0xa3 , V_130 -> V_9 ,\r\nV_130 -> V_131 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_12 ( V_2 , 0xa1 ,\r\n( V_130 -> V_131 - 1 ) << 3 | 0x07 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_36 ( 40000 , 60000 ) ;\r\nfor ( V_23 = 20 , V_22 = 1 ; V_23 && V_22 ; V_23 -- ) {\r\nF_36 ( 5000 , 10000 ) ;\r\nV_6 = F_15 ( V_2 , 0xa1 , & V_22 , 0x40 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_26 , V_28 , V_23 ) ;\r\nif ( V_23 == 0 ) {\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_27 , V_28 ) ;\r\nV_6 = F_14 ( V_2 , 0xa1 , 0x40 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nV_6 = F_14 ( V_2 , 0xa2 , 0x80 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_23 == 0 ) {\r\nV_6 = - V_132 ;\r\ngoto V_29;\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_37 ( struct V_31 * V_32 ,\r\nT_7 V_133 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nint V_6 , V_23 ;\r\nT_1 V_22 , V_134 ;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_28 , V_28 ,\r\nV_133 ) ;\r\nif ( ! V_2 -> V_38 ) {\r\nV_6 = - V_39 ;\r\ngoto V_29;\r\n}\r\nV_22 = V_2 -> V_11 -> V_128 << 5 ;\r\nV_6 = F_14 ( V_2 , 0xa2 , V_22 , 0xe0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nswitch ( V_133 ) {\r\ncase V_135 :\r\nV_134 = 0x02 ;\r\nbreak;\r\ncase V_136 :\r\nV_134 = 0x01 ;\r\nbreak;\r\ndefault:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_29 ,\r\nV_28 ) ;\r\nV_6 = - V_14 ;\r\ngoto V_29;\r\n}\r\nV_6 = F_12 ( V_2 , 0xa1 , V_134 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_36 ( 11000 , 20000 ) ;\r\nfor ( V_23 = 5 , V_22 = 1 ; V_23 && V_22 ; V_23 -- ) {\r\nF_36 ( 800 , 2000 ) ;\r\nV_6 = F_15 ( V_2 , 0xa1 , & V_22 , 0x40 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\n}\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_26 , V_28 , V_23 ) ;\r\nV_6 = F_14 ( V_2 , 0xa2 , 0x80 , 0xc0 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nif ( V_23 == 0 ) {\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_27 , V_28 ) ;\r\nV_6 = - V_132 ;\r\ngoto V_29;\r\n}\r\nreturn 0 ;\r\nV_29:\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nreturn V_6 ;\r\n}\r\nstatic int F_38 ( struct V_31 * V_32 ,\r\nstruct V_137 * V_138 )\r\n{\r\nV_138 -> V_139 = 3000 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_39 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_34 ;\r\nF_40 ( V_2 -> V_140 ) ;\r\nF_41 ( V_2 ) ;\r\n}\r\nstatic int F_42 ( struct V_140 * V_141 , void * V_142 , T_4 V_143 )\r\n{\r\nstruct V_1 * V_2 = V_142 ;\r\nint V_6 ;\r\nstruct V_8 V_144 [ 1 ] = {\r\n{\r\n. V_10 = V_2 -> V_11 -> V_12 ,\r\n. V_13 = 0 ,\r\n. V_5 = 2 ,\r\n. V_7 = L_30 ,\r\n}\r\n} ;\r\nF_5 ( & V_2 -> V_15 ) ;\r\nV_6 = F_43 ( V_2 -> V_16 , V_144 , 1 ) ;\r\nif ( V_6 != 1 ) {\r\nF_8 ( & V_2 -> V_16 -> V_17 , L_31 ,\r\nV_18 , V_6 ) ;\r\nif ( V_6 >= 0 )\r\nV_6 = - V_19 ;\r\nreturn V_6 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_44 ( struct V_140 * V_141 , void * V_142 ,\r\nT_4 V_143 )\r\n{\r\nstruct V_1 * V_2 = V_142 ;\r\nF_7 ( & V_2 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstruct V_31 * F_45 ( const struct V_145 * V_11 ,\r\nstruct V_140 * V_16 , struct V_140 * * V_146 )\r\n{\r\nint V_6 ;\r\nstruct V_1 * V_2 ;\r\nT_1 V_147 , V_22 ;\r\nV_2 = F_46 ( sizeof( * V_2 ) , V_148 ) ;\r\nif ( ! V_2 ) {\r\nV_6 = - V_149 ;\r\nF_26 ( & V_16 -> V_17 , L_32 , V_18 ) ;\r\ngoto V_29;\r\n}\r\nV_2 -> V_11 = V_11 ;\r\nV_2 -> V_16 = V_16 ;\r\nF_47 ( & V_2 -> V_15 ) ;\r\nV_6 = F_13 ( V_2 , 0x01 , & V_147 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nF_17 ( & V_2 -> V_16 -> V_17 , L_33 , V_28 , V_147 ) ;\r\nswitch ( V_147 ) {\r\ncase 0xd0 :\r\nbreak;\r\ndefault:\r\ngoto V_29;\r\n}\r\nswitch ( V_2 -> V_11 -> V_150 ) {\r\ncase V_151 :\r\nV_22 = 0x80 ;\r\nbreak;\r\ncase V_152 :\r\nV_22 = 0x00 ;\r\nbreak;\r\ncase V_153 :\r\nV_22 = 0x10 ;\r\nbreak;\r\ndefault:\r\ngoto V_29;\r\n}\r\nV_6 = F_12 ( V_2 , 0x29 , V_22 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x08 , 0x00 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x04 , 0x01 , 0x01 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_6 = F_14 ( V_2 , 0x23 , 0x10 , 0x10 ) ;\r\nif ( V_6 )\r\ngoto V_29;\r\nV_2 -> V_140 = F_48 ( V_16 , & V_16 -> V_17 , V_2 , 0 , 0 , 0 ,\r\nF_42 , F_44 ) ;\r\nif ( V_2 -> V_140 == NULL )\r\ngoto V_29;\r\n* V_146 = V_2 -> V_140 ;\r\nmemcpy ( & V_2 -> V_32 . V_64 , & V_88 , sizeof( struct V_154 ) ) ;\r\nV_2 -> V_32 . V_34 = V_2 ;\r\nreturn & V_2 -> V_32 ;\r\nV_29:\r\nF_17 ( & V_16 -> V_17 , L_4 , V_28 , V_6 ) ;\r\nF_41 ( V_2 ) ;\r\nreturn NULL ;\r\n}
