<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HAFGRTR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">HAFGRTR_EL2, Hypervisor Activity Monitors Fine-Grained Read Trap Register</h1><p>The HAFGRTR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Provides controls for traps of <span class="instruction">MRS</span> reads of Activity Monitors System registers.</p>
      <h2>Configuration</h2><p>This register is present only
    when AMUv1 is implemented and ARMv8.6-FGT is implemented.
      
    Otherwise, direct accesses to HAFGRTR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>HAFGRTR_EL2 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The HAFGRTR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER115_EL0_49">AMEVTYPER115_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR115_EL0_48">AMEVCNTR115_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER114_EL0_47">AMEVTYPER114_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR114_EL0_46">AMEVCNTR114_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER113_EL0_45">AMEVTYPER113_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR113_EL0_44">AMEVCNTR113_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER112_EL0_43">AMEVTYPER112_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR112_EL0_42">AMEVCNTR112_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER111_EL0_41">AMEVTYPER111_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR111_EL0_40">AMEVCNTR111_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER110_EL0_39">AMEVTYPER110_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR110_EL0_38">AMEVCNTR110_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER19_EL0_37">AMEVTYPER19_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR19_EL0_36">AMEVCNTR19_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER18_EL0_35">AMEVTYPER18_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR18_EL0_34">AMEVCNTR18_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER17_EL0_33">AMEVTYPER17_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR17_EL0_32">AMEVCNTR17_EL0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#AMEVTYPER16_EL0_31">AMEVTYPER16_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR16_EL0_30">AMEVCNTR16_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER15_EL0_29">AMEVTYPER15_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR15_EL0_28">AMEVCNTR15_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER14_EL0_27">AMEVTYPER14_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR14_EL0_26">AMEVCNTR14_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER13_EL0_25">AMEVTYPER13_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR13_EL0_24">AMEVCNTR13_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER12_EL0_23">AMEVTYPER12_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR12_EL0_22">AMEVCNTR12_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER11_EL0_21">AMEVTYPER11_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR11_EL0_20">AMEVCNTR11_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVTYPER10_EL0_19">AMEVTYPER10_EL0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR10_EL0_18">AMEVCNTR10_EL0</a></td><td class="lr" colspan="1"><a href="#AMCNTEN1_17">AMCNTEN1</a></td><td class="lr" colspan="12"><a href="#0_16">RES0</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR0&lt;x&gt;_EL0_4">AMEVCNTR03</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR0&lt;x&gt;_EL0_4">AMEVCNTR02</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR0&lt;x&gt;_EL0_4">AMEVCNTR01</a></td><td class="lr" colspan="1"><a href="#AMEVCNTR0&lt;x&gt;_EL0_4">AMEVCNTR00</a></td><td class="lr" colspan="1"><a href="#AMCNTEN0_0">AMCNTEN0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:50]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="AMEVTYPER115_EL0_49">AMEVTYPER115_EL0, bit [49]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER115_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER115 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER115_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER115_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER115 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER115_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER115 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR115_EL0_48">AMEVCNTR115_EL0, bit [48]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR115_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR115 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR115_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR115_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR115 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR115_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR115 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER114_EL0_47">AMEVTYPER114_EL0, bit [47]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER114_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER114 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER114_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER114_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER114 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER114_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER114 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR114_EL0_46">AMEVCNTR114_EL0, bit [46]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR114_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR114 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR114_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR114_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR114 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR114_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR114 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER113_EL0_45">AMEVTYPER113_EL0, bit [45]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER113_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER113 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER113_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER113_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER113 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER113_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER113 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR113_EL0_44">AMEVCNTR113_EL0, bit [44]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR113_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR113 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR113_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR113_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR113 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR113_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR113 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER112_EL0_43">AMEVTYPER112_EL0, bit [43]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER112_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER112 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER112_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER112_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER112 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER112_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER112 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR112_EL0_42">AMEVCNTR112_EL0, bit [42]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR112_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR112 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR112_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR112_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR112 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR112_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR112 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER111_EL0_41">AMEVTYPER111_EL0, bit [41]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER111_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER111 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER111_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER111_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER111 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER111_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER111 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR111_EL0_40">AMEVCNTR111_EL0, bit [40]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR111_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR111 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR111_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR111_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR111 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR111_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR111 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER110_EL0_39">AMEVTYPER110_EL0, bit [39]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER110_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER110 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER110_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER110_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER110 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER110_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER110 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR110_EL0_38">AMEVCNTR110_EL0, bit [38]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR110_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR110 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR110_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR110_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR110 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR110_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR110 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER19_EL0_37">AMEVTYPER19_EL0, bit [37]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER19_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER19 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER19_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER19_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER19 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER19_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER19 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR19_EL0_36">AMEVCNTR19_EL0, bit [36]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR19_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR19 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR19_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR19_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR19 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR19_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR19 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER18_EL0_35">AMEVTYPER18_EL0, bit [35]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER18_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER18 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER18_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER18_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER18 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER18_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER18 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR18_EL0_34">AMEVCNTR18_EL0, bit [34]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR18_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR18 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR18_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR18_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR18 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR18_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR18 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER17_EL0_33">AMEVTYPER17_EL0, bit [33]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER17_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER17 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER17_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER17_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER17 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER17_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER17 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR17_EL0_32">AMEVCNTR17_EL0, bit [32]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR17_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR17 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR17_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR17_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR17 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR17_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR17 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER16_EL0_31">AMEVTYPER16_EL0, bit [31]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER16_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER16 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER16_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER16_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER16 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER16_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER16 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR16_EL0_30">AMEVCNTR16_EL0, bit [30]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR16_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR16 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR16_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR16_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR16 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR16_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR16 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER15_EL0_29">AMEVTYPER15_EL0, bit [29]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER15_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER15 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER15_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER15_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER15 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER15_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER15 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR15_EL0_28">AMEVCNTR15_EL0, bit [28]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR15_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR15 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR15_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR15_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR15 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR15_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR15 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER14_EL0_27">AMEVTYPER14_EL0, bit [27]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER14_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER14 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER14_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER14_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER14 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER14_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER14 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR14_EL0_26">AMEVCNTR14_EL0, bit [26]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR14_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR14 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR14_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR14_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR14 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR14_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR14 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER13_EL0_25">AMEVTYPER13_EL0, bit [25]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER13_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER13 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER13_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER13_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER13 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER13_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER13 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR13_EL0_24">AMEVCNTR13_EL0, bit [24]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR13_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR13 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR13_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR13_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR13 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR13_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR13 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER12_EL0_23">AMEVTYPER12_EL0, bit [23]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER12_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER12 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER12_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER12_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER12 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER12_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER12 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR12_EL0_22">AMEVCNTR12_EL0, bit [22]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR12_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR12 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR12_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR12_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR12 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR12_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR12 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER11_EL0_21">AMEVTYPER11_EL0, bit [21]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER11_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER11 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER11_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER11_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER11 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER11_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER11 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR11_EL0_20">AMEVCNTR11_EL0, bit [20]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR11_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR11 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR11_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR11_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR11 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR11_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR11 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVTYPER10_EL0_19">AMEVTYPER10_EL0, bit [19]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVTYPER10_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER10 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVTYPER10_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVTYPER10_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVTYPER10 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVTYPER10_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVTYPER10 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMEVCNTR10_EL0_18">AMEVCNTR10_EL0, bit [18]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR10_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR10 at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR10_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR10_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR10 at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR10_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR10 at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMCNTEN1_17">AMCNTEN1, bit [17]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads and <span class="instruction">MRC</span> reads of multiple System registers.</p>
<p>Enables a trap to EL2 the following operations:</p>
<ul>
<li>
<p>At EL1 and EL0 using AArch64: <span class="instruction">MRS</span> reads of <a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a> and <a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a>.</p>

</li><li>
<p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MRC</span> reads of <a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a> and <a href="AArch32-amcntenset1.html">AMCNTENSET1</a>.</p>

</li></ul>

          <table class="valuetable"><tr><th>AMCNTEN1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The operations listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads at EL1 and EL0 using AArch64 of <a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a> and <a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads at EL0 using AArch32 of <a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a> and <a href="AArch32-amcntenset1.html">AMCNTENSET1</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the read generates a higher priority exception.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_16">
                Bits [16:5]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="AMEVCNTR0&lt;x&gt;_EL0_4">AMEVCNTR0&lt;x&gt;_EL0, bit [x+1], for x = 0 to 3</h4>
          
  <p>Trap <span class="instruction">MRS</span> reads of AMEVCNTR0&lt;x&gt;_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR0&lt;x&gt; at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>AMEVCNTR0&lt;x&gt;_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><span class="instruction">MRS</span> reads of AMEVCNTR0&lt;x&gt;_EL0 at EL1 and EL0 using AArch64 and <span class="instruction">MRC</span> reads of AMEVCNTR0&lt;x&gt; at EL0 using AArch32 are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads of AMEVCNTR0&lt;x&gt;_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads of AMEVCNTR0&lt;x&gt; at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="AMCNTEN0_0">AMCNTEN0, bit [0]
              </h4>
          
  <p>Trap <span class="instruction">MRS</span> reads and <span class="instruction">MRC</span> reads of multiple System registers.</p>
<p>Enables a trap to EL2 the following operations:</p>
<ul>
<li>
<p>At EL1 and EL0 using AArch64: <span class="instruction">MRS</span> reads of <a href="AArch64-amcntenclr0_el0.html">AMCNTENCLR0_EL0</a> and <a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0</a>.</p>

</li><li>
<p>At EL0 using Arch32 when EL1 is using AArch64: <span class="instruction">MRC</span> reads of <a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a> and <a href="AArch32-amcntenset0.html">AMCNTENSET0</a>.</p>

</li></ul>

          <table class="valuetable"><tr><th>AMCNTEN0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The operations listed above are not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the read generates a higher priority exception:</p>
<ul>
<li><span class="instruction">MRS</span> reads at EL1 and EL0 using AArch64 of <a href="AArch64-amcntenclr0_el0.html">AMCNTENCLR0_EL0</a> and <a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li><span class="instruction">MRC</span> reads at EL0 using AArch32 of <a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a> and <a href="AArch32-amcntenset0.html">AMCNTENSET0</a> are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>, unless the read generates a higher priority exception.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the HAFGRTR_EL2</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, HAFGRTR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        return NVMem[0x1E8];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return HAFGRTR_EL2;
elsif PSTATE.EL == EL3 then
    return HAFGRTR_EL2;
              </p><h4 class="assembler">MSR HAFGRTR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0011</td><td>0b0001</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        NVMem[0x1E8] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HAFGRTR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    HAFGRTR_EL2 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
