# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab3_BCD_Converter.srcs/sources_1/new/bcd.v"
verilog xil_defaultlib  "../../../Lab3_BCD_Converter.srcs/sources_1/new/mult.v"
verilog xil_defaultlib  "../../../Lab3_BCD_Converter.srcs/sim_1/new/tb_bcd.v"
verilog xil_defaultlib  "../../../Lab3_BCD_Converter.srcs/sim_1/new/tb_mult.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
