Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 15:59:49 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (106)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (106)
--------------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.741        0.000                      0                 5091        0.096        0.000                      0                 5091        4.020        0.000                       0                  3366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.741        0.000                      0                 5091        0.096        0.000                      0                 5091        4.020        0.000                       0                  3366  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.642ns (24.521%)  route 1.976ns (75.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X98Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.295     2.786    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X102Y48        LUT6 (Prop_lut6_I0_O)        0.124     2.910 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.681     3.591    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y19          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.642ns (24.523%)  route 1.976ns (75.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X98Y51         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.295     2.786    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X102Y48        LUT6 (Prop_lut6_I0_O)        0.124     2.910 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64/O
                         net (fo=2, routed)           0.681     3.591    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y19          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.332    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.642ns (23.670%)  route 2.070ns (76.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X98Y49         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.842     2.333    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_18
    SLICE_X98Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.457 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_23/O
                         net (fo=2, routed)           1.228     3.685    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[17]
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y19          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -5.342     5.547    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.547    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.580ns (22.548%)  route 1.992ns (77.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X99Y50         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=2, routed)           0.975     2.404    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]_0
    SLICE_X98Y49         LUT3 (Prop_lut3_I0_O)        0.124     2.528 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_19/O
                         net (fo=2, routed)           1.017     3.545    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[21]
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y19          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.545    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.642ns (25.299%)  route 1.896ns (74.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X98Y48         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          1.213     2.704    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X100Y46        LUT3 (Prop_lut3_I2_O)        0.124     2.828 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_39/O
                         net (fo=1, routed)           0.682     3.511    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[1]
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y19          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 3.108ns (38.746%)  route 4.913ns (61.254%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X109Y45        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=100, routed)         3.415     4.844    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X82Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.968    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_4_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.344 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.344    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.461    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.578 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.578    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.695 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.695    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.812 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.812    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.929 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.929    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.046 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.046    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.163 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.163    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.280 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.001     6.281    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.398 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.398    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.515    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.632    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X82Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.866    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.983    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.202 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.497     8.699    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X83Y41         LUT4 (Prop_lut4_I2_O)        0.295     8.994 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.994    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X83Y41         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X83Y41         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X83Y41         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 3.108ns (38.761%)  route 4.910ns (61.239%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X109Y45        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=100, routed)         3.415     4.844    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X82Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.968    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_4_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.344 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.344    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.461    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.578 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.578    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.695 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.695    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.812 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.812    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.929 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.929    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.046 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.046    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.163 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.163    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.280 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.001     6.281    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.398 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.398    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.515    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.632    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X82Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.866    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.983    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.202 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.494     8.696    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X83Y41         LUT4 (Prop_lut4_I2_O)        0.295     8.991 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.991    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X83Y41         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X83Y41         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X83Y41         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.642ns (25.739%)  route 1.852ns (74.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X98Y48         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y48         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=53, routed)          0.878     2.369    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X100Y49        LUT3 (Prop_lut3_I2_O)        0.124     2.493 r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_18/O
                         net (fo=2, routed)           0.974     3.467    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/A[22]
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X4Y19          DSP48E1                                      r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X4Y19          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -5.474     5.415    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 4.704ns (58.286%)  route 3.367ns (41.714%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X108Y49        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y49        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/Q
                         net (fo=1, routed)           0.667     2.158    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/part_norm_mant_ext[3]
    SLICE_X108Y49        LUT3 (Prop_lut3_I0_O)        0.124     2.282 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.711     2.994    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X102Y50        CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.555 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.935    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.235 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           0.995     7.229    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X100Y60        LUT3 (Prop_lut3_I1_O)        0.124     7.353 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.613     7.967    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X100Y67        LUT5 (Prop_lut5_I3_O)        0.124     8.091 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.091    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.604 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.604    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.721    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.044 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.044    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X100Y69        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X100Y69        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X100Y69        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.972ns  (logic 3.108ns (38.985%)  route 4.864ns (61.015%))
  Logic Levels:           18  (CARRY4=16 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X109Y45        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=100, routed)         3.415     4.844    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X82Y41         LUT2 (Prop_lut2_I1_O)        0.124     4.968 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.968    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_i_4_n_0
    SLICE_X82Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.344 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.344    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.461 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.461    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.578 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.578    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.695 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.695    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.812 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.812    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X82Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.929 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.929    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X82Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.046 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.046    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X82Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.163 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.163    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.280 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.001     6.281    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.398 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.398    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.515 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.515    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X82Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.632 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.632    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X82Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.749 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X82Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.866 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     6.866    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.983 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.983    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X82Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.202 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=64, routed)          1.448     8.650    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X81Y45         LUT4 (Prop_lut4_I2_O)        0.295     8.945 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     8.945    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp[23]_i_1_n_0
    SLICE_X81Y45         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X81Y45         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X81Y45         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/remd_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_load_1_reg_688_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/dividend0_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X93Y41         FDRE                                         r  bd_0_i/hls_inst/inst/p_load_1_reg_688_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/p_load_1_reg_688_reg[62]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/Q[62]
    SLICE_X92Y41         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/dividend0_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/ap_clk
    SLICE_X92Y41         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/dividend0_reg[62]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y41         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/dividend0_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/aclk
    SLICE_X87Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/z_det[0]_1[6]
    SLICE_X86Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.650 r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/z_det_up[1]_2[2]
    SLICE_X86Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/aclk
    SLICE_X86Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y69         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X106Y65        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y65        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/first_q[1]
    SLICE_X106Y65        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X106Y65        FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X106Y65        FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/v_12_reg_754_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X97Y58         FDRE                                         r  bd_0_i/hls_inst/inst/v_12_reg_754_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/v_12_reg_754_reg[23]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/Q[0]
    SLICE_X96Y58         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/ap_clk
    SLICE_X96Y58         FDRE                                         r  bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X96Y58         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/remd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_ln26_reg_785_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/ap_clk
    SLICE_X83Y43         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/remd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/remd_reg[10]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_fu_211_p2[10]
    SLICE_X82Y43         FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln26_reg_785_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X82Y43         FDRE                                         r  bd_0_i/hls_inst/inst/urem_ln26_reg_785_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y43         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/urem_ln26_reg_785_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X91Y65         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=4, routed)           0.080     0.632    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[26]
    SLICE_X90Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.677 r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[24]_i_1__0/O
                         net (fo=1, routed)           0.000     0.677    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]_0
    SLICE_X90Y65         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X90Y65         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X90Y65         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U8/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/conv2_reg_780_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U8/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/aclk
    SLICE_X103Y69        FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U8/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U8/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/Q
                         net (fo=1, routed)           0.089     0.640    bd_0_i/hls_inst/inst/grp_fu_183_p1[55]
    SLICE_X102Y69        FDRE                                         r  bd_0_i/hls_inst/inst/conv2_reg_780_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X102Y69        FDRE                                         r  bd_0_i/hls_inst/inst/conv2_reg_780_reg[55]/C
                         clock pessimism              0.000     0.432    
    SLICE_X102Y69        FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/conv2_reg_780_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.640    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/aclk
    SLICE_X89Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.058     0.609    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/z_det[0]_1[3]
    SLICE_X88Y69         LUT6 (Prop_lut6_I0_O)        0.045     0.654 r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/Z_C_DEL/i_pipe/opt_has_pipe.first_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.654    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/z_det_up[1]_2[3]
    SLICE_X88Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/aclk
    SLICE_X88Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X88Y69         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/sitodp_64s_64_6_no_dsp_1_U7/fn1_ap_sitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend_tmp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/ap_clk
    SLICE_X83Y81         FDRE                                         r  bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend0_reg[26]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend0_reg_n_0_[26]
    SLICE_X82Y81         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend_tmp[27]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend_tmp[27]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend_tmp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/ap_clk
    SLICE_X82Y81         FDRE                                         r  bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend_tmp_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y81         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/srem_32ns_11ns_11_36_seq_1_U10/fn1_srem_32ns_11ns_11_36_seq_1_div_U/fn1_srem_32ns_11ns_11_36_seq_1_div_u_0/dividend_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X105Y47        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend0_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend0[0]
    SLICE_X104Y47        LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend_tmp[1]_i_1_n_0
    SLICE_X104Y47        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3373, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X104Y47        FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend_tmp_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X104Y47        FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/dividend_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y30    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP7/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y27    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP4/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y22    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U12/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X4Y19    bd_0_i/hls_inst/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/fn1_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y24    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y28    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y32    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y21    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U12/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y29    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP6/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y31    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U5/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP8/i_no_versal_es1_workaround.DSP/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y46   bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_9ns_64_68_seq_1_U9_fn1_urem_64ns_9ns_64_68_seq_1_div_U_fn1_urem_64ns_9ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y46   bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64ns_9ns_64_68_seq_1_U9_fn1_urem_64ns_9ns_64_68_seq_1_div_U_fn1_urem_64ns_9ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y71  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y46   bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_9ns_64_68_seq_1_U9_fn1_urem_64ns_9ns_64_68_seq_1_div_U_fn1_urem_64ns_9ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y46   bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_9ns_64_68_seq_1_U9_fn1_urem_64ns_9ns_64_68_seq_1_div_U_fn1_urem_64ns_9ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y46   bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64ns_9ns_64_68_seq_1_U9_fn1_urem_64ns_9ns_64_68_seq_1_div_U_fn1_urem_64ns_9ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y46   bd_0_i/hls_inst/inst/urem_64ns_9ns_64_68_seq_1_U9/fn1_urem_64ns_9ns_64_68_seq_1_div_U/fn1_urem_64ns_9ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64ns_9ns_64_68_seq_1_U9_fn1_urem_64ns_9ns_64_68_seq_1_div_U_fn1_urem_64ns_9ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y71  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y71  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X104Y70  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_7_full_dsp_1_U4/fn1_ap_dadd_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK



