0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.sim/sim_1/behav/xsim/glbl.v,1711394782,verilog,,,,glbl,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sim_1/new/int_top_tb.v,1712179832,verilog,,,,int_top_tb,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sim_1/new/integrator_tb.v,1712171339,verilog,,,,integrator_tb,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/clk_gen.v,1712177724,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/create_pulse_from_step.v,,clk_gen,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/create_pulse_from_step.v,1712003908,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/debounce.v,,create_pulse_from_step,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/debounce.v,1711576954,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v,,debounce,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v,1712177073,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/int_top.v,,digit_selector,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/int_top.v,1712177724,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v,,int_top,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v,1712179098,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v,,integrator,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v,1712174872,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/sseg_x4_top.v,,segment_display,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/sseg_x4_top.v,1712174853,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/state_machine.v,,sseg_x4_top,,,,,,,,
C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/state_machine.v,1712009749,verilog,,C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sim_1/new/int_top_tb.v,,state_machine,,,,,,,,
