Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Sat Mar 12 12:06:22 2016
| Host              : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command           : report_clock_utilization -file zybo_dvi_input_wrapper_clock_utilization_routed.rpt
| Design            : zybo_dvi_input_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    3 |        32 |         0 |
| BUFH  |    0 |        48 |         0 |
| BUFIO |    1 |         8 |         0 |
| MMCM  |    1 |         2 |         0 |
| PLL   |    1 |         2 |         0 |
| BUFR  |    1 |         8 |         0 |
| BUFMR |    0 |         4 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------+
|       |                                                                    |                                                                         |   Num Loads  |       |
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+-------+-------+
| Index | BUFG Cell                                                          | Net Name                                                                | BELs | Sites | Fixed |
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_input_i/clk_wiz_0/inst/clkf_buf                           | zybo_dvi_input_i/clk_wiz_0/inst/clkfbout_buf_zybo_dvi_input_clk_wiz_0_0 |    1 |     1 |    no |
|     2 | zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG | zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |   38 |    13 |    no |
|     3 | zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf                        | zybo_dvi_input_i/clk_wiz_0/inst/clk_out1                                |  162 |    55 |    no |
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+-------+-------+


+-------+---------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------+
|       |                                                               |                                                                   |   Num Loads  |       |
+-------+---------------------------------------------------------------+-------------------------------------------------------------------+------+-------+-------+
| Index | MMCM Cell                                                     | Net Name                                                          | BELs | Sites | Fixed |
+-------+---------------------------------------------------------------+-------------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN              |    1 |     1 |    no |
|     2 | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4 |    2 |     2 |    no |
+-------+---------------------------------------------------------------+-------------------------------------------------------------------+------+-------+-------+


+-------+------------------------------------------------+---------------------------------------------------------------------+--------------+-------+
|       |                                                |                                                                     |   Num Loads  |       |
+-------+------------------------------------------------+---------------------------------------------------------------------+------+-------+-------+
| Index | PLL Cell                                       | Net Name                                                            | BELs | Sites | Fixed |
+-------+------------------------------------------------+---------------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst | zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0 |    1 |     1 |    no |
|     2 | zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst | zybo_dvi_input_i/clk_wiz_0/inst/clkfbout_zybo_dvi_input_clk_wiz_0_0 |    1 |     1 |    no |
+-------+------------------------------------------------+---------------------------------------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

+-------+-------------------------------------------------------------+-----------------------------------------------------------+--------------+-------+
|       |                                                             |                                                           |   Num Loads  |       |
+-------+-------------------------------------------------------------+-----------------------------------------------------------+------+-------+-------+
| Index | BUFR Cell                                                   | Net Name                                                  | BELs | Sites | Fixed |
+-------+-------------------------------------------------------------+-----------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int |  375 |   107 |    no |
+-------+-------------------------------------------------------------+-----------------------------------------------------------+------+-------+-------+


4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

+-------+--------------------------------------------------------------+------------------------------------------------------------+--------------+-------+
|       |                                                              |                                                            |   Num Loads  |       |
+-------+--------------------------------------------------------------+------------------------------------------------------------+------+-------+-------+
| Index | BUFIO Cell                                                   | Net Name                                                   | BELs | Sites | Fixed |
+-------+--------------------------------------------------------------+------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/pDataQ_reg[8] |    6 |    12 |    no |
+-------+--------------------------------------------------------------+------------------------------------------------------------+------+-------+-------+


6. Details of Local Clocks
--------------------------

+-------+----------------------------------------------------------+--------------------------------------------------------------------+--------------+-------+
|       |                                                          |                                                                    |   Num Loads  |       |
+-------+----------------------------------------------------------+--------------------------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                            | Net Name                                                           | BELs | Sites | Fixed |
+-------+----------------------------------------------------------+--------------------------------------------------------------------+------+-------+-------+
|     1 | zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg             | zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0 |    1 |     1 |   yes |
|     2 | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1                |    1 |     1 |   yes |
+-------+----------------------------------------------------------+--------------------------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  8800 |    0 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    3 |    12 |    1 |     4 |    0 |     2 |    1 |     4 |    1 |     1 |    1 |     1 |    0 |     0 |    0 |     0 |    6 |    50 |    0 |    50 |  515 |  8800 |   48 |  1400 |    0 |    40 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |                              Clock Net Name                             |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------+
| BUFG        | BUFHCE_X1Y12 |   no  |         0 |        1 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | zybo_dvi_input_i/clk_wiz_0/inst/clkfbout_buf_zybo_dvi_input_clk_wiz_0_0 |
| BUFIO       |      ---     |   no  |         0 |        0 |       0 |         0 |      12 |       0 |   0 |     0 |        0 | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/pDataQ_reg[8]              |
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  37 |     0 |        0 | zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |
| BUFG        | BUFHCE_X1Y23 |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 161 |     0 |        0 | zybo_dvi_input_i/clk_wiz_0/inst/clk_out1                                |
| BUFR        |      ---     |   no  |         0 |        0 |       0 |         0 |       6 |       0 | 317 |    48 |        0 | zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int               |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells zybo_dvi_input_i/clk_wiz_0/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG]

# Location of IO Clock Primitives
set_property LOC BUFIO_X0Y5 [get_cells zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer]

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y1 [get_cells zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives
set_property LOC BUFR_X0Y5 [get_cells zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer]

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives
set_property LOC PLLE2_ADV_X0Y1 [get_cells zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst]

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y19 [get_cells pclk_out_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk]
set_property LOC IOB_X0Y73 [get_ports hdmi_clk_n]
set_property LOC IOB_X0Y74 [get_ports hdmi_clk_p]

# Clock net "zybo_dvi_input_i/clk_wiz_0/inst/clk_out1" driven by instance "zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_zybo_dvi_input_i/clk_wiz_0/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_zybo_dvi_input_i/clk_wiz_0/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="zybo_dvi_input_i/clk_wiz_0/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_zybo_dvi_input_i/clk_wiz_0/inst/clk_out1}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK" driven by instance "zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=pclk_out_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int" driven by instance "zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer" located at site "BUFR_X0Y5"
#startgroup
create_pblock {CLKAG_zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int}
add_cells_to_pblock [get_pblocks  {CLKAG_zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int"}]]]
resize_pblock [get_pblocks {CLKAG_zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
