/*

AMD Vivado v2023.2 (64-bit) [Major: 2023, Minor: 2]
SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023

Process ID (PID): 2140
License: Customer
Mode: GUI Mode

Current time: 	Thu Aug 29 09:42:25 EDT 2024
Time zone: 	Eastern Standard Time (America/New_York)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 20

Screen size: 2560x1440
Local screen bounds: x = 0, y = 0, width = 2560, height = 1380
Screen resolution (DPI): 150
Available screens: 1
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=18
Scale size: 27
OS font scaling: 150%
Anti-Alias Enabled: false

Java version: 	17.0.7 64-bit
JavaFX version: 17.0.1
Java home: 	C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7
Java executable: 	C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	464967
User home directory: C:/Users/464967
User working directory: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2023.2
RDI_DATADIR: C:/Xilinx/SharedData/2023.2/data;C:/Xilinx/Vivado/2023.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2023.2/bin

Vivado preferences file: C:/Users/464967/AppData/Roaming/Xilinx/Vivado/2023.2/vivado.xml
Vivado preferences directory: C:/Users/464967/AppData/Roaming/Xilinx/Vivado/2023.2/
Vivado layouts directory: C:/Users/464967/AppData/Roaming/Xilinx/Vivado/2023.2/data/layouts
PlanAhead jar file: 	C:/Xilinx/Vivado/2023.2/lib/classes/planAhead.jar
Vivado log file: 	C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado.log
Vivado journal file: 	C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado.jou
Engine tmp dir: 	C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/.Xil/Vivado-2140-LT24G23002
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
RDI_APPROOT: C:/Xilinx/Vivado/2023.2
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent14316 "C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: C:/Xilinx/Vivado
RDI_BINDIR: C:/Xilinx/Vivado/2023.2/bin
RDI_BINROOT: C:/Xilinx/Vivado/2023.2/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: C:/Xilinx/SharedData/2023.2/data;C:/Xilinx/Vivado/2023.2/data
RDI_INSTALLROOT: C:/Xilinx
RDI_INSTALLVER: 2023.2
RDI_INSTALLVERSION: 2023.2
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: C:/Xilinx/Vivado/2023.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: C:/Xilinx/Vivado/2023.2/tps/win64/javafx-sdk-17.0.1
RDI_JAVAROOT: C:/Xilinx/Vivado/2023.2/tps/win64/jre17.0.7_7
RDI_JAVA_VERSION: 17.0.7_7
RDI_LIBDIR: C:/Xilinx/Vivado/2023.2/lib/win64.o
RDI_MINGW_LIB: C:/Xilinx/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vivado/2023.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: C:/Xilinx/Vitis/2023.2/bin;C:/Xilinx/Vivado/2023.2/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2023.2/ids_lite/ISE/lib/nt64
RDI_PROG: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3
RDI_PYTHONPATH: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\bin;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib;C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: C:/Xilinx/Vivado/2023.2\tps\win64\python-3.8.3\lib
RDI_SESSION_INFO: C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0:LT24G23002-Thu08-29-2024_9-42-15.13
RDI_SHARED_DATA: C:/Xilinx/SharedData/2023.2/data
RDI_TPS_ROOT: C:/Xilinx/Vivado/2023.2/tps/win64
RDI_USE_JDK17: True
RDI_VERBOSE: False
XILINX: C:/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_HLS: C:/Xilinx/Vitis_HLS/2023.2
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2023.2
XILINX_SDK: C:/Xilinx/Vitis/2023.2
XILINX_VITIS: C:/Xilinx/Vitis/2023.2
XILINX_VIVADO: C:/Xilinx/Vivado/2023.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2023.2
_RDI_BINROOT: C:\Xilinx\Vivado\2023.2\bin
_RDI_CWD: C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 1,132 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 119 MB (+122551kb) [00:00:04]
// [Engine Memory]: 857 MB (+747510kb) [00:00:04]
// Opening Vivado Project: C:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.xpr. Version: Vivado v2023.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 142 MB (+17187kb) [00:00:09]
// [Engine Memory]: 1,203 MB (+317639kb) [00:00:09]
// [GUI Memory]: 151 MB (+2581kb) [00:00:10]
// WARNING: HEventQueue.dispatchEvent() is taking  1221 ms.
// Tcl Message: open_project C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.xpr 
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 1,252 MB. GUI used memory: 82 MB. Current time: 8/29/24, 9:42:27 AM EDT
// Project name: MotorDriver_V1_0; location: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0; part: xc7s50csga324-1
// Tcl Message: open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1612.023 ; gain = 374.512 
dismissDialog("Open Project"); // bq (Open Project Progress)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
// Tcl Message: update_compile_order -fileset sources_1 
// [Engine Memory]: 1,269 MB (+6214kb) [00:00:14]
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
setFileChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml");
// 'q' command handler elapsed time: 3 seconds
dismissDialog("Open IP-XACT File"); // bq (Open IP-XACT File Progress)
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: IP_LOCK_CHANGE
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// [Engine Memory]: 1,338 MB (+5517kb) [00:00:19]
// Tcl Message: ipx::open_ipxact_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
dismissDialog("Open IP-XACT File"); // bq (Open IP-XACT File Progress)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_PACKAGE_IP, "Package IP"); // a (PAResourceQtoS.ReviewContentPanel_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 8 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 [current_project] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0'. 
// Elapsed time: 15 seconds
dismissDialog("Critical Messages"); // a (dialog1)
dismissDialog("Package IP"); // aq (dialog2)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2, false, false, false, true, false); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST) - Popup Trigger
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// [GUI Memory]: 169 MB (+10525kb) [00:00:45]
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/MotorDriver.v ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 2, "src/MotorDriver.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/MotorDriver.v ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 2, "src/MotorDriver.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 11 seconds
setFileChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Synthesis)"); // d (dialog3)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/MotorDriver.v ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 2, "src/MotorDriver.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/MotorDriver.v ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 2, "src/MotorDriver.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file src/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 3, "Simulation", 0, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 3, "Simulation", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Simulation)"); // d (dialog5)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property library_name xil_defaultlib [ipx::get_files MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/MotorDriver.v ;  ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 4, "src/MotorDriver.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/MotorDriver.v ;  ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 4, "src/MotorDriver.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file src/MotorDriver.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Test Bench ;  ;  ; false ;  ; TestBench", 6, "Test Bench", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Test Bench ;  ;  ; false ;  ; TestBench", 6); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/TestBench.v ;  ; verilogSource ; false ; xilinx_testbench ; ", 7, "src/TestBench.v", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "src/TestBench.v ;  ; verilogSource ; false ; xilinx_testbench ; ", 7, "src/TestBench.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceEtoH.FileGroupFacetTable_COPY_TO, "Copy To"); // al (PAResourceEtoH.FileGroupFacetTable_COPY_TO, Copy To)
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file src/TestBench.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
dismissFileChooser();
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Add IP Files (Synthesis)"); // d (dialog7)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 3, "Simulation", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// HMemoryUtils.trashcanNow. Engine heap size: 1,365 MB. GUI used memory: 93 MB. Current time: 8/29/24, 9:44:16 AM EDT
dismissFileChooser();
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Add IP Files (Simulation)"); // d (dialog9)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 9 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages]", 1); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
// Elapsed time: 40 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectMoreButton(PAResourceItoN.ImportParametersDialog_CHOOSE_TOP_LEVEL_SOURCE_FILE, (String) null); // r (PAResourceItoN.ImportParametersDialog_CHOOSE_TOP_LEVEL_SOURCE_FILE)
setFileChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:45:47 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// 'o' command handler elapsed time: 14 seconds
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog11)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 18 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Code\FPGA-HDL\Custom_IP\MotorDriver_v1_0\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v;-;;-;16;-;line;-;24;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 12 seconds
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
// Elapsed time: 34 seconds
selectCodeEditor("MotorDriver.v", 148, 109); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 117, 120); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 110, 115); // ad (MotorDriver.v)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl (Dont Echo) Command: 'rdi::info_commands {device::*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {debug::*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {*}'
// HMemoryUtils.trashcanNow. Engine heap size: 1,401 MB. GUI used memory: 115 MB. Current time: 8/29/24, 9:47:07 AM EDT
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, IP Defaults]", 1, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Project]", 0, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, IP Defaults]", 1, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectRadioButton(PAResourceQtoS.SettingsIPPage_SPECIFY_PROJECT_DIRECTORY, "Specify project directory:"); // a (PAResourceQtoS.SettingsIPPage_SPECIFY_PROJECT_DIRECTORY)
selectMoreButton(PAResourceQtoS.SettingsIPPage_SPECIFY_DIRECTORY_AS_DEFAULT_EXAMPLE, (String) null); // r (PAResourceQtoS.SettingsIPPage_SPECIFY_DIRECTORY_AS_DEFAULT_EXAMPLE)
// [GUI Memory]: 212 MB (+35910kb) [00:05:11]
// [Engine Memory]: 1,410 MB (+4911kb) [00:05:11]
setFolderChooser("C:/Code/FPGA-HDL/Custom_IP");
selectButton(PAResourceItoN.MultiFileChooser_ADD_DIRECTORIES, "Add Directories"); // B (PAResourceItoN.MultiFileChooser_ADD_DIRECTORIES, Add Directories)
setFolderChooser("C:/Code/FPGA-HDL/Custom_IP");
selectRadioButton(PAResourceQtoS.SettingsIPPage_USE_STARTED_IN_DIRECTORY_AS_DEFAULT, "Last project's directory"); // a (PAResourceQtoS.SettingsIPPage_USE_STARTED_IN_DIRECTORY_AS_DEFAULT)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog13)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:48:06 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog16)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// HMemoryUtils.trashcanNow. Engine heap size: 1,481 MB. GUI used memory: 117 MB. Current time: 8/29/24, 9:48:11 AM EDT
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:48:23 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// 'o' command handler elapsed time: 6 seconds
// [Engine Memory]: 1,481 MB (+599kb) [00:06:06]
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog17)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 14 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
selectList(RDIResource.HListPanel_CHOOSER_LIST, "C:/Code/FPGA-HDL/Custom_IP", 0); // r (RDIResource.HListPanel_CHOOSER_LIST)
selectList(RDIResource.HListPanel_CHOOSER_LIST, "C:/Code/FPGA-HDL/Custom_IP", 0, false, false, false, false, true); // r (RDIResource.HListPanel_CHOOSER_LIST) - Double Click
selectButton(RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, "Remove"); // B (RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, Remove)
selectButton(PAResourceItoN.MultiFileChooser_ADD_DIRECTORIES, "Add Directories"); // B (PAResourceItoN.MultiFileChooser_ADD_DIRECTORIES, Add Directories)
setFolderChooser("C:/Code/FPGA-HDL");
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog13)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// HMemoryUtils.trashcanNow. Engine heap size: 1,490 MB. GUI used memory: 120 MB. Current time: 8/29/24, 9:48:56 AM EDT
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:48:58 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog19)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, "Add File Group..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP, packager_add_file_group_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_ADD_FILE_GROUP
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Add File Group"); // a (dialog20)
// Elapsed time: 31 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 11 seconds
setFileChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Synthesis)"); // d (dialog21)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v ; xil_defaultlib ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 5, "MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Simulation)"); // d (dialog23)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:50:37 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/Custom_Header_Library.vh -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'MotorDriver'. ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "MotorDriver" of HDL file "c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh" is not empty. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog25)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 13 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// Elapsed time: 15 seconds
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "2"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
// Elapsed time: 14 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, IP Packager, File Groups Wizard, [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml). ]", 7); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 18 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Simulation ;  ;  ; false ;  ; MotorDriver", 4, "Simulation", 0, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Node
// Elapsed time: 42 seconds
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 6, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; false ; xilinx_anylanguagebehavioralsimulation ; ", 6, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 6, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, (String) null, 3, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property is_include true [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
editTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "true", 3, "Is Include", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:52:41 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/../../Custom_Verilog_Headers/Custom_Header_Library.vh -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'MotorDriver'. ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "MotorDriver" of HDL file "c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh" is not empty. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog26)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; true ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; true ; xilinx_anylanguagebehavioralsimulation ; ", 5, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; true ; xilinx_anylanguagebehavioralsimulation ; ", 5, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 11 seconds
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Name", 0); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 11 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:53:27 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog27)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.. ]", 3, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.. ]", 3, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [HDL 9-3342] cannot open include file 'Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 2, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 27 seconds
selectTab((HResource) null, (HResource) null, "Log", 2); // aa
// Elapsed time: 12 seconds
selectTab((HResource) null, (HResource) null, "Reports", 3); // aa
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 397, 239); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 397, 239, false, false, false, false, true); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR) - Double Click
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 385, 260); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
// Elapsed time: 118 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 20 seconds
selectMoreButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // r (PAResourceQtoS.SrcFilePropPanels_TYPE)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Set Type"); // K (dialog28)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectMoreButton(PAResourceQtoS.SrcFilePropPanels_TYPE, (String) null); // r (PAResourceQtoS.SrcFilePropPanels_TYPE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] 
// Elapsed Time for: 'L.f': 15m:12s
// Elapsed Time for: 'L.f': 15m:14s
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.  
/*
#--------------------------------------------------------------------------
# Xilinx Vivado v2023.2 (64-bit)
# SW Build: 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build: 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Current time: Thu Aug 29 09:57:53 EDT 2024
# Process ID (PID): 2140
# OS: Windows 10
# User: 464967
# Project: MotorDriver_V1_0
# Part: Arty S7-50 (xc7s50csga324-1)
#
# This file is an indication that an internal application error occurred.
# This information is useful for debugging. Please open a case with Xilinx.
# Technical Support with this file and a testcase attached.
#--------------------------------------------------------------------------
ui.frmwork.cmd.CommandFailedException:  ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors.
 (See C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/vivado_pid2140.debug)
*/
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL. ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v'. 
// Tcl Message: ERROR: [Common 17-39] 'ipx::add_model_parameters_from_hdl' failed due to earlier errors. 
dismissDialog("Import IP Parameters"); // W (dialog29)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 13 seconds
selectButton((HResource) null, "Properties_settings"); // v (Properties_settings): TRUE
// Elapsed time: 27 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 16 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// Elapsed time: 10 seconds
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "UI Layout ;  ;  ; false ;  ; ", 7); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 36 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Identification", 0); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// Elapsed time: 12 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Compatibility", 1); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// Elapsed time: 10 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Addressing and Memory", 5); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization GUI", 6); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 10 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "Customization Parameters ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Customization Parameters", 0, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 16 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 13); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 14); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 13); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, Open Recent)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ag (PAResourceItoN.MainMenuMgr_WINDOW, Window)
dismissMenu(PAResourceItoN.MainMenuMgr_WINDOW, "Window"); // ag (PAResourceItoN.MainMenuMgr_WINDOW, Window)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, "Open IP-XACT File..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, packager_open_ipxact_file_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
// Elapsed time: 44 seconds
setFileChooser("C:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi4stream_vip_v1_1/component.xml");
// WARNING: HEventQueue.dispatchEvent() is taking  1095 ms.
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::open_ipxact_file C:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi4stream_vip_v1_1/component.xml 
// 'q' command handler elapsed time: 46 seconds
dismissDialog("Open IP-XACT File"); // bq (Open IP-XACT File Progress)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "SystemC Simulation ;  ;  ; 2 ;  ; axi_stream_vip", 8); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "SystemC Simulation ;  ;  ; 2 ;  ; axi_stream_vip", 8); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; axi4stream_vip_v1_1_15_top", 11); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
collapseTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; axi4stream_vip_v1_1_15_top", 11); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
// Elapsed time: 11 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Verilog Simulation ;  ;  ; false ;  ; axi4stream_vip_v1_1_15_top", 11); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTableHeader(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Library Name", 1); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Sub-Core References ;  ;  ;  ;  ; ", 12); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "hdl/axi4stream_vip_v1_1_vl_rfs.sv ; axi4stream_vip_v1_1_15 ; systemVerilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 15, "hdl/axi4stream_vip_v1_1_vl_rfs.sv", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "hdl/axi4stream_vip_v1_1_vl_rfs.sv ; axi4stream_vip_v1_1_15 ; systemVerilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 15); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "hdl/axi4stream_vip_v1_1_vl_rfs.sv ; axi4stream_vip_v1_1_15 ; systemVerilogSource ; false ; xilinx_verilogbehavioralsimulation ; ", 15, "hdl/axi4stream_vip_v1_1_vl_rfs.sv", 0, false, false, false, false, false, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - axi4stream_vip", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - axi4stream_vip"); // H (PAResourceOtoP.PAViews_PACKAGE_IP, PlanAheadTabPackage IP - axi4stream_vip)
// TclEventType: PACKAGER_UNLOAD_CORE
selectButton("OptionPane.button", "No"); // JButton (OptionPane.button)
// Tcl Message: ipx::unload_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi4stream_vip_v1_1/component.xml 
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag (PAResourceItoN.MainMenuMgr_FLOW, Flow)
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag (PAResourceItoN.MainMenuMgr_FLOW, Flow)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
dismissMenu(PAResourceItoN.MainMenuMgr_REPORTS, "Reports"); // ag (PAResourceItoN.MainMenuMgr_REPORTS, Reports)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al (PAResourceItoN.MainMenuMgr_TEXT_EDITOR, Text Editor)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
// [GUI Memory]: 234 MB (+12599kb) [00:21:57]
// Elapsed time: 22 seconds
setFileChooser("C:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml");
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::open_ipxact_file C:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml 
// TclEventType: PACKAGER_OBJECT_CHANGE
// 'q' command handler elapsed time: 23 seconds
dismissDialog("Open IP-XACT File"); // bq (Open IP-XACT File Progress)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "VHDL Simulation ;  ;  ; false ;  ; axi_gpio", 11); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Sub-Core References ;  ;  ;  ;  ; ", 12); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Tcl Message: ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "Synthesis ;  ;  ; false ;  ; MotorDriver", 1, "Synthesis", 0, true, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger - Node
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_ADD_FILES, "Add Files..."); // ao (PAResourceEtoH.FileGroupFacetTable_ADD_FILES)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
// Elapsed time: 10 seconds
selectComboBox(RDIResource.HJFileChooserRecentListPreview_RECENT_DIRECTORIES, "C:/Code/FPGA-HDL/Custom_Verilog_Headers", 2); // aa.b (RDIResource.HJFileChooserRecentListPreview_RECENT_DIRECTORIES)
setFileChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh");
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Add IP Files (Synthesis)"); // d (dialog32)
// TclEventType: PACKAGER_OBJECT_ADD
// Tcl Message: ipx::add_file C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Tcl Message: set_property type verilogSource [ipx::get_files ../../Custom_Verilog_Headers/Custom_Header_Library.vh -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]] 
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
expandTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE)
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false, false, false, false, false, true); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Double Click
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
// Tcl Message: ipx::current_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Tcl Message: ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("MotorDriver.v", 110, 112); // ad (MotorDriver.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed Time for: 'L.f': 23m:32s
selectTreeTable(PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE, "../../Custom_Verilog_Headers/Custom_Header_Library.vh ;  ; verilogSource ; false ; xilinx_anylanguagesynthesis ; ", 3, "../../Custom_Verilog_Headers/Custom_Header_Library.vh", 0, false, false, false, false, true, false); // w (PAResourceEtoH.FileGroupFacetTable_FILE_GROUP_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE, "Remove File"); // ao (PAResourceEtoH.FileGroupFacetTable_REMOVE_FILE)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_file ../../Custom_Verilog_Headers/Custom_Header_Library.vh [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]] 
// Elapsed Time for: 'L.f': 23m:36s
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Customization Parameters", 3); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, "Import IP Parameters..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT, packager_parameter_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PARAMETER_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: IPGUI_UPDATE_GUI_ELEMENT
// Tcl Message: ipx::remove_all_hdl_parameter -remove_inferred_params [ipx::current_core] 
// Tcl Message: ipx::add_model_parameters_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
// Tcl Message: ipx::infer_user_parameters [ipx::current_core] 
// Tcl Message: ipgui::add_param -name {C_FREQ} -component [ipx::current_core] 
dismissDialog("Import IP Parameters"); // W (dialog34)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
collapseTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "Customization Parameters ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE)
expandTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "Customization Parameters ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE)
selectTreeTable(PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE, "Customization Parameters ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Customization Parameters", 0, true, false, false, false, false, true); // w (PAResourceOtoP.ParameterFacetTable_PARAMETER_FACET_TABLE) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "axi4stream_vip_v1_1_vl_rfs.sv", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - axi_gpio", 4); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Tcl Message: ipx::current_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Tcl Message: ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT, "Import IP Ports..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT, packager_port_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::remove_all_port [ipx::current_core] 
// Tcl Message: ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
dismissDialog("Import Ports from HDL"); // X (dialog35)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// [Engine Memory]: 1,679 MB (+129751kb) [00:24:44]
// HMemoryUtils.trashcanNow. Engine heap size: 1,691 MB. GUI used memory: 192 MB. Current time: 8/29/24, 10:07:01 AM EDT
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK.CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK.CLK", 0, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK.CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK.CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK.CLK", 0, false, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // y (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@b9a2444", 0); // J (PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@53ffdd5f", 0); // K (PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS)
selectButton(PAResourceItoN.InterfacePortMappingPanel_MAP_PORTS, "Map Ports"); // a (PAResourceItoN.InterfacePortMappingPanel_MAP_PORTS)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::add_port_map CLK [ipx::get_bus_interfaces CLK.CLK -of_objects [ipx::current_core]] 
// Tcl Message: set_property physical_name aclk_i [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces CLK.CLK -of_objects [ipx::current_core]]] 
dismissDialog("Edit Interface"); // x (dialog36)
// [GUI Memory]: 282 MB (+37595kb) [00:25:11]
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// [GUI Memory]: 296 MB (+283kb) [00:25:12]
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("MotorDriver.v", 271, 275); // ad (MotorDriver.v)
// HMemoryUtils.trashcanNow. Engine heap size: 1,738 MB. GUI used memory: 195 MB. Current time: 8/29/24, 10:07:41 AM EDT
// Elapsed time: 67 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// Elapsed time: 28 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 3, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_PROPERTIES, "Source Node Properties..."); // ao (RDIResourceCommand.RDICommands_PROPERTIES, edit_properties_menu)
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 11 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '10000000'. This value will be respected whenever this IP is instantiated in IP Integrator. 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top MotorDriver -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// HMemoryUtils.trashcanNow. Engine heap size: 2,049 MB. GUI used memory: 173 MB. Current time: 8/29/24, 10:10:06 AM EDT
// TclEventType: DESIGN_NEW_FAILED
// TclEventType: LINTER_RUN
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes 
// Tcl Message: INFO: [Synth 8-7075] Helper process launched with PID 15952 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75] 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'PID' is here [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 5 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 17 Infos, 58 Warnings, 2 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
// [Engine Memory]: 2,141 MB (+397282kb) [00:27:51]
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 17); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Open Synthesized Design]", 17); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 16, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 10:10:21 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 22 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Failed"); // Q.a (dialog37)
// Elapsed time: 18 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-439] module 'MotorDriver' not found. ]", 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 6, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 6); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. , [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. , [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 7, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 13); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 14, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 14); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, MotorDriver (MotorDriver.v)]", 17, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, MotorDriver (MotorDriver.v)]", 17); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, MotorDriver (MotorDriver.v)]", 17); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Verilog Header]", 16); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Verilog Header]", 16); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, TestBench (TestBench.v)]", 18); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, TestBench (TestBench.v)]", 18, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, TestBench (TestBench.v)]", 18, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
// Tcl Message: ipx::current_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml 
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Libraries", 1); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include, Custom_Header_Library.vh]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Global Include, Custom_Header_Library.vh]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao (RDIResourceCommand.RDICommands_DELETE, global_delete_menu)
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Remove Sources"); // X (dialog38)
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh 
// Elapsed Time for: 'L.f': 29m:50s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ao (PAResourceCommand.PACommandNames_ADD_SOURCES, add_sources_menu)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// Elapsed Time for: 'L.f': 29m:54s
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT)
setFileChooser("C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh");
selectButton("BACK", "< Back"); // JButton (BACK)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'f' command handler elapsed time: 15 seconds
dismissDialog("Add Sources"); // c (dialog39)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh 
// Elapsed Time for: 'L.f': 30m:10s
// Elapsed Time for: 'L.f': 30m:12s
selectTab(PAResourceEtoH.FileSetView_TABBED_PANE, (HResource) null, "Hierarchy", 0); // g (PAResourceEtoH.FileSetView_TABBED_PANE, SourcesView)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 2, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, PID.v]", 2, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("MotorDriver.v", 488, 282); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 115, 109); // ad (MotorDriver.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 30m:40s
// Elapsed Time for: 'L.f': 30m:42s
// Elapsed time: 14 seconds
typeControlKey((HResource) null, "MotorDriver.v", 'v'); // ad (MotorDriver.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 30m:50s
// Elapsed Time for: 'L.f': 30m:52s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 6, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 6, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 6, false, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al (PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, Hierarchy Update)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al (PAResourceQtoS.SrcMenu_IP_HIERARCHY, IP Hierarchy)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS, "Edit Simulation Sets..."); // ao (PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS, edit_simulation_sets_menu)
// Run Command: PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS
selectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, "sim_1", 0); // aw.g (PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET)
selectButton("CANCEL", "Cancel"); // JButton (CANCEL)
// 'av' command handler elapsed time: 11 seconds
dismissDialog("Add Sources"); // aw (dialog41)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 5, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
// Elapsed time: 10 seconds
selectMoreButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // r (PAResourceQtoS.SrcFilePropPanels_LIBRARY)
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "work", 1); // u (PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property library work [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
dismissDialog("Set Library"); // L (dialog42)
// Elapsed Time for: 'L.f': 31m:44s
selectMoreButton(PAResourceQtoS.SrcFilePropPanels_LIBRARY, (String) null); // r (PAResourceQtoS.SrcFilePropPanels_LIBRARY)
// Elapsed Time for: 'L.f': 31m:46s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 31m:48s
selectComboBox(PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME, "xil_defaultlib", 1); // u (PAResourceQtoS.SpecifyLibraryDialog_LIBRARY_NAME)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property library xil_defaultlib [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
dismissDialog("Set Library"); // L (dialog43)
// Elapsed Time for: 'L.f': 31m:50s
// Elapsed Time for: 'L.f': 31m:52s
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed Time for: 'L.f': 31m:54s
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
// Elapsed Time for: 'L.f': 31m:56s
// Elapsed Time for: 'L.f': 31m:58s
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", false); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): FALSE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
// Elapsed Time for: 'L.f': 32m:02s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 5, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 32m:04s
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
// Elapsed Time for: 'L.f': 32m:08s
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", false); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): FALSE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
// Elapsed Time for: 'L.f': 32m:10s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] 
// Elapsed Time for: 'L.f': 32m:12s
// Elapsed Time for: 'L.f': 32m:14s
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
// Elapsed Time for: 'L.f': 32m:18s
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", false); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): FALSE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v] 
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 5, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed Time for: 'L.f': 32m:20s
// Elapsed Time for: 'L.f': 32m:22s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 5, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", false); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): FALSE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include false [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] 
// Elapsed Time for: 'L.f': 32m:26s
// Elapsed Time for: 'L.f': 32m:28s
selectCodeEditor("MotorDriver.v", 220, 107); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 413, 107); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 436, 139); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 410, 140); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 434, 140); // ad (MotorDriver.v)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 32m:42s
// Elapsed Time for: 'L.f': 32m:44s
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Tcl Message: ipx::current_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 16, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 10:15:21 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog44)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 33m:26s
// Elapsed Time for: 'L.f': 33m:28s
// Elapsed time: 17 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis,  Command: synth_design -top MotorDriver -part xc7s50csga324-1. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis,  Command: synth_design -top MotorDriver -part xc7s50csga324-1. ]", 4); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis,  Command: synth_design -top MotorDriver -part xc7s50csga324-1. ,  12 Infos, 25 Warnings, 0 Critical Warnings and 4 Errors encountered.. ]", 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis,  Command: synth_design -top MotorDriver -part xc7s50csga324-1. ,  12 Infos, 25 Warnings, 0 Critical Warnings and 4 Errors encountered.. ]", 7, false, false, false, false, false, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis,  Command: synth_design -top MotorDriver -part xc7s50csga324-1. ,  Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'. ]", 6, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis,  Command: synth_design -top MotorDriver -part xc7s50csga324-1. ]", 4); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 5); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 48 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 3, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Counters.v]", 3, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 4, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE, "Global include", true); // f (PAResourceQtoS.SrcFilePropPanels_GLOBAL_INCLUDE): TRUE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property is_global_include true [get_files  C:/Code/FPGA-HDL/Custom_Verilog_Headers/Custom_Header_Library.vh] 
// Elapsed Time for: 'L.f': 34m:57s
// Elapsed Time for: 'L.f': 34m:59s
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 16, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 10:17:28 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 23 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Synthesis Failed"); // Q.a (dialog45)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 15, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
// Elapsed time: 50 seconds
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11, true); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree) - Node
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
// Elapsed time: 36 seconds
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, Vivado Strategies, Vivado Synthesis Defaults]", 2, false, false, false, false, true, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE) - Popup Trigger
// Elapsed time: 10 seconds
dismissDialog("Settings"); // d (dialog13)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 5, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
// Elapsed time: 16 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 621, 71); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
// Elapsed time: 41 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 507, 107); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
// Tcl (Dont Echo) Command: 'rdi::info_commands {syn*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {synh*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {synth*}'
// Tcl (Dont Echo) Command: 'rdi::match_options {synth_design} {}'
// Tcl (Dont Echo) Command: 'rdi::match_options {synth_design} {in}'
// Elapsed time: 18 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "synth_design -include_dirs {"); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "MotorDriver.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectCodeEditor("MotorDriver.v", 112, 113); // ad (MotorDriver.v)
typeControlKey((HResource) null, "MotorDriver.v", 'c'); // ad (MotorDriver.v)
// Tcl (Dont Echo) Command: 'rdi::info_commands bd::match_path'
// Tcl (Dont Echo) Command: 'bd::match_path {synth_design} {../../Custom_Verilog_Headers/} {Custom_Header_Library.vh}'
// Tcl (Dont Echo) Command: 'rdi::info_commands bd::match_path'
// Tcl (Dont Echo) Command: 'bd::match_path {synth_design} {../../Custom_Verilog_Headers/} {Custom_Header_Library.vh"}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh\"", true); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Tcl (Dont Echo) Command: 'rdi::info_commands bd::match_path'
// Tcl (Dont Echo) Command: 'bd::match_path {synth_design} {../../Custom_Verilog_Headers/} {Custom_Header_Library.vh"}'
// Tcl Command: 'synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh"}'
// Tcl Command: 'synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh"}'
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh"} 
// Tcl Message: Command: synth_design -include_dirs ../../Custom_Verilog_Headers/Custom_Header_Library.vh\" Starting synth_design Using part: xc7s50csga324-1 Top: MotorDriver Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// HMemoryUtils.trashcanNow. Engine heap size: 2,165 MB. GUI used memory: 176 MB. Current time: 8/29/24, 10:22:01 AM EDT
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75] 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'PID' is here [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7s50csga324-1 
// Tcl Message: INFO: [Device 21-403] Loading part xc7s50csga324-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2469.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: No constraint files found. 
// Tcl Message: Part Resources: DSPs: 120 (col length:60) BRAMs: 150 (col length: RAMB18 60 RAMB36 30) --------------------------------------------------------------------------------- Finished Part Resource Summary --------------------------------------------------------------------------------- 
// Tcl Message: No constraint files found. 
// Tcl Message: --------------------------------------------------------------------------------- Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- 
// Tcl Message: Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2565.672 ; gain = 96.047 
// Tcl Message: ---------------------------------------------------------------------------------  Sort Area is  pid_controller/delta_w_0 : 0 0 : 299 299 : Used 1 time 0 
// Tcl Message: No constraint files found. 
// Tcl Message: --------------------------------------------------------------------------------- Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2565.672 ; gain = 96.047 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message:  Report Cell Usage:  +------+--------+------+ |      |Cell    |Count | +------+--------+------+ |1     |BUFG    |     1| |2     |CARRY4  |    38| |3     |DSP48E1 |     1| |4     |LUT1    |   104| |5     |LUT2    |    58| |6     |LUT3    |    37| |7     |LUT4    |    28| |8     |LUT5    |     3| |9     |LUT6    |     7| |10    |FDRE    |   181| |11    |FDSE    |    11| |12    |IBUF    |     3| |13    |OBUF    |    10| +------+--------+------+ 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// Tcl Message: --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 2 critical warnings and 53 warnings. Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.664 ; gain = 103.039 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,498 MB. GUI used memory: 176 MB. Current time: 8/29/24, 10:22:10 AM EDT
// [Engine Memory]: 2,498 MB (+261908kb) [00:39:53]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Project 1-571] Translating synthesized netlist 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2575.551 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2674.160 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Device view-level: 0.0
// Tcl Message: Synth Design complete | Checksum: 880716c8 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 20 Infos, 53 Warnings, 2 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2780.570 ; gain = 310.945 
// Tcl Message: design_1 
// Elapsed time: 32 seconds
dismissDialog("Tcl Command"); // bq (Tcl Command Progress)
// Elapsed Time for: 'L.f': 39m:47s
// RouteApi::initDelayMediator elapsed time: 4.5s
// RouteApi: Init Delay Mediator Swing Worker Finished
// [Engine Memory]: 2,656 MB (+34347kb) [00:40:01]
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 14); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 14); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7s50csga324-1 Top: MotorDriver 
// [Engine Memory]: 2,804 MB (+15561kb) [00:40:04]
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 3,189 MB. GUI used memory: 269 MB. Current time: 8/29/24, 10:22:26 AM EDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 3,193 MB (+261706kb) [00:40:09]
// TclEventType: DESIGN_NEW
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3228.379 ; gain = 394.312 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [../../Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75] 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'PID' is here [../../Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3338.770 ; gain = 504.703 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.684 ; gain = 527.617 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.684 ; gain = 527.617 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3361.684 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3475.363 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.363 ; gain = 641.297 
// Tcl Message: 13 Infos, 52 Warnings, 2 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3475.363 ; gain = 641.297 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
dismissDialog("Open Elaborated Design"); // bq (Open Elaborated Design Progress)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // E (dialog46)
// Elapsed time: 34 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_IO_PLANNING, "I/O Planning"); // al (PAResourceItoN.MainMenuMgr_IO_PLANNING, I/O Planning)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Elapsed time: 14 seconds
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies]", 0, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, Vivado Strategies, Vivado Synthesis Defaults]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, Vivado Strategies, Vivado Synthesis Defaults]", 2, false, false, false, false, true, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE) - Popup Trigger
selectMenuItem(PAResourceQtoS.StrategyOptionsPanel_COPY_STRATEGY, "Copy Strategy"); // ao (PAResourceQtoS.StrategyOptionsPanel_COPY_STRATEGY, Copy Strategy)
// Elapsed time: 17 seconds
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 65, 94); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
// Elapsed time: 28 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 926, 340); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
typeControlKey(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, "RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR", 'c'); // cD (RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR)
// Elapsed time: 22 seconds
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "THIS WORKS"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog13)
// [GUI Memory]: 313 MB (+1658kb) [00:42:22]
// Elapsed time: 11 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_FLOORPLANNING, "Floorplanning"); // al (PAResourceItoN.MainMenuMgr_FLOORPLANNING, Floorplanning)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// HMemoryUtils.trashcanNow. Engine heap size: 3,233 MB. GUI used memory: 211 MB. Current time: 8/29/24, 10:24:57 AM EDT
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Copy_of_Vivado Synthesis Defaults]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, Vivado Strategies, Vivado Synthesis Defaults]", 3, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Copy_of_Vivado Synthesis Defaults]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
// Elapsed time: 14 seconds
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "THIS WORKS"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog13)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // al (PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, Open Recent)
selectMenuItem(PAResourceCommand.PACommandNames_OPEN_PROJECT, "Open..."); // ao (PAResourceCommand.PACommandNames_OPEN_PROJECT, open_project_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_OPEN_PROJECT
dismissFileChooser();
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag (PAResourceItoN.MainMenuMgr_FLOW, Flow)
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag (PAResourceItoN.MainMenuMgr_FLOW, Flow)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag (PAResourceItoN.MainMenuMgr_EDIT, Edit)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenuItem(PAResourceCommand.PACommandNames_NEW_PROJECT, "New..."); // ao (PAResourceCommand.PACommandNames_NEW_PROJECT, new_project_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectMoreButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // r (PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION)
setFolderChooser("C:/Code/FPGA-HDL/Projects");
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "Saphire"); // Q (PAResourceOtoP.ProjectNameChooser_PROJECT_NAME)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("BACK", "< Back"); // JButton (BACK)
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "Sapphire"); // Q (PAResourceOtoP.ProjectNameChooser_PROJECT_NAME)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectTab(PAResourceOtoP.PartChooser_TABBED_PANE, (HResource) null, "Boards", 1); // g (PAResourceOtoP.PartChooser_TABBED_PANE)
// HMemoryUtils.trashcanNow. Engine heap size: 3,400 MB. GUI used memory: 213 MB. Current time: 8/29/24, 10:26:12 AM EDT
selectComboBox(PAResourceAtoD.BoardChooser_VENDOR, "digilentinc.com", 4); // a.a (PAResourceAtoD.BoardChooser_VENDOR)
// [Engine Memory]: 3,400 MB (+49618kb) [00:44:01]
selectTreeTable(PAResourceAtoD.BoardChooser_BOARD_TABLE, "Arty S7-50 ; Arty S7-50 ; Arty S7-50 ; digilentinc.com ; 1.1 ; Arty S7-50 ; 324 ; B.0 ; 210 ; 32600 ; 65200 ; 75 ; 0 ; 120 ; 32 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "Arty S7-50", 0, false); // l (PAResourceAtoD.BoardChooser_BOARD_TABLE)
selectButton("NEXT", "Next >"); // JButton (NEXT)
selectButton("OptionPane.button", "No"); // JButton (OptionPane.button)
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project Sapphire C:/Code/FPGA-HDL/Projects/Sapphire -part xc7s50csga324-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: BOARD_MODIFIED
// Tcl Message: set_property board_part digilentinc.com:arty-s7-50:part0:1.1 [current_project] 
// TclEventType: PROJECT_CHANGE
// Tcl Message: set_property  ip_repo_paths  C:/Code/FPGA-HDL [current_project] 
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'. 
selectButton("FINISH", "Finish"); // JButton (FINISH)
// 'g' command handler elapsed time: 45 seconds
dismissDialog("Create Project"); // bq (Create Project Progress)
dismissDialog("New Project"); // f (dialog48)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator, Create Block Design]", 6, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_CREATE_NEW_DIAGRAM
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// 'O' command handler elapsed time: 4 seconds
dismissDialog("Create Block Design"); // ax (design_1)
// Tcl Message: create_bd_design "design_1" 
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  
// TclEventType: RSB_OPEN_DIAGRAM
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
dismissDialog("Create Block Design"); // bq (Create Block Design Progress)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// HMemoryUtils.trashcanNow. Engine heap size: 3,447 MB. GUI used memory: 226 MB. Current time: 8/29/24, 10:26:42 AM EDT
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP]", 6); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Repository]", 7, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog50)
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 424, 393, 1510, 636, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
selectMenuItem(PAResourceQtoS.SystemBuilderMenu_ADD_IP, "Add IP..."); // ao (PAResourceQtoS.SystemBuilderMenu_ADD_IP, Add IP...)
// [GUI Memory]: 338 MB (+10459kb) [00:44:34]
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "motor"); // OverlayTextField (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "MotorDriver_v1_0", 0, "MotorDriver_v1_0", 0, false); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "MotorDriver_v1_0", 0); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "MotorDriver_v1_0", 0, "MotorDriver_v1_0", 0, false, false, false, false, false, true); // z (PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE) - Double Click
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: startgroup 
// Tcl Message: create_bd_cell -type ip -vlnv xilinx.com:user:MotorDriver:1.0 MotorDriver_0 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 26s
// Tcl Message: current_project MotorDriver_V1_0 
// Elapsed Time for: 'L.f': 28s
// Elapsed time: 11 seconds
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // g (PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION)
// Tcl Message: current_project Sapphire 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
dismissDialog("Run Connection Automation"); // E (dialog51)
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins MotorDriver_0/aclk_i] 
// Elapsed Time for: 'L.f': 40s
// Tcl Message: current_project MotorDriver_V1_0 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 375, 224, 1510, 636, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
selectButton(PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION, "Run Connection Automation"); // g (PAResourceQtoS.RSBApplyAutomationBar_RUN_CONNECTION_AUTOMATION)
// Tcl Message: current_project Sapphire 
// Elapsed Time for: 'L.f': 44s
selectCheckBoxTree(PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE, "[All Automation (2 out of 2 selected)]", 0, true, true, ui.utils.collection.couples.TriState.True); // E.c (PAResourceAtoD.ApplyRSBMultiAutomationDialog_CHECKBOX_TREE) - Node
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Run Connection Automation"); // E (dialog52)
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: XGUI_UPDATE_GUI_ELEMENT
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_CONNECTION_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: XGUI_RESET_GUI_ELEMENT
// Tcl Message: startgroup 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {ddr_clock ( DDR Clock ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz/clk_in1] 
// Tcl Message: INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz] INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE ddr_clock [get_bd_cells /clk_wiz] 
// Tcl Message: INFO: [BoardRule 102-10] create_bd_port -dir I ddr_clock -type clk INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /ddr_clock INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /ddr_clock INFO: [BoardRule 102-15] connect_bd_net /ddr_clock /clk_wiz/clk_in1 INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /ddr_clock 
// Tcl Message: apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz/reset] 
// Tcl Message: INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz] INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_HIGH /reset INFO: [BoardRule 102-11] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /reset_inv_0 INFO: [BoardRule 102-12] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /reset_inv_0 INFO: [BoardRule 102-13] connect_bd_net /reset /reset_inv_0/Op1 INFO: [BoardRule 102-14] connect_bd_net /reset_inv_0/Res /clk_wiz/reset INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 48s
// Elapsed Time for: 'L.f': 50s
// Tcl Message: current_project MotorDriver_V1_0 
selectTab((HResource) null, (HResource) null, "Board", 3); // aa
selectTree(PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL, "[Arty S7-50, GPIO, 4 Switches]", 11, false); // af (PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL)
// Tcl Message: current_project Sapphire 
selectTree(PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL, "[Arty S7-50, GPIO, 4 LEDs]", 9, false); // af (PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL)
selectTree(PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL, "[Arty S7-50, GPIO, 4 LEDs]", 9, false, false, false, false, true, false); // af (PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL) - Popup Trigger
selectTree(PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL, "[Arty S7-50, GPIO, 4 LEDs]", 9, false, false, false, false, true, false); // af (PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL) - Popup Trigger
selectMenuItem(PAResourceAtoD.BoardTreePanel_CONNECT_BOARD_COMPONENT, "Connect Board Component..."); // ao (PAResourceAtoD.BoardTreePanel_CONNECT_BOARD_COMPONENT, Connect Board Component...)
selectTreeTable(PAResourceAtoD.BoardInterfaceConnectionDialog_TREE_TABLE, "GPIO ; GPIO", 5, "GPIO", 0, false); // Y (PAResourceAtoD.BoardInterfaceConnectionDialog_TREE_TABLE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Connect Board Component"); // U (dialog53)
// Tcl Message: startgroup 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell -type ip -vlnv Custom:ip:GPIO:2.0 GPIO_0 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: apply_board_connection -board_interface "led_4bits" -ip_intf "GPIO_0/GPIO" -diagram "design_1"  
// Tcl Message: INFO: [BoardInterface 100-3] current_bd_design design_1 INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /GPIO_0] INFO: [BoardInterface 100-12] set_property CONFIG.GPIO_BOARD_INTERFACE led_4bits [get_bd_cells -quiet /GPIO_0] INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_4bits INFO: [BoardInterface 100-109] connect_bd_intf_net /led_4bits /GPIO_0/GPIO 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 01m:00s
// Tcl Message: current_project MotorDriver_V1_0 
// Elapsed Time for: 'L.f': 01m:02s
// HMemoryUtils.trashcanNow. Engine heap size: 3,471 MB. GUI used memory: 242 MB. Current time: 8/29/24, 10:27:32 AM EDT
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: current_project Sapphire 
// Tcl Message: connect_bd_net [get_bd_pins GPIO_0/mClk_i] [get_bd_pins clk_wiz/clk_out1] 
selectView(PAResourceOtoP.PAViews_SYSTEM, "System", 849, 267, 1510, 636, false, false, false, true, false); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem) - Popup Trigger
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins MotorDriver_0/motor_o] [get_bd_pins GPIO_0/Port_00_i] 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectTree(PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL, "[Arty S7-50, GPIO, 4 Push Buttons]", 10, false); // af (PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL)
selectTree(PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL, "[Arty S7-50, GPIO, 4 Push Buttons]", 10, false, false, false, false, true, false); // af (PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL) - Popup Trigger
selectTree(PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL, "[Arty S7-50, GPIO, 4 Push Buttons]", 10, false, false, false, false, true, false); // af (PAResourceAtoD.BoardTreePanel_BOARD_TREE_PANEL) - Popup Trigger
selectMenuItem(PAResourceAtoD.BoardTreePanel_CONNECT_BOARD_COMPONENT, "Connect Board Component..."); // ao (PAResourceAtoD.BoardTreePanel_CONNECT_BOARD_COMPONENT, Connect Board Component...)
selectTreeTable(PAResourceAtoD.BoardInterfaceConnectionDialog_TREE_TABLE, "GPIO ; GPIO", 5, "GPIO", 0, false); // Y (PAResourceAtoD.BoardInterfaceConnectionDialog_TREE_TABLE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Connect Board Component"); // U (dialog54)
// Tcl Message: startgroup 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_ADD_OBJECT
// Tcl Message: create_bd_cell -type ip -vlnv Custom:ip:GPIO:2.0 GPIO_1 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_ADD_OBJECT
// TclEventType: RSB_REMOVE_ADDRNETWORK
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: apply_board_connection -board_interface "push_buttons_4bits" -ip_intf "GPIO_1/GPIO" -diagram "design_1"  
// Tcl Message: INFO: [BoardInterface 100-3] current_bd_design design_1 INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /GPIO_1] INFO: [BoardInterface 100-12] set_property CONFIG.GPIO_BOARD_INTERFACE push_buttons_4bits [get_bd_cells -quiet /GPIO_1] INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 push_buttons_4bits INFO: [BoardInterface 100-109] connect_bd_intf_net /push_buttons_4bits /GPIO_1/GPIO 
// Tcl Message: endgroup 
// Elapsed Time for: 'L.f': 01m:34s
// Tcl Message: current_project MotorDriver_V1_0 
// Elapsed Time for: 'L.f': 01m:36s
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: current_project Sapphire 
// Tcl Message: connect_bd_net [get_bd_pins GPIO_1/mClk_i] [get_bd_pins clk_wiz/clk_out1] 
// Elapsed time: 13 seconds
selectButton(PAResourceQtoS.SystemBuilderView_OPTIMIZE_ROUTING, "System_RSB_OPTIMIZE_LAYOUT"); // B (PAResourceQtoS.SystemBuilderView_OPTIMIZE_ROUTING, System_RSB_OPTIMIZE_LAYOUT)
// Tcl Command: 'regenerate_bd_layout -routing'
// TclEventType: RSB_LAYOUT_STATE
// TclEventType: RSB_ROUTE_LAYOUT
// Tcl Message: regenerate_bd_layout -routing 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins GPIO_1/Port_00_o] [get_bd_pins MotorDriver_0/reset_i] 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins GPIO_1/Port_00_o] [get_bd_pins MotorDriver_0/on_off_i] 
// Run Command: RDIResourceCommand.RDICommands_UNDO
// Elapsed time: 10 seconds
typeControlKey(null, null, 'z');
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins GPIO_1/Port_00_o] [get_bd_pins MotorDriver_0/on_off_i]' 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins GPIO_1/Port_01_o] [get_bd_pins GPIO_0/Port_01_i] 
// Elapsed time: 13 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /GPIO_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: RDIResourceCommand.RDICommands_UNDO
typeControlKey(null, null, 'z');
// TclEventType: RSB_REMOVE_OBJECT
// Tcl Message: undo 
// Tcl Message: INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins GPIO_1/Port_01_o] [get_bd_pins GPIO_0/Port_01_i]' 
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins MotorDriver_0/on_off_i] [get_bd_pins GPIO_1/Port_01_o] 
// Elapsed time: 10 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: save_bd_design 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Elapsed Time for: 'L.f': 02m:30s
// Tcl Message: current_project MotorDriver_V1_0 
// Elapsed Time for: 'L.f': 02m:32s
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// 'a' command handler elapsed time: 4 seconds
selectButton("OptionPane.button", "Cancel"); // JButton (OptionPane.button)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 1, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// Tcl Message: current_project Sapphire 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, design_1 (design_1.bd)]", 1, true, false, false, false, true, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_OPEN_FILE_WITH, "Open With"); // al (PAResourceCommand.PACommandNames_OPEN_FILE_WITH, Open With)
selectMenuItem(PAResourceCommand.PACommandNames_CREATE_TOP_HDL, "Create HDL Wrapper..."); // ao (PAResourceCommand.PACommandNames_CREATE_TOP_HDL, create_top_hdl_menu)
// Run Command: PAResourceCommand.PACommandNames_CREATE_TOP_HDL
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Create HDL Wrapper"); // a (dialog55)
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: make_wrapper -files [get_files C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd] -top 
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate 
// Tcl Message: ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /MotorDriver_0/aclk_i(10000000) and /clk_wiz/clk_out1(100000000) ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd  
// Tcl Message: ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'make_wrapper' failed due to earlier errors. (Error Opening Composite File)'
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed time: 15 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog56)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /MotorDriver_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /MotorDriver_0]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog57)
// Tcl Message: startgroup 
// Tcl Message: endgroup 
// Elapsed time: 10 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /clk_wiz]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /clk_wiz]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_RSB_BLOC
dismissDialog("Re-customize IP"); // C (Re-customize IP Progress)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Clocking Options", 1); // cI (PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE)
// HMemoryUtils.trashcanNow. Engine heap size: 3,493 MB. GUI used memory: 259 MB. Current time: 8/29/24, 10:30:02 AM EDT
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 2); // cI (PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Re-customize IP"); // m (dialog58)
// Tcl Message: startgroup 
// Tcl Message: endgroup 
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Elapsed Time for: 'L.f': 03m:42s
// Tcl Message: current_project MotorDriver_V1_0 
// Tcl Message: current_project Sapphire 
// Elapsed Time for: 'L.f': 03m:44s
// Elapsed time: 71 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed time: 22 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Package IP - MotorDriver", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// TclEventType: PACKAGER_UNLOAD_CORE
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - MotorDriver"); // H (PAResourceOtoP.PAViews_PACKAGE_IP, PlanAheadTabPackage IP - MotorDriver)
// Tcl Message: current_project MotorDriver_V1_0 
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - MotorDriver"); // H (PAResourceOtoP.PAViews_PACKAGE_IP, PlanAheadTabPackage IP - MotorDriver)
// Tcl Message: ipx::unload_core c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
selectCodeEditor("MotorDriver.v", 392, 138); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 103, 256); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 103, 256, false, false, false, false, true); // ad (MotorDriver.v) - Double Click
typeControlKey((HResource) null, "MotorDriver.v", 'c'); // ad (MotorDriver.v)
// Elapsed time: 12 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mClk_i"); // d.c (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX)
selectCodeEditor("MotorDriver.v", 262, 290); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 122, 265); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 122, 265, false, false, false, false, true); // ad (MotorDriver.v) - Double Click
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // d.c (RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // J (PAResourceOtoP.PAViews_CODE, PlanAheadTabCode)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 50m:29s
// Elapsed Time for: 'L.f': 50m:31s
// Elapsed time: 49 seconds
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g (PAResourceOtoP.ProjectTab_RELOAD)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// HMemoryUtils.trashcanNow. Engine heap size: 3,569 MB. GUI used memory: 256 MB. Current time: 8/29/24, 10:33:02 AM EDT
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// [Engine Memory]: 3,577 MB (+7119kb) [00:50:45]
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3760.273 ; gain = 88.957 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,725 MB. GUI used memory: 252 MB. Current time: 8/29/24, 10:33:06 AM EDT
// Engine heap size: 3,725 MB. GUI used memory: 253 MB. Current time: 8/29/24, 10:33:06 AM EDT
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75] 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3858.430 ; gain = 187.113 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3881.344 ; gain = 210.027 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3881.344 ; gain = 210.027 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,725 MB. GUI used memory: 252 MB. Current time: 8/29/24, 10:33:07 AM EDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3916.980 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3916.980 ; gain = 245.664 
dismissDialog("Reloading"); // bq (Reloading Progress)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // E (dialog59)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "File Groups", 2); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
// TclEventType: PACKAGER_UNLOAD_CORE
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - axi_gpio"); // H (PAResourceOtoP.PAViews_PACKAGE_IP, PlanAheadTabPackage IP - axi_gpio)
closeView(PAResourceOtoP.PAViews_PACKAGE_IP, "Package IP - axi_gpio"); // H (PAResourceOtoP.PAViews_PACKAGE_IP, PlanAheadTabPackage IP - axi_gpio)
// Tcl Message: ipx::unload_core c:/Xilinx/Vivado/2023.2/data/ip/xilinx/axi_gpio_v2_0/component.xml 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al (PAResourceItoN.MainMenuMgr_PROJECT, Project)
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al (PAResourceItoN.MainMenuMgr_CHECKPOINT, Checkpoint)
selectMenu(PAResourceItoN.MainMenuMgr_CONSTRAINTS, "Constraints"); // al (PAResourceItoN.MainMenuMgr_CONSTRAINTS, Constraints)
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al (PAResourceItoN.MainMenuMgr_IP, IP)
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, "Open IP-XACT File..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT, packager_open_ipxact_file_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag (PAResourceItoN.MainMenuMgr_FILE, File)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_OPEN_COMPONENT
// Elapsed time: 51 seconds
setFileChooser("C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml");
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_CURRENT_CORE
// Run Command: PAResourceCommand.PACommandNames_IP_PACKAGER
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::open_ipxact_file C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/component.xml 
// 'q' command handler elapsed time: 52 seconds
dismissDialog("Open IP-XACT File"); // bq (Open IP-XACT File Progress)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
// [Engine Memory]: 3,762 MB (+6069kb) [00:52:12]
// HMemoryUtils.trashcanNow. Engine heap size: 3,789 MB. GUI used memory: 263 MB. Current time: 8/29/24, 10:34:32 AM EDT
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Clock and Reset Signals", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Clock and Reset Signals", 0, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, null, -1, null, -1, false, false, false, false, true, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT, "Import IP Ports..."); // ao (PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT, packager_port_import_menu)
// Run Command: PAResourceCommand.PACommandNames_PACKAGER_PORT_IMPORT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_DELETE
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::remove_all_port [ipx::current_core] 
// Tcl Message: ipx::add_ports_from_hdl [ipx::current_core] -top_level_hdl_file c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v -top_module_name MotorDriver 
dismissDialog("Import Ports from HDL"); // X (dialog61)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// [GUI Memory]: 372 MB (+18127kb) [00:52:22]
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Clock and Reset Signals", 0, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK.CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK.CLK", 0, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK.CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK.CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK.CLK", 0, false, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click
setText(PAResourceItoN.InterfaceConfigurationPanel_NAME, "CLK"); // v (PAResourceItoN.InterfaceConfigurationPanel_NAME)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property name CLK [ipx::get_bus_interfaces CLK.CLK -of_objects [ipx::current_core]] 
dismissDialog("Edit Interface"); // x (dialog62)
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Clock and Reset Signals", 0, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0, "Clock and Reset Signals", 0, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK", 0, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK", 0, false, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click
// [GUI Memory]: 414 MB (+23908kb) [00:52:35]
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PARAMETERS, "Parameters", 2); // y (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectTreeTable(PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE, "FREQ_HZ ; Clk Frequency ; 10000000", 2, "FREQ_HZ", 0, false); // w (PAResourceAtoD.BusParameterFacetTable_BUS_PARAMETER_FACET_TABLE)
selectButton(PAResourceEtoH.EditInterfaceDialog_MOVE_SELECTED_BUS_PARAMETERS_TO_LEFT, (String) null); // j (PAResourceEtoH.EditInterfaceDialog_MOVE_SELECTED_BUS_PARAMETERS_TO_LEFT)
// TclEventType: PACKAGER_OBJECT_DELETE
// Tcl Message: ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces CLK -of_objects [ipx::current_core]] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
selectTab(PAResourceEtoH.EditInterfaceDialog_TABBED_PANE, PAResourceEtoH.EditInterfaceDialog_PORT_MAPPING, "Port Mapping", 1); // y (PAResourceEtoH.EditInterfaceDialog_TABBED_PANE)
selectList(PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS, "ui.data.coregen.b@5818d9e2", 0); // J (PAResourceItoN.InterfacePortMappingPanel_INTERFACES_LOGICAL_PORTS)
selectList(PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS, "ui.data.coregen.bn@65e562b2", 0); // K (PAResourceItoN.InterfacePortMappingPanel_IPS_PHYSICAL_PORTS)
selectButton(PAResourceItoN.InterfacePortMappingPanel_MAP_PORTS, "Map Ports"); // a (PAResourceItoN.InterfacePortMappingPanel_MAP_PORTS)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: ipx::add_port_map CLK [ipx::get_bus_interfaces CLK -of_objects [ipx::current_core]] 
// Tcl Message: set_property physical_name mClk_i [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces CLK -of_objects [ipx::current_core]]] 
dismissDialog("Edit Interface"); // x (dialog63)
// [GUI Memory]: 448 MB (+14479kb) [00:52:45]
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// Tcl Message: ipx::save_core [ipx::current_core] 
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Ports and Interfaces", 4); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceOtoP.PackagerStepContentPanel_MESSAGES, "1"); // g (PAResourceOtoP.PackagerStepContentPanel_MESSAGES)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "Clock and Reset Signals ;  ;  ;  ;  ;  ;  ;  ;  ; ", 0); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
collapseTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1, "CLK", 0, true, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click - Node
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "CLK ; slave ;  ;  ;  ;  ;  ;  ;  ; ", 1); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "mClk_i ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 2, "mClk_i", 0, false); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
expandTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "mClk_i ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 2); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE)
selectTreeTable(PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE, "mClk_i ;  ;  ; in ;  ;  ;  ;  ;  ; std_logic", 2, "mClk_i", 0, false, false, false, false, false, true); // w (PAResourceOtoP.PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE) - Double Click
selectRadioButton(PAResourceEtoH.EditPortDialog_OPTIONAL, "Optional"); // a (PAResourceEtoH.EditPortDialog_OPTIONAL)
selectRadioButton(PAResourceEtoH.EditPortDialog_MANDATORY, "Mandatory"); // a (PAResourceEtoH.EditPortDialog_MANDATORY)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Edit Port"); // T (dialog64)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectList(PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST, "Review and Package", 7); // S (PAResourceOtoP.PackagerStepsPanel_PACKAGER_STEPS_LIST)
selectButton(PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP, "Re-Package IP"); // a (PAResourceQtoS.ReviewContentPanel_RE_PACKAGE_IP)
// TclEventType: PACKAGER_OBJECT_CHANGE
// Tcl Message: set_property core_revision 12 [ipx::current_core] 
// Tcl Message: ipx::create_xgui_files [ipx::current_core] 
// Tcl Message: ipx::update_checksums [ipx::current_core] 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: ipx::check_integrity [ipx::current_core] 
// Tcl Message: INFO: [IP_Flow 19-2181] Payment Required is not set for this core. INFO: [IP_Flow 19-2187] The Product Guide file is missing. INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed. 
// Tcl Message: ipx::save_core [ipx::current_core] 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: CREATE_IP_CATALOG
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_MESSAGE_UPDATE
// Tcl Message: update_ip_catalog -rebuild -repo_path c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0 
// Tcl Message: INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0' 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectButton(PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG, "Refresh IP Catalog"); // g (PAResourceOtoP.PlanAheadTab_REFRESH_IP_CATALOG)
// Tcl Message: current_project Sapphire 
// TclEventType: CREATE_IP_CATALOG
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: RSB_BITABEN_IPREPODATA_REFRESH
// TclEventType: BDCELL_LOCK_CHANGE
// TclEventType: CREATE_IP_CATALOG
// Tcl Message: update_ip_catalog -rebuild -scan_changes 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Code/FPGA-HDL'. 
// TclEventType: IP_SUMMARY_RESULTS
// Tcl Message: report_ip_status -name ip_status 
// Tcl Message: current_project MotorDriver_V1_0 
dismissDialog("Refresh IP Catalog"); // bq (Refresh IP Catalog Progress)
selectButton(PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED, "Upgrade Selected"); // a (PAResourceItoN.IPStatusSectionPanel_UPGRADE_SELECTED)
// Run Command: PAResourceCommand.PACommandNames_UPGRADE_IP
// Tcl Message: current_project Sapphire 
// TclEventType: RSB_OPEN_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: FILESET_UPDATE_IP
// TclEventType: IP_UPGRADE_COMPLETE
// Tcl Message: upgrade_ip -vlnv xilinx.com:user:MotorDriver:1.0 [get_ips  design_1_MotorDriver_0_0] -log ip_upgrade.log 
// Tcl Message: Upgrading 'C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd' 
// Tcl Message: INFO: [IP_Flow 19-3422] Upgraded design_1_MotorDriver_0_0 (MotorDriver_v1_0 1.0) from revision 11 to revision 12 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  
// Tcl Message: INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Code/FPGA-HDL/Projects/Sapphire/ip_upgrade.log'. 
// Tcl Message: export_ip_user_files -of_objects [get_ips design_1_MotorDriver_0_0] -no_script -sync -force -quiet 
selectButton("OptionPane.button", "OK"); // JButton (OptionPane.button)
// Elapsed Time for: 'L.f': 09m:08s
selectButton(PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL, "Skip"); // a (PAResourceQtoS.SimpleOutputProductDialog_CLOSE_DIALOG_UNSAVED_CHANGES_WILL)
dismissDialog("Generate Output Products"); // Y (dialog65)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // a (dialog66)
// Elapsed Time for: 'L.f': 09m:10s
// HMemoryUtils.trashcanNow. Engine heap size: 3,936 MB. GUI used memory: 347 MB. Current time: 8/29/24, 10:35:42 AM EDT
// TclEventType: RSB_CONNECTION_CHANGE
// Tcl Message: connect_bd_net [get_bd_pins MotorDriver_0/mClk_i] [get_bd_pins MotorDriver_0/motor_o] 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Tcl Command: 'set_property location {604 544} [get_bd_intf_ports push_buttons_4bits]'
// TclEventType: RSB_CANVAS_LOCATION
// Tcl Message: set_property location {604 544} [get_bd_intf_ports push_buttons_4bits] 
// Elapsed time: 12 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 12, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: generate_target all [get_files C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate 
// Tcl Message: Wrote  : <C:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.srcs\sources_1\bd\design_1\design_1.bd>  Wrote  : <C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui>  Verilog Output written to : C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.v Verilog Output written to : C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/sim/design_1.v Verilog Output written to : C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block MotorDriver_0 . 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz . INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO_0 . INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO_1 . 
// Tcl Message: Exporting to file C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh Generated Hardware Definition File C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/synth/design_1.hwdef 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.srcs/sources_1/bd/design_1/design_1.bd] 
// Tcl Message: launch_runs design_1_GPIO_0_0_synth_1 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_0_0 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Aug 29 10:36:19 2024] Launched design_1_GPIO_0_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_0_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run design_1_GPIO_0_0_synth_1 
// Tcl Message: [Thu Aug 29 10:36:19 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Thu Aug 29 10:36:24 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:36:29 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:36:34 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:36:44 2024] Waiting for design_1_GPIO_0_0_synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 3,936 MB. GUI used memory: 280 MB. Current time: 8/29/24, 10:36:46 AM EDT
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Thu Aug 29 10:36:49 2024] design_1_GPIO_0_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 4193.777 ; gain = 3.059 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs design_1_GPIO_1_0_synth_1 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_1_0 
// Tcl Message: [Thu Aug 29 10:36:49 2024] Launched design_1_GPIO_1_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_GPIO_1_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run design_1_GPIO_1_0_synth_1 
// Tcl Message: [Thu Aug 29 10:36:49 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Thu Aug 29 10:36:54 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:36:59 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:37:04 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:37:14 2024] Waiting for design_1_GPIO_1_0_synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 3,938 MB. GUI used memory: 281 MB. Current time: 8/29/24, 10:37:16 AM EDT
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Thu Aug 29 10:37:19 2024] design_1_GPIO_1_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 4193.996 ; gain = 0.219 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs design_1_MotorDriver_0_0_synth_1 
// Tcl Message: INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MotorDriver_0_0 
// Tcl Message: [Thu Aug 29 10:37:19 2024] Launched design_1_MotorDriver_0_0_synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.runs/design_1_MotorDriver_0_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run design_1_MotorDriver_0_0_synth_1 
// Tcl Message: [Thu Aug 29 10:37:19 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Thu Aug 29 10:37:24 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:37:29 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// Tcl Message: [Thu Aug 29 10:37:34 2024] Waiting for design_1_MotorDriver_0_0_synth_1 to finish... 
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Thu Aug 29 10:37:39 2024] design_1_MotorDriver_0_0_synth_1 finished 
// Tcl Message: ERROR: [Vivado 12-13638] Failed runs(s) : 'design_1_MotorDriver_0_0_synth_1' 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 4193.996 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors. 
// Elapsed Time for: 'b': 01m:23s
// 'a' command handler elapsed time: 83 seconds
// Elapsed time: 83 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 11m:10s
// Elapsed Time for: 'L.f': 11m:12s
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// Elapsed Time for: 'L.f': 11m:14s
selectCheckBox(PAResourceItoN.MsgView_CRITICAL_WARNINGS, (String) null, false); // f (PAResourceItoN.MsgView_CRITICAL_WARNINGS): FALSE
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_WARNING_MESSAGES): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // f (PAResourceItoN.MsgView_INFORMATION_MESSAGES): FALSE
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 298 MB. Current time: 8/29/24, 10:37:52 AM EDT
// [Engine Memory]: 3,962 MB (+12971kb) [00:55:35]
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_MotorDriver_0_0_synth_1, [Synth 8-9263] cannot open include file '../../Custom_Verilog_Headers/Custom_Header_Library.vh' [c:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.gen/sources_1/bd/design_1/ipshared/5950/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:24]. ]", 4, true); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;c:\Code\FPGA-HDL\Projects\Sapphire\Sapphire.gen\sources_1\bd\design_1\ipshared\5950\MotorDriver_V1_0.srcs\sources_1\new\MotorDriver.v;-;;-;16;-;line;-;24;-;;-;16;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 12 seconds
selectCodeEditor("MotorDriver.v", 736, 34); // K (MotorDriver.v)
typeControlKey((HResource) null, "MotorDriver.v", 'c'); // K (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 28, 64); // K (MotorDriver.v)
typeControlKey((HResource) null, "MotorDriver.v", 'v'); // K (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 28, 64); // K (MotorDriver.v)
// Elapsed time: 31 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, design_1, design_1_MotorDriver_0_0_synth_1, [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details. ]", 6, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 10 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Packager]", 8, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Repository]", 7, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, IP, Packager]", 8, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
// Elapsed time: 13 seconds
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Settings"); // d (dialog50)
closeMainWindow("Sapphire - [C:/Code/FPGA-HDL/Projects/Sapphire/Sapphire.xpr] - Vivado 2023.2"); // F (MainFrame)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // u (dialog67)
// Tcl Message: close_project 
dismissDialog("Close Project"); // bq (Close Project Progress)
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 262 MB. Current time: 8/29/24, 10:39:26 AM EDT
// Elapsed time: 70 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_IO_PLANNING, "I/O Planning"); // al (PAResourceItoN.MainMenuMgr_IO_PLANNING, I/O Planning)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Implementation]", 4, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Bitstream]", 5, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Implementation]", 4, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Bitstream]", 5, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Implementation]", 4, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Project]", 0, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, IP Defaults]", 1, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Vivado Store]", 2, true); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree) - Node
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Settings"); // d (dialog68)
// Elapsed time: 60 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "synth_design -top top  -include_dirs {../source_inclu}"); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Counters.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
// Elapsed time: 23 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "current_project MotorDriver_V1_0"); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Elapsed time: 27 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "connect_bd_net [get_bd_pins MotorDriver_0/on_off_i] [get_bd_pins GPIO_1/Port_01_o]"); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Counters.v", 2); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 5, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header, Custom_Header_Library.vh]", 5, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 7, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v), f_divide : xil_defaultlib.SingleDecrementCounter]", 7, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 6, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 6, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectCodeEditor("MotorDriver.v", 111, 185); // ad (MotorDriver.v)
typeControlKey((HResource) null, "MotorDriver.v", 'c'); // ad (MotorDriver.v)
// Elapsed time: 224 seconds
selectCodeEditor("MotorDriver.v", 46, 477); // ad (MotorDriver.v)
selectCodeEditor("MotorDriver.v", 727, 201); // ad (MotorDriver.v)
typeControlKey((HResource) null, "MotorDriver.v", 'c'); // ad (MotorDriver.v)
typeControlKey((HResource) null, "MotorDriver.v", 'v'); // ad (MotorDriver.v)
// Elapsed time: 65 seconds
typeControlKey(null, null, 'z');
// Elapsed time: 1200 seconds
selectCodeEditor("MotorDriver.v", 425, 186); // ad (MotorDriver.v)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:25m:56s
// Elapsed Time for: 'L.f': 01h:25m:58s
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g (PAResourceOtoP.ProjectTab_RELOAD)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 263 MB. Current time: 8/29/24, 11:08:34 AM EDT
// Engine heap size: 3,962 MB. GUI used memory: 264 MB. Current time: 8/29/24, 11:08:34 AM EDT
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75] 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 281 MB. Current time: 8/29/24, 11:08:34 AM EDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4194.242 ; gain = 0.000 
dismissDialog("Reloading"); // bq (Reloading Progress)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // E (dialog69)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, MotorDriver (MotorDriver.v)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 19, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
// Elapsed time: 14 seconds
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "Project Synth"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Project Synth]", 1, false, false, false, false, true, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE) - Popup Trigger
selectMenuItem(PAResourceQtoS.StrategyOptionsPanel_COPY_STRATEGY, "Copy Strategy"); // ao (PAResourceQtoS.StrategyOptionsPanel_COPY_STRATEGY, Copy Strategy)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Elapsed time: 10 seconds
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "IP Synth"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Copy_of_Project Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Project Synth]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Copy_of_Project Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
// Elapsed time: 10 seconds
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "IP Synth"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Project Synth]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
// Elapsed time: 25 seconds
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, IP Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog68)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 12, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 19, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
selectTree("PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY", "[Run Strategies, User Defined Strategies, IP Synth]", 2, false); // TreeChooserPanel.d (PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// Tcl Message: set_property strategy {IP Synth} [get_runs synth_1] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog68)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 20, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 11:11:00 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 11 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog70)
// Elapsed time: 101 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-165] Too many positional options when parsing '../../Custom_Verilog_Headers/Custom_Header_Library.vh', please type 'synth_design -help' for usage info.. ]", 5, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_FLOORPLANNING, "Floorplanning"); // al (PAResourceItoN.MainMenuMgr_FLOORPLANNING, Floorplanning)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
// Elapsed time: 40 seconds
dismissDialog("Settings"); // d (dialog68)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger
// [GUI Memory]: 474 MB (+3264kb) [01:31:36]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Run Linter]", 13, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -top MotorDriver -part xc7s50csga324-1 -lint  
// Tcl Message: Command: synth_design -top MotorDriver -part xc7s50csga324-1 -lint Starting synth_design Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: DESIGN_NEW_FAILED
// TclEventType: LINTER_RUN
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Clean up Linter database... 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75] 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (1#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'PID' (2#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (3#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 37-85] Total of 5 linter message(s) generated. INFO: [Synth 37-45] Linter Run Finished! 
// Tcl Message: Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 15 Infos, 57 Warnings, 2 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Run Linter"); // bq (Run Linter Progress)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-165] Too many positional options when parsing '../../Custom_Verilog_Headers/Custom_Header_Library.vh', please type 'synth_design -help' for usage info.. ]", 1, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 18 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Tcl (Dont Echo) Command: 'rdi::info_commands {sy*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {syn*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {syn*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {synth_*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {synth_d*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {synth_d*}'
// Tcl (Dont Echo) Command: 'rdi::match_options {synth_design} {}'
// Tcl (Dont Echo) Command: 'rdi::match_options {synth_design} {h}'
// Tcl (Dont Echo) Command: 'rdi::match_options {synth_design} {}'
// Elapsed time: 11 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "synth_design -"); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Tcl (Dont Echo) Command: 'rdi::match_options {synth_design} {help}'
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "synth_design -help", true); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Tcl Command: 'synth_design -help'
// Tcl Command: 'synth_design -help'
// Tcl Message: synth_design -help 
// Elapsed time: 58 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 19, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
// Elapsed time: 13 seconds
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
// Elapsed time: 16 seconds
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Project Synth]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, IP Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog68)
// Elapsed time: 10 seconds
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 20, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 11:16:34 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 13 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog71)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-165] Too many positional options when parsing '../../Custom_Verilog_Headers/Custom_Header_Library.vh', please type 'synth_design -help' for usage info.. ]", 4, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectCodeEditor("MotorDriver.v", 110, 184); // ad (MotorDriver.v)
typeControlKey((HResource) null, "MotorDriver.v", 'v'); // ad (MotorDriver.v)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed Time for: 'L.f': 01h:34m:49s
// Elapsed Time for: 'L.f': 01h:34m:50s
// Elapsed time: 19 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g (PAResourceOtoP.ProjectTab_RELOAD)
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 269 MB. Current time: 8/29/24, 11:17:24 AM EDT
// Engine heap size: 3,962 MB. GUI used memory: 271 MB. Current time: 8/29/24, 11:17:24 AM EDT
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'SingleDecrementCounter' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./Counters/Counters.srcs/sources_1/new/Counters.v:75] 
// Tcl Message: INFO: [Synth 8-9937] previous definition of design element 'PID' is here [C:/Code/FPGA-HDL/Custom_Verilog_Headers/./PID/PID.srcs/sources_1/new/PID.v:124] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'MotorDriver' [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] INFO: [Synth 8-6157] synthesizing module 'SingleDecrementCounter' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:68] INFO: [Synth 8-6155] done synthesizing module 'SingleDecrementCounter' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/Counters/Counters.srcs/sources_1/new/Counters.v:22] INFO: [Synth 8-6157] synthesizing module 'PID' [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] INFO: [Synth 8-155] case statement is not full and has no default [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:81] INFO: [Synth 8-6155] done synthesizing module 'PID' (0#1) [C:/Code/FPGA-HDL/Custom_Verilog_Headers/PID/PID.srcs/sources_1/new/PID.v:25] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'MotorDriver' (0#1) [C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.srcs/sources_1/new/MotorDriver.v:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 267 MB. Current time: 8/29/24, 11:17:24 AM EDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4194.242 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4194.242 ; gain = 0.000 
dismissDialog("Reloading"); // bq (Reloading Progress)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (PAResourceAtoD.CmdMsgDialog_OK)
dismissDialog("Critical Messages"); // E (dialog72)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 20, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 11:17:31 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 12 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog73)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 19, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11, true); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree) - Node
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "IP_Synth"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Copy_of_Project Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Copy_of_Project Synth]", 2, false, false, false, false, true, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE) - Popup Trigger
selectMenuItem(PAResourceQtoS.StrategyOptionsPanel_DELETE_STRATEGY, "Delete Strategy"); // ao (PAResourceQtoS.StrategyOptionsPanel_DELETE_STRATEGY, Delete Strategy)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, IP Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "IP_Synth"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Project Synth]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
setText(PAResourceQtoS.StrategyOptionsPanel_NAME, "Project_Synth"); // Q (PAResourceQtoS.StrategyOptionsPanel_NAME)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, IP_Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// Tcl Message: set_property strategy IP_Synth [get_runs synth_1] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog68)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 19, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
selectTree("PAResourceQtoS.SettingsProjectRunPage_CHOOSE_REPORT_STRATEGY", "[Report Strategies, User Defined Report Strategies]", 0, false); // TreeChooserPanel.d (PAResourceQtoS.SettingsProjectRunPage_CHOOSE_REPORT_STRATEGY)
dismissDialog("Settings"); // d (dialog68)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 19, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
dismissDialog("Settings"); // d (dialog68)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_FLOORPLANNING, "Floorplanning"); // al (PAResourceItoN.MainMenuMgr_FLOORPLANNING, Floorplanning)
selectMenu(PAResourceItoN.MainMenuMgr_IO_PLANNING, "I/O Planning"); // al (PAResourceItoN.MainMenuMgr_IO_PLANNING, I/O Planning)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Implementation]", 4, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Elaboration]", 2, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Simulation]", 1, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // s (PAResourceQtoS.SettingsDialog_PROJECT_TREE, Project Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11, true); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree) - Node
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Settings"); // d (dialog68)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 20, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 10 
// Tcl Message: [Thu Aug 29 11:19:20 2024] Launched synth_1... Run output will be captured here: C:/Code/FPGA-HDL/Custom_IP/MotorDriver_v1_0/MotorDriver_V1_0.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages,  [Thu Aug 29 11:17:31 2024] Launched synth_1.... ]", 2); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages,  [Thu Aug 29 11:17:31 2024] Launched synth_1.... ]", 2); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // Q.a (dialog74)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 20, false, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
selectTree("PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY", "[Run Strategies, User Defined Strategies, IP_Synth]", 2, false); // TreeChooserPanel.d (PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY)
selectButton(PAResourceOtoP.ProgramOptionsPanelImpl_SAVE_STRATEGY_AS, (String) null); // j (PAResourceOtoP.ProgramOptionsPanelImpl_SAVE_STRATEGY_AS)
dismissDialog("Save Run Strategy As"); // bw (dialog75)
// Elapsed time: 25 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog68)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Common 17-165] Too many positional options when parsing '../../Custom_Verilog_Headers/Custom_Header_Library.vh', please type 'synth_design -help' for usage info.. ]", 4, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 87 seconds
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
selectMenu(PAResourceItoN.MainMenuMgr_FLOORPLANNING, "Floorplanning"); // al (PAResourceItoN.MainMenuMgr_FLOORPLANNING, Floorplanning)
selectMenu(PAResourceItoN.MainMenuMgr_IO_PLANNING, "I/O Planning"); // al (PAResourceItoN.MainMenuMgr_IO_PLANNING, I/O Planning)
selectMenu(RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, "Custom Commands"); // al (RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Custom Commands)
selectMenuItem(RDIResourceCommand.RDICommands_SETTINGS, "Settings..."); // ao (RDIResourceCommand.RDICommands_SETTINGS, settings_menu)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // ag (PAResourceItoN.MainMenuMgr_TOOLS, Tools)
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11, true); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree) - Node
expandTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies]", 11); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.SettingsDialog_OPTIONS_TREE, "[optionsRoot, Strategies, Run Strategies]", 12, false); // s (PAResourceQtoS.SettingsDialog_OPTIONS_TREE, Options Tree)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, IP_Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
// Elapsed time: 118 seconds
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, Project_Synth]", 1, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectTree(PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE, "[Run Strategies, User Defined Strategies, IP_Synth]", 2, false); // a (PAResourceQtoS.RunStrategyOptionsPanel_RUN_STRATEGIES_TREE)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Settings"); // d (dialog68)
// [GUI Memory]: 500 MB (+2703kb) [01:41:48]
// [GUI Memory]: 529 MB (+3832kb) [01:41:48]
// Tcl (Dont Echo) Command: 'rdi::info_commands {s*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {syn*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {syn*}'
// Tcl (Dont Echo) Command: 'rdi::info_commands {synth_*}'
// Elapsed time: 10 seconds
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}", true); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Tcl Command: 'synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}'
// Tcl Command: 'synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}'
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh} 
// Tcl Message: Command: synth_design -include_dirs ../../Custom_Verilog_Headers/Custom_Header_Library.vh Starting synth_design Using part: xc7s50csga324-1 Top: MotorDriver Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7s50csga324-1 --------------------------------------------------------------------------------- 
// Tcl Message: Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Applying 'set_property' XDC Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- 
// Tcl Message: Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: ---------------------------------------------------------------------------------  Sort Area is  pid_controller/delta_w_0 : 0 0 : 299 299 : Used 1 time 0 
// Tcl Message: --------------------------------------------------------------------------------- Start Applying XDC Timing Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// TclEventType: DESIGN_REFRESH
// Engine heap size: 3,962 MB. GUI used memory: 345 MB. Current time: 8/29/24, 11:24:30 AM EDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 345 MB. Current time: 8/29/24, 11:24:30 AM EDT
// Tcl Message: INFO: [Project 1-571] Translating synthesized netlist 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Instances --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Rebuilding User Hierarchy --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Ports --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Renaming Generated Nets --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message:  Report Cell Usage:  +------+--------+------+ |      |Cell    |Count | +------+--------+------+ |1     |BUFG    |     1| |2     |CARRY4  |    38| |3     |DSP48E1 |     1| |4     |LUT1    |   104| |5     |LUT2    |    58| |6     |LUT3    |    37| |7     |LUT4    |    28| |8     |LUT5    |     3| |9     |LUT6    |     7| |10    |FDRE    |   181| |11    |FDSE    |    11| |12    |IBUF    |     3| |13    |OBUF    |    10| +------+--------+------+ 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// Tcl Message: --------------------------------------------------------------------------------- Synthesis finished with 0 errors, 0 critical warnings and 1 warnings. Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 14.875 Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 4547.285 ; gain = 127.473 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 343 MB. Current time: 8/29/24, 11:24:31 AM EDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// DeviceView Instantiated
// TclEventType: DESIGN_NEW
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4547.285 ; gain = 0.000 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4547.285 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 351 MB. Current time: 8/29/24, 11:24:32 AM EDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// TclEventType: DESIGN_NEW
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Synth Design complete | Checksum: 880170c5 
// Tcl Message: INFO: [Common 17-83] Releasing license: Synthesis 
// Tcl Message: 21 Infos, 53 Warnings, 2 Critical Warnings and 1 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4547.285 ; gain = 128.312 
// Tcl Message: ERROR: [Common 17-39] 'synth_design' failed due to earlier errors. 
// Elapsed time: 18 seconds
dismissDialog("Tcl Command"); // bq (Tcl Command Progress)
// RouteApi: Init Delay Mediator Swing Worker Finished
// Elapsed Time for: 'L.f': 01h:42m:07s
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 19, true, false, false, false, true, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SYNTH_SETTINGS, "Synthesis Settings..."); // ao (PAResourceCommand.PACommandNames_SYNTH_SETTINGS, synthesis_settings_menu)
// Run Command: PAResourceCommand.PACommandNames_SYNTH_SETTINGS
selectTree("PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY", "[Run Strategies, Vivado Strategies, Vivado Synthesis Defaults]", 4, false); // TreeChooserPanel.d (PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY)
selectButton(RDIResource.BaseDialog_APPLY, "Apply"); // a (RDIResource.BaseDialog_APPLY)
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// Tcl Message: set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1] 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Settings"); // d (dialog68)
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, "synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}", true); // h.b (RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE)
// Tcl Command: 'synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}'
// Tcl Command: 'synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh}'
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// Tcl Message: synth_design -include_dirs {../../Custom_Verilog_Headers/Custom_Header_Library.vh} 
// Tcl Message: Command: synth_design -include_dirs ../../Custom_Verilog_Headers/Custom_Header_Library.vh Starting synth_design Using part: xc7s50csga324-1 Top: MotorDriver Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50' 
// Tcl Message: INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50' 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Loading Part and Timing Information --------------------------------------------------------------------------------- Loading part: xc7s50csga324-1 --------------------------------------------------------------------------------- 
// Tcl Message: Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Applying 'set_property' XDC Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// Tcl Message: --------------------------------------------------------------------------------- Start Cross Boundary and Area Optimization --------------------------------------------------------------------------------- 
// Tcl Message: Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// Tcl Message: ---------------------------------------------------------------------------------  Sort Area is  pid_controller/delta_w_0 : 0 0 : 299 299 : Used 1 time 0 
// Tcl Message: --------------------------------------------------------------------------------- Start Applying XDC Timing Constraints --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Timing Optimization --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- Start Technology Mapping --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4674.105 ; gain = 126.820 
// TclEventType: DESIGN_REFRESH
// Engine heap size: 3,962 MB. GUI used memory: 348 MB. Current time: 8/29/24, 11:25:21 AM EDT
// HMemoryUtils.trashcanNow. Engine heap size: 3,962 MB. GUI used memory: 348 MB. Current time: 8/29/24, 11:25:21 AM EDT
// Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup() HTclEvent: SIGNAL_BUS_DELETE   Classes: ui.data.aE@eff83a3 ui.data.az@6bdace7a  HTclEvent: SIGNAL_BUS_BIT_DELETE   Classes: ui.data.aE@eff83a3 ui.data.az@6bdace7a  HTclEvent: SIGNAL_DELETE   Classes: ui.data.aE@eff83a3 ui.data.az@6bdace7a  HTclEvent: SIGNAL_INTERFACE_DELETE   Classes: ui.data.aE@eff83a3 ui.data.az@6bdace7a  HTclEvent: PROJ_DESIGN_MODE_SET   Classes: ui.data.az@6bdace7a  HTclEvent: RPM_DELETE   Classes: ui.data.aE@eff83a3 ui.data.az@6bdace7a  HTclEvent: SIGNALS_UPDATE   Classes: ui.data.az@6bdace7a  
// Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup() HTclEvent: SIGNALS_UPDATE   Classes: ui.data.ax@651c9316  
