$date
	Fri May 06 18:59:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module encoder_tb $end
$var wire 1 ! dv_tb $end
$var wire 4 " B_tb [3:0] $end
$var reg 10 # A_tb [9:0] $end
$var reg 1 $ en_tb $end
$scope module DUT $end
$var wire 10 % A [9:0] $end
$var wire 1 $ en $end
$var reg 4 & B [3:0] $end
$var reg 1 ! dv $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1 %
0$
b1 #
b0 "
0!
$end
#10000
b1 "
b1 &
b10 #
b10 %
#20000
b10 "
b10 &
b100 #
b100 %
#30000
b11 "
b11 &
b1000 #
b1000 %
#40000
b100 "
b100 &
b10000 #
b10000 %
#50000
b101 "
b101 &
b100000 #
b100000 %
#60000
b110 "
b110 &
b1000000 #
b1000000 %
#70000
b111 "
b111 &
b10000000 #
b10000000 %
#80000
b1000 "
b1000 &
b100000000 #
b100000000 %
#90000
b1001 "
b1001 &
b1000000000 #
b1000000000 %
#100000
1!
b1111 "
b1111 &
b1 #
b1 %
1$
#110000
b10 #
b10 %
#120000
b100 #
b100 %
#130000
b1000 #
b1000 %
#140000
b10000 #
b10000 %
#150000
b100000 #
b100000 %
#160000
b1000000 #
b1000000 %
#170000
b10000000 #
b10000000 %
#180000
b100000000 #
b100000000 %
#190000
0!
b1001 "
b1001 &
b1000000000 #
b1000000000 %
0$
