Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'b' [/home/bogdan/git/FiCPUv2/FiCPUv2.srcs/sources_1/new/data_path.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_dec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=16)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.mux4(WIDTH=16)
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.acc_reg
Compiling module xil_defaultlib.data_path
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.stack_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
