
---------- Begin Simulation Statistics ----------
final_tick                                68049724000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 402376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684764                       # Number of bytes of host memory used
host_op_rate                                   440006                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   248.52                       # Real time elapsed on the host
host_tick_rate                              273815611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109351993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068050                       # Number of seconds simulated
sim_ticks                                 68049724000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.053102                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 9179411                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10081382                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            179898                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16043615                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             721892                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          722142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              250                       # Number of indirect misses.
system.cpu.branchPred.lookups                21366502                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1516234                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          869                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109351993                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.360994                       # CPI: cycles per instruction
system.cpu.discardedOps                        548698                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           52148037                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18897639                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10533696                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        15146863                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.734757                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        136099448                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71300845     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                 402396      0.37%     65.57% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           122636      0.11%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.68% # Class of committed instruction
system.cpu.op_class_0::MemRead               22212839     20.31%     86.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15313277     14.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109351993                       # Class of committed instruction
system.cpu.tickCycles                       120952585                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5889                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       132629                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       796454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1593081                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             37                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          747                       # Transaction distribution
system.membus.trans_dist::CleanEvict              131                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4758                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2948096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2948096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5011                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5011    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5011                       # Request fanout histogram
system.membus.respLayer1.occupancy          167837250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            31076500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            788464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33455                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       747929                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8172                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8172                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        747994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40471                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2243916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       145801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2389717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    765912064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41651712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              807563776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             915                       # Total snoops (count)
system.tol2bus.snoopTraffic                    382464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           797552                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166354                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.372398                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 664876     83.36%     83.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 132676     16.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             797552                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7041636500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         413539851                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6357940999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               747805                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43807                       # number of demand (read+write) hits
system.l2.demand_hits::total                   791612                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              747805                       # number of overall hits
system.l2.overall_hits::.cpu.data               43807                       # number of overall hits
system.l2.overall_hits::total                  791612                       # number of overall hits
system.l2.demand_misses::.cpu.inst                189                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4836                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               189                       # number of overall misses
system.l2.overall_misses::.cpu.data              4836                       # number of overall misses
system.l2.overall_misses::total                  5025                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22358500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    597718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        620077000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22358500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    597718500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       620077000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           747994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48643                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               796637                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          747994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48643                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              796637                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000253                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.099418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000253                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.099418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118298.941799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123597.704715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123398.407960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118298.941799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123597.704715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123398.407960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 747                       # number of writebacks
system.l2.writebacks::total                       747                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5011                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5011                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    547999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    568468000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    547999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    568468000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.099130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.099130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 108298.941799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 113645.686437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113444.023149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 108298.941799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 113645.686437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113444.023149                       # average overall mshr miss latency
system.l2.replacements                            915                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32708                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       617914                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           617914                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       617914                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       617914                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3414                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    588027500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     588027500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.582232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.582232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123587.116435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123587.116435                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    540447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    540447500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.582232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.582232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 113587.116435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113587.116435                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         747805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             747805                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              189                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       747994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         747994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118298.941799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118298.941799                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          189                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 108298.941799                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 108298.941799                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         40393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9691000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        40471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124243.589744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124243.589744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7552000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7552000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       118000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       118000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3358.206500                       # Cycle average of tags in use
system.l2.tags.total_refs                     1460438                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    291.446418                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       143.678383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3214.528117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.035078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.819875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3702                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11688627                       # Number of tag accesses
system.l2.tags.data_accesses                 11688627                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          96768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2468864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2565632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       382464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          382464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          747                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                747                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1422019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          36280294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37702313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1422019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1422019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5620361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5620361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5620361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1422019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         36280294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43322674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.026403384750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5711                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        747                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              336                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1425229500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  200440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2176879500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35552.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54302.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    35207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40088                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    542.157130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   525.862299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   137.286242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           46      0.85%      0.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7      0.13%      0.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      0.18%      1.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           52      0.96%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4942     90.93%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.02%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      0.75%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          336      6.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5435                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.612903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.632937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1853.009452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          246     99.19%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.004032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.003951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.063500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              247     99.60%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2565632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  380992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2565632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               382464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        37.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68041256000                       # Total gap between requests
system.mem_ctrls.avgGap                   11816821.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2468864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       380992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1422018.993052785750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 36280294.097886420786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5598729.540769334882                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     75030000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2101849500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 915529707750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     49623.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54485.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 153201088.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18642540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9908745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           138915840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13744260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5371338960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4729703250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22148186400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32430439995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        476.569751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57526099250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2272140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8251484750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             20163360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10717080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           147312480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17330400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5371338960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4932363330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21977525280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32476750890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.250296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57080515250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2272140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8697068750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27103897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27103897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27103897                       # number of overall hits
system.cpu.icache.overall_hits::total        27103897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       747994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         747994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       747994                       # number of overall misses
system.cpu.icache.overall_misses::total        747994                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11528414500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11528414500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11528414500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11528414500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27851891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27851891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27851891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27851891                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026856                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026856                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026856                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026856                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15412.442479                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15412.442479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15412.442479                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15412.442479                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       747929                       # number of writebacks
system.cpu.icache.writebacks::total            747929                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       747994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       747994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       747994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       747994                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10780421500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10780421500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10780421500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10780421500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14412.443816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14412.443816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14412.443816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14412.443816                       # average overall mshr miss latency
system.cpu.icache.replacements                 747929                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27103897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27103897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       747994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        747994                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11528414500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11528414500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27851891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27851891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026856                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15412.442479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15412.442479                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       747994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       747994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10780421500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10780421500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14412.443816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14412.443816                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.992213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27851890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            747993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             37.235496                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.992213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56451775                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56451775                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35927209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35927209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35973281                       # number of overall hits
system.cpu.dcache.overall_hits::total        35973281                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        57555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        57558                       # number of overall misses
system.cpu.dcache.overall_misses::total         57558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1553830500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1553830500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1553830500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1553830500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35984764                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35984764                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36030839                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36030839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001597                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001597                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26997.315611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26997.315611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26995.908475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26995.908475                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        32708                       # number of writebacks
system.cpu.dcache.writebacks::total             32708                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        48641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48641                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48643                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48643                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1142300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1142300000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1142579000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1142579000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001352                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001352                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001350                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23484.303365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23484.303365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23489.073454                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23489.073454                       # average overall mshr miss latency
system.cpu.dcache.replacements                  48515                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21638098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21638098                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        44022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    623344500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    623344500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21682120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21682120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14159.840534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14159.840534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3553                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3553                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40469                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    504199500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    504199500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12458.906818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12458.906818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14289111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14289111                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    930486000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    930486000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14302644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68756.816670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68756.816670                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5361                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5361                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8172                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    638100500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    638100500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000571                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78083.761625                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78083.761625                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        46072                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46072                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        46075                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        46075                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000065                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000065                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       279000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       279000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000043                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       139500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       139500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85768                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85768                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85768                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.879045                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36193460                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48643                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            744.063072                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            300500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.879045                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72453393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72453393                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  68049724000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
