#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 10 18:27:40 2024
# Process ID: 22736
# Current directory: C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.runs/synth_1
# Command line: vivado.exe -log sistema.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema.tcl
# Log file: C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.runs/synth_1/sistema.vds
# Journal file: C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.runs/synth_1\vivado.jou
# Running On: ACO, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16876 MB
#-----------------------------------------------------------
source sistema.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 565.016 ; gain = 182.586
Command: synth_design -top sistema -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1413.895 ; gain = 439.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/new/sistema.vhd:15]
INFO: [Synth 8-3491] module 'contador' declared at 'C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/contador.vhd:4' bound to instance 'Inst_contador' of component 'contador' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/new/sistema.vhd:33]
INFO: [Synth 8-638] synthesizing module 'contador' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-3491] module 'ffD_reset' declared at 'C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/ffD_reset.vhd:4' bound to instance 'unitA' of component 'ffD_reset' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/contador.vhd:25]
INFO: [Synth 8-638] synthesizing module 'ffD_reset' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/ffD_reset.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ffD_reset' (0#1) [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/ffD_reset.vhd:12]
INFO: [Synth 8-3491] module 'ffD_reset' declared at 'C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/ffD_reset.vhd:4' bound to instance 'unitB' of component 'ffD_reset' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/contador.vhd:31]
INFO: [Synth 8-3491] module 'ffD_reset' declared at 'C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/ffD_reset.vhd:4' bound to instance 'unitC' of component 'ffD_reset' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/contador.vhd:37]
INFO: [Synth 8-3491] module 'ffD_reset' declared at 'C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/ffD_reset.vhd:4' bound to instance 'unitD' of component 'ffD_reset' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/contador.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'contador' (0#1) [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad5/Actividad5.srcs/sources_1/new/contador.vhd:11]
INFO: [Synth 8-3491] module 'dec7seg' declared at 'C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad4/Actividad4.srcs/sources_1/new/dec7seg.vhd:25' bound to instance 'Inst_dec7seg' of component 'dec7seg' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/new/sistema.vhd:39]
INFO: [Synth 8-638] synthesizing module 'dec7seg' [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad4/Actividad4.srcs/sources_1/new/dec7seg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'dec7seg' (0#1) [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/imports/SED/Actividad4/Actividad4.srcs/sources_1/new/dec7seg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'sistema' (0#1) [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/sources_1/new/sistema.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1520.309 ; gain = 546.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1520.309 ; gain = 546.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1520.309 ; gain = 546.262
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1520.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/constrs_1/imports/Actividad3/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/constrs_1/imports/Actividad3/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.srcs/constrs_1/imports/Actividad3/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1615.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1615.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     5|
|4     |LUT4 |     5|
|5     |FDRE |     4|
|6     |IBUF |    11|
|7     |OBUF |    19|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1615.016 ; gain = 546.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1615.016 ; gain = 640.969
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1615.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: eac9fbf7
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1615.016 ; gain = 1050.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1615.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/ULL/Sistemas-Electronicos-Digitales/Actividad7/Actividad7.runs/synth_1/sistema.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_utilization_synth.rpt -pb sistema_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 18:28:26 2024...
