{"vcs1":{"timestamp_begin":1684264267.361490028, "rt":1.34, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1684264268.792347346, "rt":1.23, "ut":0.46, "st":0.15}}
{"link":{"timestamp_begin":1684264270.091225119, "rt":0.49, "ut":0.22, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264266.730427937}
{"VCS_COMP_START_TIME": 1684264266.730427937}
{"VCS_COMP_END_TIME": 1684264272.071829978}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211888}}
