// Seed: 1647447902
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input id_15;
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36;
  type_40 id_37 (
      .id_0(id_27),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_10)
  );
  logic id_38;
  always @(posedge "" or posedge 1) begin
    id_4 <= id_24;
    id_3 = id_30;
  end
  assign id_13 = id_33;
  assign id_35 = 1 ? 1 : id_16;
  initial begin
    id_32 <= 1;
  end
endmodule
