// Seed: 2192116598
module module_0 #(
    parameter id_4 = 32'd37
) (
    output wire id_0,
    output wire id_1,
    input  tri1 id_2
);
  logic _id_4;
  ;
  wire [1 : id_4] id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd19
) (
    input  tri1  id_0,
    output tri0  id_1,
    output uwire id_2,
    inout  tri0  id_3,
    input  tri1  id_4,
    output tri   id_5,
    input  tri0  id_6,
    output wire  id_7,
    input  wire  id_8,
    input  wand  id_9,
    output tri0  id_10
);
  wire _id_12;
  wire [id_12 : 1] id_13;
  wire id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6
  );
  wire id_16 = id_13;
endmodule
