
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /apps/xilinx/2018.2/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/apps/xilinx/2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao_seas_upenn_edu' on host 'prflow-compute-0-15.c.trim-modem-277014.internal' (Linux_x86_64 version 3.10.0-1127.10.1.el7.x86_64) on Wed Aug 12 22:41:12 UTC 2020
INFO: [HLS 200-10] On os "CentOS Linux release 7.8.2003 (Core)"
INFO: [HLS 200-10] In directory '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec'.
INFO: [HLS 200-10] Adding design file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/_sds/vhls/DigitRec/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xczu9eg-ffvb1156-2-e '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.001ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.70027ns.
INFO: [HLS 200-10] Analyzing design file '/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 461.805 ; gain = 2.109 ; free physical = 61799 ; free virtual = 63412
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 461.805 ; gain = 2.109 ; free physical = 61799 ; free virtual = 63413
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'update_knn' into 'DigitRec' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:210).
INFO: [XFORM 203-603] Inlining function 'knn_vote' into 'DigitRec' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:214).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 461.965 ; gain = 2.270 ; free physical = 61788 ; free virtual = 63405
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'popcount' into 'DigitRec' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:35->/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:210) automatically.
WARNING: [SYNCHK 200-23] /home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 461.965 ; gain = 2.270 ; free physical = 61785 ; free virtual = 63403
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'popcount' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:17:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TRAINING_LOOP' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:201) in function 'DigitRec' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INSERTION_SORT_OUTER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:99) in function 'DigitRec' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:17) in function 'popcount' completely.
INFO: [XFORM 203-501] Unrolling loop 'SET_KNN_SET' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:194) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'LANES' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:204) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'FIND_MAX_DIST' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:43) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INIT_1' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:82) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INIT_2' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:89) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERTION_SORT_INNER' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:103) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'INSERT' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:109) in function 'DigitRec' completely.
INFO: [XFORM 203-501] Unrolling loop 'VOTE' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:137) in function 'DigitRec' completely.
WARNING: [XFORM 203-104] Completely partitioning array 'knn_set' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:156) accessed through non-constant indices on dimension 1 (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:53:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'knn_set' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'training_set.V'  in dimension 1 with a block factor 40.
INFO: [XFORM 203-101] Partitioning array 'min_distance_list' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'label_list' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vote_list' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:201:6) to (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:200:61) in function 'DigitRec'... converting 319 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:99:6) to (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:98:50) in function 'DigitRec'... converting 15 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'popcount' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:18:17)...255 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 589.770 ; gain = 130.074 ; free physical = 61749 ; free virtual = 63367
INFO: [XFORM 203-541] Flattening a loop nest 'LANES' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:97:4) in function 'DigitRec'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'TEST_LOOP' (/home/ylxiao_seas_upenn_edu/Roseetta/rosetta/digit-recognition/src/sdsoc/digitrec.cpp:188:4) in function 'DigitRec' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 589.770 ; gain = 130.074 ; free physical = 61735 ; free virtual = 63354
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'popcount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.25 seconds; current allocated memory: 111.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 114.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'TRAINING_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 42.
INFO: [SCHED 204-61] Pipelining loop 'LANES_INSERTION_SORT_OUTER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'INCREMENT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-71] Latency directive discarded for region DigitRec since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.21 seconds; current allocated memory: 122.424 MB.
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 7 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 134.077 MB.
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'popcount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'popcount'.
INFO: [HLS 200-111]  Elapsed time: 12.58 seconds; current allocated memory: 149.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_training_set_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_test_set_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/global_results' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/run' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_0' to 'DigitRec_trainingbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_1' to 'DigitRec_trainingcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_2' to 'DigitRec_trainingdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_3' to 'DigitRec_trainingeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_4' to 'DigitRec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_5' to 'DigitRec_trainingg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_6' to 'DigitRec_traininghbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_7' to 'DigitRec_trainingibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_8' to 'DigitRec_trainingjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_9' to 'DigitRec_trainingkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_10' to 'DigitRec_traininglbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_11' to 'DigitRec_trainingmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_12' to 'DigitRec_trainingncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_13' to 'DigitRec_trainingocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_14' to 'DigitRec_trainingpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_15' to 'DigitRec_trainingqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_16' to 'DigitRec_trainingrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_17' to 'DigitRec_trainingsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_18' to 'DigitRec_trainingtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_19' to 'DigitRec_trainingudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_20' to 'DigitRec_trainingvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_21' to 'DigitRec_trainingwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_22' to 'DigitRec_trainingxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_23' to 'DigitRec_trainingyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_24' to 'DigitRec_trainingzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_25' to 'DigitRec_trainingAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_26' to 'DigitRec_trainingBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_27' to 'DigitRec_trainingCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_28' to 'DigitRec_trainingDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_29' to 'DigitRec_trainingEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_30' to 'DigitRec_trainingFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_31' to 'DigitRec_trainingGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_32' to 'DigitRec_trainingHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_33' to 'DigitRec_trainingIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_34' to 'DigitRec_trainingJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_35' to 'DigitRec_trainingKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_36' to 'DigitRec_trainingLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_37' to 'DigitRec_trainingMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_38' to 'DigitRec_trainingNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_training_set_V_39' to 'DigitRec_trainingOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_urem_15ns_10ns_15_19_1' to 'DigitRec_urem_15nPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_1207_32_1_1' to 'DigitRec_mux_1207QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_32_32_1_1' to 'DigitRec_mux_32_3Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_104_32_1_1' to 'DigitRec_mux_104_Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_42_32_1_1' to 'DigitRec_mux_42_3Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_83_32_1_1' to 'DigitRec_mux_83_3UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mux_164_32_1_1' to 'DigitRec_mux_164_VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DigitRec_mul_mul_15ns_17ns_32_1_1' to 'DigitRec_mul_mul_WhU' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_training_set_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_training_set_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_test_set_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'DigitRec/global_test_set_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mul_mul_WhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_104_Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_1207QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_164_VhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_32_3Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_42_3Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mux_83_3UhA': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DigitRec_urem_15nPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 177.094 MB.
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop    +++ INCREMENT has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [RTMG 210-282] Generating pipelined core: 'a0_DigitRec_urem_15nPgM_div'
INFO: [RTMG 210-278] Implementing memory 'a0_DigitRec_test_set_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'a0_DigitRec_trainingbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'a0_DigitRec_results_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 653.777 ; gain = 194.082 ; free physical = 61559 ; free virtual = 63224
INFO: [SYSC 207-301] Generating SystemC RTL for DigitRec with prefix a0_.
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec with prefix a0_.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec with prefix a0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx/2018.2/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 22:42:41 2020...
INFO: [HLS 200-112] Total elapsed time: 89.62 seconds; peak allocated memory: 177.094 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Aug 12 22:42:42 2020...
