#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5e03405ab710 .scope module, "paralleladder_tb" "paralleladder_tb" 2 1;
 .timescale 0 0;
v0x5e03405ce510_0 .var "A", 5 0;
v0x5e03405ce5f0_0 .var "B", 5 0;
v0x5e03405ce6c0_0 .net "cout", 0 0, L_0x5e03405d1e70;  1 drivers
v0x5e03405ce7c0_0 .net "sum", 5 0, L_0x5e03405d18d0;  1 drivers
S_0x5e0340599ef0 .scope module, "adder" "parallel_adder" 2 7, 3 22 0, S_0x5e03405ab710;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "A";
    .port_info 1 /INPUT 6 "B";
    .port_info 2 /OUTPUT 6 "sum";
    .port_info 3 /OUTPUT 1 "cout";
P_0x5e03405ae550 .param/l "N" 0 3 22, +C4<00000000000000000000000000000110>;
v0x5e03405ce050_0 .net "A", 5 0, v0x5e03405ce510_0;  1 drivers
v0x5e03405ce150_0 .net "B", 5 0, v0x5e03405ce5f0_0;  1 drivers
v0x5e03405ce230_0 .net "carry", 5 0, L_0x5e03405d1bf0;  1 drivers
v0x5e03405ce2f0_0 .net "cout", 0 0, L_0x5e03405d1e70;  alias, 1 drivers
v0x5e03405ce3b0_0 .net "sum", 5 0, L_0x5e03405d18d0;  alias, 1 drivers
L_0x5e03405cece0 .part v0x5e03405ce510_0, 1, 1;
L_0x5e03405cee10 .part v0x5e03405ce5f0_0, 1, 1;
L_0x5e03405cef40 .part L_0x5e03405d1bf0, 0, 1;
L_0x5e03405cf620 .part v0x5e03405ce510_0, 2, 1;
L_0x5e03405cf780 .part v0x5e03405ce5f0_0, 2, 1;
L_0x5e03405cf8b0 .part L_0x5e03405d1bf0, 1, 1;
L_0x5e03405cff80 .part v0x5e03405ce510_0, 3, 1;
L_0x5e03405d0140 .part v0x5e03405ce5f0_0, 3, 1;
L_0x5e03405d0350 .part L_0x5e03405d1bf0, 2, 1;
L_0x5e03405d08f0 .part v0x5e03405ce510_0, 4, 1;
L_0x5e03405d0a80 .part v0x5e03405ce5f0_0, 4, 1;
L_0x5e03405d0bb0 .part L_0x5e03405d1bf0, 3, 1;
L_0x5e03405d1280 .part v0x5e03405ce510_0, 5, 1;
L_0x5e03405d13b0 .part v0x5e03405ce5f0_0, 5, 1;
L_0x5e03405d1560 .part L_0x5e03405d1bf0, 4, 1;
L_0x5e03405d1700 .part v0x5e03405ce510_0, 0, 1;
L_0x5e03405d1830 .part v0x5e03405ce5f0_0, 0, 1;
LS_0x5e03405d18d0_0_0 .concat8 [ 1 1 1 1], L_0x5e03405d0d70, L_0x5e034059c9d0, L_0x5e03405cf0e0, L_0x5e03405cfa90;
LS_0x5e03405d18d0_0_4 .concat8 [ 1 1 0 0], L_0x5e03405d04f0, L_0x5e03405d0e50;
L_0x5e03405d18d0 .concat8 [ 4 2 0 0], LS_0x5e03405d18d0_0_0, LS_0x5e03405d18d0_0_4;
LS_0x5e03405d1bf0_0_0 .concat8 [ 1 1 1 1], L_0x5e03405d1690, L_0x5e03405cebd0, L_0x5e03405cf510, L_0x5e03405cfe70;
LS_0x5e03405d1bf0_0_4 .concat8 [ 1 1 0 0], L_0x5e03405d07e0, L_0x5e03405d1170;
L_0x5e03405d1bf0 .concat8 [ 4 2 0 0], LS_0x5e03405d1bf0_0_0, LS_0x5e03405d1bf0_0_4;
L_0x5e03405d1e70 .part L_0x5e03405d1bf0, 5, 1;
S_0x5e034059cd10 .scope module, "HA0" "half_adder" 3 31, 3 12 0, S_0x5e0340599ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x5e03405d0d70 .functor XOR 1, L_0x5e03405d1700, L_0x5e03405d1830, C4<0>, C4<0>;
L_0x5e03405d1690 .functor AND 1, L_0x5e03405d1700, L_0x5e03405d1830, C4<1>, C4<1>;
v0x5e03405ac0e0_0 .net "a", 0 0, L_0x5e03405d1700;  1 drivers
v0x5e03405a0500_0 .net "b", 0 0, L_0x5e03405d1830;  1 drivers
v0x5e034059d6e0_0 .net "cout", 0 0, L_0x5e03405d1690;  1 drivers
v0x5e034059a8c0_0 .net "sum", 0 0, L_0x5e03405d0d70;  1 drivers
S_0x5e034059fb30 .scope generate, "adders[1]" "adders[1]" 3 41, 3 41 0, S_0x5e0340599ef0;
 .timescale 0 0;
P_0x5e03405c9bb0 .param/l "i" 0 3 41, +C4<01>;
S_0x5e03405c9c70 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5e034059fb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5e0340599bb0 .functor XOR 1, L_0x5e03405cece0, L_0x5e03405cee10, C4<0>, C4<0>;
L_0x5e034059c9d0 .functor XOR 1, L_0x5e0340599bb0, L_0x5e03405cef40, C4<0>, C4<0>;
L_0x5e034059f7f0 .functor AND 1, L_0x5e03405cece0, L_0x5e03405cee10, C4<1>, C4<1>;
L_0x5e03405ab3d0 .functor AND 1, L_0x5e03405cee10, L_0x5e03405cef40, C4<1>, C4<1>;
L_0x5e03405971d0 .functor OR 1, L_0x5e034059f7f0, L_0x5e03405ab3d0, C4<0>, C4<0>;
L_0x5e03405ace00 .functor AND 1, L_0x5e03405cece0, L_0x5e03405cef40, C4<1>, C4<1>;
L_0x5e03405cebd0 .functor OR 1, L_0x5e03405971d0, L_0x5e03405ace00, C4<0>, C4<0>;
v0x5e0340597a70_0 .net *"_ivl_0", 0 0, L_0x5e0340599bb0;  1 drivers
v0x5e03405ad700_0 .net *"_ivl_10", 0 0, L_0x5e03405ace00;  1 drivers
v0x5e03405c9f70_0 .net *"_ivl_4", 0 0, L_0x5e034059f7f0;  1 drivers
v0x5e03405ca060_0 .net *"_ivl_6", 0 0, L_0x5e03405ab3d0;  1 drivers
v0x5e03405ca140_0 .net *"_ivl_8", 0 0, L_0x5e03405971d0;  1 drivers
v0x5e03405ca270_0 .net "a", 0 0, L_0x5e03405cece0;  1 drivers
v0x5e03405ca330_0 .net "b", 0 0, L_0x5e03405cee10;  1 drivers
v0x5e03405ca3f0_0 .net "cin", 0 0, L_0x5e03405cef40;  1 drivers
v0x5e03405ca4b0_0 .net "cout", 0 0, L_0x5e03405cebd0;  1 drivers
v0x5e03405ca570_0 .net "sum", 0 0, L_0x5e034059c9d0;  1 drivers
S_0x5e03405ca6d0 .scope generate, "adders[2]" "adders[2]" 3 41, 3 41 0, S_0x5e0340599ef0;
 .timescale 0 0;
P_0x5e03405ca880 .param/l "i" 0 3 41, +C4<010>;
S_0x5e03405ca940 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5e03405ca6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5e03405cf070 .functor XOR 1, L_0x5e03405cf620, L_0x5e03405cf780, C4<0>, C4<0>;
L_0x5e03405cf0e0 .functor XOR 1, L_0x5e03405cf070, L_0x5e03405cf8b0, C4<0>, C4<0>;
L_0x5e03405cf150 .functor AND 1, L_0x5e03405cf620, L_0x5e03405cf780, C4<1>, C4<1>;
L_0x5e03405cf260 .functor AND 1, L_0x5e03405cf780, L_0x5e03405cf8b0, C4<1>, C4<1>;
L_0x5e03405cf350 .functor OR 1, L_0x5e03405cf150, L_0x5e03405cf260, C4<0>, C4<0>;
L_0x5e03405cf460 .functor AND 1, L_0x5e03405cf620, L_0x5e03405cf8b0, C4<1>, C4<1>;
L_0x5e03405cf510 .functor OR 1, L_0x5e03405cf350, L_0x5e03405cf460, C4<0>, C4<0>;
v0x5e03405cabd0_0 .net *"_ivl_0", 0 0, L_0x5e03405cf070;  1 drivers
v0x5e03405cacd0_0 .net *"_ivl_10", 0 0, L_0x5e03405cf460;  1 drivers
v0x5e03405cadb0_0 .net *"_ivl_4", 0 0, L_0x5e03405cf150;  1 drivers
v0x5e03405caea0_0 .net *"_ivl_6", 0 0, L_0x5e03405cf260;  1 drivers
v0x5e03405caf80_0 .net *"_ivl_8", 0 0, L_0x5e03405cf350;  1 drivers
v0x5e03405cb0b0_0 .net "a", 0 0, L_0x5e03405cf620;  1 drivers
v0x5e03405cb170_0 .net "b", 0 0, L_0x5e03405cf780;  1 drivers
v0x5e03405cb230_0 .net "cin", 0 0, L_0x5e03405cf8b0;  1 drivers
v0x5e03405cb2f0_0 .net "cout", 0 0, L_0x5e03405cf510;  1 drivers
v0x5e03405cb3b0_0 .net "sum", 0 0, L_0x5e03405cf0e0;  1 drivers
S_0x5e03405cb510 .scope generate, "adders[3]" "adders[3]" 3 41, 3 41 0, S_0x5e0340599ef0;
 .timescale 0 0;
P_0x5e03405cb6c0 .param/l "i" 0 3 41, +C4<011>;
S_0x5e03405cb7a0 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5e03405cb510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5e03405cfa20 .functor XOR 1, L_0x5e03405cff80, L_0x5e03405d0140, C4<0>, C4<0>;
L_0x5e03405cfa90 .functor XOR 1, L_0x5e03405cfa20, L_0x5e03405d0350, C4<0>, C4<0>;
L_0x5e03405cfb00 .functor AND 1, L_0x5e03405cff80, L_0x5e03405d0140, C4<1>, C4<1>;
L_0x5e03405cfbc0 .functor AND 1, L_0x5e03405d0140, L_0x5e03405d0350, C4<1>, C4<1>;
L_0x5e03405cfcb0 .functor OR 1, L_0x5e03405cfb00, L_0x5e03405cfbc0, C4<0>, C4<0>;
L_0x5e03405cfdc0 .functor AND 1, L_0x5e03405cff80, L_0x5e03405d0350, C4<1>, C4<1>;
L_0x5e03405cfe70 .functor OR 1, L_0x5e03405cfcb0, L_0x5e03405cfdc0, C4<0>, C4<0>;
v0x5e03405cba00_0 .net *"_ivl_0", 0 0, L_0x5e03405cfa20;  1 drivers
v0x5e03405cbb00_0 .net *"_ivl_10", 0 0, L_0x5e03405cfdc0;  1 drivers
v0x5e03405cbbe0_0 .net *"_ivl_4", 0 0, L_0x5e03405cfb00;  1 drivers
v0x5e03405cbcd0_0 .net *"_ivl_6", 0 0, L_0x5e03405cfbc0;  1 drivers
v0x5e03405cbdb0_0 .net *"_ivl_8", 0 0, L_0x5e03405cfcb0;  1 drivers
v0x5e03405cbee0_0 .net "a", 0 0, L_0x5e03405cff80;  1 drivers
v0x5e03405cbfa0_0 .net "b", 0 0, L_0x5e03405d0140;  1 drivers
v0x5e03405cc060_0 .net "cin", 0 0, L_0x5e03405d0350;  1 drivers
v0x5e03405cc120_0 .net "cout", 0 0, L_0x5e03405cfe70;  1 drivers
v0x5e03405cc1e0_0 .net "sum", 0 0, L_0x5e03405cfa90;  1 drivers
S_0x5e03405cc340 .scope generate, "adders[4]" "adders[4]" 3 41, 3 41 0, S_0x5e0340599ef0;
 .timescale 0 0;
P_0x5e03405cc540 .param/l "i" 0 3 41, +C4<0100>;
S_0x5e03405cc620 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5e03405cc340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5e03405d0480 .functor XOR 1, L_0x5e03405d08f0, L_0x5e03405d0a80, C4<0>, C4<0>;
L_0x5e03405d04f0 .functor XOR 1, L_0x5e03405d0480, L_0x5e03405d0bb0, C4<0>, C4<0>;
L_0x5e03405d0560 .functor AND 1, L_0x5e03405d08f0, L_0x5e03405d0a80, C4<1>, C4<1>;
L_0x5e03405d05d0 .functor AND 1, L_0x5e03405d0a80, L_0x5e03405d0bb0, C4<1>, C4<1>;
L_0x5e03405d0670 .functor OR 1, L_0x5e03405d0560, L_0x5e03405d05d0, C4<0>, C4<0>;
L_0x5e03405d0730 .functor AND 1, L_0x5e03405d08f0, L_0x5e03405d0bb0, C4<1>, C4<1>;
L_0x5e03405d07e0 .functor OR 1, L_0x5e03405d0670, L_0x5e03405d0730, C4<0>, C4<0>;
v0x5e03405cc880_0 .net *"_ivl_0", 0 0, L_0x5e03405d0480;  1 drivers
v0x5e03405cc980_0 .net *"_ivl_10", 0 0, L_0x5e03405d0730;  1 drivers
v0x5e03405cca60_0 .net *"_ivl_4", 0 0, L_0x5e03405d0560;  1 drivers
v0x5e03405ccb20_0 .net *"_ivl_6", 0 0, L_0x5e03405d05d0;  1 drivers
v0x5e03405ccc00_0 .net *"_ivl_8", 0 0, L_0x5e03405d0670;  1 drivers
v0x5e03405ccd30_0 .net "a", 0 0, L_0x5e03405d08f0;  1 drivers
v0x5e03405ccdf0_0 .net "b", 0 0, L_0x5e03405d0a80;  1 drivers
v0x5e03405cceb0_0 .net "cin", 0 0, L_0x5e03405d0bb0;  1 drivers
v0x5e03405ccf70_0 .net "cout", 0 0, L_0x5e03405d07e0;  1 drivers
v0x5e03405cd030_0 .net "sum", 0 0, L_0x5e03405d04f0;  1 drivers
S_0x5e03405cd190 .scope generate, "adders[5]" "adders[5]" 3 41, 3 41 0, S_0x5e0340599ef0;
 .timescale 0 0;
P_0x5e03405cd340 .param/l "i" 0 3 41, +C4<0101>;
S_0x5e03405cd420 .scope module, "FA" "full_adder" 3 42, 3 1 0, S_0x5e03405cd190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x5e03405d0de0 .functor XOR 1, L_0x5e03405d1280, L_0x5e03405d13b0, C4<0>, C4<0>;
L_0x5e03405d0e50 .functor XOR 1, L_0x5e03405d0de0, L_0x5e03405d1560, C4<0>, C4<0>;
L_0x5e03405d0ec0 .functor AND 1, L_0x5e03405d1280, L_0x5e03405d13b0, C4<1>, C4<1>;
L_0x5e03405d0f60 .functor AND 1, L_0x5e03405d13b0, L_0x5e03405d1560, C4<1>, C4<1>;
L_0x5e03405d1000 .functor OR 1, L_0x5e03405d0ec0, L_0x5e03405d0f60, C4<0>, C4<0>;
L_0x5e03405d10c0 .functor AND 1, L_0x5e03405d1280, L_0x5e03405d1560, C4<1>, C4<1>;
L_0x5e03405d1170 .functor OR 1, L_0x5e03405d1000, L_0x5e03405d10c0, C4<0>, C4<0>;
v0x5e03405cd680_0 .net *"_ivl_0", 0 0, L_0x5e03405d0de0;  1 drivers
v0x5e03405cd780_0 .net *"_ivl_10", 0 0, L_0x5e03405d10c0;  1 drivers
v0x5e03405cd860_0 .net *"_ivl_4", 0 0, L_0x5e03405d0ec0;  1 drivers
v0x5e03405cd950_0 .net *"_ivl_6", 0 0, L_0x5e03405d0f60;  1 drivers
v0x5e03405cda30_0 .net *"_ivl_8", 0 0, L_0x5e03405d1000;  1 drivers
v0x5e03405cdb60_0 .net "a", 0 0, L_0x5e03405d1280;  1 drivers
v0x5e03405cdc20_0 .net "b", 0 0, L_0x5e03405d13b0;  1 drivers
v0x5e03405cdce0_0 .net "cin", 0 0, L_0x5e03405d1560;  1 drivers
v0x5e03405cdda0_0 .net "cout", 0 0, L_0x5e03405d1170;  1 drivers
v0x5e03405cdef0_0 .net "sum", 0 0, L_0x5e03405d0e50;  1 drivers
    .scope S_0x5e03405ab710;
T_0 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x5e03405ce510_0, 0, 6;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x5e03405ce5f0_0, 0, 6;
    %delay 10, 0;
    %vpi_call 2 21 "$display", "A = %b, B = %b, Sum = %d, Cout = %b", v0x5e03405ce510_0, v0x5e03405ce5f0_0, v0x5e03405ce7c0_0, v0x5e03405ce6c0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "paralleladder_tb.v";
    "paralleladder.v";
