<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix	buildwarnings
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-October/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%5D%20can%3A%20Topcliff%3A%20PCH_CAN%20driver%3A%20Fix%0A%09buildwarnings&In-Reply-To=%3C4CC825D2.3030108%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004898.html">
   <LINK REL="Next"  HREF="004889.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix	buildwarnings</H1>
    <B>Marc Kleine-Budde</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20net-next-2.6%20v2%5D%20can%3A%20Topcliff%3A%20PCH_CAN%20driver%3A%20Fix%0A%09buildwarnings&In-Reply-To=%3C4CC825D2.3030108%40pengutronix.de%3E"
       TITLE="[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix	buildwarnings">mkl at pengutronix.de
       </A><BR>
    <I>Wed Oct 27 15:14:58 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004898.html">[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver:	Fix	buildwarnings
</A></li>
        <LI>Next message: <A HREF="004889.html">[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix build	warnings
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4899">[ date ]</a>
              <a href="thread.html#4899">[ thread ]</a>
              <a href="subject.html#4899">[ subject ]</a>
              <a href="author.html#4899">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On 10/27/2010 01:27 PM, Tomoya MORINAGA wrote:
&gt;<i> On Wednesday, October 27, 2010 3:52 AM :  Marc Kleine-Budde and Wolfgang Grandegge wrote:
</I>
&gt;&gt;<i> Do I understand your code correctly? You have a big loop, but only do
</I>&gt;&gt;<i>  two different things at certain values of the loop? Smells fishy.
</I>&gt;<i> Uh, I can't understand your intention.
</I>&gt;<i> Please show in detail.
</I>
It's easier to talk about code when we can see it, pelase don't delete :)

&gt;&gt;<i> +static void pch_can_config_rx_tx_buffers(struct pch_can_priv *priv)
</I>&gt;&gt;<i> &gt; +{
</I>&gt;&gt;<i> &gt; +	int i;
</I>&gt;&gt;<i> &gt; +	unsigned long flags;
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +	spin_lock_irqsave(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +	for (i = 0; i &lt; PCH_OBJ_NUM; i++) {
</I>&gt;&gt;<i> &gt; +		if (priv-&gt;msg_obj[i] == MSG_OBJ_RX) {
</I>&gt;<i>                 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
</I>&gt;&gt;<i> &gt; +			iowrite32(CAN_CMASK_RX_TX_GET,
</I>&gt;&gt;<i> &gt; +				&amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;&gt;<i> &gt; +			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, i+1);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_id1);
</I>&gt;&gt;<i> &gt; +			iowrite32(0x0, &amp;priv-&gt;regs-&gt;if1_id2);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;&gt;<i> &gt; +					CAN_IF_MCONT_UMASK);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			/* Set FIFO mode set to 0 except last Rx Obj*/
</I>&gt;&gt;<i> &gt; +			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;&gt;<i> &gt; +					  CAN_IF_MCONT_EOB);
</I>&gt;&gt;<i> &gt; +			/* In case FIFO mode, Last EoB of Rx Obj must be 1 */
</I>&gt;&gt;<i> &gt; +			if (i == (PCH_RX_OBJ_NUM - 1))
</I>&gt;&gt;<i> &gt; +				pch_can_bit_set(&amp;priv-&gt;regs-&gt;if1_mcont,
</I>&gt;&gt;<i> &gt; +						  CAN_IF_MCONT_EOB);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			iowrite32(0, &amp;priv-&gt;regs-&gt;if1_mask1);
</I>&gt;&gt;<i> &gt; +			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if1_mask2,
</I>&gt;&gt;<i> &gt; +					  0x1fff | CAN_MASK2_MDIR_MXTD);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			/* Setting CMASK for writing */
</I>&gt;&gt;<i> &gt; +			iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK |
</I>&gt;&gt;<i> &gt; +				  CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;&gt;<i> &gt; +				  &amp;priv-&gt;regs-&gt;if1_cmask);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if1_creq, i+1);
</I>&gt;&gt;<i> &gt; +		} else if (priv-&gt;msg_obj[i] == MSG_OBJ_TX) {
</I>&gt;<i>                        ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
</I>&gt;<i> 
</I>&gt;<i> Do I understand your code correctly? You have a big loop, but only do
</I>&gt;<i> two different things at certain values of the loop? Smells fishy.
</I>
Looking again at the code it makes sense as it is :) Sorry for the
confusion.

&gt;&gt;<i> &gt; +			iowrite32(CAN_CMASK_RX_TX_GET,
</I>&gt;&gt;<i> &gt; +				&amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;&gt;<i> &gt; +			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, i+1);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			/* Resetting DIR bit for reception */
</I>&gt;&gt;<i> &gt; +			iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id1);
</I>&gt;&gt;<i> &gt; +			iowrite32(0x0, &amp;priv-&gt;regs-&gt;if2_id2);
</I>&gt;&gt;<i> &gt; +			pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_id2, CAN_ID2_DIR);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			/* Setting EOB bit for transmitter */
</I>&gt;&gt;<i> &gt; +			iowrite32(CAN_IF_MCONT_EOB, &amp;priv-&gt;regs-&gt;if2_mcont);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			pch_can_bit_set(&amp;priv-&gt;regs-&gt;if2_mcont,
</I>&gt;&gt;<i> &gt; +					CAN_IF_MCONT_UMASK);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			iowrite32(0, &amp;priv-&gt;regs-&gt;if2_mask1);
</I>&gt;&gt;<i> &gt; +			pch_can_bit_clear(&amp;priv-&gt;regs-&gt;if2_mask2, 0x1fff);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			/* Setting CMASK for writing */
</I>&gt;&gt;<i> &gt; +			iowrite32(CAN_CMASK_RDWR | CAN_CMASK_MASK |
</I>&gt;&gt;<i> &gt; +				  CAN_CMASK_ARB | CAN_CMASK_CTRL,
</I>&gt;&gt;<i> &gt; +				  &amp;priv-&gt;regs-&gt;if2_cmask);
</I>&gt;&gt;<i> &gt; +
</I>&gt;&gt;<i> &gt; +			pch_can_check_if_busy(&amp;priv-&gt;regs-&gt;if2_creq, i+1);
</I>&gt;&gt;<i> &gt; +		}
</I>&gt;&gt;<i> &gt; +	}
</I>&gt;&gt;<i> &gt; +	spin_unlock_irqrestore(&amp;priv-&gt;msgif_reg_lock, flags);
</I>&gt;&gt;<i> &gt; +}
</I>
&gt;<i> This processing does configuration for all message objects.
</I>
Yeah, got it. However I think you can get rid of the priv-&gt;msg_obj
variable altogether. Let me recapitulate:
- you setup priv-&gt;msg_obj[] in the probe function, which defines if a
  msg_obj is a rx or tx
- this definition is never changed
- all objects of one kind are in a row

So you can identify the purpose of a msg_obj by simply looking at it's
number. If you need to loop over them you can even define helper
functions like, for_each_rx_obj().

&gt;&gt;<i> what does this loop do? why is it nessecarry? I don't like delay loops
</I>&gt;&gt;<i>   in the hot path of a driver.
</I>&gt;<i> This loop is for waiting for all tx Message Object completion.
</I>&gt;<i> This is Topcliff CAN HW specification.
</I>
Can you give us a pointer into intel's documentation?
I think Wolfgang already suggested to check if the chip is busy _before_
accessing it instead of waiting the chip to finish after accessing.

&gt;&gt;<i> If you figured out how to use the endianess conversion functions from
</I>&gt;&gt;<i> the cpu_to_{le,be}-{le,to}_to_cpup family use them here, too.
</I>&gt;<i> Uh,le32_to_cpu have been used already here.
</I>
Let's look at the code:

&gt;&gt;<i> +		for (i = 0, j = 0; i &lt; cf-&gt;can_dlc; j++) {
</I>&gt;&gt;<i> &gt; +			reg = ioread32(&amp;priv-&gt;regs-&gt;if1_dataa1 + j*4);
</I>&gt;&gt;<i> &gt; +			cf-&gt;data[i++] = cpu_to_le32(reg &amp; 0xff);
</I>&gt;&gt;<i> &gt; +			if (i == cf-&gt;can_dlc)
</I>&gt;&gt;<i> &gt; +				break;
</I>&gt;&gt;<i> &gt; +			cf-&gt;data[i++] = cpu_to_le32((reg &gt;&gt; 8) &amp; 0xff);
</I>&gt;&gt;<i> &gt; +		}
</I>
What does the code do? It swaps bytes because the data bytes in the can
core is arranged differently compared to the data in the struct can_frame.

According to the datasheet if_dataa1 holds 1st byte in bits 07:00 and
2nd byte in 15:08. (The rest is reserved.) So in the memory it looks
like this:

  xx xx byte1 byte0

The can_frame has a different layout:

	__u8    data[8] __attribute__((aligned(8)));

which is in memory:

  byte0 byte1 byte2 byte3  byte4 byte5 byte6 byte7

This is why you swap. However in Linux no need to do this by hand.

The if_dataXX have a little endian layout, while the can frame has a big
endian layout. Further if_dataXX has only 16 bit of can data.

I think it should look like this:

	for (i = 0; i &lt; cf-&gt;can_dlc; i += 2) {
		reg = ioread32(&amp;priv-&gt;regs-&gt;if1_data[i &gt;&gt; 1]);
		*(__be16 *)cf-&gt;data[i] = cpu_to_be16(reg);
	}

You have to change the definition of the regs struct a bit:

&gt;<i>	u32 if1_mcont;
</I>&gt;<i>	u32 if1_data[4];
</I>&gt;<i>	u32 reserve2;
</I>
Totally untested, though.
BTW: Where can I get this Intel Hardware to improve and test the driver?

&gt;<i> I can't understand your intention.
</I>&gt;<i> Please show in detail.
</I>
Above we have the RX-Path, the TX-path would probably use a
&quot;be16_to_cpup&quot;, have a look at the flexcan driver. It uses the whole 32
bit for candata, though.

&gt;&gt;&gt;<i> All these check if busy in the code make me a bit nervous, can you
</I>&gt;&gt;&gt;<i> please explain why they are needed. A pointer to the manual is okay, too.
</I>&gt;&gt;<i> Me too. I already ask in my previous mail how long that functions
</I>&gt;&gt;<i> usually blocks.
</I>&gt;<i> When accessing read/write from/to Message RAM,
</I>&gt;<i> Since it takes much time for transferring between Register and Message RAM,
</I>&gt;<i> SW must check busy flag of CAN register.
</I>&gt;<i> This is a Topcliff HW specification.
</I>
see above.

&gt;&gt;<i> is there some pdev-&gt;name instead of KBUILD_MODNAME that can be used?
</I>&gt;<i> I can't understand your intention.
</I>&gt;<i> pdev(struct pci_dev) doesn't have &quot;name&quot; member. 
</I>
I was just asking :) As it doesn't have a name, KBUILD_MODNAME is fine.

regards,
Marc

-- 
Pengutronix e.K.                  | Marc Kleine-Budde           |
Industrial Linux Solutions        | Phone: +49-231-2826-924     |
Vertretung West/Dortmund          | Fax:   +49-5121-206917-5555 |
Amtsgericht Hildesheim, HRA 2686  | <A HREF="http://www.pengutronix.de">http://www.pengutronix.de</A>   |

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 262 bytes
Desc: OpenPGP digital signature
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/socketcan-core/attachments/20101027/834312ae/attachment.pgp">https://lists.berlios.de/pipermail/socketcan-core/attachments/20101027/834312ae/attachment.pgp</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004898.html">[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver:	Fix	buildwarnings
</A></li>
	<LI>Next message: <A HREF="004889.html">[PATCH net-next-2.6 v2] can: Topcliff: PCH_CAN driver: Fix build	warnings
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4899">[ date ]</a>
              <a href="thread.html#4899">[ thread ]</a>
              <a href="subject.html#4899">[ subject ]</a>
              <a href="author.html#4899">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
