# Digital System Design Final Project : CNN Accelerator

- Source file only
  - ```common_ip``` : Directory containing IP files
  - ```constraints``` : Directory containing constraint files
  - ```ddr<2, 3>_mig``` : Directory containing DDR mig files
  - ```modules``` : Directory containing the HW modules (main part)
  - ```tb``` : Directory containing verilog codes for simulation
- - -
__All project files are uploaded at SNU student account onedrive__
