PPA Report for Par2SerMux_AXI4Lite.v (Module: Par2SerMux_AXI4Lite)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 25
FF Count: 39
IO Count: 42
Cell Count: 166

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 666.22 MHz
Reg-to-Reg Critical Path Delay: 1.353 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
