INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hsync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_2/new/PartB_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartB_tb
