Warning (10268): Verilog HDL information at shiftregister.v(7): always construct contains both blocking and non-blocking assignments File: W:/quartuslabs/lab4/part3/shiftregister.v Line: 7
