INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module DFF_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
