Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar  9 20:16:27 2022
| Host         : DESKTOP-0HMFHEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          
TIMING-20  Warning   Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alutest/FSM_onehot_M_controller_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alutest/FSM_onehot_M_controller_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.777        0.000                      0                   68        0.226        0.000                      0                   68        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.777        0.000                      0                   68        0.226        0.000                      0                   68        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.014ns (25.233%)  route 3.005ns (74.767%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.791     9.211    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.494    14.898    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.294    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.988    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.014ns (25.233%)  route 3.005ns (74.767%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.791     9.211    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.494    14.898    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.294    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.988    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.014ns (25.233%)  route 3.005ns (74.767%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.791     9.211    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.494    14.898    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.294    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.988    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.014ns (25.233%)  route 3.005ns (74.767%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.791     9.211    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.494    14.898    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.294    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X60Y72         FDRE (Setup_fdre_C_CE)      -0.169    14.988    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.660     9.079    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    14.902    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X60Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.970    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.660     9.079    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    14.902    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X60Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.970    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.660     9.079    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    14.902    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X60Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.970    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 1.014ns (26.085%)  route 2.873ns (73.915%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.660     9.079    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.498    14.902    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y68         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X60Y68         FDRE (Setup_fdre_C_CE)      -0.169    14.970    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.014ns (26.143%)  route 2.865ns (73.857%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.651     9.071    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y71         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.496    14.900    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y71         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X60Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.968    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.014ns (26.143%)  route 2.865ns (73.857%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.608     5.192    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.677     6.387    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.124     6.511 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.913    buttoncond_gen_0[0].buttoncond/M_last_q_i_4_n_0
    SLICE_X61Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.037 r  buttoncond_gen_0[0].buttoncond/M_last_q_i_2/O
                         net (fo=1, routed)           0.717     7.754    buttoncond_gen_0[0].buttoncond/M_last_q_i_2_n_0
    SLICE_X61Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.878 f  buttoncond_gen_0[0].buttoncond/M_last_q_i_1/O
                         net (fo=5, routed)           0.418     8.296    buttoncond_gen_0[0].buttoncond/M_buttoncond_out
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     8.420 r  buttoncond_gen_0[0].buttoncond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.651     9.071    buttoncond_gen_0[0].buttoncond/sel
    SLICE_X60Y71         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.496    14.900    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y71         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X60Y71         FDRE (Setup_fdre_C_CE)      -0.169    14.968    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutest/FSM_onehot_M_controller_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X62Y68         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.091     1.749    alutest/M_last_q
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.099     1.848 r  alutest/FSM_onehot_M_controller_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.848    alutest/FSM_onehot_M_controller_q[0]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     2.044    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.092     1.622    alutest/FSM_onehot_M_controller_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alutest/FSM_onehot_M_controller_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X62Y68         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.092     1.750    alutest/M_last_q
    SLICE_X62Y68         LUT5 (Prop_lut5_I1_O)        0.099     1.849 r  alutest/FSM_onehot_M_controller_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    alutest/FSM_onehot_M_controller_q[1]_i_1_n_0
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.854     2.044    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.091     1.621    alutest/FSM_onehot_M_controller_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.068%)  route 0.179ns (55.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.179     1.852    reset_cond/M_stage_d[3]
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     2.045    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X62Y67         FDSE (Hold_fdse_C_D)         0.070     1.615    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.699%)  route 0.155ns (52.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.155     1.827    reset_cond/M_stage_d[1]
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X62Y66         FDSE (Hold_fdse_C_D)         0.051     1.583    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.580     1.524    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y73         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.835    buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X61Y73         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.846     2.036    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y73         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.524    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.066     1.590    buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.182     1.855    reset_cond/M_stage_d[2]
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X62Y66         FDSE (Hold_fdse_C_D)         0.072     1.604    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.526    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.815    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.849     2.038    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y72         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.134     1.660    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.583     1.527    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y70         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.816    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.926    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X60Y70         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.040    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y70         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.134     1.661    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.582     1.526    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y71         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.815    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X60Y71         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.850     2.039    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y71         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.134     1.660    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.584     1.528    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.817    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.927 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.927    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.851     2.041    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X60Y69         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.134     1.662    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y69   alutest/FSM_onehot_M_controller_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   alutest/FSM_onehot_M_controller_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   alutest/FSM_onehot_M_controller_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68   alutest/FSM_onehot_M_controller_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   alutest/FSM_onehot_M_controller_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   alutest/FSM_onehot_M_controller_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.768ns  (logic 8.707ns (51.923%)  route 8.062ns (48.077%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.672 r  io_led_OBUF[23]_inst_i_1/O[1]
                         net (fo=5, routed)           2.385    13.058    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         3.711    16.768 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    16.768    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.627ns  (logic 8.358ns (50.266%)  route 8.269ns (49.734%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.354 r  io_led_OBUF[15]_inst_i_1/O[2]
                         net (fo=4, routed)           2.593    12.947    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.680    16.627 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.627    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.595ns  (logic 8.618ns (51.932%)  route 7.977ns (48.068%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.588 r  io_led_OBUF[23]_inst_i_1/O[2]
                         net (fo=6, routed)           2.301    12.889    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.706    16.595 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.595    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.539ns  (logic 8.702ns (52.617%)  route 7.837ns (47.383%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.664 r  io_led_OBUF[23]_inst_i_1/O[3]
                         net (fo=6, routed)           2.160    12.825    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.714    16.539 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.539    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.516ns  (logic 8.597ns (52.052%)  route 7.919ns (47.948%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.349 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.349    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.568 r  io_led_OBUF[23]_inst_i_1/O[0]
                         net (fo=5, routed)           2.243    12.811    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         3.705    16.516 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    16.516    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.411ns  (logic 8.471ns (51.616%)  route 7.940ns (48.384%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.451 r  io_led_OBUF[19]_inst_i_1/O[0]
                         net (fo=4, routed)           2.264    12.715    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.696    16.411 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.411    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.310ns  (logic 8.576ns (52.581%)  route 7.734ns (47.419%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.547 r  io_led_OBUF[19]_inst_i_1/O[3]
                         net (fo=4, routed)           2.058    12.605    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         3.705    16.310 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000    16.310    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.310ns  (logic 8.497ns (52.098%)  route 7.813ns (47.902%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.438 r  io_led_OBUF[15]_inst_i_1/O[1]
                         net (fo=6, routed)           2.137    12.575    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.735    16.310 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.310    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.306ns  (logic 8.438ns (51.746%)  route 7.868ns (48.254%))
  Logic Levels:           11  (CARRY4=5 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.430 r  io_led_OBUF[15]_inst_i_1/O[3]
                         net (fo=4, routed)           2.192    12.622    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.684    16.306 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.306    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.300ns  (logic 8.587ns (52.680%)  route 7.713ns (47.320%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=22, routed)          2.360     3.831    checkans/io_dip_IBUF[1]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.152     3.983 r  checkans/checkans_reg[1]_i_9/O
                         net (fo=16, routed)          1.212     5.195    alutest/M_alutest_alufn[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.326     5.521 r  alutest/io_led_OBUF[11]_inst_i_14/O
                         net (fo=1, routed)           0.000     5.521    alutest/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.071 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.071    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.299 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     6.807    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     7.580 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     8.407    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302     8.709 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770     9.478    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     9.602    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.115 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.115    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.232 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.232    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.555 r  io_led_OBUF[19]_inst_i_1/O[1]
                         net (fo=4, routed)           2.037    12.592    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.708    16.300 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    16.300    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            checkans/checkans_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.524ns  (logic 0.332ns (21.764%)  route 1.192ns (78.236%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=22, routed)          0.743     0.985    alutest/io_dip_IBUF[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.030 r  alutest/checkans_reg[1]_i_4/O
                         net (fo=1, routed)           0.273     1.303    alutest/checkans_reg[1]_i_4_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.348 r  alutest/checkans_reg[1]_i_1/O
                         net (fo=1, routed)           0.176     1.524    checkans/z[0]
    SLICE_X63Y69         LDCE                                         r  checkans/checkans_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 checkans/checkans_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.404ns (64.707%)  route 0.766ns (35.293%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         LDCE                         0.000     0.000 r  checkans/checkans_reg[1]/G
    SLICE_X63Y69         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  checkans/checkans_reg[1]/Q
                         net (fo=1, routed)           0.766     0.924    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     2.171 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.171    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.702ns (64.753%)  route 0.926ns (35.247%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.495     0.754    io_dip_IBUF[8]
    SLICE_X64Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.883 r  io_led_OBUF[11]_inst_i_1/O[1]
                         net (fo=6, routed)           0.432     1.315    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.313     2.628 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.628    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.683ns (61.561%)  route 1.051ns (38.439%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.602     0.861    io_dip_IBUF[8]
    SLICE_X64Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.906 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     0.906    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.976 r  io_led_OBUF[11]_inst_i_1/O[0]
                         net (fo=6, routed)           0.449     1.426    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.308     2.734 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.734    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.848ns (65.905%)  route 0.956ns (34.095%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.495     0.754    io_dip_IBUF[8]
    SLICE_X64Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.923 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.923    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.963 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.053 r  io_led_OBUF[19]_inst_i_1/O[1]
                         net (fo=4, routed)           0.462     1.515    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.290     2.805 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.805    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.820ns (64.758%)  route 0.991ns (35.242%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.495     0.754    io_dip_IBUF[8]
    SLICE_X64Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.923 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.923    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.963 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.029 r  io_led_OBUF[19]_inst_i_1/O[2]
                         net (fo=4, routed)           0.496     1.526    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.285     2.811 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.811    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.787ns (62.471%)  route 1.073ns (37.529%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.495     0.754    io_dip_IBUF[8]
    SLICE_X64Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.923 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.923    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.976 r  io_led_OBUF[15]_inst_i_1/O[0]
                         net (fo=6, routed)           0.579     1.555    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.305     2.860 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.860    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.850ns (64.452%)  route 1.020ns (35.548%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.495     0.754    io_dip_IBUF[8]
    SLICE_X64Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.923 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.923    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.963 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     1.055 r  io_led_OBUF[19]_inst_i_1/O[3]
                         net (fo=4, routed)           0.526     1.581    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.289     2.871 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.871    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.789ns (62.255%)  route 1.084ns (37.745%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.495     0.754    io_dip_IBUF[8]
    SLICE_X64Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     0.923 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.923    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     1.015 r  io_led_OBUF[15]_inst_i_1/O[3]
                         net (fo=4, routed)           0.590     1.605    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.268     2.873 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.873    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.955ns  (logic 7.368ns (56.871%)  route 5.587ns (43.129%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.618 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.735 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.735    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.058 r  io_led_OBUF[23]_inst_i_1/O[1]
                         net (fo=5, routed)           2.385    14.443    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         3.711    18.154 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    18.154    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.814ns  (logic 7.019ns (54.775%)  route 5.795ns (45.225%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.740 r  io_led_OBUF[15]_inst_i_1/O[2]
                         net (fo=4, routed)           2.593    14.333    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.680    18.013 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    18.013    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.781ns  (logic 7.279ns (56.949%)  route 5.503ns (43.051%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.618 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.735 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.735    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.974 r  io_led_OBUF[23]_inst_i_1/O[2]
                         net (fo=6, routed)           2.301    14.275    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.706    17.981 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000    17.981    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.726ns  (logic 7.363ns (57.863%)  route 5.362ns (42.137%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.618 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.735 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.735    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.050 r  io_led_OBUF[23]_inst_i_1/O[3]
                         net (fo=6, routed)           2.160    14.210    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.714    17.925 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    17.925    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.702ns  (logic 7.258ns (57.137%)  route 5.445ns (42.863%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.618 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.735 r  io_led_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.735    io_led_OBUF[19]_inst_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.954 r  io_led_OBUF[23]_inst_i_1/O[0]
                         net (fo=5, routed)           2.243    14.197    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         3.705    17.901 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    17.901    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.598ns  (logic 7.132ns (56.611%)  route 5.466ns (43.389%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.618 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.837 r  io_led_OBUF[19]_inst_i_1/O[0]
                         net (fo=4, routed)           2.264    14.101    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.696    17.797 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    17.797    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.497ns  (logic 7.237ns (57.911%)  route 5.260ns (42.089%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.618 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.933 r  io_led_OBUF[19]_inst_i_1/O[3]
                         net (fo=4, routed)           2.058    13.991    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         3.705    17.696 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000    17.696    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.497ns  (logic 7.158ns (57.281%)  route 5.338ns (42.719%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.824 r  io_led_OBUF[15]_inst_i_1/O[1]
                         net (fo=6, routed)           2.137    13.960    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.735    17.696 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.696    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.492ns  (logic 7.099ns (56.823%)  route 5.394ns (43.177%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.816 r  io_led_OBUF[15]_inst_i_1/O[3]
                         net (fo=4, routed)           2.192    14.008    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.684    17.691 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.691    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.486ns  (logic 7.248ns (58.044%)  route 5.239ns (41.956%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.615     5.199    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.903     6.558    alutest/M_alutest_testcase[0]
    SLICE_X63Y66         LUT2 (Prop_lut2_I1_O)        0.124     6.682 r  alutest/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.195     6.877    alutest/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.457 r  alutest/io_led_OBUF[11]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    alutest/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.685 r  alutest/io_led_OBUF[23]_inst_i_7/CO[2]
                         net (fo=10, routed)          0.508     8.192    alutest/CO[0]
    SLICE_X65Y69         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.773     8.965 f  alutest/io_led_OBUF[23]_inst_i_6/O[2]
                         net (fo=4, routed)           0.827     9.792    alutest_n_2
    SLICE_X65Y68         LUT6 (Prop_lut6_I1_O)        0.302    10.094 r  io_led_OBUF[11]_inst_i_8/O
                         net (fo=1, routed)           0.770    10.864    io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000    10.988    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.501 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.501    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.618 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.618    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.941 r  io_led_OBUF[19]_inst_i_1/O[1]
                         net (fo=4, routed)           2.037    13.978    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.708    17.685 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    17.685    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            checkans/checkans_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.231ns (27.662%)  route 0.604ns (72.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.377     2.048    alutest/M_alutest_testcase[0]
    SLICE_X63Y67         LUT6 (Prop_lut6_I3_O)        0.045     2.093 r  alutest/checkans_reg[1]_i_5/O
                         net (fo=1, routed)           0.050     2.144    alutest/checkans_reg[1]_i_5_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I2_O)        0.045     2.189 r  alutest/checkans_reg[1]_i_1/O
                         net (fo=1, routed)           0.176     2.365    checkans/z[0]
    SLICE_X63Y69         LDCE                                         r  checkans/checkans_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.741ns (67.699%)  route 0.831ns (32.301%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alutest/FSM_onehot_M_controller_q_reg[0]/Q
                         net (fo=10, routed)          0.268     1.939    alutest/FSM_onehot_M_controller_q_reg_n_0_[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.984 r  alutest/io_led_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.000     1.984    alutest/io_led_OBUF[11]_inst_i_15_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.054 r  alutest/io_led_OBUF[11]_inst_i_6/O[0]
                         net (fo=2, routed)           0.113     2.167    alutest_n_7
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.107     2.274 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.274    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.344 r  io_led_OBUF[11]_inst_i_1/O[0]
                         net (fo=6, routed)           0.449     2.794    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.308     4.102 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.102    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.781ns (68.653%)  route 0.813ns (31.347%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alutest/FSM_onehot_M_controller_q_reg[0]/Q
                         net (fo=10, routed)          0.268     1.939    alutest/FSM_onehot_M_controller_q_reg_n_0_[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.984 r  alutest/io_led_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.000     1.984    alutest/io_led_OBUF[11]_inst_i_15_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.054 r  alutest/io_led_OBUF[11]_inst_i_6/O[0]
                         net (fo=2, routed)           0.113     2.167    alutest_n_7
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.107     2.274 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.274    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.379 r  io_led_OBUF[11]_inst_i_1/O[1]
                         net (fo=6, routed)           0.432     2.811    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.313     4.124 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.124    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.757ns (64.486%)  route 0.968ns (35.514%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.275     1.945    alutest/M_alutest_testcase[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.990 r  alutest/io_led_OBUF[23]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.990    alutest/io_led_OBUF[23]_inst_i_9_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.055 r  alutest/io_led_OBUF[23]_inst_i_6/O[1]
                         net (fo=2, routed)           0.128     2.183    alutest_n_3
    SLICE_X64Y70         LUT3 (Prop_lut3_I2_O)        0.107     2.290 r  io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.290    out[14]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.391 r  io_led_OBUF[23]_inst_i_1/O[3]
                         net (fo=6, routed)           0.565     2.957    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.298     4.255 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.255    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.716ns (62.534%)  route 1.028ns (37.466%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  alutest/FSM_onehot_M_controller_q_reg[1]/Q
                         net (fo=22, routed)          0.275     1.945    alutest/M_alutest_testcase[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.990 r  alutest/io_led_OBUF[23]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.990    alutest/io_led_OBUF[23]_inst_i_9_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.055 r  alutest/io_led_OBUF[23]_inst_i_6/O[1]
                         net (fo=2, routed)           0.128     2.183    alutest_n_3
    SLICE_X64Y70         LUT3 (Prop_lut3_I2_O)        0.107     2.290 r  io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.290    out[14]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.355 r  io_led_OBUF[23]_inst_i_1/O[2]
                         net (fo=6, routed)           0.626     2.981    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.293     4.274 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.274    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.738ns (63.124%)  route 1.015ns (36.876%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alutest/FSM_onehot_M_controller_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.994    alutest/FSM_onehot_M_controller_q_reg_n_0_[0]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.045     2.039 r  alutest/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.039    alutest/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.109 r  alutest/io_led_OBUF[23]_inst_i_7/O[0]
                         net (fo=2, routed)           0.113     2.222    alutest_n_10
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.107     2.329 r  io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.329    out[4]
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.399 r  io_led_OBUF[15]_inst_i_1/O[0]
                         net (fo=6, routed)           0.579     2.978    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.305     4.283 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.283    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.928ns (69.571%)  route 0.843ns (30.429%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alutest/FSM_onehot_M_controller_q_reg[0]/Q
                         net (fo=10, routed)          0.268     1.939    alutest/FSM_onehot_M_controller_q_reg_n_0_[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.984 r  alutest/io_led_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.000     1.984    alutest/io_led_OBUF[11]_inst_i_15_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.054 r  alutest/io_led_OBUF[11]_inst_i_6/O[0]
                         net (fo=2, routed)           0.113     2.167    alutest_n_7
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.107     2.274 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.274    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.419 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.419    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.459 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.549 r  io_led_OBUF[19]_inst_i_1/O[1]
                         net (fo=4, routed)           0.462     3.011    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.290     4.300 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.300    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.899ns (68.402%)  route 0.877ns (31.598%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alutest/FSM_onehot_M_controller_q_reg[0]/Q
                         net (fo=10, routed)          0.268     1.939    alutest/FSM_onehot_M_controller_q_reg_n_0_[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.984 r  alutest/io_led_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.000     1.984    alutest/io_led_OBUF[11]_inst_i_15_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.054 r  alutest/io_led_OBUF[11]_inst_i_6/O[0]
                         net (fo=2, routed)           0.113     2.167    alutest_n_7
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.107     2.274 r  io_led_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.274    io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.419 r  io_led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.419    io_led_OBUF[11]_inst_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.459 r  io_led_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.459    io_led_OBUF[15]_inst_i_1_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.525 r  io_led_OBUF[19]_inst_i_1/O[2]
                         net (fo=4, routed)           0.496     3.021    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.285     4.306 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.306    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.785ns (63.821%)  route 1.012ns (36.179%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alutest/FSM_onehot_M_controller_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.994    alutest/FSM_onehot_M_controller_q_reg_n_0_[0]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.045     2.039 r  alutest/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.039    alutest/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.109 r  alutest/io_led_OBUF[23]_inst_i_7/O[0]
                         net (fo=2, routed)           0.113     2.222    alutest_n_10
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.107     2.329 r  io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.329    out[4]
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.434 r  io_led_OBUF[15]_inst_i_1/O[1]
                         net (fo=6, routed)           0.576     3.010    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.317     4.327 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.327    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alutest/FSM_onehot_M_controller_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.822ns  (logic 1.796ns (63.632%)  route 1.026ns (36.368%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.586     1.530    alutest/CLK
    SLICE_X62Y68         FDRE                                         r  alutest/FSM_onehot_M_controller_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  alutest/FSM_onehot_M_controller_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.994    alutest/FSM_onehot_M_controller_q_reg_n_0_[0]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.045     2.039 r  alutest/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.039    alutest/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.109 r  alutest/io_led_OBUF[23]_inst_i_7/O[0]
                         net (fo=2, routed)           0.113     2.222    alutest_n_10
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.107     2.329 r  io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.329    out[4]
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165     2.494 r  io_led_OBUF[15]_inst_i_1/O[3]
                         net (fo=4, routed)           0.590     3.084    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.268     4.352 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.352    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 1.634ns (25.370%)  route 4.806ns (74.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.933     6.440    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.634ns (25.927%)  route 4.668ns (74.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.795     6.302    reset_cond/M_reset_cond_in
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.502     4.906    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.634ns (25.927%)  route 4.668ns (74.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.795     6.302    reset_cond/M_reset_cond_in
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.502     4.906    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.634ns (25.927%)  route 4.668ns (74.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.795     6.302    reset_cond/M_reset_cond_in
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.502     4.906    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.865ns  (logic 1.492ns (52.073%)  route 1.373ns (47.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.373     2.865    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X61Y73         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.493     4.897    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y73         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.260ns (31.188%)  route 0.573ns (68.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.573     0.833    buttoncond_gen_0[0].buttoncond/sync/D[0]
    SLICE_X61Y73         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.846     2.036    buttoncond_gen_0[0].buttoncond/sync/CLK
    SLICE_X61Y73         FDRE                                         r  buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.398ns  (logic 0.322ns (13.443%)  route 2.076ns (86.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.296     2.398    reset_cond/M_reset_cond_in
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.398ns  (logic 0.322ns (13.443%)  route 2.076ns (86.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.296     2.398    reset_cond/M_reset_cond_in
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.398ns  (logic 0.322ns (13.443%)  route 2.076ns (86.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.296     2.398    reset_cond/M_reset_cond_in
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X62Y66         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.452ns  (logic 0.322ns (13.150%)  route 2.129ns (86.850%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.349     2.452    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.855     2.045    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





