/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Oct 20 15:40:57 2010
 *                 MD5 Checksum         b103a82ce46120feeedd07bc199ecea1
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_TM_H__
#define BCHP_TM_H__

/***************************************************************************
 *TM - TM registers
 ***************************************************************************/
#define BCHP_TM_FAMILY_ID                        0x000c0000 /* Chip Family ID */
#define BCHP_TM_CHIP_ID                          0x000c0004 /* Chip ID */
#define BCHP_TM_REV_ID                           0x000c0008 /* Chip Revision ID */
#define BCHP_TM_REV_ID_INT                       0x000c000c /* Chip Internal Revision ID */
#define BCHP_TM_SFT_RST                          0x000c0010 /* Soft Reset Control Register */
#define BCHP_TM_SFT_RST_CFG                      0x000c0014 /* Soft Reset Configuration Control Register */
#define BCHP_TM_PWRDN                            0x000c0018 /* Power Down Control Register */
#define BCHP_TM_MEM_CTRL                         0x000c001c /* Memory Power Control Register */
#define BCHP_TM_MEM_CTRL2                        0x000c0020 /* Memory Power Control Register */
#define BCHP_TM_OSC_CML_CTRL                     0x000c0024 /* XTAL Oscillator CML Control */
#define BCHP_TM_MISC6                            0x000c0028 /* Misc Control Register */
#define BCHP_TM_MISC5                            0x000c002c /* Misc Control Register */
#define BCHP_TM_MISC4                            0x000c0030 /* Misc Control Register */
#define BCHP_TM_REG_PLL_STATUS                   0x000c0034 /* Register PLL Status */
#define BCHP_TM_SYS_PLL_STATUS                   0x000c0038 /* System PLL Status */
#define BCHP_TM_REG_PLL_STAT_CTRL                0x000c003c /* Register PLL Status Control */
#define BCHP_TM_SYS_PLL_STAT_CTRL                0x000c0040 /* System PLL Status Control */
#define BCHP_TM_SYS_PLL_PDIV                     0x000c0044 /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_NDIV_INT                 0x000c0048 /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_NDIV_FRAC                0x000c004c /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_CLK_108                  0x000c0050 /* System PLL Clock for 108 MHz */
#define BCHP_TM_SYS_PLL_CLK_216                  0x000c0054 /* System PLL Clock for 216 MHz */
#define BCHP_TM_SYS_PLL_CLK_MTSIF                0x000c0058 /* System PLL Clock for MTSIF */
#define BCHP_TM_SYS_PLL_CLK_TMT                  0x000c005c /* System PLL Clock for TMT */
#define BCHP_TM_SYS_PLL_CLK_CH4                  0x000c0060 /* System PLL Clock for CH4 */
#define BCHP_TM_SYS_PLL_CLK_054                  0x000c0064 /* System PLL Clock for 54 MHz */
#define BCHP_TM_SYS_PLL_RST                      0x000c0068 /* System PLL Reset Control */
#define BCHP_TM_SYS_PLL_DCO_CTRL                 0x000c006c /* System PLL DCO Control */
#define BCHP_TM_SYS_PLL_FB_CTRL                  0x000c0070 /* System PLL Feedback Control */
#define BCHP_TM_SYS_PLL_SS_CTRL                  0x000c0074 /* System PLL Spread Spectrum Control */
#define BCHP_TM_SYS_PLL_SS_LIMIT                 0x000c0078 /* System PLL Spread Spectrum Limit Control */
#define BCHP_TM_SYS_PLL_GAIN_CTRL                0x000c007c /* System PLL Gain Control */
#define BCHP_TM_SYS_PLL_MISC_CTRL                0x000c0080 /* System PLL Misc Control */
#define BCHP_TM_OSC_CLK_EN                       0x000c0084 /* XTAL Oscillator Clock Enable Register */
#define BCHP_TM_REG_CLK_EN                       0x000c0088 /* Register Clock Enable Register */
#define BCHP_TM_SYS_CLK_EN                       0x000c008c /* System Clock Enable Register */
#define BCHP_TM_TEST_MODE                        0x000c00a0 /* Test Mode Control Register */
#define BCHP_TM_TEST_MISC2                       0x000c00a4 /* Test Misc2 Control Register */
#define BCHP_TM_TEST_MISC1                       0x000c00a8 /* Test Misc1 Control Register */
#define BCHP_TM_TEST_MISC0                       0x000c00ac /* Test Misc0 Control Register */
#define BCHP_TM_MTSIF_CTRL                       0x000c00b4 /* Transport Control Register */
#define BCHP_TM_MTSIF_GPO_EN                     0x000c00b8 /* MTSIF GPO Enable Control Register */
#define BCHP_TM_MTSIF_GPO_VAL                    0x000c00bc /* MTSIF GPO Value Control Register */
#define BCHP_TM_CC_DRX_CTRL                      0x000c00c0 /* CC_DRX_CTRL Control Register */
#define BCHP_TM_CC_CRX_CTRL                      0x000c00c4 /* CC_CRX_CTRL Control Register */
#define BCHP_TM_TS_GPO_EN                        0x000c00c8 /* TS GPO Enable Control Register */
#define BCHP_TM_TS_GPO_VAL                       0x000c00cc /* MTSIF GPO Value Control Register */
#define BCHP_TM_OB_GPO_EN                        0x000c00d0 /* OB GPO Enable Control Register */
#define BCHP_TM_OB_GPO_VAL                       0x000c00d4 /* OB GPO Value Control Register */
#define BCHP_TM_CWD_CTRL                         0x000c00d8 /* CWD Control Register */
#define BCHP_TM_PDD_CTRL                         0x000c00dc /* PDD Control Register */
#define BCHP_TM_UART_CTRL                        0x000c00e0 /* UART Control Register */
#define BCHP_TM_GPIO_MUX                         0x000c00e4 /* GPIO Mux Control Register */
#define BCHP_TM_GPIO_IODIR                       0x000c00e8 /* GPIO IO Directional Control Register */
#define BCHP_TM_GPIO_OD                          0x000c00ec /* GPIO Open Drain Control Register */
#define BCHP_TM_GPIO_DATA                        0x000c00f0 /* GPIO Data Control Register */
#define BCHP_TM_IRQ_CTRL                         0x000c0100 /* Interrupt Pad Control Register */
#define BCHP_TM_BSC_CTRL                         0x000c0108 /* Master BSC Control Register */
#define BCHP_TM_PAD_DRIVE                        0x000c010c /* Pad Drive Strength Control Register */
#define BCHP_TM_PAD_INPUT                        0x000c0110 /* Pad Input Control Register */
#define BCHP_TM_MISC3                            0x000c0114 /* Misc Control Register */
#define BCHP_TM_MISC2                            0x000c0118 /* Misc Control Register */
#define BCHP_TM_MISC1                            0x000c011c /* Misc Control Register */
#define BCHP_TM_MISC0                            0x000c0120 /* Misc Control Register */
#define BCHP_TM_SFT7                             0x000c0124 /* Software Control Register */
#define BCHP_TM_SFT6                             0x000c0128 /* Software Control Register */
#define BCHP_TM_SFT5                             0x000c012c /* Software Control Register */
#define BCHP_TM_SFT4                             0x000c0130 /* Software Control Register */
#define BCHP_TM_SFT3                             0x000c0134 /* Software Control Register */
#define BCHP_TM_SFT2                             0x000c0138 /* Software Control Register */
#define BCHP_TM_SFT1                             0x000c013c /* Software Control Register */
#define BCHP_TM_SFT0                             0x000c0140 /* Software Control Register */
#define BCHP_TM_TP_DIAG_CTRL                     0x000c0144 /* Testport Diagnostic Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL8               0x000c0148 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL7               0x000c014c /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL6               0x000c0150 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL5               0x000c0154 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL4               0x000c0158 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL3               0x000c015c /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL2               0x000c0160 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL1               0x000c0164 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL0               0x000c0168 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL1               0x000c016c /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL0               0x000c0170 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8               0x000c0174 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7               0x000c0178 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6               0x000c017c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5               0x000c0180 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4               0x000c0184 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3               0x000c0188 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2               0x000c018c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1               0x000c0190 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0               0x000c0194 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL1               0x000c0198 /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL0               0x000c019c /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1               0x000c01a0 /* External Diagnostic Pad Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0               0x000c01a4 /* External Diagnostic Pad Control Register */
#define BCHP_TM_ROSC_CTRL                        0x000c01b0 /* Ring Oscillator Control Register */
#define BCHP_TM_GPIO_READ                        0x000c01dc /* GPIO Read Control Register */
#define BCHP_TM_TS_0_READ                        0x000c01e0 /* TS_0 Read Control Register */
#define BCHP_TM_TS_1_READ                        0x000c01e4 /* TS_1 Read Control Register */
#define BCHP_TM_BSC_READ                         0x000c01e8 /* BSC Read Control Register */
#define BCHP_TM_EJTAG_READ                       0x000c01ec /* EJTAG Read Control Register */
#define BCHP_TM_MISC_READ                        0x000c01f0 /* Misc Read Control Register */
#define BCHP_TM_PIN_STRAP                        0x000c01f4 /* Pin Strap Read Control Register */
#define BCHP_TM_TP_DIAG_OUT1                     0x000c01f8 /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_DIAG_OUT0                     0x000c01fc /* Testport / Diagnostic Read Control Register */

/***************************************************************************
 *FAMILY_ID - Chip Family ID
 ***************************************************************************/
/* TM :: FAMILY_ID :: RSVD [31:16] */
#define BCHP_TM_FAMILY_ID_RSVD_MASK                                0xffff0000
#define BCHP_TM_FAMILY_ID_RSVD_SHIFT                               16

/* TM :: FAMILY_ID :: ID [15:00] */
#define BCHP_TM_FAMILY_ID_ID_MASK                                  0x0000ffff
#define BCHP_TM_FAMILY_ID_ID_SHIFT                                 0

/***************************************************************************
 *CHIP_ID - Chip ID
 ***************************************************************************/
/* TM :: CHIP_ID :: RSVD [31:16] */
#define BCHP_TM_CHIP_ID_RSVD_MASK                                  0xffff0000
#define BCHP_TM_CHIP_ID_RSVD_SHIFT                                 16

/* TM :: CHIP_ID :: ID [15:00] */
#define BCHP_TM_CHIP_ID_ID_MASK                                    0x0000ffff
#define BCHP_TM_CHIP_ID_ID_SHIFT                                   0

/***************************************************************************
 *REV_ID - Chip Revision ID
 ***************************************************************************/
/* TM :: REV_ID :: RSVD [31:16] */
#define BCHP_TM_REV_ID_RSVD_MASK                                   0xffff0000
#define BCHP_TM_REV_ID_RSVD_SHIFT                                  16

/* TM :: REV_ID :: ID [15:00] */
#define BCHP_TM_REV_ID_ID_MASK                                     0x0000ffff
#define BCHP_TM_REV_ID_ID_SHIFT                                    0

/***************************************************************************
 *REV_ID_INT - Chip Internal Revision ID
 ***************************************************************************/
/* TM :: REV_ID_INT :: RSVD [31:16] */
#define BCHP_TM_REV_ID_INT_RSVD_MASK                               0xffff0000
#define BCHP_TM_REV_ID_INT_RSVD_SHIFT                              16

/* TM :: REV_ID_INT :: ID [15:00] */
#define BCHP_TM_REV_ID_INT_ID_MASK                                 0x0000ffff
#define BCHP_TM_REV_ID_INT_ID_SHIFT                                0

/***************************************************************************
 *SFT_RST - Soft Reset Control Register
 ***************************************************************************/
/* TM :: SFT_RST :: RSVD [31:16] */
#define BCHP_TM_SFT_RST_RSVD_MASK                                  0xffff0000
#define BCHP_TM_SFT_RST_RSVD_SHIFT                                 16

/* TM :: SFT_RST :: RST_15 [15:15] */
#define BCHP_TM_SFT_RST_RST_15_MASK                                0x00008000
#define BCHP_TM_SFT_RST_RST_15_SHIFT                               15

/* TM :: SFT_RST :: RST_14 [14:14] */
#define BCHP_TM_SFT_RST_RST_14_MASK                                0x00004000
#define BCHP_TM_SFT_RST_RST_14_SHIFT                               14

/* TM :: SFT_RST :: RST_13 [13:13] */
#define BCHP_TM_SFT_RST_RST_13_MASK                                0x00002000
#define BCHP_TM_SFT_RST_RST_13_SHIFT                               13

/* TM :: SFT_RST :: OTP [12:12] */
#define BCHP_TM_SFT_RST_OTP_MASK                                   0x00001000
#define BCHP_TM_SFT_RST_OTP_SHIFT                                  12

/* TM :: SFT_RST :: AVS [11:11] */
#define BCHP_TM_SFT_RST_AVS_MASK                                   0x00000800
#define BCHP_TM_SFT_RST_AVS_SHIFT                                  11

/* TM :: SFT_RST :: TMT [10:10] */
#define BCHP_TM_SFT_RST_TMT_MASK                                   0x00000400
#define BCHP_TM_SFT_RST_TMT_SHIFT                                  10

/* TM :: SFT_RST :: WDT [09:09] */
#define BCHP_TM_SFT_RST_WDT_MASK                                   0x00000200
#define BCHP_TM_SFT_RST_WDT_SHIFT                                  9

/* TM :: SFT_RST :: UPG [08:08] */
#define BCHP_TM_SFT_RST_UPG_MASK                                   0x00000100
#define BCHP_TM_SFT_RST_UPG_SHIFT                                  8

/* TM :: SFT_RST :: TIMERS [07:07] */
#define BCHP_TM_SFT_RST_TIMERS_MASK                                0x00000080
#define BCHP_TM_SFT_RST_TIMERS_SHIFT                               7

/* TM :: SFT_RST :: MBSC [06:06] */
#define BCHP_TM_SFT_RST_MBSC_MASK                                  0x00000040
#define BCHP_TM_SFT_RST_MBSC_SHIFT                                 6

/* TM :: SFT_RST :: DIAG_CAPT [05:05] */
#define BCHP_TM_SFT_RST_DIAG_CAPT_MASK                             0x00000020
#define BCHP_TM_SFT_RST_DIAG_CAPT_SHIFT                            5

/* TM :: SFT_RST :: RST_04 [04:04] */
#define BCHP_TM_SFT_RST_RST_04_MASK                                0x00000010
#define BCHP_TM_SFT_RST_RST_04_SHIFT                               4

/* TM :: SFT_RST :: MTSIF [03:03] */
#define BCHP_TM_SFT_RST_MTSIF_MASK                                 0x00000008
#define BCHP_TM_SFT_RST_MTSIF_SHIFT                                3

/* TM :: SFT_RST :: DS_TOPB [02:02] */
#define BCHP_TM_SFT_RST_DS_TOPB_MASK                               0x00000004
#define BCHP_TM_SFT_RST_DS_TOPB_SHIFT                              2

/* TM :: SFT_RST :: DS_TOPA [01:01] */
#define BCHP_TM_SFT_RST_DS_TOPA_MASK                               0x00000002
#define BCHP_TM_SFT_RST_DS_TOPA_SHIFT                              1

/* TM :: SFT_RST :: WFE [00:00] */
#define BCHP_TM_SFT_RST_WFE_MASK                                   0x00000001
#define BCHP_TM_SFT_RST_WFE_SHIFT                                  0

/***************************************************************************
 *SFT_RST_CFG - Soft Reset Configuration Control Register
 ***************************************************************************/
/* TM :: SFT_RST_CFG :: RSVD [31:16] */
#define BCHP_TM_SFT_RST_CFG_RSVD_MASK                              0xffff0000
#define BCHP_TM_SFT_RST_CFG_RSVD_SHIFT                             16

/* TM :: SFT_RST_CFG :: RST_15 [15:15] */
#define BCHP_TM_SFT_RST_CFG_RST_15_MASK                            0x00008000
#define BCHP_TM_SFT_RST_CFG_RST_15_SHIFT                           15

/* TM :: SFT_RST_CFG :: RST_14 [14:14] */
#define BCHP_TM_SFT_RST_CFG_RST_14_MASK                            0x00004000
#define BCHP_TM_SFT_RST_CFG_RST_14_SHIFT                           14

/* TM :: SFT_RST_CFG :: RST_13 [13:13] */
#define BCHP_TM_SFT_RST_CFG_RST_13_MASK                            0x00002000
#define BCHP_TM_SFT_RST_CFG_RST_13_SHIFT                           13

/* TM :: SFT_RST_CFG :: OTP [12:12] */
#define BCHP_TM_SFT_RST_CFG_OTP_MASK                               0x00001000
#define BCHP_TM_SFT_RST_CFG_OTP_SHIFT                              12

/* TM :: SFT_RST_CFG :: AVS [11:11] */
#define BCHP_TM_SFT_RST_CFG_AVS_MASK                               0x00000800
#define BCHP_TM_SFT_RST_CFG_AVS_SHIFT                              11

/* TM :: SFT_RST_CFG :: TMT [10:10] */
#define BCHP_TM_SFT_RST_CFG_TMT_MASK                               0x00000400
#define BCHP_TM_SFT_RST_CFG_TMT_SHIFT                              10

/* TM :: SFT_RST_CFG :: WDT [09:09] */
#define BCHP_TM_SFT_RST_CFG_WDT_MASK                               0x00000200
#define BCHP_TM_SFT_RST_CFG_WDT_SHIFT                              9

/* TM :: SFT_RST_CFG :: UPG [08:08] */
#define BCHP_TM_SFT_RST_CFG_UPG_MASK                               0x00000100
#define BCHP_TM_SFT_RST_CFG_UPG_SHIFT                              8

/* TM :: SFT_RST_CFG :: TIMERS [07:07] */
#define BCHP_TM_SFT_RST_CFG_TIMERS_MASK                            0x00000080
#define BCHP_TM_SFT_RST_CFG_TIMERS_SHIFT                           7

/* TM :: SFT_RST_CFG :: MBSC [06:06] */
#define BCHP_TM_SFT_RST_CFG_MBSC_MASK                              0x00000040
#define BCHP_TM_SFT_RST_CFG_MBSC_SHIFT                             6

/* TM :: SFT_RST_CFG :: DIAG_CAPT [05:05] */
#define BCHP_TM_SFT_RST_CFG_DIAG_CAPT_MASK                         0x00000020
#define BCHP_TM_SFT_RST_CFG_DIAG_CAPT_SHIFT                        5

/* TM :: SFT_RST_CFG :: RST_04 [04:04] */
#define BCHP_TM_SFT_RST_CFG_RST_04_MASK                            0x00000010
#define BCHP_TM_SFT_RST_CFG_RST_04_SHIFT                           4

/* TM :: SFT_RST_CFG :: MTSIF [03:03] */
#define BCHP_TM_SFT_RST_CFG_MTSIF_MASK                             0x00000008
#define BCHP_TM_SFT_RST_CFG_MTSIF_SHIFT                            3

/* TM :: SFT_RST_CFG :: DS_TOPB [02:02] */
#define BCHP_TM_SFT_RST_CFG_DS_TOPB_MASK                           0x00000004
#define BCHP_TM_SFT_RST_CFG_DS_TOPB_SHIFT                          2

/* TM :: SFT_RST_CFG :: DS_TOPA [01:01] */
#define BCHP_TM_SFT_RST_CFG_DS_TOPA_MASK                           0x00000002
#define BCHP_TM_SFT_RST_CFG_DS_TOPA_SHIFT                          1

/* TM :: SFT_RST_CFG :: WFE [00:00] */
#define BCHP_TM_SFT_RST_CFG_WFE_MASK                               0x00000001
#define BCHP_TM_SFT_RST_CFG_WFE_SHIFT                              0

/***************************************************************************
 *PWRDN - Power Down Control Register
 ***************************************************************************/
/* TM :: PWRDN :: RSVD [31:02] */
#define BCHP_TM_PWRDN_RSVD_MASK                                    0xfffffffc
#define BCHP_TM_PWRDN_RSVD_SHIFT                                   2

/* TM :: PWRDN :: CLK54_CML [01:01] */
#define BCHP_TM_PWRDN_CLK54_CML_MASK                               0x00000002
#define BCHP_TM_PWRDN_CLK54_CML_SHIFT                              1

/* TM :: PWRDN :: SYS_PLL [00:00] */
#define BCHP_TM_PWRDN_SYS_PLL_MASK                                 0x00000001
#define BCHP_TM_PWRDN_SYS_PLL_SHIFT                                0

/***************************************************************************
 *MEM_CTRL - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL :: RSVD [31:30] */
#define BCHP_TM_MEM_CTRL_RSVD_MASK                                 0xc0000000
#define BCHP_TM_MEM_CTRL_RSVD_SHIFT                                30

/* TM :: MEM_CTRL :: RAM_STBY_DIAG [29:29] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DIAG_MASK                        0x20000000
#define BCHP_TM_MEM_CTRL_RAM_STBY_DIAG_SHIFT                       29

/* TM :: MEM_CTRL :: PSM_DIAG [28:27] */
#define BCHP_TM_MEM_CTRL_PSM_DIAG_MASK                             0x18000000
#define BCHP_TM_MEM_CTRL_PSM_DIAG_SHIFT                            27

/* TM :: MEM_CTRL :: RAM_STBY_OB [26:26] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_OB_MASK                          0x04000000
#define BCHP_TM_MEM_CTRL_RAM_STBY_OB_SHIFT                         26

/* TM :: MEM_CTRL :: PSM_OB [25:24] */
#define BCHP_TM_MEM_CTRL_PSM_OB_MASK                               0x03000000
#define BCHP_TM_MEM_CTRL_PSM_OB_SHIFT                              24

/* TM :: MEM_CTRL :: RAM_STBY_DS7 [23:23] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS7_MASK                         0x00800000
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS7_SHIFT                        23

/* TM :: MEM_CTRL :: PSM_DS7 [22:21] */
#define BCHP_TM_MEM_CTRL_PSM_DS7_MASK                              0x00600000
#define BCHP_TM_MEM_CTRL_PSM_DS7_SHIFT                             21

/* TM :: MEM_CTRL :: RAM_STBY_DS6 [20:20] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS6_MASK                         0x00100000
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS6_SHIFT                        20

/* TM :: MEM_CTRL :: PSM_DS6 [19:18] */
#define BCHP_TM_MEM_CTRL_PSM_DS6_MASK                              0x000c0000
#define BCHP_TM_MEM_CTRL_PSM_DS6_SHIFT                             18

/* TM :: MEM_CTRL :: RAM_STBY_DS5 [17:17] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS5_MASK                         0x00020000
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS5_SHIFT                        17

/* TM :: MEM_CTRL :: PSM_DS5 [16:15] */
#define BCHP_TM_MEM_CTRL_PSM_DS5_MASK                              0x00018000
#define BCHP_TM_MEM_CTRL_PSM_DS5_SHIFT                             15

/* TM :: MEM_CTRL :: RAM_STBY_DS4 [14:14] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS4_MASK                         0x00004000
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS4_SHIFT                        14

/* TM :: MEM_CTRL :: PSM_DS4 [13:12] */
#define BCHP_TM_MEM_CTRL_PSM_DS4_MASK                              0x00003000
#define BCHP_TM_MEM_CTRL_PSM_DS4_SHIFT                             12

/* TM :: MEM_CTRL :: RAM_STBY_DS3 [11:11] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS3_MASK                         0x00000800
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS3_SHIFT                        11

/* TM :: MEM_CTRL :: PSM_DS3 [10:09] */
#define BCHP_TM_MEM_CTRL_PSM_DS3_MASK                              0x00000600
#define BCHP_TM_MEM_CTRL_PSM_DS3_SHIFT                             9

/* TM :: MEM_CTRL :: RAM_STBY_DS2 [08:08] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS2_MASK                         0x00000100
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS2_SHIFT                        8

/* TM :: MEM_CTRL :: PSM_DS2 [07:06] */
#define BCHP_TM_MEM_CTRL_PSM_DS2_MASK                              0x000000c0
#define BCHP_TM_MEM_CTRL_PSM_DS2_SHIFT                             6

/* TM :: MEM_CTRL :: RAM_STBY_DS1 [05:05] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS1_MASK                         0x00000020
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS1_SHIFT                        5

/* TM :: MEM_CTRL :: PSM_DS1 [04:03] */
#define BCHP_TM_MEM_CTRL_PSM_DS1_MASK                              0x00000018
#define BCHP_TM_MEM_CTRL_PSM_DS1_SHIFT                             3

/* TM :: MEM_CTRL :: RAM_STBY_DS0 [02:02] */
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS0_MASK                         0x00000004
#define BCHP_TM_MEM_CTRL_RAM_STBY_DS0_SHIFT                        2

/* TM :: MEM_CTRL :: PSM_DS0 [01:00] */
#define BCHP_TM_MEM_CTRL_PSM_DS0_MASK                              0x00000003
#define BCHP_TM_MEM_CTRL_PSM_DS0_SHIFT                             0

/***************************************************************************
 *MEM_CTRL2 - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL2 :: RSVD_1 [31:16] */
#define BCHP_TM_MEM_CTRL2_RSVD_1_MASK                              0xffff0000
#define BCHP_TM_MEM_CTRL2_RSVD_1_SHIFT                             16

/* TM :: MEM_CTRL2 :: RSVD_0 [15:03] */
#define BCHP_TM_MEM_CTRL2_RSVD_0_MASK                              0x0000fff8
#define BCHP_TM_MEM_CTRL2_RSVD_0_SHIFT                             3

/* TM :: MEM_CTRL2 :: RAM_STBY_MTSIF [02:02] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_MASK                      0x00000004
#define BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_SHIFT                     2

/* TM :: MEM_CTRL2 :: PSM_MTSIF [01:00] */
#define BCHP_TM_MEM_CTRL2_PSM_MTSIF_MASK                           0x00000003
#define BCHP_TM_MEM_CTRL2_PSM_MTSIF_SHIFT                          0

/***************************************************************************
 *OSC_CML_CTRL - XTAL Oscillator CML Control
 ***************************************************************************/
/* TM :: OSC_CML_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_MASK                           0xffffff00
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_SHIFT                          8

/* TM :: OSC_CML_CTRL :: RSVD_1 [07:05] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_MASK                           0x000000e0
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_SHIFT                          5

/* TM :: OSC_CML_CTRL :: CUR [04:04] */
#define BCHP_TM_OSC_CML_CTRL_CUR_MASK                              0x00000010
#define BCHP_TM_OSC_CML_CTRL_CUR_SHIFT                             4

/* TM :: OSC_CML_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_MASK                           0x0000000c
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_SHIFT                          2

/* TM :: OSC_CML_CTRL :: DRIVE [01:00] */
#define BCHP_TM_OSC_CML_CTRL_DRIVE_MASK                            0x00000003
#define BCHP_TM_OSC_CML_CTRL_DRIVE_SHIFT                           0

/***************************************************************************
 *MISC6 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC6 :: MISC [31:00] */
#define BCHP_TM_MISC6_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC6_MISC_SHIFT                                   0

/***************************************************************************
 *MISC5 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC5 :: MISC [31:00] */
#define BCHP_TM_MISC5_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC5_MISC_SHIFT                                   0

/***************************************************************************
 *MISC4 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC4 :: MISC [31:00] */
#define BCHP_TM_MISC4_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC4_MISC_SHIFT                                   0

/***************************************************************************
 *REG_PLL_STATUS - Register PLL Status
 ***************************************************************************/
/* TM :: REG_PLL_STATUS :: RSVD [31:17] */
#define BCHP_TM_REG_PLL_STATUS_RSVD_MASK                           0xfffe0000
#define BCHP_TM_REG_PLL_STATUS_RSVD_SHIFT                          17

/* TM :: REG_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_REG_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_REG_PLL_STATUS_LOCK_SHIFT                          16

/* TM :: REG_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_SHIFT                      0

/***************************************************************************
 *SYS_PLL_STATUS - System PLL Status
 ***************************************************************************/
/* TM :: SYS_PLL_STATUS :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL_STATUS_RSVD_MASK                           0xfffe0000
#define BCHP_TM_SYS_PLL_STATUS_RSVD_SHIFT                          17

/* TM :: SYS_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_SYS_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_SYS_PLL_STATUS_LOCK_SHIFT                          16

/* TM :: SYS_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_SYS_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_SYS_PLL_STATUS_STAT_OUT_SHIFT                      0

/***************************************************************************
 *REG_PLL_STAT_CTRL - Register PLL Status Control
 ***************************************************************************/
/* TM :: REG_PLL_STAT_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_MASK                      0xffffff00
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_SHIFT                     8

/* TM :: REG_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_MASK                      0x00000080
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_SHIFT                     7

/* TM :: REG_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_MASK                        0x00000060
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_SHIFT                       5

/* TM :: REG_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_MASK                         0x00000010
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_SHIFT                        4

/* TM :: REG_PLL_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_MASK                      0x00000008
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_SHIFT                     3

/* TM :: REG_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_MASK                         0x00000007
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_SHIFT                        0

/***************************************************************************
 *SYS_PLL_STAT_CTRL - System PLL Status Control
 ***************************************************************************/
/* TM :: SYS_PLL_STAT_CTRL :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_MASK                        0xffffff00
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_SHIFT                       8

/* TM :: SYS_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_UPDATE_MASK                      0x00000080
#define BCHP_TM_SYS_PLL_STAT_CTRL_UPDATE_SHIFT                     7

/* TM :: SYS_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_MODE_MASK                        0x00000060
#define BCHP_TM_SYS_PLL_STAT_CTRL_MODE_SHIFT                       5

/* TM :: SYS_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RST_MASK                         0x00000010
#define BCHP_TM_SYS_PLL_STAT_CTRL_RST_SHIFT                        4

/* TM :: SYS_PLL_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_0_MASK                      0x00000008
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_0_SHIFT                     3

/* TM :: SYS_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_SEL_MASK                         0x00000007
#define BCHP_TM_SYS_PLL_STAT_CTRL_SEL_SHIFT                        0

/***************************************************************************
 *SYS_PLL_PDIV - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_PDIV :: RSVD [31:04] */
#define BCHP_TM_SYS_PLL_PDIV_RSVD_MASK                             0xfffffff0
#define BCHP_TM_SYS_PLL_PDIV_RSVD_SHIFT                            4

/* TM :: SYS_PLL_PDIV :: DIV [03:00] */
#define BCHP_TM_SYS_PLL_PDIV_DIV_MASK                              0x0000000f
#define BCHP_TM_SYS_PLL_PDIV_DIV_SHIFT                             0

/***************************************************************************
 *SYS_PLL_NDIV_INT - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL_NDIV_INT_RSVD_MASK                         0xffffff00
#define BCHP_TM_SYS_PLL_NDIV_INT_RSVD_SHIFT                        8

/* TM :: SYS_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_NDIV_INT_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL_NDIV_INT_DIV_SHIFT                         0

/***************************************************************************
 *SYS_PLL_NDIV_FRAC - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_SYS_PLL_NDIV_FRAC_RSVD_MASK                        0xfff00000
#define BCHP_TM_SYS_PLL_NDIV_FRAC_RSVD_SHIFT                       20

/* TM :: SYS_PLL_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_SYS_PLL_NDIV_FRAC_DIV_MASK                         0x000fffff
#define BCHP_TM_SYS_PLL_NDIV_FRAC_DIV_SHIFT                        0

/***************************************************************************
 *SYS_PLL_CLK_108 - System PLL Clock for 108 MHz
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_108 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_108 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_108_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_108_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_108 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_108 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_108_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_108_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_108 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_108 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_108_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_108_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_108 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_108_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_108_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_108 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_108_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_108_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_CLK_216 - System PLL Clock for 216 MHz
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_216 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_216 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_216_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_216_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_216 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_216 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_216_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_216_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_216 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_216 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_216_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_216_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_216 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_216_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_216_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_216 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_216_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_216_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_CLK_MTSIF - System PLL Clock for MTSIF
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_2_MASK                      0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_2_SHIFT                     17

/* TM :: SYS_PLL_CLK_MTSIF :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_LOAD_DIS_MASK                    0x00010000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_LOAD_DIS_SHIFT                   16

/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_1_MASK                      0x00008000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_1_SHIFT                     15

/* TM :: SYS_PLL_CLK_MTSIF :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DLY_MASK                         0x00007000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DLY_SHIFT                        12

/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_0_MASK                      0x00000c00
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_0_SHIFT                     10

/* TM :: SYS_PLL_CLK_MTSIF :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_MASK                       0x00000200
#define BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_SHIFT                      9

/* TM :: SYS_PLL_CLK_MTSIF :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_MASK                          0x00000100
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_SHIFT                         8

/* TM :: SYS_PLL_CLK_MTSIF :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DIV_MASK                         0x000000ff
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DIV_SHIFT                        0

/***************************************************************************
 *SYS_PLL_CLK_TMT - System PLL Clock for TMT
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_TMT :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_TMT :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_TMT_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_TMT_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_TMT :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_TMT :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_TMT_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_TMT_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_TMT :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_TMT :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_TMT_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_TMT_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_TMT :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_TMT_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_TMT_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_TMT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_TMT_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_TMT_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_CLK_CH4 - System PLL Clock for CH4
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_CH4 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_CH4_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_CH4_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_CH4 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_CH4_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_CH4_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_CH4 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_CH4_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_CH4_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_CH4 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_CH4_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_CH4_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_CH4 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_CH4_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_CH4_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_CH4 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_CH4_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_CH4_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_CH4 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_CH4_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_CH4_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_CH4 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_CH4_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_CH4_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_CLK_054 - System PLL Clock for 54 MHz
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_054 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_054 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_054_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_054_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_054 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_054 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_054_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_054_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_054 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_054 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_054_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_054_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_054 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_054_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_054_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_054 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_054_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_054_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_RST - System PLL Reset Control
 ***************************************************************************/
/* TM :: SYS_PLL_RST :: RSVD [31:02] */
#define BCHP_TM_SYS_PLL_RST_RSVD_MASK                              0xfffffffc
#define BCHP_TM_SYS_PLL_RST_RSVD_SHIFT                             2

/* TM :: SYS_PLL_RST :: POST [01:01] */
#define BCHP_TM_SYS_PLL_RST_POST_MASK                              0x00000002
#define BCHP_TM_SYS_PLL_RST_POST_SHIFT                             1

/* TM :: SYS_PLL_RST :: GLOBAL [00:00] */
#define BCHP_TM_SYS_PLL_RST_GLOBAL_MASK                            0x00000001
#define BCHP_TM_SYS_PLL_RST_GLOBAL_SHIFT                           0

/***************************************************************************
 *SYS_PLL_DCO_CTRL - System PLL DCO Control
 ***************************************************************************/
/* TM :: SYS_PLL_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_SYS_PLL_DCO_CTRL_RSVD_SHIFT                        13

/* TM :: SYS_PLL_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_SYS_PLL_DCO_CTRL_EN_SHIFT                          12

/* TM :: SYS_PLL_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_VAL_MASK                          0x00000fff
#define BCHP_TM_SYS_PLL_DCO_CTRL_VAL_SHIFT                         0

/***************************************************************************
 *SYS_PLL_FB_CTRL - System PLL Feedback Control
 ***************************************************************************/
/* TM :: SYS_PLL_FB_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL_FB_CTRL_RSVD_MASK                          0xffffe000
#define BCHP_TM_SYS_PLL_FB_CTRL_RSVD_SHIFT                         13

/* TM :: SYS_PLL_FB_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL_FB_CTRL_EN_MASK                            0x00001000
#define BCHP_TM_SYS_PLL_FB_CTRL_EN_SHIFT                           12

/* TM :: SYS_PLL_FB_CTRL :: OFFSET [11:00] */
#define BCHP_TM_SYS_PLL_FB_CTRL_OFFSET_MASK                        0x00000fff
#define BCHP_TM_SYS_PLL_FB_CTRL_OFFSET_SHIFT                       0

/***************************************************************************
 *SYS_PLL_SS_CTRL - System PLL Spread Spectrum Control
 ***************************************************************************/
/* TM :: SYS_PLL_SS_CTRL :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL_SS_CTRL_RSVD_MASK                          0xfffe0000
#define BCHP_TM_SYS_PLL_SS_CTRL_RSVD_SHIFT                         17

/* TM :: SYS_PLL_SS_CTRL :: EN [16:16] */
#define BCHP_TM_SYS_PLL_SS_CTRL_EN_MASK                            0x00010000
#define BCHP_TM_SYS_PLL_SS_CTRL_EN_SHIFT                           16

/* TM :: SYS_PLL_SS_CTRL :: STEP_SIZE [15:00] */
#define BCHP_TM_SYS_PLL_SS_CTRL_STEP_SIZE_MASK                     0x0000ffff
#define BCHP_TM_SYS_PLL_SS_CTRL_STEP_SIZE_SHIFT                    0

/***************************************************************************
 *SYS_PLL_SS_LIMIT - System PLL Spread Spectrum Limit Control
 ***************************************************************************/
/* TM :: SYS_PLL_SS_LIMIT :: RSVD [31:26] */
#define BCHP_TM_SYS_PLL_SS_LIMIT_RSVD_MASK                         0xfc000000
#define BCHP_TM_SYS_PLL_SS_LIMIT_RSVD_SHIFT                        26

/* TM :: SYS_PLL_SS_LIMIT :: LIMIT [25:00] */
#define BCHP_TM_SYS_PLL_SS_LIMIT_LIMIT_MASK                        0x03ffffff
#define BCHP_TM_SYS_PLL_SS_LIMIT_LIMIT_SHIFT                       0

/***************************************************************************
 *SYS_PLL_GAIN_CTRL - System PLL Gain Control
 ***************************************************************************/
/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_2_MASK                      0xfffff000
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_2_SHIFT                     12

/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_1_MASK                      0x00000800
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_1_SHIFT                     11

/* TM :: SYS_PLL_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KA_MASK                          0x00000700
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KA_SHIFT                         8

/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_0_MASK                      0x00000080
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_0_SHIFT                     7

/* TM :: SYS_PLL_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KI_MASK                          0x00000070
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KI_SHIFT                         4

/* TM :: SYS_PLL_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KP_MASK                          0x0000000f
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KP_SHIFT                         0

/***************************************************************************
 *SYS_PLL_MISC_CTRL - System PLL Misc Control
 ***************************************************************************/
/* TM :: SYS_PLL_MISC_CTRL :: RSVD_1 [31:12] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_1_MASK                      0xfffff000
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_1_SHIFT                     12

/* TM :: SYS_PLL_MISC_CTRL :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_0_MASK                      0x00000c00
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_0_SHIFT                     10

/* TM :: SYS_PLL_MISC_CTRL :: NDIV_RELOCK [09:09] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_NDIV_RELOCK_MASK                 0x00000200
#define BCHP_TM_SYS_PLL_MISC_CTRL_NDIV_RELOCK_SHIFT                9

/* TM :: SYS_PLL_MISC_CTRL :: FAST_LOCK [08:08] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_FAST_LOCK_MASK                   0x00000100
#define BCHP_TM_SYS_PLL_MISC_CTRL_FAST_LOCK_SHIFT                  8

/* TM :: SYS_PLL_MISC_CTRL :: PWM_RATE [07:06] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_PWM_RATE_MASK                    0x000000c0
#define BCHP_TM_SYS_PLL_MISC_CTRL_PWM_RATE_SHIFT                   6

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DLY [05:04] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DLY_MASK                     0x00000030
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DLY_SHIFT                    4

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DIV2 [03:03] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_MASK                    0x00000008
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_SHIFT                   3

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DIV2_POST [02:02] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_POST_MASK               0x00000004
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_POST_SHIFT              2

/* TM :: SYS_PLL_MISC_CTRL :: AUX [01:01] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_AUX_MASK                         0x00000002
#define BCHP_TM_SYS_PLL_MISC_CTRL_AUX_SHIFT                        1

/* TM :: SYS_PLL_MISC_CTRL :: EN_REF_OUT [00:00] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_EN_REF_OUT_MASK                  0x00000001
#define BCHP_TM_SYS_PLL_MISC_CTRL_EN_REF_OUT_SHIFT                 0

/***************************************************************************
 *OSC_CLK_EN - XTAL Oscillator Clock Enable Register
 ***************************************************************************/
/* TM :: OSC_CLK_EN :: RSVD_1 [31:08] */
#define BCHP_TM_OSC_CLK_EN_RSVD_1_MASK                             0xffffff00
#define BCHP_TM_OSC_CLK_EN_RSVD_1_SHIFT                            8

/* TM :: OSC_CLK_EN :: RSVD_0 [07:07] */
#define BCHP_TM_OSC_CLK_EN_RSVD_0_MASK                             0x00000080
#define BCHP_TM_OSC_CLK_EN_RSVD_0_SHIFT                            7

/* TM :: OSC_CLK_EN :: CML_TNR [06:06] */
#define BCHP_TM_OSC_CLK_EN_CML_TNR_MASK                            0x00000040
#define BCHP_TM_OSC_CLK_EN_CML_TNR_SHIFT                           6

/* TM :: OSC_CLK_EN :: CMOS_5 [05:05] */
#define BCHP_TM_OSC_CLK_EN_CMOS_5_MASK                             0x00000020
#define BCHP_TM_OSC_CLK_EN_CMOS_5_SHIFT                            5

/* TM :: OSC_CLK_EN :: CMOS_4 [04:04] */
#define BCHP_TM_OSC_CLK_EN_CMOS_4_MASK                             0x00000010
#define BCHP_TM_OSC_CLK_EN_CMOS_4_SHIFT                            4

/* TM :: OSC_CLK_EN :: CMOS_3 [03:03] */
#define BCHP_TM_OSC_CLK_EN_CMOS_3_MASK                             0x00000008
#define BCHP_TM_OSC_CLK_EN_CMOS_3_SHIFT                            3

/* TM :: OSC_CLK_EN :: CMOS_2 [02:02] */
#define BCHP_TM_OSC_CLK_EN_CMOS_2_MASK                             0x00000004
#define BCHP_TM_OSC_CLK_EN_CMOS_2_SHIFT                            2

/* TM :: OSC_CLK_EN :: CMOS_1 [01:01] */
#define BCHP_TM_OSC_CLK_EN_CMOS_1_MASK                             0x00000002
#define BCHP_TM_OSC_CLK_EN_CMOS_1_SHIFT                            1

/* TM :: OSC_CLK_EN :: CMOS_TNR [00:00] */
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR_MASK                           0x00000001
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR_SHIFT                          0

/***************************************************************************
 *REG_CLK_EN - Register Clock Enable Register
 ***************************************************************************/
/* TM :: REG_CLK_EN :: RSVD_4 [31:08] */
#define BCHP_TM_REG_CLK_EN_RSVD_4_MASK                             0xffffff00
#define BCHP_TM_REG_CLK_EN_RSVD_4_SHIFT                            8

/* TM :: REG_CLK_EN :: RSVD_3 [07:07] */
#define BCHP_TM_REG_CLK_EN_RSVD_3_MASK                             0x00000080
#define BCHP_TM_REG_CLK_EN_RSVD_3_SHIFT                            7

/* TM :: REG_CLK_EN :: RSVD_2 [06:06] */
#define BCHP_TM_REG_CLK_EN_RSVD_2_MASK                             0x00000040
#define BCHP_TM_REG_CLK_EN_RSVD_2_SHIFT                            6

/* TM :: REG_CLK_EN :: RSVD_1 [05:05] */
#define BCHP_TM_REG_CLK_EN_RSVD_1_MASK                             0x00000020
#define BCHP_TM_REG_CLK_EN_RSVD_1_SHIFT                            5

/* TM :: REG_CLK_EN :: RSVD_0 [04:04] */
#define BCHP_TM_REG_CLK_EN_RSVD_0_MASK                             0x00000010
#define BCHP_TM_REG_CLK_EN_RSVD_0_SHIFT                            4

/* TM :: REG_CLK_EN :: MTSIF [03:03] */
#define BCHP_TM_REG_CLK_EN_MTSIF_MASK                              0x00000008
#define BCHP_TM_REG_CLK_EN_MTSIF_SHIFT                             3

/* TM :: REG_CLK_EN :: DS_TOPB [02:02] */
#define BCHP_TM_REG_CLK_EN_DS_TOPB_MASK                            0x00000004
#define BCHP_TM_REG_CLK_EN_DS_TOPB_SHIFT                           2

/* TM :: REG_CLK_EN :: DS_TOPA [01:01] */
#define BCHP_TM_REG_CLK_EN_DS_TOPA_MASK                            0x00000002
#define BCHP_TM_REG_CLK_EN_DS_TOPA_SHIFT                           1

/* TM :: REG_CLK_EN :: WFE [00:00] */
#define BCHP_TM_REG_CLK_EN_WFE_MASK                                0x00000001
#define BCHP_TM_REG_CLK_EN_WFE_SHIFT                               0

/***************************************************************************
 *SYS_CLK_EN - System Clock Enable Register
 ***************************************************************************/
/* TM :: SYS_CLK_EN :: RSVD_1 [31:16] */
#define BCHP_TM_SYS_CLK_EN_RSVD_1_MASK                             0xffff0000
#define BCHP_TM_SYS_CLK_EN_RSVD_1_SHIFT                            16

/* TM :: SYS_CLK_EN :: RSVD_0 [15:07] */
#define BCHP_TM_SYS_CLK_EN_RSVD_0_MASK                             0x0000ff80
#define BCHP_TM_SYS_CLK_EN_RSVD_0_SHIFT                            7

/* TM :: SYS_CLK_EN :: OTP_108 [06:06] */
#define BCHP_TM_SYS_CLK_EN_OTP_108_MASK                            0x00000040
#define BCHP_TM_SYS_CLK_EN_OTP_108_SHIFT                           6

/* TM :: SYS_CLK_EN :: OTP_9 [05:05] */
#define BCHP_TM_SYS_CLK_EN_OTP_9_MASK                              0x00000020
#define BCHP_TM_SYS_CLK_EN_OTP_9_SHIFT                             5

/* TM :: SYS_CLK_EN :: LEAP_27 [04:04] */
#define BCHP_TM_SYS_CLK_EN_LEAP_27_MASK                            0x00000010
#define BCHP_TM_SYS_CLK_EN_LEAP_27_SHIFT                           4

/* TM :: SYS_CLK_EN :: PERIPH_27 [03:03] */
#define BCHP_TM_SYS_CLK_EN_PERIPH_27_MASK                          0x00000008
#define BCHP_TM_SYS_CLK_EN_PERIPH_27_SHIFT                         3

/* TM :: SYS_CLK_EN :: TMT_216 [02:02] */
#define BCHP_TM_SYS_CLK_EN_TMT_216_MASK                            0x00000004
#define BCHP_TM_SYS_CLK_EN_TMT_216_SHIFT                           2

/* TM :: SYS_CLK_EN :: MTSIF_216 [01:01] */
#define BCHP_TM_SYS_CLK_EN_MTSIF_216_MASK                          0x00000002
#define BCHP_TM_SYS_CLK_EN_MTSIF_216_SHIFT                         1

/* TM :: SYS_CLK_EN :: MTSIF_XMT [00:00] */
#define BCHP_TM_SYS_CLK_EN_MTSIF_XMT_MASK                          0x00000001
#define BCHP_TM_SYS_CLK_EN_MTSIF_XMT_SHIFT                         0

/***************************************************************************
 *TEST_MODE - Test Mode Control Register
 ***************************************************************************/
/* TM :: TEST_MODE :: RSVD [31:09] */
#define BCHP_TM_TEST_MODE_RSVD_MASK                                0xfffffe00
#define BCHP_TM_TEST_MODE_RSVD_SHIFT                               9

/* TM :: TEST_MODE :: EN [08:08] */
#define BCHP_TM_TEST_MODE_EN_MASK                                  0x00000100
#define BCHP_TM_TEST_MODE_EN_SHIFT                                 8

/* TM :: TEST_MODE :: MODE [07:00] */
#define BCHP_TM_TEST_MODE_MODE_MASK                                0x000000ff
#define BCHP_TM_TEST_MODE_MODE_SHIFT                               0

/***************************************************************************
 *TEST_MISC2 - Test Misc2 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC2 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC2_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC2_MISC_SHIFT                              0

/***************************************************************************
 *TEST_MISC1 - Test Misc1 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC1 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC1_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC1_MISC_SHIFT                              0

/***************************************************************************
 *TEST_MISC0 - Test Misc0 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC0 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC0_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC0_MISC_SHIFT                              0

/***************************************************************************
 *MTSIF_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: MTSIF_CTRL :: RSVD_1 [31:10] */
#define BCHP_TM_MTSIF_CTRL_RSVD_1_MASK                             0xfffffc00
#define BCHP_TM_MTSIF_CTRL_RSVD_1_SHIFT                            10

/* TM :: MTSIF_CTRL :: EN_AMP [09:09] */
#define BCHP_TM_MTSIF_CTRL_EN_AMP_MASK                             0x00000200
#define BCHP_TM_MTSIF_CTRL_EN_AMP_SHIFT                            9

/* TM :: MTSIF_CTRL :: DRIVE_MODE [08:07] */
#define BCHP_TM_MTSIF_CTRL_DRIVE_MODE_MASK                         0x00000180
#define BCHP_TM_MTSIF_CTRL_DRIVE_MODE_SHIFT                        7

/* TM :: MTSIF_CTRL :: RSVD_0 [06:01] */
#define BCHP_TM_MTSIF_CTRL_RSVD_0_MASK                             0x0000007e
#define BCHP_TM_MTSIF_CTRL_RSVD_0_SHIFT                            1

/* TM :: MTSIF_CTRL :: TS_SRC [00:00] */
#define BCHP_TM_MTSIF_CTRL_TS_SRC_MASK                             0x00000001
#define BCHP_TM_MTSIF_CTRL_TS_SRC_SHIFT                            0

/***************************************************************************
 *MTSIF_GPO_EN - MTSIF GPO Enable Control Register
 ***************************************************************************/
/* TM :: MTSIF_GPO_EN :: RSVD [31:12] */
#define BCHP_TM_MTSIF_GPO_EN_RSVD_MASK                             0xfffff000
#define BCHP_TM_MTSIF_GPO_EN_RSVD_SHIFT                            12

/* TM :: MTSIF_GPO_EN :: MTSIF_CLK [11:11] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_CLK_MASK                        0x00000800
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_CLK_SHIFT                       11

/* TM :: MTSIF_GPO_EN :: MTSIF_SYNC [10:10] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_SYNC_MASK                       0x00000400
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_SYNC_SHIFT                      10

/* TM :: MTSIF_GPO_EN :: MTSIF_RESET [09:09] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_RESET_MASK                      0x00000200
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_RESET_SHIFT                     9

/* TM :: MTSIF_GPO_EN :: MTSIF_ATS_INC [08:08] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_INC_MASK                    0x00000100
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_INC_SHIFT                   8

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_7_MASK                     0x00000080
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_7_SHIFT                    7

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_6_MASK                     0x00000040
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_6_SHIFT                    6

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_5_MASK                     0x00000020
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_5_SHIFT                    5

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_4_MASK                     0x00000010
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_4_SHIFT                    4

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_3_MASK                     0x00000008
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_3_SHIFT                    3

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_2_MASK                     0x00000004
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_2_SHIFT                    2

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_1_MASK                     0x00000002
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_1_SHIFT                    1

/* TM :: MTSIF_GPO_EN :: MTSIF_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_0_MASK                     0x00000001
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_DATA_0_SHIFT                    0

/***************************************************************************
 *MTSIF_GPO_VAL - MTSIF GPO Value Control Register
 ***************************************************************************/
/* TM :: MTSIF_GPO_VAL :: RSVD [31:12] */
#define BCHP_TM_MTSIF_GPO_VAL_RSVD_MASK                            0xfffff000
#define BCHP_TM_MTSIF_GPO_VAL_RSVD_SHIFT                           12

/* TM :: MTSIF_GPO_VAL :: MTSIF_CLK [11:11] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_CLK_MASK                       0x00000800
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_CLK_SHIFT                      11

/* TM :: MTSIF_GPO_VAL :: MTSIF_SYNC [10:10] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_SYNC_MASK                      0x00000400
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_SYNC_SHIFT                     10

/* TM :: MTSIF_GPO_VAL :: MTSIF_ATS_RESET [09:09] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_RESET_MASK                 0x00000200
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_RESET_SHIFT                9

/* TM :: MTSIF_GPO_VAL :: MTSIF_ATS_INC [08:08] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_INC_MASK                   0x00000100
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_INC_SHIFT                  8

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_7_MASK                    0x00000080
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_7_SHIFT                   7

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_6_MASK                    0x00000040
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_6_SHIFT                   6

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_5_MASK                    0x00000020
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_5_SHIFT                   5

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_4_MASK                    0x00000010
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_4_SHIFT                   4

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_3_MASK                    0x00000008
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_3_SHIFT                   3

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_2_MASK                    0x00000004
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_2_SHIFT                   2

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_1_MASK                    0x00000002
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_1_SHIFT                   1

/* TM :: MTSIF_GPO_VAL :: MTSIF_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_0_MASK                    0x00000001
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_DATA_0_SHIFT                   0

/***************************************************************************
 *CC_DRX_CTRL - CC_DRX_CTRL Control Register
 ***************************************************************************/
/* TM :: CC_DRX_CTRL :: RSVD_2 [31:09] */
#define BCHP_TM_CC_DRX_CTRL_RSVD_2_MASK                            0xfffffe00
#define BCHP_TM_CC_DRX_CTRL_RSVD_2_SHIFT                           9

/* TM :: CC_DRX_CTRL :: PAD_OUT_EN [08:08] */
#define BCHP_TM_CC_DRX_CTRL_PAD_OUT_EN_MASK                        0x00000100
#define BCHP_TM_CC_DRX_CTRL_PAD_OUT_EN_SHIFT                       8

/* TM :: CC_DRX_CTRL :: RSVD_1 [07:05] */
#define BCHP_TM_CC_DRX_CTRL_RSVD_1_MASK                            0x000000e0
#define BCHP_TM_CC_DRX_CTRL_RSVD_1_SHIFT                           5

/* TM :: CC_DRX_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_CC_DRX_CTRL_GPO_EN_MASK                            0x00000010
#define BCHP_TM_CC_DRX_CTRL_GPO_EN_SHIFT                           4

/* TM :: CC_DRX_CTRL :: RSVD_0 [03:01] */
#define BCHP_TM_CC_DRX_CTRL_RSVD_0_MASK                            0x0000000e
#define BCHP_TM_CC_DRX_CTRL_RSVD_0_SHIFT                           1

/* TM :: CC_DRX_CTRL :: GPO_VAL [00:00] */
#define BCHP_TM_CC_DRX_CTRL_GPO_VAL_MASK                           0x00000001
#define BCHP_TM_CC_DRX_CTRL_GPO_VAL_SHIFT                          0

/***************************************************************************
 *CC_CRX_CTRL - CC_CRX_CTRL Control Register
 ***************************************************************************/
/* TM :: CC_CRX_CTRL :: RSVD_2 [31:09] */
#define BCHP_TM_CC_CRX_CTRL_RSVD_2_MASK                            0xfffffe00
#define BCHP_TM_CC_CRX_CTRL_RSVD_2_SHIFT                           9

/* TM :: CC_CRX_CTRL :: PAD_OUT_EN [08:08] */
#define BCHP_TM_CC_CRX_CTRL_PAD_OUT_EN_MASK                        0x00000100
#define BCHP_TM_CC_CRX_CTRL_PAD_OUT_EN_SHIFT                       8

/* TM :: CC_CRX_CTRL :: RSVD_1 [07:05] */
#define BCHP_TM_CC_CRX_CTRL_RSVD_1_MASK                            0x000000e0
#define BCHP_TM_CC_CRX_CTRL_RSVD_1_SHIFT                           5

/* TM :: CC_CRX_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_CC_CRX_CTRL_GPO_EN_MASK                            0x00000010
#define BCHP_TM_CC_CRX_CTRL_GPO_EN_SHIFT                           4

/* TM :: CC_CRX_CTRL :: RSVD_0 [03:01] */
#define BCHP_TM_CC_CRX_CTRL_RSVD_0_MASK                            0x0000000e
#define BCHP_TM_CC_CRX_CTRL_RSVD_0_SHIFT                           1

/* TM :: CC_CRX_CTRL :: GPO_VAL [00:00] */
#define BCHP_TM_CC_CRX_CTRL_GPO_VAL_MASK                           0x00000001
#define BCHP_TM_CC_CRX_CTRL_GPO_VAL_SHIFT                          0

/***************************************************************************
 *TS_GPO_EN - TS GPO Enable Control Register
 ***************************************************************************/
/* TM :: TS_GPO_EN :: RSVD [31:29] */
#define BCHP_TM_TS_GPO_EN_RSVD_MASK                                0xe0000000
#define BCHP_TM_TS_GPO_EN_RSVD_SHIFT                               29

/* TM :: TS_GPO_EN :: PADS_OUT_EN [28:28] */
#define BCHP_TM_TS_GPO_EN_PADS_OUT_EN_MASK                         0x10000000
#define BCHP_TM_TS_GPO_EN_PADS_OUT_EN_SHIFT                        28

/* TM :: TS_GPO_EN :: TS7_ERROR [27:27] */
#define BCHP_TM_TS_GPO_EN_TS7_ERROR_MASK                           0x08000000
#define BCHP_TM_TS_GPO_EN_TS7_ERROR_SHIFT                          27

/* TM :: TS_GPO_EN :: TS7_VALID [26:26] */
#define BCHP_TM_TS_GPO_EN_TS7_VALID_MASK                           0x04000000
#define BCHP_TM_TS_GPO_EN_TS7_VALID_SHIFT                          26

/* TM :: TS_GPO_EN :: TS7_SYNC [25:25] */
#define BCHP_TM_TS_GPO_EN_TS7_SYNC_MASK                            0x02000000
#define BCHP_TM_TS_GPO_EN_TS7_SYNC_SHIFT                           25

/* TM :: TS_GPO_EN :: TS7_DATA [24:24] */
#define BCHP_TM_TS_GPO_EN_TS7_DATA_MASK                            0x01000000
#define BCHP_TM_TS_GPO_EN_TS7_DATA_SHIFT                           24

/* TM :: TS_GPO_EN :: TS7_CLK [23:23] */
#define BCHP_TM_TS_GPO_EN_TS7_CLK_MASK                             0x00800000
#define BCHP_TM_TS_GPO_EN_TS7_CLK_SHIFT                            23

/* TM :: TS_GPO_EN :: TS6_ERROR [22:22] */
#define BCHP_TM_TS_GPO_EN_TS6_ERROR_MASK                           0x00400000
#define BCHP_TM_TS_GPO_EN_TS6_ERROR_SHIFT                          22

/* TM :: TS_GPO_EN :: TS6_VALID [21:21] */
#define BCHP_TM_TS_GPO_EN_TS6_VALID_MASK                           0x00200000
#define BCHP_TM_TS_GPO_EN_TS6_VALID_SHIFT                          21

/* TM :: TS_GPO_EN :: TS6_SYNC [20:20] */
#define BCHP_TM_TS_GPO_EN_TS6_SYNC_MASK                            0x00100000
#define BCHP_TM_TS_GPO_EN_TS6_SYNC_SHIFT                           20

/* TM :: TS_GPO_EN :: TS6_DATA [19:19] */
#define BCHP_TM_TS_GPO_EN_TS6_DATA_MASK                            0x00080000
#define BCHP_TM_TS_GPO_EN_TS6_DATA_SHIFT                           19

/* TM :: TS_GPO_EN :: TS6_CLK [18:18] */
#define BCHP_TM_TS_GPO_EN_TS6_CLK_MASK                             0x00040000
#define BCHP_TM_TS_GPO_EN_TS6_CLK_SHIFT                            18

/* TM :: TS_GPO_EN :: TS5_ERROR [17:17] */
#define BCHP_TM_TS_GPO_EN_TS5_ERROR_MASK                           0x00020000
#define BCHP_TM_TS_GPO_EN_TS5_ERROR_SHIFT                          17

/* TM :: TS_GPO_EN :: TS5_VALID [16:16] */
#define BCHP_TM_TS_GPO_EN_TS5_VALID_MASK                           0x00010000
#define BCHP_TM_TS_GPO_EN_TS5_VALID_SHIFT                          16

/* TM :: TS_GPO_EN :: TS5_SYNC [15:15] */
#define BCHP_TM_TS_GPO_EN_TS5_SYNC_MASK                            0x00008000
#define BCHP_TM_TS_GPO_EN_TS5_SYNC_SHIFT                           15

/* TM :: TS_GPO_EN :: TS5_DATA [14:14] */
#define BCHP_TM_TS_GPO_EN_TS5_DATA_MASK                            0x00004000
#define BCHP_TM_TS_GPO_EN_TS5_DATA_SHIFT                           14

/* TM :: TS_GPO_EN :: TS5_CLK [13:13] */
#define BCHP_TM_TS_GPO_EN_TS5_CLK_MASK                             0x00002000
#define BCHP_TM_TS_GPO_EN_TS5_CLK_SHIFT                            13

/* TM :: TS_GPO_EN :: TS4_ERROR [12:12] */
#define BCHP_TM_TS_GPO_EN_TS4_ERROR_MASK                           0x00001000
#define BCHP_TM_TS_GPO_EN_TS4_ERROR_SHIFT                          12

/* TM :: TS_GPO_EN :: TS4_VALID [11:11] */
#define BCHP_TM_TS_GPO_EN_TS4_VALID_MASK                           0x00000800
#define BCHP_TM_TS_GPO_EN_TS4_VALID_SHIFT                          11

/* TM :: TS_GPO_EN :: TS4_SYNC [10:10] */
#define BCHP_TM_TS_GPO_EN_TS4_SYNC_MASK                            0x00000400
#define BCHP_TM_TS_GPO_EN_TS4_SYNC_SHIFT                           10

/* TM :: TS_GPO_EN :: TS4_DATA [09:09] */
#define BCHP_TM_TS_GPO_EN_TS4_DATA_MASK                            0x00000200
#define BCHP_TM_TS_GPO_EN_TS4_DATA_SHIFT                           9

/* TM :: TS_GPO_EN :: TS4_CLK [08:08] */
#define BCHP_TM_TS_GPO_EN_TS4_CLK_MASK                             0x00000100
#define BCHP_TM_TS_GPO_EN_TS4_CLK_SHIFT                            8

/* TM :: TS_GPO_EN :: TS3_ERROR [07:07] */
#define BCHP_TM_TS_GPO_EN_TS3_ERROR_MASK                           0x00000080
#define BCHP_TM_TS_GPO_EN_TS3_ERROR_SHIFT                          7

/* TM :: TS_GPO_EN :: TS3_VALID [06:06] */
#define BCHP_TM_TS_GPO_EN_TS3_VALID_MASK                           0x00000040
#define BCHP_TM_TS_GPO_EN_TS3_VALID_SHIFT                          6

/* TM :: TS_GPO_EN :: TS3_SYNC [05:05] */
#define BCHP_TM_TS_GPO_EN_TS3_SYNC_MASK                            0x00000020
#define BCHP_TM_TS_GPO_EN_TS3_SYNC_SHIFT                           5

/* TM :: TS_GPO_EN :: TS3_DATA [04:04] */
#define BCHP_TM_TS_GPO_EN_TS3_DATA_MASK                            0x00000010
#define BCHP_TM_TS_GPO_EN_TS3_DATA_SHIFT                           4

/* TM :: TS_GPO_EN :: TS3_CLK [03:03] */
#define BCHP_TM_TS_GPO_EN_TS3_CLK_MASK                             0x00000008
#define BCHP_TM_TS_GPO_EN_TS3_CLK_SHIFT                            3

/* TM :: TS_GPO_EN :: TS2_ERROR [02:02] */
#define BCHP_TM_TS_GPO_EN_TS2_ERROR_MASK                           0x00000004
#define BCHP_TM_TS_GPO_EN_TS2_ERROR_SHIFT                          2

/* TM :: TS_GPO_EN :: TS2_VALID [01:01] */
#define BCHP_TM_TS_GPO_EN_TS2_VALID_MASK                           0x00000002
#define BCHP_TM_TS_GPO_EN_TS2_VALID_SHIFT                          1

/* TM :: TS_GPO_EN :: TS2_SYNC [00:00] */
#define BCHP_TM_TS_GPO_EN_TS2_SYNC_MASK                            0x00000001
#define BCHP_TM_TS_GPO_EN_TS2_SYNC_SHIFT                           0

/***************************************************************************
 *TS_GPO_VAL - MTSIF GPO Value Control Register
 ***************************************************************************/
/* TM :: TS_GPO_VAL :: RSVD [31:28] */
#define BCHP_TM_TS_GPO_VAL_RSVD_MASK                               0xf0000000
#define BCHP_TM_TS_GPO_VAL_RSVD_SHIFT                              28

/* TM :: TS_GPO_VAL :: TS7_ERROR [27:27] */
#define BCHP_TM_TS_GPO_VAL_TS7_ERROR_MASK                          0x08000000
#define BCHP_TM_TS_GPO_VAL_TS7_ERROR_SHIFT                         27

/* TM :: TS_GPO_VAL :: TS7_VALID [26:26] */
#define BCHP_TM_TS_GPO_VAL_TS7_VALID_MASK                          0x04000000
#define BCHP_TM_TS_GPO_VAL_TS7_VALID_SHIFT                         26

/* TM :: TS_GPO_VAL :: TS7_SYNC [25:25] */
#define BCHP_TM_TS_GPO_VAL_TS7_SYNC_MASK                           0x02000000
#define BCHP_TM_TS_GPO_VAL_TS7_SYNC_SHIFT                          25

/* TM :: TS_GPO_VAL :: TS7_DATA [24:24] */
#define BCHP_TM_TS_GPO_VAL_TS7_DATA_MASK                           0x01000000
#define BCHP_TM_TS_GPO_VAL_TS7_DATA_SHIFT                          24

/* TM :: TS_GPO_VAL :: TS7_CLK [23:23] */
#define BCHP_TM_TS_GPO_VAL_TS7_CLK_MASK                            0x00800000
#define BCHP_TM_TS_GPO_VAL_TS7_CLK_SHIFT                           23

/* TM :: TS_GPO_VAL :: TS6_ERROR [22:22] */
#define BCHP_TM_TS_GPO_VAL_TS6_ERROR_MASK                          0x00400000
#define BCHP_TM_TS_GPO_VAL_TS6_ERROR_SHIFT                         22

/* TM :: TS_GPO_VAL :: TS6_VALID [21:21] */
#define BCHP_TM_TS_GPO_VAL_TS6_VALID_MASK                          0x00200000
#define BCHP_TM_TS_GPO_VAL_TS6_VALID_SHIFT                         21

/* TM :: TS_GPO_VAL :: TS6_SYNC [20:20] */
#define BCHP_TM_TS_GPO_VAL_TS6_SYNC_MASK                           0x00100000
#define BCHP_TM_TS_GPO_VAL_TS6_SYNC_SHIFT                          20

/* TM :: TS_GPO_VAL :: TS6_DATA [19:19] */
#define BCHP_TM_TS_GPO_VAL_TS6_DATA_MASK                           0x00080000
#define BCHP_TM_TS_GPO_VAL_TS6_DATA_SHIFT                          19

/* TM :: TS_GPO_VAL :: TS6_CLK [18:18] */
#define BCHP_TM_TS_GPO_VAL_TS6_CLK_MASK                            0x00040000
#define BCHP_TM_TS_GPO_VAL_TS6_CLK_SHIFT                           18

/* TM :: TS_GPO_VAL :: TS5_ERROR [17:17] */
#define BCHP_TM_TS_GPO_VAL_TS5_ERROR_MASK                          0x00020000
#define BCHP_TM_TS_GPO_VAL_TS5_ERROR_SHIFT                         17

/* TM :: TS_GPO_VAL :: TS5_VALID [16:16] */
#define BCHP_TM_TS_GPO_VAL_TS5_VALID_MASK                          0x00010000
#define BCHP_TM_TS_GPO_VAL_TS5_VALID_SHIFT                         16

/* TM :: TS_GPO_VAL :: TS5_SYNC [15:15] */
#define BCHP_TM_TS_GPO_VAL_TS5_SYNC_MASK                           0x00008000
#define BCHP_TM_TS_GPO_VAL_TS5_SYNC_SHIFT                          15

/* TM :: TS_GPO_VAL :: TS5_DATA [14:14] */
#define BCHP_TM_TS_GPO_VAL_TS5_DATA_MASK                           0x00004000
#define BCHP_TM_TS_GPO_VAL_TS5_DATA_SHIFT                          14

/* TM :: TS_GPO_VAL :: TS5_CLK [13:13] */
#define BCHP_TM_TS_GPO_VAL_TS5_CLK_MASK                            0x00002000
#define BCHP_TM_TS_GPO_VAL_TS5_CLK_SHIFT                           13

/* TM :: TS_GPO_VAL :: TS4_ERROR [12:12] */
#define BCHP_TM_TS_GPO_VAL_TS4_ERROR_MASK                          0x00001000
#define BCHP_TM_TS_GPO_VAL_TS4_ERROR_SHIFT                         12

/* TM :: TS_GPO_VAL :: TS4_VALID [11:11] */
#define BCHP_TM_TS_GPO_VAL_TS4_VALID_MASK                          0x00000800
#define BCHP_TM_TS_GPO_VAL_TS4_VALID_SHIFT                         11

/* TM :: TS_GPO_VAL :: TS4_SYNC [10:10] */
#define BCHP_TM_TS_GPO_VAL_TS4_SYNC_MASK                           0x00000400
#define BCHP_TM_TS_GPO_VAL_TS4_SYNC_SHIFT                          10

/* TM :: TS_GPO_VAL :: TS4_DATA [09:09] */
#define BCHP_TM_TS_GPO_VAL_TS4_DATA_MASK                           0x00000200
#define BCHP_TM_TS_GPO_VAL_TS4_DATA_SHIFT                          9

/* TM :: TS_GPO_VAL :: TS4_CLK [08:08] */
#define BCHP_TM_TS_GPO_VAL_TS4_CLK_MASK                            0x00000100
#define BCHP_TM_TS_GPO_VAL_TS4_CLK_SHIFT                           8

/* TM :: TS_GPO_VAL :: TS3_ERROR [07:07] */
#define BCHP_TM_TS_GPO_VAL_TS3_ERROR_MASK                          0x00000080
#define BCHP_TM_TS_GPO_VAL_TS3_ERROR_SHIFT                         7

/* TM :: TS_GPO_VAL :: TS3_VALID [06:06] */
#define BCHP_TM_TS_GPO_VAL_TS3_VALID_MASK                          0x00000040
#define BCHP_TM_TS_GPO_VAL_TS3_VALID_SHIFT                         6

/* TM :: TS_GPO_VAL :: TS3_SYNC [05:05] */
#define BCHP_TM_TS_GPO_VAL_TS3_SYNC_MASK                           0x00000020
#define BCHP_TM_TS_GPO_VAL_TS3_SYNC_SHIFT                          5

/* TM :: TS_GPO_VAL :: TS3_DATA [04:04] */
#define BCHP_TM_TS_GPO_VAL_TS3_DATA_MASK                           0x00000010
#define BCHP_TM_TS_GPO_VAL_TS3_DATA_SHIFT                          4

/* TM :: TS_GPO_VAL :: TS3_CLK [03:03] */
#define BCHP_TM_TS_GPO_VAL_TS3_CLK_MASK                            0x00000008
#define BCHP_TM_TS_GPO_VAL_TS3_CLK_SHIFT                           3

/* TM :: TS_GPO_VAL :: TS2_ERROR [02:02] */
#define BCHP_TM_TS_GPO_VAL_TS2_ERROR_MASK                          0x00000004
#define BCHP_TM_TS_GPO_VAL_TS2_ERROR_SHIFT                         2

/* TM :: TS_GPO_VAL :: TS2_VALID [01:01] */
#define BCHP_TM_TS_GPO_VAL_TS2_VALID_MASK                          0x00000002
#define BCHP_TM_TS_GPO_VAL_TS2_VALID_SHIFT                         1

/* TM :: TS_GPO_VAL :: TS2_SYNC [00:00] */
#define BCHP_TM_TS_GPO_VAL_TS2_SYNC_MASK                           0x00000001
#define BCHP_TM_TS_GPO_VAL_TS2_SYNC_SHIFT                          0

/***************************************************************************
 *OB_GPO_EN - OB GPO Enable Control Register
 ***************************************************************************/
/* TM :: OB_GPO_EN :: RSVD_1 [31:09] */
#define BCHP_TM_OB_GPO_EN_RSVD_1_MASK                              0xfffffe00
#define BCHP_TM_OB_GPO_EN_RSVD_1_SHIFT                             9

/* TM :: OB_GPO_EN :: PADS_OUT_EN [08:08] */
#define BCHP_TM_OB_GPO_EN_PADS_OUT_EN_MASK                         0x00000100
#define BCHP_TM_OB_GPO_EN_PADS_OUT_EN_SHIFT                        8

/* TM :: OB_GPO_EN :: RSVD_0 [07:05] */
#define BCHP_TM_OB_GPO_EN_RSVD_0_MASK                              0x000000e0
#define BCHP_TM_OB_GPO_EN_RSVD_0_SHIFT                             5

/* TM :: OB_GPO_EN :: OB_ERROR [04:04] */
#define BCHP_TM_OB_GPO_EN_OB_ERROR_MASK                            0x00000010
#define BCHP_TM_OB_GPO_EN_OB_ERROR_SHIFT                           4

/* TM :: OB_GPO_EN :: OB_VALID [03:03] */
#define BCHP_TM_OB_GPO_EN_OB_VALID_MASK                            0x00000008
#define BCHP_TM_OB_GPO_EN_OB_VALID_SHIFT                           3

/* TM :: OB_GPO_EN :: OB_SYNC [02:02] */
#define BCHP_TM_OB_GPO_EN_OB_SYNC_MASK                             0x00000004
#define BCHP_TM_OB_GPO_EN_OB_SYNC_SHIFT                            2

/* TM :: OB_GPO_EN :: OB_DATA [01:01] */
#define BCHP_TM_OB_GPO_EN_OB_DATA_MASK                             0x00000002
#define BCHP_TM_OB_GPO_EN_OB_DATA_SHIFT                            1

/* TM :: OB_GPO_EN :: OB_CLK [00:00] */
#define BCHP_TM_OB_GPO_EN_OB_CLK_MASK                              0x00000001
#define BCHP_TM_OB_GPO_EN_OB_CLK_SHIFT                             0

/***************************************************************************
 *OB_GPO_VAL - OB GPO Value Control Register
 ***************************************************************************/
/* TM :: OB_GPO_VAL :: RSVD [31:05] */
#define BCHP_TM_OB_GPO_VAL_RSVD_MASK                               0xffffffe0
#define BCHP_TM_OB_GPO_VAL_RSVD_SHIFT                              5

/* TM :: OB_GPO_VAL :: OB_ERROR [04:04] */
#define BCHP_TM_OB_GPO_VAL_OB_ERROR_MASK                           0x00000010
#define BCHP_TM_OB_GPO_VAL_OB_ERROR_SHIFT                          4

/* TM :: OB_GPO_VAL :: OB_VALID [03:03] */
#define BCHP_TM_OB_GPO_VAL_OB_VALID_MASK                           0x00000008
#define BCHP_TM_OB_GPO_VAL_OB_VALID_SHIFT                          3

/* TM :: OB_GPO_VAL :: OB_SYNC [02:02] */
#define BCHP_TM_OB_GPO_VAL_OB_SYNC_MASK                            0x00000004
#define BCHP_TM_OB_GPO_VAL_OB_SYNC_SHIFT                           2

/* TM :: OB_GPO_VAL :: OB_DATA [01:01] */
#define BCHP_TM_OB_GPO_VAL_OB_DATA_MASK                            0x00000002
#define BCHP_TM_OB_GPO_VAL_OB_DATA_SHIFT                           1

/* TM :: OB_GPO_VAL :: OB_CLK [00:00] */
#define BCHP_TM_OB_GPO_VAL_OB_CLK_MASK                             0x00000001
#define BCHP_TM_OB_GPO_VAL_OB_CLK_SHIFT                            0

/***************************************************************************
 *CWD_CTRL - CWD Control Register
 ***************************************************************************/
/* TM :: CWD_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_CWD_CTRL_RSVD_1_MASK                               0xffffffc0
#define BCHP_TM_CWD_CTRL_RSVD_1_SHIFT                              6

/* TM :: CWD_CTRL :: POL [05:05] */
#define BCHP_TM_CWD_CTRL_POL_MASK                                  0x00000020
#define BCHP_TM_CWD_CTRL_POL_SHIFT                                 5

/* TM :: CWD_CTRL :: EN [04:04] */
#define BCHP_TM_CWD_CTRL_EN_MASK                                   0x00000010
#define BCHP_TM_CWD_CTRL_EN_SHIFT                                  4

/* TM :: CWD_CTRL :: SEL [03:00] */
#define BCHP_TM_CWD_CTRL_SEL_MASK                                  0x0000000f
#define BCHP_TM_CWD_CTRL_SEL_SHIFT                                 0

/***************************************************************************
 *PDD_CTRL - PDD Control Register
 ***************************************************************************/
/* TM :: PDD_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_PDD_CTRL_RSVD_1_MASK                               0xffffffc0
#define BCHP_TM_PDD_CTRL_RSVD_1_SHIFT                              6

/* TM :: PDD_CTRL :: POL [05:05] */
#define BCHP_TM_PDD_CTRL_POL_MASK                                  0x00000020
#define BCHP_TM_PDD_CTRL_POL_SHIFT                                 5

/* TM :: PDD_CTRL :: EN [04:04] */
#define BCHP_TM_PDD_CTRL_EN_MASK                                   0x00000010
#define BCHP_TM_PDD_CTRL_EN_SHIFT                                  4

/* TM :: PDD_CTRL :: SEL [03:00] */
#define BCHP_TM_PDD_CTRL_SEL_MASK                                  0x0000000f
#define BCHP_TM_PDD_CTRL_SEL_SHIFT                                 0

/***************************************************************************
 *UART_CTRL - UART Control Register
 ***************************************************************************/
/* TM :: UART_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_UART_CTRL_RSVD_1_MASK                              0xffffffc0
#define BCHP_TM_UART_CTRL_RSVD_1_SHIFT                             6

/* TM :: UART_CTRL :: RSVD_0 [05:05] */
#define BCHP_TM_UART_CTRL_RSVD_0_MASK                              0x00000020
#define BCHP_TM_UART_CTRL_RSVD_0_SHIFT                             5

/* TM :: UART_CTRL :: EN_RX [04:04] */
#define BCHP_TM_UART_CTRL_EN_RX_MASK                               0x00000010
#define BCHP_TM_UART_CTRL_EN_RX_SHIFT                              4

/* TM :: UART_CTRL :: SEL_RX [03:00] */
#define BCHP_TM_UART_CTRL_SEL_RX_MASK                              0x0000000f
#define BCHP_TM_UART_CTRL_SEL_RX_SHIFT                             0

/***************************************************************************
 *GPIO_MUX - GPIO Mux Control Register
 ***************************************************************************/
/* TM :: GPIO_MUX :: RSVD [31:16] */
#define BCHP_TM_GPIO_MUX_RSVD_MASK                                 0xffff0000
#define BCHP_TM_GPIO_MUX_RSVD_SHIFT                                16

/* TM :: GPIO_MUX :: GPIO_03 [15:12] */
#define BCHP_TM_GPIO_MUX_GPIO_03_MASK                              0x0000f000
#define BCHP_TM_GPIO_MUX_GPIO_03_SHIFT                             12

/* TM :: GPIO_MUX :: GPIO_02 [11:08] */
#define BCHP_TM_GPIO_MUX_GPIO_02_MASK                              0x00000f00
#define BCHP_TM_GPIO_MUX_GPIO_02_SHIFT                             8

/* TM :: GPIO_MUX :: GPIO_01 [07:04] */
#define BCHP_TM_GPIO_MUX_GPIO_01_MASK                              0x000000f0
#define BCHP_TM_GPIO_MUX_GPIO_01_SHIFT                             4

/* TM :: GPIO_MUX :: GPIO_00 [03:00] */
#define BCHP_TM_GPIO_MUX_GPIO_00_MASK                              0x0000000f
#define BCHP_TM_GPIO_MUX_GPIO_00_SHIFT                             0

/***************************************************************************
 *GPIO_IODIR - GPIO IO Directional Control Register
 ***************************************************************************/
/* TM :: GPIO_IODIR :: RSVD [31:04] */
#define BCHP_TM_GPIO_IODIR_RSVD_MASK                               0xfffffff0
#define BCHP_TM_GPIO_IODIR_RSVD_SHIFT                              4

/* TM :: GPIO_IODIR :: IODIR [03:00] */
#define BCHP_TM_GPIO_IODIR_IODIR_MASK                              0x0000000f
#define BCHP_TM_GPIO_IODIR_IODIR_SHIFT                             0

/***************************************************************************
 *GPIO_OD - GPIO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPIO_OD :: RSVD [31:04] */
#define BCHP_TM_GPIO_OD_RSVD_MASK                                  0xfffffff0
#define BCHP_TM_GPIO_OD_RSVD_SHIFT                                 4

/* TM :: GPIO_OD :: OD [03:00] */
#define BCHP_TM_GPIO_OD_OD_MASK                                    0x0000000f
#define BCHP_TM_GPIO_OD_OD_SHIFT                                   0

/***************************************************************************
 *GPIO_DATA - GPIO Data Control Register
 ***************************************************************************/
/* TM :: GPIO_DATA :: RSVD [31:04] */
#define BCHP_TM_GPIO_DATA_RSVD_MASK                                0xfffffff0
#define BCHP_TM_GPIO_DATA_RSVD_SHIFT                               4

/* TM :: GPIO_DATA :: VAL [03:00] */
#define BCHP_TM_GPIO_DATA_VAL_MASK                                 0x0000000f
#define BCHP_TM_GPIO_DATA_VAL_SHIFT                                0

/***************************************************************************
 *IRQ_CTRL - Interrupt Pad Control Register
 ***************************************************************************/
/* TM :: IRQ_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_IRQ_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_IRQ_CTRL_RSVD_2_SHIFT                              8

/* TM :: IRQ_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_IRQ_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_IRQ_CTRL_RSVD_1_SHIFT                              6

/* TM :: IRQ_CTRL :: OD [05:05] */
#define BCHP_TM_IRQ_CTRL_OD_MASK                                   0x00000020
#define BCHP_TM_IRQ_CTRL_OD_SHIFT                                  5

/* TM :: IRQ_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_IRQ_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_IRQ_CTRL_GPO_EN_SHIFT                              4

/* TM :: IRQ_CTRL :: RSVD_0 [03:01] */
#define BCHP_TM_IRQ_CTRL_RSVD_0_MASK                               0x0000000e
#define BCHP_TM_IRQ_CTRL_RSVD_0_SHIFT                              1

/* TM :: IRQ_CTRL :: GPO_VAL [00:00] */
#define BCHP_TM_IRQ_CTRL_GPO_VAL_MASK                              0x00000001
#define BCHP_TM_IRQ_CTRL_GPO_VAL_SHIFT                             0

/***************************************************************************
 *BSC_CTRL - Master BSC Control Register
 ***************************************************************************/
/* TM :: BSC_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_BSC_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_BSC_CTRL_RSVD_2_SHIFT                              8

/* TM :: BSC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BSC_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_BSC_CTRL_RSVD_1_SHIFT                              6

/* TM :: BSC_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BSC_CTRL_REF_LVL_MASK                              0x00000020
#define BCHP_TM_BSC_CTRL_REF_LVL_SHIFT                             5

/* TM :: BSC_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BSC_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_BSC_CTRL_GPO_EN_SHIFT                              4

/* TM :: BSC_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BSC_CTRL_RSVD_0_MASK                               0x0000000c
#define BCHP_TM_BSC_CTRL_RSVD_0_SHIFT                              2

/* TM :: BSC_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BSC_CTRL_SCL_GPO_VAL_MASK                          0x00000002
#define BCHP_TM_BSC_CTRL_SCL_GPO_VAL_SHIFT                         1

/* TM :: BSC_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BSC_CTRL_SDA_GPO_VAL_MASK                          0x00000001
#define BCHP_TM_BSC_CTRL_SDA_GPO_VAL_SHIFT                         0

/***************************************************************************
 *PAD_DRIVE - Pad Drive Strength Control Register
 ***************************************************************************/
/* TM :: PAD_DRIVE :: EJTAG [31:28] */
#define BCHP_TM_PAD_DRIVE_EJTAG_MASK                               0xf0000000
#define BCHP_TM_PAD_DRIVE_EJTAG_SHIFT                              28

/* TM :: PAD_DRIVE :: MISO_ADDR1 [27:24] */
#define BCHP_TM_PAD_DRIVE_MISO_ADDR1_MASK                          0x0f000000
#define BCHP_TM_PAD_DRIVE_MISO_ADDR1_SHIFT                         24

/* TM :: PAD_DRIVE :: IRQb [23:20] */
#define BCHP_TM_PAD_DRIVE_IRQb_MASK                                0x00f00000
#define BCHP_TM_PAD_DRIVE_IRQb_SHIFT                               20

/* TM :: PAD_DRIVE :: RSVD_1 [19:16] */
#define BCHP_TM_PAD_DRIVE_RSVD_1_MASK                              0x000f0000
#define BCHP_TM_PAD_DRIVE_RSVD_1_SHIFT                             16

/* TM :: PAD_DRIVE :: GPIO [15:12] */
#define BCHP_TM_PAD_DRIVE_GPIO_MASK                                0x0000f000
#define BCHP_TM_PAD_DRIVE_GPIO_SHIFT                               12

/* TM :: PAD_DRIVE :: RSVD_0 [11:04] */
#define BCHP_TM_PAD_DRIVE_RSVD_0_MASK                              0x00000ff0
#define BCHP_TM_PAD_DRIVE_RSVD_0_SHIFT                             4

/* TM :: PAD_DRIVE :: TS [03:00] */
#define BCHP_TM_PAD_DRIVE_TS_MASK                                  0x0000000f
#define BCHP_TM_PAD_DRIVE_TS_SHIFT                                 0

/***************************************************************************
 *PAD_INPUT - Pad Input Control Register
 ***************************************************************************/
/* TM :: PAD_INPUT :: RSVD_2 [31:12] */
#define BCHP_TM_PAD_INPUT_RSVD_2_MASK                              0xfffff000
#define BCHP_TM_PAD_INPUT_RSVD_2_SHIFT                             12

/* TM :: PAD_INPUT :: MISO_ADDR1_INPUT_MODE [11:11] */
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_INPUT_MODE_MASK               0x00000800
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_INPUT_MODE_SHIFT              11

/* TM :: PAD_INPUT :: IRQ_INPUT_MODE [10:10] */
#define BCHP_TM_PAD_INPUT_IRQ_INPUT_MODE_MASK                      0x00000400
#define BCHP_TM_PAD_INPUT_IRQ_INPUT_MODE_SHIFT                     10

/* TM :: PAD_INPUT :: GPIO_INPUT_MODE [09:09] */
#define BCHP_TM_PAD_INPUT_GPIO_INPUT_MODE_MASK                     0x00000200
#define BCHP_TM_PAD_INPUT_GPIO_INPUT_MODE_SHIFT                    9

/* TM :: PAD_INPUT :: TS_INPUT_MODE [08:08] */
#define BCHP_TM_PAD_INPUT_TS_INPUT_MODE_MASK                       0x00000100
#define BCHP_TM_PAD_INPUT_TS_INPUT_MODE_SHIFT                      8

/* TM :: PAD_INPUT :: OB_DIS_INPUT [07:07] */
#define BCHP_TM_PAD_INPUT_OB_DIS_INPUT_MASK                        0x00000080
#define BCHP_TM_PAD_INPUT_OB_DIS_INPUT_SHIFT                       7

/* TM :: PAD_INPUT :: MTSIF_DIS_INPUT [06:06] */
#define BCHP_TM_PAD_INPUT_MTSIF_DIS_INPUT_MASK                     0x00000040
#define BCHP_TM_PAD_INPUT_MTSIF_DIS_INPUT_SHIFT                    6

/* TM :: PAD_INPUT :: CC_DIS_INPUT [05:05] */
#define BCHP_TM_PAD_INPUT_CC_DIS_INPUT_MASK                        0x00000020
#define BCHP_TM_PAD_INPUT_CC_DIS_INPUT_SHIFT                       5

/* TM :: PAD_INPUT :: RSVD_1 [04:04] */
#define BCHP_TM_PAD_INPUT_RSVD_1_MASK                              0x00000010
#define BCHP_TM_PAD_INPUT_RSVD_1_SHIFT                             4

/* TM :: PAD_INPUT :: MISO_ADDR1_DIS_INPUT [03:03] */
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_DIS_INPUT_MASK                0x00000008
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_DIS_INPUT_SHIFT               3

/* TM :: PAD_INPUT :: IRQ_DIS_INPUT [02:02] */
#define BCHP_TM_PAD_INPUT_IRQ_DIS_INPUT_MASK                       0x00000004
#define BCHP_TM_PAD_INPUT_IRQ_DIS_INPUT_SHIFT                      2

/* TM :: PAD_INPUT :: GPIO_DIS_INPUT [01:01] */
#define BCHP_TM_PAD_INPUT_GPIO_DIS_INPUT_MASK                      0x00000002
#define BCHP_TM_PAD_INPUT_GPIO_DIS_INPUT_SHIFT                     1

/* TM :: PAD_INPUT :: TS_DIS_INPUT [00:00] */
#define BCHP_TM_PAD_INPUT_TS_DIS_INPUT_MASK                        0x00000001
#define BCHP_TM_PAD_INPUT_TS_DIS_INPUT_SHIFT                       0

/***************************************************************************
 *MISC3 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC3 :: MISC [31:00] */
#define BCHP_TM_MISC3_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC3_MISC_SHIFT                                   0

/***************************************************************************
 *MISC2 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC2 :: MISC [31:00] */
#define BCHP_TM_MISC2_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC2_MISC_SHIFT                                   0

/***************************************************************************
 *MISC1 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC1 :: MISC [31:00] */
#define BCHP_TM_MISC1_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC1_MISC_SHIFT                                   0

/***************************************************************************
 *MISC0 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC0 :: MISC [31:00] */
#define BCHP_TM_MISC0_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC0_MISC_SHIFT                                   0

/***************************************************************************
 *SFT7 - Software Control Register
 ***************************************************************************/
/* TM :: SFT7 :: SFT [31:00] */
#define BCHP_TM_SFT7_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT7_SFT_SHIFT                                     0

/***************************************************************************
 *SFT6 - Software Control Register
 ***************************************************************************/
/* TM :: SFT6 :: SFT [31:00] */
#define BCHP_TM_SFT6_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT6_SFT_SHIFT                                     0

/***************************************************************************
 *SFT5 - Software Control Register
 ***************************************************************************/
/* TM :: SFT5 :: SFT [31:00] */
#define BCHP_TM_SFT5_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT5_SFT_SHIFT                                     0

/***************************************************************************
 *SFT4 - Software Control Register
 ***************************************************************************/
/* TM :: SFT4 :: SFT [31:00] */
#define BCHP_TM_SFT4_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT4_SFT_SHIFT                                     0

/***************************************************************************
 *SFT3 - Software Control Register
 ***************************************************************************/
/* TM :: SFT3 :: SFT [31:00] */
#define BCHP_TM_SFT3_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT3_SFT_SHIFT                                     0

/***************************************************************************
 *SFT2 - Software Control Register
 ***************************************************************************/
/* TM :: SFT2 :: SFT [31:00] */
#define BCHP_TM_SFT2_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT2_SFT_SHIFT                                     0

/***************************************************************************
 *SFT1 - Software Control Register
 ***************************************************************************/
/* TM :: SFT1 :: SFT [31:00] */
#define BCHP_TM_SFT1_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT1_SFT_SHIFT                                     0

/***************************************************************************
 *SFT0 - Software Control Register
 ***************************************************************************/
/* TM :: SFT0 :: SFT [31:00] */
#define BCHP_TM_SFT0_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT0_SFT_SHIFT                                     0

/***************************************************************************
 *TP_DIAG_CTRL - Testport Diagnostic Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_CTRL :: RSVD [31:09] */
#define BCHP_TM_TP_DIAG_CTRL_RSVD_MASK                             0xfffffe00
#define BCHP_TM_TP_DIAG_CTRL_RSVD_SHIFT                            9

/* TM :: TP_DIAG_CTRL :: EN [08:08] */
#define BCHP_TM_TP_DIAG_CTRL_EN_MASK                               0x00000100
#define BCHP_TM_TP_DIAG_CTRL_EN_SHIFT                              8

/* TM :: TP_DIAG_CTRL :: SEL [07:00] */
#define BCHP_TM_TP_DIAG_CTRL_SEL_MASK                              0x000000ff
#define BCHP_TM_TP_DIAG_CTRL_SEL_SHIFT                             0

/***************************************************************************
 *INT_DIAG_MUX_CTRL8 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL7 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL6 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL5 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL4 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL3 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL2 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL1 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL0 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0

/***************************************************************************
 *INT_DIAG_INV_CTRL1 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_SHIFT                      4

/* TM :: INT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_SHIFT                       0

/***************************************************************************
 *INT_DIAG_INV_CTRL0 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_SHIFT                       0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL8 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL7 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL6 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL5 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL4 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL3 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL2 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL1 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL0 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_INV_CTRL1 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_SHIFT                      4

/* TM :: EXT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_SHIFT                       0

/***************************************************************************
 *EXT_DIAG_INV_CTRL0 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_SHIFT                       0

/***************************************************************************
 *EXT_DIAG_PAD_CTRL1 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_SHIFT                      4

/* TM :: EXT_DIAG_PAD_CTRL1 :: EN [03:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_MASK                         0x0000000f
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_SHIFT                        0

/***************************************************************************
 *EXT_DIAG_PAD_CTRL0 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL0 :: EN [31:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_MASK                         0xffffffff
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_SHIFT                        0

/***************************************************************************
 *ROSC_CTRL - Ring Oscillator Control Register
 ***************************************************************************/
/* TM :: ROSC_CTRL :: RSVD_1 [31:25] */
#define BCHP_TM_ROSC_CTRL_RSVD_1_MASK                              0xfe000000
#define BCHP_TM_ROSC_CTRL_RSVD_1_SHIFT                             25

/* TM :: ROSC_CTRL :: SEL_HVT_ROSC [24:24] */
#define BCHP_TM_ROSC_CTRL_SEL_HVT_ROSC_MASK                        0x01000000
#define BCHP_TM_ROSC_CTRL_SEL_HVT_ROSC_SHIFT                       24

/* TM :: ROSC_CTRL :: SEL_PAD_01 [23:22] */
#define BCHP_TM_ROSC_CTRL_SEL_PAD_01_MASK                          0x00c00000
#define BCHP_TM_ROSC_CTRL_SEL_PAD_01_SHIFT                         22

/* TM :: ROSC_CTRL :: SEL_PAD_00 [21:20] */
#define BCHP_TM_ROSC_CTRL_SEL_PAD_00_MASK                          0x00300000
#define BCHP_TM_ROSC_CTRL_SEL_PAD_00_SHIFT                         20

/* TM :: ROSC_CTRL :: EN_PWR_PAD_01 [19:19] */
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_01_MASK                       0x00080000
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_01_SHIFT                      19

/* TM :: ROSC_CTRL :: EN_PWR_PAD_00 [18:18] */
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_00_MASK                       0x00040000
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_00_SHIFT                      18

/* TM :: ROSC_CTRL :: EN_PAD_01 [17:17] */
#define BCHP_TM_ROSC_CTRL_EN_PAD_01_MASK                           0x00020000
#define BCHP_TM_ROSC_CTRL_EN_PAD_01_SHIFT                          17

/* TM :: ROSC_CTRL :: EN_PAD_00 [16:16] */
#define BCHP_TM_ROSC_CTRL_EN_PAD_00_MASK                           0x00010000
#define BCHP_TM_ROSC_CTRL_EN_PAD_00_SHIFT                          16

/* TM :: ROSC_CTRL :: RSVD_0 [15:04] */
#define BCHP_TM_ROSC_CTRL_RSVD_0_MASK                              0x0000fff0
#define BCHP_TM_ROSC_CTRL_RSVD_0_SHIFT                             4

/* TM :: ROSC_CTRL :: EN_ROSC_03 [03:03] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_MASK                          0x00000008
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_SHIFT                         3

/* TM :: ROSC_CTRL :: EN_ROSC_02 [02:02] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_MASK                          0x00000004
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_SHIFT                         2

/* TM :: ROSC_CTRL :: EN_ROSC_01 [01:01] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_MASK                          0x00000002
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_SHIFT                         1

/* TM :: ROSC_CTRL :: EN_ROSC_00 [00:00] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_MASK                          0x00000001
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_SHIFT                         0

/***************************************************************************
 *GPIO_READ - GPIO Read Control Register
 ***************************************************************************/
/* TM :: GPIO_READ :: RSVD_1 [31:18] */
#define BCHP_TM_GPIO_READ_RSVD_1_MASK                              0xfffc0000
#define BCHP_TM_GPIO_READ_RSVD_1_SHIFT                             18

/* TM :: GPIO_READ :: PDD [17:17] */
#define BCHP_TM_GPIO_READ_PDD_MASK                                 0x00020000
#define BCHP_TM_GPIO_READ_PDD_SHIFT                                17

/* TM :: GPIO_READ :: CWD [16:16] */
#define BCHP_TM_GPIO_READ_CWD_MASK                                 0x00010000
#define BCHP_TM_GPIO_READ_CWD_SHIFT                                16

/* TM :: GPIO_READ :: RSVD_0 [15:04] */
#define BCHP_TM_GPIO_READ_RSVD_0_MASK                              0x0000fff0
#define BCHP_TM_GPIO_READ_RSVD_0_SHIFT                             4

/* TM :: GPIO_READ :: GPIO_03 [03:03] */
#define BCHP_TM_GPIO_READ_GPIO_03_MASK                             0x00000008
#define BCHP_TM_GPIO_READ_GPIO_03_SHIFT                            3

/* TM :: GPIO_READ :: GPIO_02 [02:02] */
#define BCHP_TM_GPIO_READ_GPIO_02_MASK                             0x00000004
#define BCHP_TM_GPIO_READ_GPIO_02_SHIFT                            2

/* TM :: GPIO_READ :: GPIO_01 [01:01] */
#define BCHP_TM_GPIO_READ_GPIO_01_MASK                             0x00000002
#define BCHP_TM_GPIO_READ_GPIO_01_SHIFT                            1

/* TM :: GPIO_READ :: GPIO_00 [00:00] */
#define BCHP_TM_GPIO_READ_GPIO_00_MASK                             0x00000001
#define BCHP_TM_GPIO_READ_GPIO_00_SHIFT                            0

/***************************************************************************
 *TS_0_READ - TS_0 Read Control Register
 ***************************************************************************/
/* TM :: TS_0_READ :: RSVD [31:30] */
#define BCHP_TM_TS_0_READ_RSVD_MASK                                0xc0000000
#define BCHP_TM_TS_0_READ_RSVD_SHIFT                               30

/* TM :: TS_0_READ :: TS5_ERROR [29:29] */
#define BCHP_TM_TS_0_READ_TS5_ERROR_MASK                           0x20000000
#define BCHP_TM_TS_0_READ_TS5_ERROR_SHIFT                          29

/* TM :: TS_0_READ :: TS5_VALID [28:28] */
#define BCHP_TM_TS_0_READ_TS5_VALID_MASK                           0x10000000
#define BCHP_TM_TS_0_READ_TS5_VALID_SHIFT                          28

/* TM :: TS_0_READ :: TS5_SYNC [27:27] */
#define BCHP_TM_TS_0_READ_TS5_SYNC_MASK                            0x08000000
#define BCHP_TM_TS_0_READ_TS5_SYNC_SHIFT                           27

/* TM :: TS_0_READ :: TS5_DATA [26:26] */
#define BCHP_TM_TS_0_READ_TS5_DATA_MASK                            0x04000000
#define BCHP_TM_TS_0_READ_TS5_DATA_SHIFT                           26

/* TM :: TS_0_READ :: TS5_CLK [25:25] */
#define BCHP_TM_TS_0_READ_TS5_CLK_MASK                             0x02000000
#define BCHP_TM_TS_0_READ_TS5_CLK_SHIFT                            25

/* TM :: TS_0_READ :: TS4_ERROR [24:24] */
#define BCHP_TM_TS_0_READ_TS4_ERROR_MASK                           0x01000000
#define BCHP_TM_TS_0_READ_TS4_ERROR_SHIFT                          24

/* TM :: TS_0_READ :: TS4_VALID [23:23] */
#define BCHP_TM_TS_0_READ_TS4_VALID_MASK                           0x00800000
#define BCHP_TM_TS_0_READ_TS4_VALID_SHIFT                          23

/* TM :: TS_0_READ :: TS4_SYNC [22:22] */
#define BCHP_TM_TS_0_READ_TS4_SYNC_MASK                            0x00400000
#define BCHP_TM_TS_0_READ_TS4_SYNC_SHIFT                           22

/* TM :: TS_0_READ :: TS4_DATA [21:21] */
#define BCHP_TM_TS_0_READ_TS4_DATA_MASK                            0x00200000
#define BCHP_TM_TS_0_READ_TS4_DATA_SHIFT                           21

/* TM :: TS_0_READ :: TS4_CLK [20:20] */
#define BCHP_TM_TS_0_READ_TS4_CLK_MASK                             0x00100000
#define BCHP_TM_TS_0_READ_TS4_CLK_SHIFT                            20

/* TM :: TS_0_READ :: TS3_ERROR [19:19] */
#define BCHP_TM_TS_0_READ_TS3_ERROR_MASK                           0x00080000
#define BCHP_TM_TS_0_READ_TS3_ERROR_SHIFT                          19

/* TM :: TS_0_READ :: TS3_VALID [18:18] */
#define BCHP_TM_TS_0_READ_TS3_VALID_MASK                           0x00040000
#define BCHP_TM_TS_0_READ_TS3_VALID_SHIFT                          18

/* TM :: TS_0_READ :: TS3_SYNC [17:17] */
#define BCHP_TM_TS_0_READ_TS3_SYNC_MASK                            0x00020000
#define BCHP_TM_TS_0_READ_TS3_SYNC_SHIFT                           17

/* TM :: TS_0_READ :: TS3_DATA [16:16] */
#define BCHP_TM_TS_0_READ_TS3_DATA_MASK                            0x00010000
#define BCHP_TM_TS_0_READ_TS3_DATA_SHIFT                           16

/* TM :: TS_0_READ :: TS3_CLK [15:15] */
#define BCHP_TM_TS_0_READ_TS3_CLK_MASK                             0x00008000
#define BCHP_TM_TS_0_READ_TS3_CLK_SHIFT                            15

/* TM :: TS_0_READ :: TS2_ERROR [14:14] */
#define BCHP_TM_TS_0_READ_TS2_ERROR_MASK                           0x00004000
#define BCHP_TM_TS_0_READ_TS2_ERROR_SHIFT                          14

/* TM :: TS_0_READ :: TS2_VALID [13:13] */
#define BCHP_TM_TS_0_READ_TS2_VALID_MASK                           0x00002000
#define BCHP_TM_TS_0_READ_TS2_VALID_SHIFT                          13

/* TM :: TS_0_READ :: TS2_SYNC [12:12] */
#define BCHP_TM_TS_0_READ_TS2_SYNC_MASK                            0x00001000
#define BCHP_TM_TS_0_READ_TS2_SYNC_SHIFT                           12

/* TM :: TS_0_READ :: MTSIF_CLK [11:11] */
#define BCHP_TM_TS_0_READ_MTSIF_CLK_MASK                           0x00000800
#define BCHP_TM_TS_0_READ_MTSIF_CLK_SHIFT                          11

/* TM :: TS_0_READ :: MTSIF_SYNC [10:10] */
#define BCHP_TM_TS_0_READ_MTSIF_SYNC_MASK                          0x00000400
#define BCHP_TM_TS_0_READ_MTSIF_SYNC_SHIFT                         10

/* TM :: TS_0_READ :: MTSIF_ATS_RESET [09:09] */
#define BCHP_TM_TS_0_READ_MTSIF_ATS_RESET_MASK                     0x00000200
#define BCHP_TM_TS_0_READ_MTSIF_ATS_RESET_SHIFT                    9

/* TM :: TS_0_READ :: MTSIF_ATS_INC [08:08] */
#define BCHP_TM_TS_0_READ_MTSIF_ATS_INC_MASK                       0x00000100
#define BCHP_TM_TS_0_READ_MTSIF_ATS_INC_SHIFT                      8

/* TM :: TS_0_READ :: MTSIF_DATA_7 [07:07] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_7_MASK                        0x00000080
#define BCHP_TM_TS_0_READ_MTSIF_DATA_7_SHIFT                       7

/* TM :: TS_0_READ :: MTSIF_DATA_6 [06:06] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_6_MASK                        0x00000040
#define BCHP_TM_TS_0_READ_MTSIF_DATA_6_SHIFT                       6

/* TM :: TS_0_READ :: MTSIF_DATA_5 [05:05] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_5_MASK                        0x00000020
#define BCHP_TM_TS_0_READ_MTSIF_DATA_5_SHIFT                       5

/* TM :: TS_0_READ :: MTSIF_DATA_4 [04:04] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_4_MASK                        0x00000010
#define BCHP_TM_TS_0_READ_MTSIF_DATA_4_SHIFT                       4

/* TM :: TS_0_READ :: MTSIF_DATA_3 [03:03] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_3_MASK                        0x00000008
#define BCHP_TM_TS_0_READ_MTSIF_DATA_3_SHIFT                       3

/* TM :: TS_0_READ :: MTSIF_DATA_2 [02:02] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_2_MASK                        0x00000004
#define BCHP_TM_TS_0_READ_MTSIF_DATA_2_SHIFT                       2

/* TM :: TS_0_READ :: MTSIF_DATA_1 [01:01] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_1_MASK                        0x00000002
#define BCHP_TM_TS_0_READ_MTSIF_DATA_1_SHIFT                       1

/* TM :: TS_0_READ :: MTSIF_DATA_0 [00:00] */
#define BCHP_TM_TS_0_READ_MTSIF_DATA_0_MASK                        0x00000001
#define BCHP_TM_TS_0_READ_MTSIF_DATA_0_SHIFT                       0

/***************************************************************************
 *TS_1_READ - TS_1 Read Control Register
 ***************************************************************************/
/* TM :: TS_1_READ :: RSVD [31:17] */
#define BCHP_TM_TS_1_READ_RSVD_MASK                                0xfffe0000
#define BCHP_TM_TS_1_READ_RSVD_SHIFT                               17

/* TM :: TS_1_READ :: CC_DRX [16:16] */
#define BCHP_TM_TS_1_READ_CC_DRX_MASK                              0x00010000
#define BCHP_TM_TS_1_READ_CC_DRX_SHIFT                             16

/* TM :: TS_1_READ :: CC_CRX [15:15] */
#define BCHP_TM_TS_1_READ_CC_CRX_MASK                              0x00008000
#define BCHP_TM_TS_1_READ_CC_CRX_SHIFT                             15

/* TM :: TS_1_READ :: OB_ERROR [14:14] */
#define BCHP_TM_TS_1_READ_OB_ERROR_MASK                            0x00004000
#define BCHP_TM_TS_1_READ_OB_ERROR_SHIFT                           14

/* TM :: TS_1_READ :: OB_VALID [13:13] */
#define BCHP_TM_TS_1_READ_OB_VALID_MASK                            0x00002000
#define BCHP_TM_TS_1_READ_OB_VALID_SHIFT                           13

/* TM :: TS_1_READ :: OB_SYNC [12:12] */
#define BCHP_TM_TS_1_READ_OB_SYNC_MASK                             0x00001000
#define BCHP_TM_TS_1_READ_OB_SYNC_SHIFT                            12

/* TM :: TS_1_READ :: OB_DATA [11:11] */
#define BCHP_TM_TS_1_READ_OB_DATA_MASK                             0x00000800
#define BCHP_TM_TS_1_READ_OB_DATA_SHIFT                            11

/* TM :: TS_1_READ :: OB_CLK [10:10] */
#define BCHP_TM_TS_1_READ_OB_CLK_MASK                              0x00000400
#define BCHP_TM_TS_1_READ_OB_CLK_SHIFT                             10

/* TM :: TS_1_READ :: TS7_ERROR [09:09] */
#define BCHP_TM_TS_1_READ_TS7_ERROR_MASK                           0x00000200
#define BCHP_TM_TS_1_READ_TS7_ERROR_SHIFT                          9

/* TM :: TS_1_READ :: TS7_VALID [08:08] */
#define BCHP_TM_TS_1_READ_TS7_VALID_MASK                           0x00000100
#define BCHP_TM_TS_1_READ_TS7_VALID_SHIFT                          8

/* TM :: TS_1_READ :: TS7_SYNC [07:07] */
#define BCHP_TM_TS_1_READ_TS7_SYNC_MASK                            0x00000080
#define BCHP_TM_TS_1_READ_TS7_SYNC_SHIFT                           7

/* TM :: TS_1_READ :: TS7_DATA [06:06] */
#define BCHP_TM_TS_1_READ_TS7_DATA_MASK                            0x00000040
#define BCHP_TM_TS_1_READ_TS7_DATA_SHIFT                           6

/* TM :: TS_1_READ :: TS7_CLK [05:05] */
#define BCHP_TM_TS_1_READ_TS7_CLK_MASK                             0x00000020
#define BCHP_TM_TS_1_READ_TS7_CLK_SHIFT                            5

/* TM :: TS_1_READ :: TS6_ERROR [04:04] */
#define BCHP_TM_TS_1_READ_TS6_ERROR_MASK                           0x00000010
#define BCHP_TM_TS_1_READ_TS6_ERROR_SHIFT                          4

/* TM :: TS_1_READ :: TS6_VALID [03:03] */
#define BCHP_TM_TS_1_READ_TS6_VALID_MASK                           0x00000008
#define BCHP_TM_TS_1_READ_TS6_VALID_SHIFT                          3

/* TM :: TS_1_READ :: TS6_SYNC [02:02] */
#define BCHP_TM_TS_1_READ_TS6_SYNC_MASK                            0x00000004
#define BCHP_TM_TS_1_READ_TS6_SYNC_SHIFT                           2

/* TM :: TS_1_READ :: TS6_DATA [01:01] */
#define BCHP_TM_TS_1_READ_TS6_DATA_MASK                            0x00000002
#define BCHP_TM_TS_1_READ_TS6_DATA_SHIFT                           1

/* TM :: TS_1_READ :: TS6_CLK [00:00] */
#define BCHP_TM_TS_1_READ_TS6_CLK_MASK                             0x00000001
#define BCHP_TM_TS_1_READ_TS6_CLK_SHIFT                            0

/***************************************************************************
 *BSC_READ - BSC Read Control Register
 ***************************************************************************/
/* TM :: BSC_READ :: RSVD [31:02] */
#define BCHP_TM_BSC_READ_RSVD_MASK                                 0xfffffffc
#define BCHP_TM_BSC_READ_RSVD_SHIFT                                2

/* TM :: BSC_READ :: BSC_SCL [01:01] */
#define BCHP_TM_BSC_READ_BSC_SCL_MASK                              0x00000002
#define BCHP_TM_BSC_READ_BSC_SCL_SHIFT                             1

/* TM :: BSC_READ :: BSC_SDA [00:00] */
#define BCHP_TM_BSC_READ_BSC_SDA_MASK                              0x00000001
#define BCHP_TM_BSC_READ_BSC_SDA_SHIFT                             0

/***************************************************************************
 *EJTAG_READ - EJTAG Read Control Register
 ***************************************************************************/
/* TM :: EJTAG_READ :: RSVD [31:06] */
#define BCHP_TM_EJTAG_READ_RSVD_MASK                               0xffffffc0
#define BCHP_TM_EJTAG_READ_RSVD_SHIFT                              6

/* TM :: EJTAG_READ :: EJTAG_TDO [05:05] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_MASK                          0x00000020
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_SHIFT                         5

/* TM :: EJTAG_READ :: EJTAG_TDI [04:04] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_MASK                          0x00000010
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_SHIFT                         4

/* TM :: EJTAG_READ :: ETJAG_TMS [03:03] */
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_MASK                          0x00000008
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_SHIFT                         3

/* TM :: EJTAG_READ :: EJTAG_TRSTb [02:02] */
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_MASK                        0x00000004
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_SHIFT                       2

/* TM :: EJTAG_READ :: EJTAG_CE [01:01] */
#define BCHP_TM_EJTAG_READ_EJTAG_CE_MASK                           0x00000002
#define BCHP_TM_EJTAG_READ_EJTAG_CE_SHIFT                          1

/* TM :: EJTAG_READ :: EJTAG_TCK [00:00] */
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_MASK                          0x00000001
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_SHIFT                         0

/***************************************************************************
 *MISC_READ - Misc Read Control Register
 ***************************************************************************/
/* TM :: MISC_READ :: RSVD [31:04] */
#define BCHP_TM_MISC_READ_RSVD_MASK                                0xfffffff0
#define BCHP_TM_MISC_READ_RSVD_SHIFT                               4

/* TM :: MISC_READ :: IRQb [03:03] */
#define BCHP_TM_MISC_READ_IRQb_MASK                                0x00000008
#define BCHP_TM_MISC_READ_IRQb_SHIFT                               3

/* TM :: MISC_READ :: BYP_OSC [02:02] */
#define BCHP_TM_MISC_READ_BYP_OSC_MASK                             0x00000004
#define BCHP_TM_MISC_READ_BYP_OSC_SHIFT                            2

/* TM :: MISC_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_READ_TEST_MODE_1_MASK                         0x00000002
#define BCHP_TM_MISC_READ_TEST_MODE_1_SHIFT                        1

/* TM :: MISC_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_READ_TEST_MODE_0_MASK                         0x00000001
#define BCHP_TM_MISC_READ_TEST_MODE_0_SHIFT                        0

/***************************************************************************
 *PIN_STRAP - Pin Strap Read Control Register
 ***************************************************************************/
/* TM :: PIN_STRAP :: RSVD [31:12] */
#define BCHP_TM_PIN_STRAP_RSVD_MASK                                0xfffff000
#define BCHP_TM_PIN_STRAP_RSVD_SHIFT                               12

/* TM :: PIN_STRAP :: STRAP_HIF_RATE [11:10] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_MASK                      0x00000c00
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_SHIFT                     10

/* TM :: PIN_STRAP :: STRAP_HIF_ASYNCH_DEGLITCH [09:09] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_MASK           0x00000200
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_SHIFT          9

/* TM :: PIN_STRAP :: SBSC_REF_LVL [08:08] */
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_MASK                        0x00000100
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_SHIFT                       8

/* TM :: PIN_STRAP :: STRAP_RSVD1 [07:07] */
#define BCHP_TM_PIN_STRAP_STRAP_RSVD1_MASK                         0x00000080
#define BCHP_TM_PIN_STRAP_STRAP_RSVD1_SHIFT                        7

/* TM :: PIN_STRAP :: STRAP_RSVD0 [06:06] */
#define BCHP_TM_PIN_STRAP_STRAP_RSVD0_MASK                         0x00000040
#define BCHP_TM_PIN_STRAP_STRAP_RSVD0_SHIFT                        6

/* TM :: PIN_STRAP :: TNR_DS_PWRUP_AFTER_RST [05:05] */
#define BCHP_TM_PIN_STRAP_TNR_DS_PWRUP_AFTER_RST_MASK              0x00000020
#define BCHP_TM_PIN_STRAP_TNR_DS_PWRUP_AFTER_RST_SHIFT             5

/* TM :: PIN_STRAP :: OSC_HIGHPASS [04:04] */
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_MASK                        0x00000010
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_SHIFT                       4

/* TM :: PIN_STRAP :: OSC_XCORE_BIAS [03:00] */
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_MASK                      0x0000000f
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_SHIFT                     0

/***************************************************************************
 *TP_DIAG_OUT1 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT1 :: RSVD [31:04] */
#define BCHP_TM_TP_DIAG_OUT1_RSVD_MASK                             0xfffffff0
#define BCHP_TM_TP_DIAG_OUT1_RSVD_SHIFT                            4

/* TM :: TP_DIAG_OUT1 :: TP_DIAG_OUT [03:00] */
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_MASK                      0x0000000f
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_SHIFT                     0

/***************************************************************************
 *TP_DIAG_OUT0 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT0 :: TP_DIAG_OUT [31:00] */
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_MASK                      0xffffffff
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_SHIFT                     0

/***************************************************************************
 * DEFINE ADDED MANUALLY
 ***************************************************************************/

#define BCHP_TM_REG_CLK_EN_ALL_CLOCKS_SHIFT				BCHP_TM_REG_CLK_EN_WFE_SHIFT
#define BCHP_TM_REG_CLK_EN_ALL_CLOCKS_MASK				(BCHP_TM_REG_CLK_EN_WFE_MASK | BCHP_TM_REG_CLK_EN_DS_TOPA_MASK | BCHP_TM_REG_CLK_EN_DS_TOPB_MASK | BCHP_TM_REG_CLK_EN_MTSIF_MASK)
#define BCHP_TM_SYS_PLL_CLK_108_EN_CLOCK_POWER_SHIFT	BCHP_TM_SYS_PLL_CLK_108_EN_SHIFT
#define BCHP_TM_SYS_PLL_CLK_108_EN_CLOCK_POWER_MASK		(BCHP_TM_SYS_PLL_CLK_108_EN_MASK | BCHP_TM_SYS_PLL_CLK_108_PWRUP_MASK)
#define BCHP_TM_SYS_PLL_CLK_216_EN_CLOCK_POWER_SHIFT	BCHP_TM_SYS_PLL_CLK_216_EN_SHIFT
#define BCHP_TM_SYS_PLL_CLK_216_EN_CLOCK_POWER_MASK		(BCHP_TM_SYS_PLL_CLK_216_EN_MASK | BCHP_TM_SYS_PLL_CLK_216_PWRUP_MASK)
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_CLOCK_POWER_SHIFT   BCHP_TM_SYS_PLL_CLK_MTSIF_EN_SHIFT
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_CLOCK_POWER_MASK   (BCHP_TM_SYS_PLL_CLK_MTSIF_EN_MASK | BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_MASK)

#define BCHP_TM_MEM_CTRL_PSM_RAM_DS0_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS0_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS0_MASK		(BCHP_TM_MEM_CTRL_PSM_DS0_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS0_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS1_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS1_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS1_MASK		(BCHP_TM_MEM_CTRL_PSM_DS1_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS1_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS2_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS2_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS2_MASK		(BCHP_TM_MEM_CTRL_PSM_DS2_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS2_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS3_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS3_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS3_MASK		(BCHP_TM_MEM_CTRL_PSM_DS3_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS3_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS4_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS4_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS4_MASK		(BCHP_TM_MEM_CTRL_PSM_DS4_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS4_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS5_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS5_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS5_MASK		(BCHP_TM_MEM_CTRL_PSM_DS5_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS5_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS6_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS6_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS6_MASK		(BCHP_TM_MEM_CTRL_PSM_DS6_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS6_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS7_SHIFT		BCHP_TM_MEM_CTRL_PSM_DS7_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_DS7_MASK		(BCHP_TM_MEM_CTRL_PSM_DS7_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_DS7_MASK)
#define BCHP_TM_MEM_CTRL_PSM_RAM_OB_SHIFT		BCHP_TM_MEM_CTRL_PSM_OB_SHIFT
#define BCHP_TM_MEM_CTRL_PSM_RAM_OB_MASK		(BCHP_TM_MEM_CTRL_PSM_OB_MASK |  BCHP_TM_MEM_CTRL_RAM_STBY_OB_MASK)
#define BCHP_TM_MEM_CTRL2_PSM_RAM_MTSIF_SHIFT	BCHP_TM_MEM_CTRL2_PSM_MTSIF_SHIFT
#define BCHP_TM_MEM_CTRL2_PSM_RAM_MTSIF_MASK	(BCHP_TM_MEM_CTRL2_PSM_MTSIF_MASK |  BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_MASK)

#endif /* #ifndef BCHP_TM_H__ */

/* End of File */
