{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "machine_shape": "hm",
      "gpuType": "V28",
      "include_colab_link": true
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    },
    "accelerator": "TPU"
  },
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/mangohehe/DeepGate2/blob/data-learning/notebooks/Synthesized_Bench_Files_Generator.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "ngvQPp1y8pgZ"
      },
      "source": [
        "# Bench File Generator\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Miek1LUU9Xgx"
      },
      "source": [
        "## 🍬 Reference: EDA Conda Packages & Notebooks\n",
        "\n",
        "The [conda-eda](https://github.com/hdl/conda-eda) project maintains a collection of conda packages recipes. Those package can be used to easily bootstrap EDA environments in Jupyter and Colab notebooks.\n",
        "\n",
        "This notebook leaveraging Conda Packages to generate bench files for sample circuits."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "k9Ldv3KHAhJ8"
      },
      "source": [
        "### Install packages\n",
        "\n",
        "Install packages from the `LiteX-Hub` [channel](https://anaconda.org/LiteX-Hub/repo); also install older packages from the `SymbiFlow` channel, to get better compat with colab: see [conda-eda#146](https://github.com/hdl/conda-eda/issues/146)."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "RSskI42P9Sxa",
        "outputId": "99bfff4e-274f-4717-d4b3-c19be41e15aa",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "!curl -O https://repo.anaconda.com/miniconda/Miniconda3-py37_4.10.3-Linux-x86_64.sh\n",
        "!bash Miniconda3-py37_4.10.3-Linux-x86_64.sh -b -f -p miniconda-eda/\n",
        "# iverilog is a Verilog simulation and synthesis tool. Here installs the iverilog package from the LiteX-Hub channel\n",
        "!miniconda-eda/bin/conda install --yes -c LiteX-Hub iverilog\n",
        "\n",
        "# verible is a Verilog HDL analysis and transformation tool. Here installs the verible package from the SymbiFlow channel\n",
        "!miniconda-eda/bin/conda install --yes -c SymbiFlow verible"
      ],
      "execution_count": 2,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "100 84.9M  100 84.9M    0     0  41.8M      0  0:00:02  0:00:02 --:--:-- 41.8M\n",
            "PREFIX=/content/miniconda-eda\n",
            "Unpacking payload ...\n",
            "Collecting package metadata (current_repodata.json): - \b\b\\ \b\bdone\n",
            "Solving environment: / \b\b- \b\b\\ \b\b| \b\bdone\n",
            "\n",
            "## Package Plan ##\n",
            "\n",
            "  environment location: /content/miniconda-eda\n",
            "\n",
            "  added / updated specs:\n",
            "    - _libgcc_mutex==0.1=main\n",
            "    - _openmp_mutex==4.5=1_gnu\n",
            "    - brotlipy==0.7.0=py37h27cfd23_1003\n",
            "    - ca-certificates==2021.7.5=h06a4308_1\n",
            "    - certifi==2021.5.30=py37h06a4308_0\n",
            "    - cffi==1.14.6=py37h400218f_0\n",
            "    - chardet==4.0.0=py37h06a4308_1003\n",
            "    - conda-package-handling==1.7.3=py37h27cfd23_1\n",
            "    - conda==4.10.3=py37h06a4308_0\n",
            "    - cryptography==3.4.7=py37hd23ed53_0\n",
            "    - idna==2.10=pyhd3eb1b0_0\n",
            "    - ld_impl_linux-64==2.35.1=h7274673_9\n",
            "    - libffi==3.3=he6710b0_2\n",
            "    - libgcc-ng==9.3.0=h5101ec6_17\n",
            "    - libgomp==9.3.0=h5101ec6_17\n",
            "    - libstdcxx-ng==9.3.0=hd4cf53a_17\n",
            "    - ncurses==6.2=he6710b0_1\n",
            "    - openssl==1.1.1k=h27cfd23_0\n",
            "    - pip==21.1.3=py37h06a4308_0\n",
            "    - pycosat==0.6.3=py37h27cfd23_0\n",
            "    - pycparser==2.20=py_2\n",
            "    - pyopenssl==20.0.1=pyhd3eb1b0_1\n",
            "    - pysocks==1.7.1=py37_1\n",
            "    - python==3.7.10=h12debd9_4\n",
            "    - readline==8.1=h27cfd23_0\n",
            "    - requests==2.25.1=pyhd3eb1b0_0\n",
            "    - ruamel_yaml==0.15.100=py37h27cfd23_0\n",
            "    - setuptools==52.0.0=py37h06a4308_0\n",
            "    - six==1.16.0=pyhd3eb1b0_0\n",
            "    - sqlite==3.36.0=hc218d9a_0\n",
            "    - tk==8.6.10=hbc83047_0\n",
            "    - tqdm==4.61.2=pyhd3eb1b0_1\n",
            "    - urllib3==1.26.6=pyhd3eb1b0_1\n",
            "    - wheel==0.36.2=pyhd3eb1b0_0\n",
            "    - xz==5.2.5=h7b6447c_0\n",
            "    - yaml==0.2.5=h7b6447c_0\n",
            "    - zlib==1.2.11=h7b6447c_3\n",
            "\n",
            "\n",
            "The following packages will be DOWNGRADED:\n",
            "\n",
            "  ca-certificates                      2024.3.11-h06a4308_0 --> 2021.7.5-h06a4308_1\n",
            "  openssl                                 1.1.1w-h7f8727e_0 --> 1.1.1k-h27cfd23_0\n",
            "\n",
            "\n",
            "Preparing transaction: - \b\bdone\n",
            "Executing transaction: | \b\bdone\n",
            "installation finished.\n",
            "WARNING:\n",
            "    You currently have a PYTHONPATH environment variable set. This may cause\n",
            "    unexpected behavior when running the Python interpreter in Miniconda3.\n",
            "    For best results, please verify that your PYTHONPATH only points to\n",
            "    directories of packages that are compatible with the Python interpreter\n",
            "    in Miniconda3: /content/miniconda-eda\n",
            "Collecting package metadata (current_repodata.json): - \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\bdone\n",
            "Solving environment: - \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\bdone\n",
            "\n",
            "\n",
            "==> WARNING: A newer version of conda exists. <==\n",
            "  current version: 4.10.3\n",
            "  latest version: 24.5.0\n",
            "\n",
            "Please update conda by running\n",
            "\n",
            "    $ conda update -n base -c defaults conda\n",
            "\n",
            "\n",
            "\n",
            "## Package Plan ##\n",
            "\n",
            "  environment location: /content/miniconda-eda\n",
            "\n",
            "  added / updated specs:\n",
            "    - iverilog\n",
            "\n",
            "\n",
            "The following packages will be UPDATED:\n",
            "\n",
            "  ca-certificates                       2021.7.5-h06a4308_1 --> 2024.3.11-h06a4308_0\n",
            "  openssl                                 1.1.1k-h27cfd23_0 --> 1.1.1w-h7f8727e_0\n",
            "\n",
            "\n",
            "Preparing transaction: / \b\bdone\n",
            "Verifying transaction: \\ \b\bdone\n",
            "Executing transaction: / \b\bdone\n",
            "Collecting package metadata (current_repodata.json): - \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\bdone\n",
            "Solving environment: | \b\b/ \b\b- \b\b\\ \b\b| \b\bdone\n",
            "\n",
            "\n",
            "==> WARNING: A newer version of conda exists. <==\n",
            "  current version: 4.10.3\n",
            "  latest version: 24.5.0\n",
            "\n",
            "Please update conda by running\n",
            "\n",
            "    $ conda update -n base -c defaults conda\n",
            "\n",
            "\n",
            "\n",
            "# All requested packages already installed.\n",
            "\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "qB751juXAzVO"
      },
      "source": [
        "### Lint and simulate Verilog cells\n",
        "\n",
        "Use the `%%bash` magic to lint the content of the cell with [Verible](https://github.com/chipsalliance/verible) and simulate the test bench using [Icarus Verilog](http://iverilog.icarus.com/).\n"
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "emWMhIw4ef-P",
        "outputId": "76239f86-1beb-4be8-8545-1bad1231e882"
      },
      "source": [
        "%%bash\n",
        "\n",
        "# Activate conda environment\n",
        "source miniconda-eda/bin/activate\n",
        "\n",
        "# Create Verilog file\n",
        "cat > counter.v << 'EOF'\n",
        "module counter(input clk, input rst, output reg[3:0] out);\n",
        "  always @ (posedge clk) begin\n",
        "    if (rst)\n",
        "      out <= 0;\n",
        "    else\n",
        "      out <= out + 1;\n",
        "  end\n",
        "endmodule\n",
        "\n",
        "module counter_tb;\n",
        "  reg clk;\n",
        "  reg rst;\n",
        "\n",
        "  wire [3:0] out;\n",
        "\n",
        "  counter c1(.clk(clk), .rst(rst), .out(out));\n",
        "\n",
        "  always #1 clk = !clk;\n",
        "\n",
        "  initial begin\n",
        "    $dumpfile(\"test.vcd\");\n",
        "    $dumpvars(0,counter_tb);\n",
        "    clk <= 0;\n",
        "    rst <= 1;\n",
        "    #1  rst <= 0;\n",
        "    #11 rst <= 1;\n",
        "    #1  rst <= 0;\n",
        "    #51 $finish;\n",
        "  end\n",
        "endmodule\n",
        "EOF\n",
        "\n",
        "# Lint Verilog file\n",
        "verible-verilog-lint counter.v\n",
        "if [ $? -ne 0 ]; then\n",
        "  echo \"Linting failed\"\n",
        "  exit 1\n",
        "fi\n",
        "\n",
        "# Compile Verilog file\n",
        "iverilog -o a.out counter.v\n",
        "if [ $? -ne 0 ]; then\n",
        "  echo \"Compilation failed\"\n",
        "  exit 1\n",
        "fi\n",
        "\n",
        "# Run the simulation\n",
        "vvp a.out\n",
        "if [ $? -ne 0 ]; then\n",
        "  echo \"Simulation failed\"\n",
        "  exit 1\n",
        "fi\n",
        "\n",
        "echo \"Simulation completed successfully\"\n"
      ],
      "execution_count": 17,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "VCD info: dumpfile test.vcd opened for output.\n",
            "counter.v:28: $finish called at 64 (1s)\n",
            "Simulation completed successfully\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "9tKYXxifEFT7"
      },
      "source": [
        "### Plot VCD waveforms\n",
        "\n",
        "Use [vcdvcd](https://pypi.org/project/vcdvcd/) VCD parser to plot the simulated waveform using regular matplotlib functions."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "rUdsZqjBAF5o",
        "outputId": "04ec77ca-e7a5-452f-febd-145db253b271",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "!python -m pip install vcdvcd"
      ],
      "execution_count": 4,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Collecting vcdvcd\n",
            "  Downloading vcdvcd-2.3.5-py3-none-any.whl (11 kB)\n",
            "Installing collected packages: vcdvcd\n",
            "Successfully installed vcdvcd-2.3.5\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "qfD7ywmvhEyU",
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 486
        },
        "outputId": "59721dbe-84f5-4c17-b2ac-bacb5ef41ed7"
      },
      "source": [
        "from vcdvcd import VCDVCD\n",
        "\n",
        "vcd = VCDVCD('test.vcd')\n",
        "import matplotlib.pyplot as plt\n",
        "signals = ['counter_tb.clk', 'counter_tb.rst', 'counter_tb.out[3:0]']\n",
        "f, plots = plt.subplots(len(signals), 1, sharex=True)\n",
        "for s, plt in zip(signals, plots):\n",
        "  x, y = zip(*vcd[s].tv)\n",
        "  y = [int(n, 2) if n != 'x' else None for n in y]\n",
        "  plt.step(x, y, label=s, where = 'post')\n",
        "  plt.set_title(s)\n",
        "f.tight_layout()\n",
        "f.show()"
      ],
      "execution_count": 15,
      "outputs": [
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<Figure size 640x480 with 3 Axes>"
            ],
            "image/png": "iVBORw0KGgoAAAANSUhEUgAAAnYAAAHVCAYAAAB8NLYkAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjcuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/bCgiHAAAACXBIWXMAAA9hAAAPYQGoP6dpAABES0lEQVR4nO3de1xVdb7/8fcGZSMKiKkgSkCWeanUwUCsCU0KrXGyizU2JVlplp5ymN+UdhpRm6Q0u01OaB0vXSbNOtkpuzHkpZJRITldGM1S0UJQS0VRIdnf3x8e9rTjumHD3ixez8djPx7t715rfT/7u2z5dq31XdtmjDECAABAq+fn7QIAAADgGQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7APCS4cOH64ILLmj2PoYPH+58v379etlsNr3++uvN2i8A7yDYAbC0oqIizZ49W/n5+W2yfwBtC8EOgKUVFRVpzpw5Xg123uwfQNtCsAOARigrK/N2CQBQDcEOgEd8//33uuOOOxQZGSm73a7Y2FjdfffdqqiokCTt2rVL48aNU5cuXRQUFKShQ4dq7dq1LttYvny5bDab9uzZ49JedV/Y+vXrnW1V96cVFBRoxIgRCgoKUs+ePTV//nyX9S6++GJJ0sSJE2Wz2WSz2bR8+XLnMps3b9aoUaMUGhqqoKAgJSUl6dNPP3Xpf/bs2bLZbCooKNDNN9+ssLAwXXrppfWOSUP6l6S8vDwNGzZMHTp0UGxsrDIzM+vddpWXX35Z8fHxCgoKUlhYmC677DJ9+OGHDV5fksrLy/Wb3/xGoaGh2rRpk1vrAvAtBDsATVZUVKT4+HitXLlSN910k5555hndeuut2rBhg06cOKGSkhINGzZMH3zwge655x498sgjOnXqlH7729/qzTffbHS/hw8f1qhRozRw4EAtXLhQffv21QMPPKD33ntPktSvXz/NnTtXkjR58mS99NJLeumll3TZZZdJkj766CNddtllKi0tVXp6uubNm6cjR47o8ssv15YtW6r1N27cOJ04cULz5s3TpEmT6q2vvv6rvsNVV12luLg4zZ8/X7169dLdd9+tpUuX1rv9OXPm6NZbb1X79u01d+5czZkzR1FRUfroo4/qH7z/c/LkSY0ZM0abNm3SP/7xDw0bNqzB6wLwQQYAmmjChAnGz8/PbN26tdpnDofDTJ8+3UgyH3/8sbP92LFjJjY21sTExJjKykpjjDHLli0zkszu3btdtrFu3Tojyaxbt87ZlpSUZCSZF1980dlWXl5uIiIizPXXX+9s27p1q5Fkli1bVq2u8847z6SkpBiHw+FsP3HihImNjTVXXHGFsy09Pd1IMuPHj3drXOrq/+ffYeHChS7fYdCgQaZ79+6moqKi1u3u3LnT+Pn5mWuvvdY5fj//bj/vIykpyfm+aixXr15tjh07ZpKSkkzXrl3Ntm3b3P5uAHwPZ+wANInD4dCaNWs0ZswYDRkypNrnNptN7777ruLj410uX3bq1EmTJ0/Wnj17VFBQ0Ki+O3XqpFtuucX5PiAgQPHx8dq1a1e96+bn52vnzp26+eab9cMPP+jQoUM6dOiQysrKNHLkSG3cuFEOh8NlnSlTpjSqzrq0a9dOd911l8t3uOuuu3TgwAHl5eXVut6aNWvkcDg0a9Ys+fm5HsptNlu9/R49elRXXnmltm/frvXr12vQoEGN/g4AfEc7bxcAoHU7ePCgSktL63weW2FhoRISEqq19+vXz/l5Y57n1qtXr2ohJiwsTJ9//nm96+7cuVOSlJqaWusyR48eVVhYmPN9bGys2zXWJzIyUh07dnRp69OnjyRpz549Gjp0aI3rffvtt/Lz81P//v0b1e/06dN16tQpbdu2TQMGDGjUNgD4HoIdAJ9R25mmysrKGtv9/f1rbDfG1NtX1dm4BQsW1Hq2qlOnTi7vO3ToUO92W4trrrlGK1eu1KOPPqoXX3yx2lk/AK0TwQ5Ak3Tr1k0hISH68ssva10mOjpaO3bsqNa+fft25+eSnGfHjhw54rJcYWFho+urLSz27t1bkhQSEqLk5ORGb7+x/VcpKipSWVmZy1m7r7/+WpIUExNT63q9e/eWw+FQQUFBoy6jjh07VldeeaVuu+02BQcH67nnnnN7GwB8D/9EA9Akfn5+Gjt2rN5++23l5uZW+9wYo6uuukpbtmxRTk6Os72srExLlixRTEyM83JiVdjauHGjc7nKykotWbKk0fVVBaZfhsW4uDj17t1bjz/+uI4fP15tvYMHDza6z4b0X+X06dNavHix831FRYUWL16sbt26KS4uztm+fft27d271/l+7Nix8vPz09y5c6vdC9iQM5aSNGHCBD3zzDPKzMzUAw880NCvBMCHccYOQJPNmzdPH374oZKSkjR58mT169dP+/fv1+rVq/XJJ59oxowZevXVVzV69Gjde++96tKli1asWKHdu3frjTfecF4GHDBggIYOHaqZM2fqxx9/VJcuXbRy5UqdPn260bX17t1bnTt3VmZmpoKDg9WxY0clJCQoNjZWL7zwgkaPHq0BAwZo4sSJ6tmzp77//nutW7dOISEhevvtt5s8NnX1L525x+6xxx7Tnj171KdPH61atUr5+flasmSJ2rdv79xOv379lJSU5HyW37nnnqv//M//1MMPP6xf//rXuu6662S327V161ZFRkYqIyOjQfVNmzZNpaWl+s///E+FhobqwQcfbPJ3BuBFXp6VC8AiCgsLzYQJE0y3bt2M3W4355xzjpk6daopLy83xhjz7bffmhtuuMF07tzZBAYGmvj4ePPOO+9U2863335rkpOTjd1uN+Hh4ebBBx80WVlZNT7uZMCAAdXWT01NNdHR0S5tb731lunfv79p165dtUePbNu2zVx33XXmrLPOMna73URHR5sbb7zRZGdnO5epetzJwYMHGzU2tfVf9R1yc3NNYmKiCQwMNNHR0ebZZ5+ttg1JLo8tqbJ06VIzePBgY7fbTVhYmElKSjJZWVnOz+t63MnP3X///UZSjX0DaD1sxjTwnD0AAAB8GvfYAQAAWAT32AFAI1RUVOjHH3+sc5nQ0FBLPSIFgO8j2AFAI2zatEkjRoyoc5lly5bptttua5mCAEAS99gBQCMcPny4zp/8ks7M8u3Ro0cLVQQABDsAAADLaBWXYh0Oh4qKihQcHNygH7cGAACwCmOMjh07psjIyHp//q9VBLuioiJFRUV5uwwAAACv2bdvn3r16lXnMq0i2AUHB0s684VCQkK8XA0AAEDLKS0tVVRUlDMP1cXtYLdx40YtWLBAeXl52r9/v958802NHTu2znXWr1+vtLQ0ffXVV4qKitJDDz3k1kyxqsuvISEhBDsAANAmNeR2NLeDXVlZmQYOHKjbb79d1113Xb3L7969W1dffbWmTJmiV155RdnZ2brzzjvVo0cPpaSkuNu9VxljdPKnyjqX6dDev86Bb+o2rFBDQ9b3hRp8fRx9oQb2pXVqYF9apwb2pe/U4A1uB7vRo0dr9OjRDV4+MzNTsbGxWrhwoaQzP2T9ySef6Mknn6w12JWXl6u8vNz5vrS01N0yPc4Yoxsyc5RXeLjO5YZEh2n1lMQad3JTt2GFGhq6vi/U4Mvj6As1sC+tUwP70jo1sC99pwZvafafFMvJyVFycrJLW0pKinJycmpdJyMjQ6Ghoc6XL0ycOPlTZYP+R8ktPFxrum/qNqxQQ0PX94UafHkcfaEG9qV1amBfWqcG9qXv1OAtzT55ori4WOHh4S5t4eHhKi0t1cmTJ2v8uZ2ZM2cqLS3N+b7qpkFfkftQsoIC/F3aTlRUashf/tFi27BCDTWt7ws1tLZx9IUa2JfWqYF9aZ0a2Je+U0NL8slZsXa7XXa73dtl1CoowF9BAU0buqZuwwo1WOE7UINn1qcG36nBCt+BGjyzPjV4dhstpdkvxUZERKikpMSlraSkRCEhIfw4NgAAgAc1e7BLTExUdna2S1tWVpYSExObu2sAAIA2xe1gd/z4ceXn5ys/P1/SmceZ5Ofna+/evZLO3B83YcIE5/JTpkzRrl27dP/992v79u3629/+ptdee01/+MMfPPMNAAAAIKkRwS43N1eDBw/W4MGDJUlpaWkaPHiwZs2aJUnav3+/M+RJUmxsrNauXausrCwNHDhQCxcu1AsvvNDqnmEHAADg69y+E3D48OEyxtT6+fLly2tcZ9u2be52BQAAADc0+z12AAAAaBkEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAW0ahgt2jRIsXExCgwMFAJCQnasmVLrcsuX75cNpvN5RUYGNjoggEAAFAzt4PdqlWrlJaWpvT0dH322WcaOHCgUlJSdODAgVrXCQkJ0f79+52vwsLCJhUNAACA6twOdk888YQmTZqkiRMnqn///srMzFRQUJCWLl1a6zo2m00RERHOV3h4eJOKBgAAQHVuBbuKigrl5eUpOTn53xvw81NycrJycnJqXe/48eOKjo5WVFSUrrnmGn311Vd19lNeXq7S0lKXFwAAAOrmVrA7dOiQKisrq51xCw8PV3FxcY3rnH/++Vq6dKneeustvfzyy3I4HBo2bJi+++67WvvJyMhQaGio8xUVFeVOmQAAAG1Ss8+KTUxM1IQJEzRo0CAlJSXpv//7v9WtWzctXry41nVmzpypo0ePOl/79u1r7jIBAABavXbuLNy1a1f5+/urpKTEpb2kpEQREREN2kb79u01ePBgffPNN7UuY7fbZbfb3SkNAACgzXPrjF1AQIDi4uKUnZ3tbHM4HMrOzlZiYmKDtlFZWakvvvhCPXr0cK9SAAAA1MmtM3aSlJaWptTUVA0ZMkTx8fF66qmnVFZWpokTJ0qSJkyYoJ49eyojI0OSNHfuXA0dOlTnnnuujhw5ogULFqiwsFB33nmnZ78JAABAG+d2sLvpppt08OBBzZo1S8XFxRo0aJDef/9954SKvXv3ys/v3ycCDx8+rEmTJqm4uFhhYWGKi4vTpk2b1L9/f899CwAAALgf7CRp2rRpmjZtWo2frV+/3uX9k08+qSeffLIx3QAAAMAN/FYsAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiGhXsFi1apJiYGAUGBiohIUFbtmypc/nVq1erb9++CgwM1IUXXqh33323UcUCAACgdu3cXWHVqlVKS0tTZmamEhIS9NRTTyklJUU7duxQ9+7dqy2/adMmjR8/XhkZGfrNb36jv//97xo7dqw+++wzXXDBBR75Ep5gjNHJnypr/fxERe2fNXTZpm7DCjW4s74v1OCr4+gLNbAvrVMD+9I6NbAvvVODL3E72D3xxBOaNGmSJk6cKEnKzMzU2rVrtXTpUs2YMaPa8k8//bRGjRqlP/3pT5Kkhx9+WFlZWXr22WeVmZlZYx/l5eUqLy93vi8tLXW3TLed/KlS/Wd94JFtDfnLP7y+DWrwjfWpwXdqsMJ3oAbPrE8NvlODFb6Dr3HrUmxFRYXy8vKUnJz87w34+Sk5OVk5OTk1rpOTk+OyvCSlpKTUurwkZWRkKDQ01PmKiopyp8xmNSQ6TB3a+1dr79DeX0Oiw1pkG1aoobb1faGG1jSOvlAD+9I6NbAvrVMD+7L5a/BVNmOMaejCRUVF6tmzpzZt2qTExERn+/33368NGzZo8+bN1dYJCAjQihUrNH78eGfb3/72N82ZM0clJSU19lPTGbuoqCgdPXpUISEhDS3XLfVdiq3Sob2/bDabV7dhhRrqWt8Xamgt4+gLNbAvrVMD+9I6NbAvm7+Gn69f33g3VWlpqUJDQxuUg9y+FNsS7Ha77HZ7i/Zps9kUFNC04fCFbVCDb6xPDb5TgxW+AzV4Zn1q8J0a+A7Nx61LsV27dpW/v3+1M20lJSWKiIiocZ2IiAi3lgcAAEDjuBU1AwICFBcXp+zsbI0dO1aS5HA4lJ2drWnTptW4TmJiorKzszV9+nRnW1ZWlsul3PpUXS1uiUkUAAAAvqQq/zTo7jnjppUrVxq73W6WL19uCgoKzOTJk03nzp1NcXGxMcaYW2+91cyYMcO5/KeffmratWtnHn/8cfOvf/3LpKenm/bt25svvviiwX3u27fPSOLFixcvXrx48Wqzr3379tWbmdy+OHzTTTfp4MGDmjVrloqLizVo0CC9//77Cg8PlyTt3btXfn7/vsI7bNgw/f3vf9dDDz2kBx98UOedd57WrFnj1jPsIiMjtW/fPgUHBzf7zYlRUVHat29fs03SaAsYR89gHD2DcfQcxtIzGEfPaEvjaIzRsWPHFBkZWe+ybs2KtTp3Zp2gdoyjZzCOnsE4eg5j6RmMo2cwjjXjt2IBAAAsgmAHAABgEQS7n7Hb7UpPT2/xZ+hZDePoGYyjZzCOnsNYegbj6BmMY824xw4AAMAiOGMHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AeMnw4cN1wQUXeLsMABZCsANgaUVFRZo9e7by8/PbZP+1KSgo0OzZs7Vnzx5vlwLAgwh2ACytqKhIc+bM8Wqw82b/tSkoKNCcOXMIdoDFEOwAoBHKysq8XUI1DodDp06d8nYZALyIYAfAI77//nvdcccdioyMlN1uV2xsrO6++25VVFRIknbt2qVx48apS5cuCgoK0tChQ7V27VqXbSxfvlw2m63aWaT169fLZrNp/fr1zraq+9MKCgo0YsQIBQUFqWfPnpo/f77LehdffLEkaeLEibLZbLLZbFq+fLlzmc2bN2vUqFEKDQ1VUFCQkpKS9Omnn7r0P3v2bNlsNhUUFOjmm29WWFiYLr300nrHpCH9S1JeXp6GDRumDh06KDY2VpmZmfVuW5JsNpumTZumV155RQMGDJDdbtf7778vSVq5cqXi4uIUHByskJAQXXjhhXr66aclnRnncePGSZJGjBjhrOvn4wugdWrn7QIAtH5FRUWKj4/XkSNHNHnyZPXt21fff/+9Xn/9dZ04cUKHDx/WsGHDdOLECd17770666yztGLFCv32t7/V66+/rmuvvbZR/R4+fFijRo3SddddpxtvvFGvv/66HnjgAV144YUaPXq0+vXrp7lz52rWrFmaPHmyfv3rX0uShg0bJkn66KOPNHr0aMXFxSk9PV1+fn5atmyZLr/8cn388ceKj4936W/cuHE677zzNG/ePBlj6q2vvv6rvsNVV12lG2+8UePHj9drr72mu+++WwEBAbr99tvr7eOjjz7Sa6+9pmnTpqlr166KiYlRVlaWxo8fr5EjR+qxxx6TJP3rX//Sp59+qvvuu0+XXXaZ7r33Xj3zzDN68MEH1a9fP2e9AFo5AwBNNGHCBOPn52e2bt1a7TOHw2GmT59uJJmPP/7Y2X7s2DETGxtrYmJiTGVlpTHGmGXLlhlJZvfu3S7bWLdunZFk1q1b52xLSkoyksyLL77obCsvLzcRERHm+uuvd7Zt3brVSDLLli2rVtd5551nUlJSjMPhcLafOHHCxMbGmiuuuMLZlp6ebiSZ8ePHuzUudfX/8++wcOFCl+8waNAg0717d1NRUVHntiUZPz8/89VXX7m033fffSYkJMScPn261nVXr15dbUwBtH5cigXQJA6HQ2vWrNGYMWM0ZMiQap/bbDa9++67io+Pd7l82alTJ02ePFl79uxRQUFBo/ru1KmTbrnlFuf7gIAAxcfHa9euXfWum5+fr507d+rmm2/WDz/8oEOHDunQoUMqKyvTyJEjtXHjRjkcDpd1pkyZ0qg669KuXTvdddddLt/hrrvu0oEDB5SXl1fv+klJSerfv79LW+fOnVVWVqasrCyP1wvAtxHsADTJwYMHVVpaWufz2AoLC3X++edXa6+69FdYWNiovnv16iWbzebSFhYWpsOHD9e77s6dOyVJqamp6tatm8vrhRdeUHl5uY4ePeqyTmxsbKPqrEtkZKQ6duzo0tanTx9JatCM1Zpquueee9SnTx+NHj1avXr10u233+689w6AtXGPHQCf8cuQVqWysrLGdn9//xrbTQPuf6s6G7dgwQINGjSoxmU6derk8r5Dhw71brel1VRT9+7dlZ+frw8++EDvvfee3nvvPS1btkwTJkzQihUrvFAlgJZCsAPQJN26dVNISIi+/PLLWpeJjo7Wjh07qrVv377d+bl05mybJB05csRlucae0ZNqD4u9e/eWJIWEhCg5ObnR229s/1WKiopUVlbmctbu66+/liTFxMQ0ut+AgACNGTNGY8aMkcPh0D333KPFixfrz3/+s84999x66wLQOnEpFkCT+Pn5aezYsXr77beVm5tb7XNjjK666ipt2bJFOTk5zvaysjItWbJEMTExznvEqsLWxo0bnctVVlZqyZIlja6vKjD9MizGxcWpd+/eevzxx3X8+PFq6x08eLDRfTak/yqnT5/W4sWLne8rKiq0ePFidevWTXFxcc727du3a+/evQ3q84cffnB57+fnp4suukiSVF5e3qC6ALROnLED0GTz5s3Thx9+qKSkJE2ePFn9+vXT/v37tXr1an3yySeaMWOGXn31VY0ePVr33nuvunTpohUrVmj37t1644035Od35t+YAwYM0NChQzVz5kz9+OOP6tKli1auXKnTp083urbevXurc+fOyszMVHBwsDp27KiEhATFxsbqhRde0OjRozVgwABNnDhRPXv21Pfff69169YpJCREb7/9dpPHpq7+pTP32D322GPas2eP+vTpo1WrVik/P19LlixR+/btndvp16+fkpKSGvSsuTvvvFM//vijLr/8cvXq1UuFhYX661//qkGDBjnvaxw0aJD8/f312GOP6ejRo7Lb7br88svVvXv3Jn9nAF7k7Wm5AKyhsLDQTJgwwXTr1s3Y7XZzzjnnmKlTp5ry8nJjjDHffvutueGGG0znzp1NYGCgiY+PN++880617Xz77bcmOTnZ2O12Ex4ebh588EGTlZVV4+NOBgwYUG391NRUEx0d7dL21ltvmf79+5t27dpVe/TItm3bzHXXXWfOOussY7fbTXR0tLnxxhtNdna2c5mqx50cPHiwUWNTW/9V3yE3N9ckJiaawMBAEx0dbZ599tlq25BkkpKSqrVNnTq12rKvv/66ufLKK0337t1NQECAOfvss81dd91l9u/f77Lc888/b8455xzj7+/Po08Ai7AZ04C7jAEAAODzuMcOAADAIrjHDgAaoaKiQj/++GOdy4SGhvrkI1IAWBfBDgAaYdOmTRoxYkSdyyxbtky33XZbyxQEAJK4xw4AGuHw4cP1/uTXgAED1KNHjxaqCAAIdgAAAJbRKi7FOhwOFRUVKTg4mKelAwCANsUYo2PHjikyMtL53M/atIpgV1RUpKioKG+XAQAA4DX79u1Tr1696lzG7WC3ceNGLViwQHl5edq/f7/efPNNjR07ts511q9fr7S0NH311VeKiorSQw895NYNxcHBwZLOfKGQkBB3SwYAAGi1SktLFRUV5cxDdXE72JWVlWngwIG6/fbbdd1119W7/O7du3X11VdrypQpeuWVV5Sdna0777xTPXr0UEpKSoP6rLr8GhISQrADAABtUkNuR3M72I0ePVqjR49u8PKZmZmKjY3VwoULJZ35vcNPPvlETz75ZIODXUswxujkT5X1LtehvT/3+bWAhuwP9gUAAK6a/R67nJwcJScnu7SlpKRo+vTpta5TXl6u8vJy5/vS0tLmKs/p5E+V6j/rg3qXGxIdptVTEgkUzcgYoxsyc5RXeLjO5dgXAAC4avafFCsuLlZ4eLhLW3h4uEpLS3Xy5Mka18nIyFBoaKjz5UsTJ3ILDzfozB4a7+RPlfWGOol9AQDAL/nkrNiZM2cqLS3N+b7qpsHm1KG9vwrm1n5p+ERFpYb85R/NWgOqy30oWUEB/i5t7AsAAGrW7MEuIiJCJSUlLm0lJSUKCQmp9TcU7Xa77HZ7c5fmwmazKSjAJ3NumxYU4M9+AQCggZr9UmxiYqKys7Nd2rKyspSYmNjcXQMAALQpbge748ePKz8/X/n5+ZLOPM4kPz9fe/fulXTmMuqECROcy0+ZMkW7du3S/fffr+3bt+tvf/ubXnvtNf3hD3/wzDcAAACApEYEu9zcXA0ePFiDBw+WJKWlpWnw4MGaNWuWJGn//v3OkCdJsbGxWrt2rbKysjRw4EAtXLhQL7zwgk896gQAAMAK3L55afjw4TLG1Pr58uXLa1xn27Zt7nYFAAAANzT7PXYAAABoGQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALCIRgW7RYsWKSYmRoGBgUpISNCWLVtqXXb58uWy2Wwur8DAwEYXDAAAgJq5HexWrVqltLQ0paen67PPPtPAgQOVkpKiAwcO1LpOSEiI9u/f73wVFhY2qWgAAABU53awe+KJJzRp0iRNnDhR/fv3V2ZmpoKCgrR06dJa17HZbIqIiHC+wsPD6+yjvLxcpaWlLi8AAADUza1gV1FRoby8PCUnJ/97A35+Sk5OVk5OTq3rHT9+XNHR0YqKitI111yjr776qs5+MjIyFBoa6nxFRUW5UyYAAECb5FawO3TokCorK6udcQsPD1dxcXGN65x//vlaunSp3nrrLb388styOBwaNmyYvvvuu1r7mTlzpo4ePep87du3z50yAQAA2qR2zd1BYmKiEhMTne+HDRumfv36afHixXr44YdrXMdut8tutzd3aQAAAJbi1hm7rl27yt/fXyUlJS7tJSUlioiIaNA22rdvr8GDB+ubb75xp2sAAADUw61gFxAQoLi4OGVnZzvbHA6HsrOzXc7K1aWyslJffPGFevTo4V6lAAAAqJPbl2LT0tKUmpqqIUOGKD4+Xk899ZTKyso0ceJESdKECRPUs2dPZWRkSJLmzp2roUOH6txzz9WRI0e0YMECFRYW6s477/TsNwEAAGjj3A52N910kw4ePKhZs2apuLhYgwYN0vvvv++cULF37175+f37RODhw4c1adIkFRcXKywsTHFxcdq0aZP69+/vuW8BAACAxk2emDZtmqZNm1bjZ+vXr3d5/+STT+rJJ59sTDcAAABwA78VCwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAWQbADAACwCIIdAACARRDsAAAALIJgBwAAYBEEOwAAAIsg2AEAAFgEwQ4AAMAiCHYAAAAW0ahgt2jRIsXExCgwMFAJCQnasmVLncuvXr1affv2VWBgoC688EK9++67jSoWAAAAtXM72K1atUppaWlKT0/XZ599poEDByolJUUHDhyocflNmzZp/PjxuuOOO7Rt2zaNHTtWY8eO1Zdfftnk4gEAAPBv7dxd4YknntCkSZM0ceJESVJmZqbWrl2rpUuXasaMGdWWf/rppzVq1Cj96U9/kiQ9/PDDysrK0rPPPqvMzMwmlu8dJyoqvV2CpTG+AAA0jlvBrqKiQnl5eZo5c6azzc/PT8nJycrJyalxnZycHKWlpbm0paSkaM2aNbX2U15ervLycuf70tJSd8psdkP+8g9vlwAAAFCNW5diDx06pMrKSoWHh7u0h4eHq7i4uMZ1iouL3VpekjIyMhQaGup8RUVFuVNms+jQ3l9DosO8XUabMiQ6TB3a+3u7DAAAWg23L8W2hJkzZ7qc5SstLfV6uLPZbFo9JVEnf+IyYUvp0N5fNputxvaCuSnO/wYAAGe4Fey6du0qf39/lZSUuLSXlJQoIiKixnUiIiLcWl6S7Ha77Ha7O6W1CJvNpqAAn8zCbQr7AQCAmrl1KTYgIEBxcXHKzs52tjkcDmVnZysxMbHGdRITE12Wl6SsrKxalwcAAEDjuH3aIy0tTampqRoyZIji4+P11FNPqayszDlLdsKECerZs6cyMjIkSffdd5+SkpK0cOFCXX311Vq5cqVyc3O1ZMmSBvdpjJHke5MoAAAAmltV/qnKQ3UyjfDXv/7VnH322SYgIMDEx8ebf/7zn87PkpKSTGpqqsvyr732munTp48JCAgwAwYMMGvXrnWrv3379hlJvHjx4sWLFy9ebfa1b9++ejOTzZiGxD/vcjgcKioqUnBwcI0303tK1SSNffv2KSQkpNn6sTrG0TMYR89gHD2HsfQMxtEz2tI4GmN07NgxRUZGys+v7rvoWsUd6H5+furVq1eL9RcSEmL5PyQtgXH0DMbRMxhHz2EsPYNx9Iy2Mo6hoaENWq5RvxULAAAA30OwAwAAsAiC3c/Y7Xalp6f75DP0WhPG0TMYR89gHD2HsfQMxtEzGMeatYrJEwAAAKgfZ+wAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAOAegwfPlwXXHCBt8toEJvN5nw9/vjjXqnhqaeecqnj0KFDXqkDaIsIdgB8QlFRkWbPnq38/Pw22b87CgoKNHv2bO3Zs6fGz6+99lq99NJLuvrqq51tRUVFuuWWW3T++ecrODhYnTt3Vnx8vFasWCFjTIP73rRpky699FIFBQUpIiJC9957r44fP+6yzKhRo/TSSy/p2muvbdT3A9B47bxdAABIZ4LHnDlzFBMTo0GDBrW5/t1RUFCgOXPmaPjw4YqJian2+UUXXaRbbrnFpe3QoUP67rvvdMMNN+jss8/WTz/9pKysLN12223asWOH5s2bV2+/+fn5GjlypPr166cnnnhC3333nR5//HHt3LlT7733nnO5vn37qm/fvvrmm2/05ptvNvn7Amg4gh0ASysrK1PHjh29XYbXXXTRRVq/fr1L27Rp0zRmzBg988wzevjhh+Xv71/nNh588EGFhYVp/fr1CgkJkSTFxMRo0qRJ+vDDD3XllVc2V/kAGohLsUAb8/333+uOO+5QZGSk7Ha7YmNjdffdd6uiokKStGvXLo0bN05dunRRUFCQhg4dqrVr17psY/ny5bLZbNUuBa5fv142m80lQFTdn1ZQUKARI0YoKChIPXv21Pz5813Wu/jiiyVJEydOdN6btXz5cucymzdv1qhRoxQaGqqgoCAlJSXp008/del/9uzZstlsKigo0M0336ywsDBdeuml9Y5JQ/qXpLy8PA0bNkwdOnRQbGysMjMz6922JJ0+fVoPP/ywevfuLbvdrpiYGD344IMqLy93Wc5ms2n27NnV1o+JidFtt90m6czYjxs3TpI0YsQIZ62/DG0NFRMToxMnTjj3vySdOHFC27dvd7k3rrS0VFlZWbrlllucoU6SJkyYoE6dOum1115rVP8APItgB7QhRUVFio+P18qVK3XTTTfpmWee0a233qoNGzboxIkTKikp0bBhw/TBBx/onnvu0SOPPKJTp07pt7/9bZMuqR0+fFijRo3SwIEDtXDhQvXt21cPPPCA8/Jdv379NHfuXEnS5MmT9dJLL+mll17SZZddJkn66KOPdNlll6m0tFTp6emaN2+ejhw5ossvv1xbtmyp1t+4ceN04sQJzZs3T5MmTaq3vvr6r/oOV111leLi4jR//nz16tVLd999t5YuXVrv9u+8807NmjVLv/rVr/Tkk08qKSlJGRkZ+t3vflf/4P3CZZddpnvvvVfSmTNoVbX269evQeufPHlShw4d0p49e7RixQotW7ZMiYmJ6tChg3OZLVu2qF+/fnr22WedbV988YVOnz6tIUOGuGwvICBAgwYN0rZt29z+LgCagQHQZkyYMMH4+fmZrVu3VvvM4XCY6dOnG0nm448/drYfO3bMxMbGmpiYGFNZWWmMMWbZsmVGktm9e7fLNtatW2ckmXXr1jnbkpKSjCTz4osvOtvKy8tNRESEuf76651tW7duNZLMsmXLqtV13nnnmZSUFONwOJztJ06cMLGxseaKK65wtqWnpxtJZvz48W6NS139//w7LFy40OU7DBo0yHTv3t1UVFTUut38/Hwjydx5550u7f/v//0/I8l89NFHzjZJJj09vdo2oqOjTWpqqvP96tWrq41zfduokpGRYSQ5XyNHjjR79+51WaZqP/58O1V9bty4sdo2x40bZyIiIqq1V+2PgwcP1loPAM/ijB3QRjgcDq1Zs0ZjxoypdtZFOnMZ8N1331V8fLzL5ctOnTpp8uTJ2rNnjwoKChrVd6dOnVxu5g8ICFB8fLx27dpV77r5+fnauXOnbr75Zv3www86dOiQDh06pLKyMo0cOVIbN26Uw+FwWWfKlCmNqrMu7dq101133eXyHe666y4dOHBAeXl5ta737rvvSpLS0tJc2v/4xz9KUrXL3M1t/PjxysrK0t///nfdfPPNks6cxfu54cOHyxjjclm4ahm73V5tm4GBgdW2AcA7mDwBtBEHDx5UaWlpnc9jKywsVEJCQrX2qst8hYWFjXqeW69evWSz2VzawsLC9Pnnn9e77s6dOyVJqamptS5z9OhRhYWFOd/Hxsa6XWN9IiMjq03C6NOnjyRpz549Gjp0aI3rFRYWys/PT+eee65Le0REhDp37qzCwkKP11qX6OhoRUdHSzoT8iZPnqzk5GTt2LHD5XLsL1V99sv7AiXp1KlTda4LoOUQ7AC47ZchrUplZWWN7bXNtjQNeH5a1dm4BQsW1PoYkk6dOrm898WQUduYNURt4+oJN9xwg55//nlt3LhRKSkptS7Xo0cPSdL+/furfbZ//35FRkY2W40AGo5gB7QR3bp1U0hIiL788stal4mOjtaOHTuqtW/fvt35uSTn2bEjR464LNeUs0+1BZ/evXtLkkJCQpScnNzo7Te2/ypFRUXVHp3y9ddfS1KNz5KrEh0dLYfDoZ07d7pMcCgpKdGRI0ecYyqdGddfjmlFRUW1MNWUkPhLVZdQjx49WudyF1xwgdq1a6fc3FzdeOONLvXl5+e7tAHwHu6xA9oIPz8/jR07Vm+//bZyc3OrfW6M0VVXXaUtW7YoJyfH2V5WVqYlS5YoJiZG/fv3l/TvsLVx40bncpWVlVqyZEmj66sKTL8MNnFxcerdu7cef/zxar9wIJ25xOwJtfVf5fTp01q8eLHzfUVFhRYvXqxu3bopLi7O2b59+3bt3bvX+f6qq66SdOZntn7uiSeekCSXX4fo3bu3y5hK0pIlS6qdsauv1prUNk7/9V//JZvNpl/96lfOtpoedxIaGqrk5GS9/PLLOnbsmLP9pZde0vHjx52PYAHgXZyxA9qQefPm6cMPP1RSUpImT56sfv36af/+/Vq9erU++eQTzZgxQ6+++qpGjx6te++9V126dNGKFSu0e/duvfHGG/LzO/NvwQEDBmjo0KGaOXOmfvzxR3Xp0kUrV67U6dOnG11b79691blzZ2VmZio4OFgdO3ZUQkKCYmNj9cILL2j06NEaMGCAJk6cqJ49e+r777/XunXrFBISorfffrvJY1NX/9KZe+wee+wx7dmzR3369NGqVauUn5+vJUuWqH379s7t9OvXT0lJSc7nyg0cOFCpqalasmSJjhw5oqSkJG3ZskUrVqzQ2LFjNWLECOe6d955p6ZMmaLrr79eV1xxhf73f/9XH3zwgbp27epS66BBg+Tv76/HHntMR48eld1u1+WXX67u3bvX+v0eeeQRffrppxo1apTOPvts/fjjj3rjjTe0detW/cd//IfLPYBbtmzRiBEjlJ6e7jKB4pFHHtGwYcOcf36+++47LVy4UFdeeaVGjRrVlOEH4ClenpULoIUVFhaaCRMmmG7duhm73W7OOeccM3XqVFNeXm6MMebbb781N9xwg+ncubMJDAw08fHx5p133qm2nW+//dYkJycbu91uwsPDzYMPPmiysrJqfNzJgAEDqq2fmppqoqOjXdreeust079/f9OuXbtqjx7Ztm2bue6668xZZ51l7Ha7iY6ONjfeeKPJzs52LtPUx2vU1n/Vd8jNzTWJiYkmMDDQREdHm2effbbaNiSZpKQkl7affvrJzJkzx8TGxpr27dubqKgoM3PmTHPq1CmX5SorK80DDzxgunbtaoKCgkxKSor55ptvqj3uxBhjnn/+eXPOOecYf39/lzFXLY87+fDDD81vfvMbExkZadq3b2+Cg4PNJZdcYpYtW+byGBljan7cSZWPP/7YDBs2zAQGBppu3bqZqVOnmtLS0hrHk8edAC3PZowbv/4MAPBpNptNf/rTn3T//ferY8eOXplIcurUKR0/flzz58/XggULdPDgwWpnHQE0D+6xAwCLWbBggbp166ZFixZ5pf/MzEx169ZNCxYs8Er/QFvGPXYALK2iokI//vhjncuEhob65CNSGiMrK8v531XP2Wtp119/vcvzDkNDQ71SB9AWcSkWgKWtX7/eZYJCTZYtW6bbbrutZQoCgGZEsANgaYcPH67zJ7+kM7N8qx7ACwCtGcEOAADAIlrFPXYOh0NFRUUKDg726BPXAQAAfJ0xRseOHVNkZKTzeaK1aRXBrqioSFFRUd4uAwAAwGv27dunXr161blMqwh2wcHBks58oZCQEC9XAwAA0HJKS0sVFRXlzEN1aRXBrurya0hICMEOAAC0SQ25Ha1VBDsAgPUZY3Typ8omb6dDe3/ux0abRbADAHidMUY3ZOYor/Bwk7c1JDpMq6ckEu7QJvGTYgAArzv5U6VHQp0k5RYe9siZP6A14owdAMCn5D6UrKAAf7fXO1FRqSF/+UczVAS0HgQ7AIBPCQrwV1AAfz0BjcGlWAAAAIvgn0QAAI9oyqzWExXcEwd4AsEOANBknpzVCqDxuBQLAGgyT81qHRIdpg7t3Z84AeAMztgBADyqsbNaJR4uDDQVwQ4A4FHMagW8h0uxAAAAFkGwAwAAsAjOlQMAmvSoEonHlQC+gmAHAG0cjyoBrINLsQDQxnnqUSUSjysBvI0zdgAAp6Y8qkTicSWAtxHsAABOPKoEaN24FAsAAGAR/LMMACygKbNamdEKWAfBDgBaOWa1AqjCpVgAaOU8NauVGa1A68cZOwCwkKbMamVGK9D6EewAwEKY1Qq0bVyKBQAAsAj+WQcAPoBZrQA8gWAHAF7GrFYAnsKlWADwMma1AvAUztgBgA9hViuApiDYAYAPYVYrgKZo8qXYjRs3asyYMYqMjJTNZtOaNWtcPjfGaNasWerRo4c6dOig5ORk7dy5s6ndAgAA4BeaHOzKyso0cOBALVq0qMbP58+fr2eeeUaZmZnavHmzOnbsqJSUFJ06daqpXQMAAOBnmny+f/To0Ro9enSNnxlj9NRTT+mhhx7SNddcI0l68cUXFR4erjVr1uh3v/tdU7sHAK9ryqNKJB5XAsBzmvVGjt27d6u4uFjJycnOttDQUCUkJCgnJ6fWYFdeXq7y8nLn+9LS0uYsEwAajUeVAPAlzfq4k+LiYklSeHi4S3t4eLjzs5pkZGQoNDTU+YqKimrOMgGg0Tz1qBKJx5UAaDqfnHo1c+ZMpaWlOd+XlpYS7gD4vKY8qkTicSUAmq5Zg11ERIQkqaSkRD169HC2l5SUaNCgQbWuZ7fbZbfbm7M0APA4HlUCwNua9VJsbGysIiIilJ2d7WwrLS3V5s2blZiY2JxdAwAAtDlN/qfl8ePH9c033zjf7969W/n5+erSpYvOPvtsTZ8+XX/5y1903nnnKTY2Vn/+858VGRmpsWPHNrVrAPCIpsxqZUYrYE0/Py60ptskmhzscnNzNWLECOf7qnvjUlNTtXz5ct1///0qKyvT5MmTdeTIEV166aV6//33FRgY2NSuAaDJmNUKoCYnf6pU/1kfSJIK5qa0mtssmlzl8OHDZYyp9XObzaa5c+dq7ty5Te0KADzOU7NamdEKwBe0jvgJAC2gKbNaW9OlGgDWRbADgP/DrFYArV2zzooFAABAyyHYAQAAWATXHAC0ak15VInE40oAq2qrxwaCHYBWi0eVAKhJWz42cCkWQKvlqUeVSDyuBLCStnxs4IwdAEtoyqNKJB5XAlhVWzs2EOwAWAKPKgFQk7Z2bOBSLAAAgEW0nQgLwCc1ZeZaa521BqB+HBsah2AHwGva8sw1ALXj2NB4XIoF4DWemrnW2matAagbx4bG44wdAJ/QlJlrrW3WGoCG49jgHoIdAJ/Q1mauAWgYjg3u4VIsAACARRDsAAAALIJzmwAara3+yDaAunFs8B6CHYBG4XEEAGrCscG7uBQLoFHa8o9sA6gdxwbv4owdgCZraz+yDaBhODa0PIIdgCbjcQQAasKxoeVxKRYAAMAiiNFocU2dLVWFU/RNx49sA6gJx4bWi2CHFuXJ2VJDosO0ekoi4a6RmLkGoCYcG1o3LsWiRXlytlRu4WGPnPlrq/iRbQA14djQunHGDl7T2NlSJyoqNeQv/2iGitoufmQbQE04NrQ+BDt4DbOlfAf7AkBNODa0PlyKBQAAsAiCHQAAgEVwfhVuYxq872BfAPilpj5SimND60awg1uYBu872BcAfonjArgUC7cwDd53sC8A/JInHynFsaF14owdGo1p8L6DfQHgl5pyXJA4NrRWBDs0GtPgfQf7AsAvcVxom7gUCwAAYBFE+TaImZS+gZlrAGrCMRpNQbBrY5gx5RvYDwBqwrEBTcWl2DaGmZS+gZlrAGrCMRpNxRm7NoyZlL6BmWsAasIxGo1BsGvDmDHlG9gPAGrCsQGNwaVYAAAAiyDYAQAAWATneFsZHpHhO3gkAYCacGyANxHsWhGmwfsO9gWAmnBsgLdxKbYV4REZvoNHEgCoCccGeBtn7FopHpHhO3gkAYCacGyANxDsWimmwfsO9gWAmnBsgDdwKRYAAMAi+KdEC2O2lG9gdjGAmnBsQGtHsGtBzJbyDewHADXh2AAr4FJsC2K2lG9gdjGAmnBsgBVwxs5LmC3lG5hdDKAmHBvQWhHsvITZUr6B/QCgJhwb0Fq12KXYRYsWKSYmRoGBgUpISNCWLVtaqmsAAIA2oUX+ObJq1SqlpaUpMzNTCQkJeuqpp5SSkqIdO3aoe/fuLVFCkzV1ppTEbKnm0JgxZT8A1sexAW1ViwS7J554QpMmTdLEiRMlSZmZmVq7dq2WLl2qGTNmVFu+vLxc5eXlzvelpaUtUWadTv5Uqf6zPvB2GfiFIX/5h7dLAOCDODagrWr2S7EVFRXKy8tTcnLyvzv181NycrJycnJqXCcjI0OhoaHOV1RUVHOX2aKYLdU0Hdr7a0h0WJO3w34ArIVjAyDZjDGmOTsoKipSz549tWnTJiUmJjrb77//fm3YsEGbN2+utk5NZ+yioqJ09OhRhYSENGe5tfLEpdgqzJZqOk/sD/YDYD0cG2BFpaWlCg0NbVAO8skpP3a7XXa73dtluLDZbMyQ8iHsDwA14diAtq7ZL8V27dpV/v7+KikpcWkvKSlRREREc3cPAADQZjT7P2sCAgIUFxen7OxsjR07VpLkcDiUnZ2tadOmNWgbVVeLfWESBQAAQEuqyj8NuXuuRc5Xp6WlKTU1VUOGDFF8fLyeeuoplZWVOWfJ1ufYsWOSZLlJFAAAAA117NgxhYaG1rlMiwS7m266SQcPHtSsWbNUXFysQYMG6f3331d4eHiD1o+MjNS+ffsUHBzcrDe0Vk3S2Ldvn9cmaVgB4+gZjKNnMI6ew1h6BuPoGW1pHI0xOnbsmCIjI+tdttlnxbYm7sw6Qe0YR89gHD2DcfQcxtIzGEfPYBxr1mI/KQYAAIDmRbADAACwCILdz9jtdqWnp/vcM/RaG8bRMxhHz2AcPYex9AzG0TMYx5pxjx0AAIBFcMYOAADAIgh2AAAAFkGwAwAAsAiCHQAAgEUQ7AAAACyCYPczixYtUkxMjAIDA5WQkKAtW7Z4uySftnHjRo0ZM0aRkZGy2Wxas2aNy+fGGM2aNUs9evRQhw4dlJycrJ07d3qnWB+WkZGhiy++WMHBwerevbvGjh2rHTt2uCxz6tQpTZ06VWeddZY6deqk66+/XiUlJV6q2Dc999xzuuiiixQSEqKQkBAlJibqvffec37OGDbOo48+KpvNpunTpzvbGMv6zZ49WzabzeXVt29f5+eMYcN9//33uuWWW3TWWWepQ4cOuvDCC5Wbm+v8nL9rXBHs/s+qVauUlpam9PR0ffbZZxo4cKBSUlJ04MABb5fms8rKyjRw4EAtWrSoxs/nz5+vZ555RpmZmdq8ebM6duyolJQUnTp1qoUr9W0bNmzQ1KlT9c9//lNZWVn66aefdOWVV6qsrMy5zB/+8Ae9/fbbWr16tTZs2KCioiJdd911Xqza9/Tq1UuPPvqo8vLylJubq8svv1zXXHONvvrqK0mMYWNs3bpVixcv1kUXXeTSzlg2zIABA7R//37n65NPPnF+xhg2zOHDh3XJJZeoffv2eu+991RQUKCFCxcqLCzMuQx/1/yCgTHGmPj4eDN16lTn+8rKShMZGWkyMjK8WFXrIcm8+eabzvcOh8NERESYBQsWONuOHDli7Ha7efXVV71QYetx4MABI8ls2LDBGHNm3Nq3b29Wr17tXOZf//qXkWRycnK8VWarEBYWZl544QXGsBGOHTtmzjvvPJOVlWWSkpLMfffdZ4zhz2NDpaenm4EDB9b4GWPYcA888IC59NJLa/2cv2uq44ydpIqKCuXl5Sk5OdnZ5ufnp+TkZOXk5HixstZr9+7dKi4udhnT0NBQJSQkMKb1OHr0qCSpS5cukqS8vDz99NNPLmPZt29fnX322YxlLSorK7Vy5UqVlZUpMTGRMWyEqVOn6uqrr3YZM4k/j+7YuXOnIiMjdc455+j3v/+99u7dK4kxdMf//M//aMiQIRo3bpy6d++uwYMH6/nnn3d+zt811RHsJB06dEiVlZUKDw93aQ8PD1dxcbGXqmrdqsaNMXWPw+HQ9OnTdckll+iCCy6QdGYsAwIC1LlzZ5dlGcvqvvjiC3Xq1El2u11TpkzRm2++qf79+zOGblq5cqU+++wzZWRkVPuMsWyYhIQELV++XO+//76ee+457d69W7/+9a917NgxxtANu3bt0nPPPafzzjtPH3zwge6++27de++9WrFihST+rqlJO28XAODfpk6dqi+//NLlXhw03Pnnn6/8/HwdPXpUr7/+ulJTU7VhwwZvl9Wq7Nu3T/fdd5+ysrIUGBjo7XJardGjRzv/+6KLLlJCQoKio6P12muvqUOHDl6srHVxOBwaMmSI5s2bJ0kaPHiwvvzyS2VmZio1NdXL1fkmzthJ6tq1q/z9/avNSCopKVFERISXqmrdqsaNMW24adOm6Z133tG6devUq1cvZ3tERIQqKip05MgRl+UZy+oCAgJ07rnnKi4uThkZGRo4cKCefvppxtANeXl5OnDggH71q1+pXbt2ateunTZs2KBnnnlG7dq1U3h4OGPZCJ07d1afPn30zTff8OfRDT169FD//v1d2vr16+e8rM3fNdUR7HTmL4O4uDhlZ2c72xwOh7Kzs5WYmOjFylqv2NhYRUREuIxpaWmpNm/ezJj+gjFG06ZN05tvvqmPPvpIsbGxLp/HxcWpffv2LmO5Y8cO7d27l7Gsh8PhUHl5OWPohpEjR+qLL75Qfn6+8zVkyBD9/ve/d/43Y+m+48eP69tvv1WPHj348+iGSy65pNrjn77++mtFR0dL4u+aGnl79oavWLlypbHb7Wb58uWmoKDATJ482XTu3NkUFxd7uzSfdezYMbNt2zazbds2I8k88cQTZtu2baawsNAYY8yjjz5qOnfubN566y3z+eefm2uuucbExsaakydPerly33L33Xeb0NBQs379erN//37n68SJE85lpkyZYs4++2zz0UcfmdzcXJOYmGgSExO9WLXvmTFjhtmwYYPZvXu3+fzzz82MGTOMzWYzH374oTGGMWyKn8+KNYaxbIg//vGPZv369Wb37t3m008/NcnJyaZr167mwIEDxhjGsKG2bNli2rVrZx555BGzc+dO88orr5igoCDz8ssvO5fh7xpXBLuf+etf/2rOPvtsExAQYOLj480///lPb5fk09atW2ckVXulpqYaY85MQ//zn/9swsPDjd1uNyNHjjQ7duzwbtE+qKYxlGSWLVvmXObkyZPmnnvuMWFhYSYoKMhce+21Zv/+/d4r2gfdfvvtJjo62gQEBJhu3bqZkSNHOkOdMYxhU/wy2DGW9bvppptMjx49TEBAgOnZs6e56aabzDfffOP8nDFsuLfffttccMEFxm63m759+5olS5a4fM7fNa5sxhjjnXOFAAAA8CTusQMAALAIgh0AAIBFEOwAAAAsgmAHAABgEQQ7AAAAiyDYAQAAWATBDgAAwCIIdgAAABZBsAMAALAIgh0AAIBFEOwAAAAs4v8Dvqe7In6dfaMAAAAASUVORK5CYII=\n"
          },
          "metadata": {}
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "98X6edTrm2xZ"
      },
      "source": [
        "## 🍡 Treat #2: Yosys synthesis and circuit drawing\n",
        "\n",
        "[Yosys](https://yosyshq.net/yosys/) is a versatile tool to synthesize HDL designs to netlist and map them to the underlying technology target.\n",
        "\n",
        "This notebook shows how to synthesize a simple 1-bit adder Verilog design to different levels of technology abstraction (standard logic gates, CMOS, LUTs, discrete ICs) and draw the underlying circuit diagrams."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "gnWAUQIppudM"
      },
      "source": [
        "### Install packages\n",
        "\n",
        "Install packages from the `LiteX-Hub` and `SymbiFlow` channel."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "rRvhEUG-ppJH",
        "outputId": "f2ee2448-959a-4dd4-a4d4-acc6d3eafca5",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "!curl -O https://repo.anaconda.com/miniconda/Miniconda3-py37_4.10.3-Linux-x86_64.sh\n",
        "!bash Miniconda3-py37_4.10.3-Linux-x86_64.sh -b -f -p miniconda-synth/\n",
        "!miniconda-synth/bin/conda install --yes -c LiteX-Hub yosys\n",
        "!miniconda-synth/bin/conda install --yes -c SymbiFlow verible"
      ],
      "execution_count": 6,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current\n",
            "                                 Dload  Upload   Total   Spent    Left  Speed\n",
            "100 84.9M  100 84.9M    0     0  30.8M      0  0:00:02  0:00:02 --:--:-- 30.8M\n",
            "PREFIX=/content/miniconda-synth\n",
            "Unpacking payload ...\n",
            "Collecting package metadata (current_repodata.json): - \b\b\\ \b\bdone\n",
            "Solving environment: / \b\b- \b\bdone\n",
            "\n",
            "## Package Plan ##\n",
            "\n",
            "  environment location: /content/miniconda-synth\n",
            "\n",
            "  added / updated specs:\n",
            "    - _libgcc_mutex==0.1=main\n",
            "    - _openmp_mutex==4.5=1_gnu\n",
            "    - brotlipy==0.7.0=py37h27cfd23_1003\n",
            "    - ca-certificates==2021.7.5=h06a4308_1\n",
            "    - certifi==2021.5.30=py37h06a4308_0\n",
            "    - cffi==1.14.6=py37h400218f_0\n",
            "    - chardet==4.0.0=py37h06a4308_1003\n",
            "    - conda-package-handling==1.7.3=py37h27cfd23_1\n",
            "    - conda==4.10.3=py37h06a4308_0\n",
            "    - cryptography==3.4.7=py37hd23ed53_0\n",
            "    - idna==2.10=pyhd3eb1b0_0\n",
            "    - ld_impl_linux-64==2.35.1=h7274673_9\n",
            "    - libffi==3.3=he6710b0_2\n",
            "    - libgcc-ng==9.3.0=h5101ec6_17\n",
            "    - libgomp==9.3.0=h5101ec6_17\n",
            "    - libstdcxx-ng==9.3.0=hd4cf53a_17\n",
            "    - ncurses==6.2=he6710b0_1\n",
            "    - openssl==1.1.1k=h27cfd23_0\n",
            "    - pip==21.1.3=py37h06a4308_0\n",
            "    - pycosat==0.6.3=py37h27cfd23_0\n",
            "    - pycparser==2.20=py_2\n",
            "    - pyopenssl==20.0.1=pyhd3eb1b0_1\n",
            "    - pysocks==1.7.1=py37_1\n",
            "    - python==3.7.10=h12debd9_4\n",
            "    - readline==8.1=h27cfd23_0\n",
            "    - requests==2.25.1=pyhd3eb1b0_0\n",
            "    - ruamel_yaml==0.15.100=py37h27cfd23_0\n",
            "    - setuptools==52.0.0=py37h06a4308_0\n",
            "    - six==1.16.0=pyhd3eb1b0_0\n",
            "    - sqlite==3.36.0=hc218d9a_0\n",
            "    - tk==8.6.10=hbc83047_0\n",
            "    - tqdm==4.61.2=pyhd3eb1b0_1\n",
            "    - urllib3==1.26.6=pyhd3eb1b0_1\n",
            "    - wheel==0.36.2=pyhd3eb1b0_0\n",
            "    - xz==5.2.5=h7b6447c_0\n",
            "    - yaml==0.2.5=h7b6447c_0\n",
            "    - zlib==1.2.11=h7b6447c_3\n",
            "\n",
            "\n",
            "The following NEW packages will be INSTALLED:\n",
            "\n",
            "  _libgcc_mutex      pkgs/main/linux-64::_libgcc_mutex-0.1-main\n",
            "  _openmp_mutex      pkgs/main/linux-64::_openmp_mutex-4.5-1_gnu\n",
            "  brotlipy           pkgs/main/linux-64::brotlipy-0.7.0-py37h27cfd23_1003\n",
            "  ca-certificates    pkgs/main/linux-64::ca-certificates-2021.7.5-h06a4308_1\n",
            "  certifi            pkgs/main/linux-64::certifi-2021.5.30-py37h06a4308_0\n",
            "  cffi               pkgs/main/linux-64::cffi-1.14.6-py37h400218f_0\n",
            "  chardet            pkgs/main/linux-64::chardet-4.0.0-py37h06a4308_1003\n",
            "  conda              pkgs/main/linux-64::conda-4.10.3-py37h06a4308_0\n",
            "  conda-package-han~ pkgs/main/linux-64::conda-package-handling-1.7.3-py37h27cfd23_1\n",
            "  cryptography       pkgs/main/linux-64::cryptography-3.4.7-py37hd23ed53_0\n",
            "  idna               pkgs/main/noarch::idna-2.10-pyhd3eb1b0_0\n",
            "  ld_impl_linux-64   pkgs/main/linux-64::ld_impl_linux-64-2.35.1-h7274673_9\n",
            "  libffi             pkgs/main/linux-64::libffi-3.3-he6710b0_2\n",
            "  libgcc-ng          pkgs/main/linux-64::libgcc-ng-9.3.0-h5101ec6_17\n",
            "  libgomp            pkgs/main/linux-64::libgomp-9.3.0-h5101ec6_17\n",
            "  libstdcxx-ng       pkgs/main/linux-64::libstdcxx-ng-9.3.0-hd4cf53a_17\n",
            "  ncurses            pkgs/main/linux-64::ncurses-6.2-he6710b0_1\n",
            "  openssl            pkgs/main/linux-64::openssl-1.1.1k-h27cfd23_0\n",
            "  pip                pkgs/main/linux-64::pip-21.1.3-py37h06a4308_0\n",
            "  pycosat            pkgs/main/linux-64::pycosat-0.6.3-py37h27cfd23_0\n",
            "  pycparser          pkgs/main/noarch::pycparser-2.20-py_2\n",
            "  pyopenssl          pkgs/main/noarch::pyopenssl-20.0.1-pyhd3eb1b0_1\n",
            "  pysocks            pkgs/main/linux-64::pysocks-1.7.1-py37_1\n",
            "  python             pkgs/main/linux-64::python-3.7.10-h12debd9_4\n",
            "  readline           pkgs/main/linux-64::readline-8.1-h27cfd23_0\n",
            "  requests           pkgs/main/noarch::requests-2.25.1-pyhd3eb1b0_0\n",
            "  ruamel_yaml        pkgs/main/linux-64::ruamel_yaml-0.15.100-py37h27cfd23_0\n",
            "  setuptools         pkgs/main/linux-64::setuptools-52.0.0-py37h06a4308_0\n",
            "  six                pkgs/main/noarch::six-1.16.0-pyhd3eb1b0_0\n",
            "  sqlite             pkgs/main/linux-64::sqlite-3.36.0-hc218d9a_0\n",
            "  tk                 pkgs/main/linux-64::tk-8.6.10-hbc83047_0\n",
            "  tqdm               pkgs/main/noarch::tqdm-4.61.2-pyhd3eb1b0_1\n",
            "  urllib3            pkgs/main/noarch::urllib3-1.26.6-pyhd3eb1b0_1\n",
            "  wheel              pkgs/main/noarch::wheel-0.36.2-pyhd3eb1b0_0\n",
            "  xz                 pkgs/main/linux-64::xz-5.2.5-h7b6447c_0\n",
            "  yaml               pkgs/main/linux-64::yaml-0.2.5-h7b6447c_0\n",
            "  zlib               pkgs/main/linux-64::zlib-1.2.11-h7b6447c_3\n",
            "\n",
            "\n",
            "Preparing transaction: | \b\b/ \b\b- \b\bdone\n",
            "Executing transaction: | \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\bdone\n",
            "installation finished.\n",
            "WARNING:\n",
            "    You currently have a PYTHONPATH environment variable set. This may cause\n",
            "    unexpected behavior when running the Python interpreter in Miniconda3.\n",
            "    For best results, please verify that your PYTHONPATH only points to\n",
            "    directories of packages that are compatible with the Python interpreter\n",
            "    in Miniconda3: /content/miniconda-synth\n",
            "Collecting package metadata (current_repodata.json): - \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\bdone\n",
            "Solving environment: \\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\bdone\n",
            "\n",
            "\n",
            "==> WARNING: A newer version of conda exists. <==\n",
            "  current version: 4.10.3\n",
            "  latest version: 24.5.0\n",
            "\n",
            "Please update conda by running\n",
            "\n",
            "    $ conda update -n base -c defaults conda\n",
            "\n",
            "\n",
            "\n",
            "## Package Plan ##\n",
            "\n",
            "  environment location: /content/miniconda-synth\n",
            "\n",
            "  added / updated specs:\n",
            "    - yosys\n",
            "\n",
            "\n",
            "The following packages will be downloaded:\n",
            "\n",
            "    package                    |            build\n",
            "    ---------------------------|-----------------\n",
            "    ca-certificates-2024.3.11  |       h06a4308_0         127 KB\n",
            "    openssl-1.1.1w             |       h7f8727e_0         3.7 MB\n",
            "    yosys-0.13_39_g958c3a46a   |20220202_022309_py37        11.0 MB  LiteX-Hub\n",
            "    ------------------------------------------------------------\n",
            "                                           Total:        14.8 MB\n",
            "\n",
            "The following NEW packages will be INSTALLED:\n",
            "\n",
            "  yosys              LiteX-Hub/linux-64::yosys-0.13_39_g958c3a46a-20220202_022309_py37\n",
            "\n",
            "The following packages will be UPDATED:\n",
            "\n",
            "  ca-certificates                       2021.7.5-h06a4308_1 --> 2024.3.11-h06a4308_0\n",
            "  openssl                                 1.1.1k-h27cfd23_0 --> 1.1.1w-h7f8727e_0\n",
            "\n",
            "\n",
            "\n",
            "Downloading and Extracting Packages\n",
            "ca-certificates-2024 | 127 KB    | : 100% 1.0/1 [00:00<00:00,  3.39it/s]\n",
            "yosys-0.13_39_g958c3 | 11.0 MB   | : 100% 1.0/1 [00:02<00:00,  2.33s/it]\n",
            "openssl-1.1.1w       | 3.7 MB    | : 100% 1.0/1 [00:00<00:00,  3.06it/s]\n",
            "Preparing transaction: | \b\bdone\n",
            "Verifying transaction: - \b\b\\ \b\bdone\n",
            "Executing transaction: / \b\bdone\n",
            "Collecting package metadata (current_repodata.json): - \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\bdone\n",
            "Solving environment: \\ \b\b| \b\b/ \b\b- \b\b\\ \b\b| \b\b/ \b\bdone\n",
            "\n",
            "\n",
            "==> WARNING: A newer version of conda exists. <==\n",
            "  current version: 4.10.3\n",
            "  latest version: 24.5.0\n",
            "\n",
            "Please update conda by running\n",
            "\n",
            "    $ conda update -n base -c defaults conda\n",
            "\n",
            "\n",
            "\n",
            "## Package Plan ##\n",
            "\n",
            "  environment location: /content/miniconda-synth\n",
            "\n",
            "  added / updated specs:\n",
            "    - verible\n",
            "\n",
            "\n",
            "The following packages will be downloaded:\n",
            "\n",
            "    package                    |            build\n",
            "    ---------------------------|-----------------\n",
            "    verible-0.0.836_0000_g1b1294c|  20201231_075710         4.2 MB  SymbiFlow\n",
            "    ------------------------------------------------------------\n",
            "                                           Total:         4.2 MB\n",
            "\n",
            "The following NEW packages will be INSTALLED:\n",
            "\n",
            "  verible            SymbiFlow/linux-64::verible-0.0.836_0000_g1b1294c-20201231_075710\n",
            "\n",
            "\n",
            "\n",
            "Downloading and Extracting Packages\n",
            "verible-0.0.836_0000 | 4.2 MB    | : 100% 1.0/1 [00:01<00:00,  1.02s/it]\n",
            "Preparing transaction: \\ \b\bdone\n",
            "Verifying transaction: / \b\bdone\n",
            "Executing transaction: \\ \b\bdone\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "qSfpDMU_qqdC"
      },
      "source": [
        "### Lint Verilog\n",
        "\n",
        "Use the `%%bash` magic to the `adder` Verilog module with [Verible](https://github.com/chipsalliance/verible)."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "DvPIEL4LqP_1"
      },
      "source": [
        "### Synth design\n",
        "\n",
        "Synthesize design netlist: map to a single `add` cell."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "ItAxi-2Vqky7",
        "outputId": "de6b54e7-8834-449e-e857-dee5b7b68497",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "%%script miniconda-synth/bin/yosys -Q -T\n",
        "\n",
        "read -sv counter.v\n",
        "hierarchy -top counter\n",
        "\n",
        "proc; opt\n",
        "\n",
        "opt_clean\n",
        "show -format dot -prefix synth_design\n",
        "stat"
      ],
      "execution_count": 18,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "yosys> \n",
            "yosys> \n",
            "\n",
            "1. Executing Verilog-2005 frontend: counter.v\n",
            "Parsing SystemVerilog input from `counter.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\counter'.\n",
            "Storing AST representation for module `$abstract\\counter_tb'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3. Executing AST frontend in derive mode using pre-parsed AST for module `\\counter'.\n",
            "Generating RTLIL representation for module `\\counter'.\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removing unused module `$abstract\\counter_tb'.\n",
            "Removing unused module `$abstract\\counter'.\n",
            "Removed 2 unused modules.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "4. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Marked 1 switch rules as full_case in process $proc$counter.v:2$1 in module counter.\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 1 redundant assignment.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "4.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "4.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "Creating decoders for process `\\counter.$proc$counter.v:2$1'.\n",
            "     1/1: $0\\out[3:0]\n",
            "\n",
            "4.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "4.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "Creating register for signal `\\counter.\\out' using process `\\counter.$proc$counter.v:2$1'.\n",
            "  created $dff cell `$procdff$6' with positive edge clock.\n",
            "\n",
            "4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Found and cleaned up 1 empty switch in `\\counter.$proc$counter.v:2$1'.\n",
            "Removing empty process `counter.$proc$counter.v:2$1'.\n",
            "Cleaned up 1 empty switch.\n",
            "\n",
            "4.11. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  Evaluating internal representation of mux trees.\n",
            "  Analyzing evaluation results.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "Adding SRST signal on $procdff$6 ($dff) from module counter (D = $add$counter.v:6$2_Y [3:0], Q = \\out, rval = 4'0000).\n",
            "\n",
            "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 1 unused cells and 3 unused wires.\n",
            "\n",
            "5.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "yosys> \n",
            "7. Generating Graphviz representation of design.\n",
            "Writing dot description to `synth_design.dot'.\n",
            "Dumping module counter to page 1.\n",
            "\n",
            "yosys> \n",
            "8. Printing statistics.\n",
            "\n",
            "=== counter ===\n",
            "\n",
            "   Number of wires:                  4\n",
            "   Number of wire bits:             38\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       6\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  2\n",
            "     $add                            1\n",
            "     $sdff                           1\n",
            "\n",
            "\n",
            "yosys> exit\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!pip install graphviz"
      ],
      "metadata": {
        "id": "75GkGvgdD2sC",
        "outputId": "e8e67751-479c-4d66-d089-577d3d2db58b",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "execution_count": 20,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Collecting graphviz\n",
            "  Downloading graphviz-0.20.3-py3-none-any.whl (47 kB)\n",
            "\u001b[?25l     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m0.0/47.1 kB\u001b[0m \u001b[31m?\u001b[0m eta \u001b[36m-:--:--\u001b[0m\r\u001b[2K     \u001b[91m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m\u001b[91m╸\u001b[0m\u001b[90m━━━━━\u001b[0m \u001b[32m41.0/47.1 kB\u001b[0m \u001b[31m1.4 MB/s\u001b[0m eta \u001b[36m0:00:01\u001b[0m\r\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m47.1/47.1 kB\u001b[0m \u001b[31m597.2 kB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m\n",
            "\u001b[?25hInstalling collected packages: graphviz\n",
            "Successfully installed graphviz-0.20.3\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 213
        },
        "id": "vHZ3rQJ6tHXM",
        "outputId": "06f9b738-39a0-4ae4-87bb-8aa9521a67d6"
      },
      "source": [
        "import graphviz\n",
        "graphviz.Source.from_file('synth_design.dot')"
      ],
      "execution_count": 21,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "image/svg+xml": "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n<!-- Generated by graphviz version 2.43.0 (0)\n -->\n<!-- Title: counter Pages: 1 -->\n<svg width=\"549pt\" height=\"144pt\"\n viewBox=\"0.00 0.00 548.64 144.00\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 140)\">\n<title>counter</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-140 544.64,-140 544.64,4 -4,4\"/>\n<text text-anchor=\"middle\" x=\"270.32\" y=\"-7.8\" font-family=\"Times,serif\" font-size=\"14.00\">counter</text>\n<!-- n2 -->\n<g id=\"node1\" class=\"node\">\n<title>n2</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-87.54 54,-102.46 38.18,-113 15.82,-113 0,-102.46 0,-87.54 15.82,-77 38.18,-77 54,-87.54\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-91.3\" font-family=\"Times,serif\" font-size=\"14.00\">clk</text>\n</g>\n<!-- c13 -->\n<g id=\"node6\" class=\"node\">\n<title>c13</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"90,-33.5 90,-102.5 209,-102.5 209,-33.5 90,-33.5\"/>\n<text text-anchor=\"middle\" x=\"114.5\" y=\"-87.3\" font-family=\"Times,serif\" font-size=\"14.00\">CLK</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-79.5 139,-79.5 \"/>\n<text text-anchor=\"middle\" x=\"114.5\" y=\"-64.3\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-56.5 139,-56.5 \"/>\n<text text-anchor=\"middle\" x=\"114.5\" y=\"-41.3\" font-family=\"Times,serif\" font-size=\"14.00\">SRST</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"139,-33.5 139,-102.5 \"/>\n<text text-anchor=\"middle\" x=\"161\" y=\"-71.8\" font-family=\"Times,serif\" font-size=\"14.00\">$7</text>\n<text text-anchor=\"middle\" x=\"161\" y=\"-56.8\" font-family=\"Times,serif\" font-size=\"14.00\">$sdff</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"183,-33.5 183,-102.5 \"/>\n<text text-anchor=\"middle\" x=\"196\" y=\"-64.3\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n</g>\n<!-- n2&#45;&gt;c13 -->\n<g id=\"edge3\" class=\"edge\">\n<title>n2:e&#45;&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-95C66.07,-95 71.23,-92.75 79.85,-91.62\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"80.23,-95.11 90,-91 79.8,-88.12 80.23,-95.11\"/>\n</g>\n<!-- n3 -->\n<g id=\"node2\" class=\"node\">\n<title>n3</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"299,-110.54 299,-125.46 283.18,-136 260.82,-136 245,-125.46 245,-110.54 260.82,-100 283.18,-100 299,-110.54\"/>\n<text text-anchor=\"middle\" x=\"272\" y=\"-114.3\" font-family=\"Times,serif\" font-size=\"14.00\">out</text>\n</g>\n<!-- c8 -->\n<g id=\"node5\" class=\"node\">\n<title>c8</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"335,-53 335,-99 430,-99 430,-53 335,-53\"/>\n<text text-anchor=\"middle\" x=\"348\" y=\"-83.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"335,-76 361,-76 \"/>\n<text text-anchor=\"middle\" x=\"348\" y=\"-60.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"361,-53 361,-99 \"/>\n<text text-anchor=\"middle\" x=\"382.5\" y=\"-79.8\" font-family=\"Times,serif\" font-size=\"14.00\">$2</text>\n<text text-anchor=\"middle\" x=\"382.5\" y=\"-64.8\" font-family=\"Times,serif\" font-size=\"14.00\">$add</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"404,-53 404,-99 \"/>\n<text text-anchor=\"middle\" x=\"417\" y=\"-72.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n3&#45;&gt;c8 -->\n<g id=\"edge5\" class=\"edge\">\n<title>n3:e&#45;&gt;c8:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M299,-118C315.76,-118 315.37,-98.57 325.43,-90.99\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"326.5,-94.32 335,-88 324.41,-87.64 326.5,-94.32\"/>\n</g>\n<!-- n4 -->\n<g id=\"node3\" class=\"node\">\n<title>n4</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-33.54 54,-48.46 38.18,-59 15.82,-59 0,-48.46 0,-33.54 15.82,-23 38.18,-23 54,-33.54\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-37.3\" font-family=\"Times,serif\" font-size=\"14.00\">rst</text>\n</g>\n<!-- n4&#45;&gt;c13 -->\n<g id=\"edge6\" class=\"edge\">\n<title>n4:e&#45;&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-41C66.07,-41 71.23,-43.25 79.85,-44.38\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"79.8,-47.88 90,-45 80.23,-40.89 79.8,-47.88\"/>\n</g>\n<!-- v0 -->\n<g id=\"node4\" class=\"node\">\n<title>v0</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"272\" cy=\"-64\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"272\" y=\"-60.3\" font-family=\"Times,serif\" font-size=\"14.00\">1</text>\n</g>\n<!-- v0&#45;&gt;c8 -->\n<g id=\"edge7\" class=\"edge\">\n<title>v0:e&#45;&gt;c8:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M299,-64C311,-64 316.25,-64 324.88,-64\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"325,-67.5 335,-64 325,-60.5 325,-67.5\"/>\n</g>\n<!-- x1 -->\n<g id=\"node7\" class=\"node\">\n<title>x1</title>\n<path fill=\"none\" stroke=\"black\" d=\"M478,-29C478,-29 517,-29 517,-29 523,-29 529,-35 529,-41 529,-41 529,-53 529,-53 529,-59 523,-65 517,-65 517,-65 478,-65 478,-65 472,-65 466,-59 466,-53 466,-53 466,-41 466,-41 466,-35 472,-29 478,-29\"/>\n<text text-anchor=\"middle\" x=\"497.5\" y=\"-43.3\" font-family=\"Times,serif\" font-size=\"14.00\">3:0 &#45; 3:0</text>\n</g>\n<!-- c8&#45;&gt;x1 -->\n<g id=\"edge2\" class=\"edge\">\n<title>c8:e&#45;&gt;x1:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M430,-76C446.37,-76 446.46,-57.58 456.22,-50.1\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"457.53,-53.36 466,-47 455.41,-46.69 457.53,-53.36\"/>\n</g>\n<!-- c13&#45;&gt;n3 -->\n<g id=\"edge4\" class=\"edge\">\n<title>c13:e&#45;&gt;n3:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M209,-68C232.1,-68 222.35,-103.6 235.19,-114.72\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"234.41,-118.15 245,-118 236.63,-111.51 234.41,-118.15\"/>\n</g>\n<!-- x1&#45;&gt;c13 -->\n<g id=\"edge1\" class=\"edge\">\n<title>x1:e&#45;&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M540.2,-54.08C541.98,-64.73 523.36,-81.95 466,-65.5 447.86,-60.3 448.01,-48.62 430,-43 362.84,-22.07 265.83,-24.63 245,-37 216.27,-54.06 237.73,-85.94 209,-103 163.33,-130.11 127.59,-140.02 89.5,-103 82.35,-96.05 77.56,-83.64 79.14,-75.62\"/>\n<polygon fill=\"none\" stroke=\"black\" stroke-width=\"3\" points=\"540.19,-54.08 532.99,-53.77 530.5,-47 537.7,-47.31 540.19,-54.08\"/>\n<polygon fill=\"none\" stroke=\"black\" stroke-width=\"3\" points=\"79.19,-75.58 81.32,-68.69 88.5,-68 86.37,-74.89 79.19,-75.58\"/>\n</g>\n</g>\n</svg>\n",
            "text/plain": [
              "<graphviz.sources.Source at 0x7d76c40a3670>"
            ]
          },
          "metadata": {},
          "execution_count": 21
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "k2TGPWtIup5J"
      },
      "source": [
        "### Synth gates\n",
        "\n",
        "Synthesize gate netlist: map to built-in `XOR` and `AND` logic gates."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "XJHob_xTup5V",
        "outputId": "01bd34a7-9b78-4e3a-ec4b-7db16f873e86",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "%%script miniconda-synth/bin/yosys -Q -T\n",
        "\n",
        "read -sv counter.v\n",
        "hierarchy -top counter\n",
        "\n",
        "proc; opt\n",
        "techmap; opt\n",
        "\n",
        "opt_clean\n",
        "show -format dot -prefix synth_gate\n",
        "stat"
      ],
      "execution_count": 22,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "yosys> \n",
            "yosys> \n",
            "\n",
            "1. Executing Verilog-2005 frontend: counter.v\n",
            "Parsing SystemVerilog input from `counter.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\counter'.\n",
            "Storing AST representation for module `$abstract\\counter_tb'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3. Executing AST frontend in derive mode using pre-parsed AST for module `\\counter'.\n",
            "Generating RTLIL representation for module `\\counter'.\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removing unused module `$abstract\\counter_tb'.\n",
            "Removing unused module `$abstract\\counter'.\n",
            "Removed 2 unused modules.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "4. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Marked 1 switch rules as full_case in process $proc$counter.v:2$1 in module counter.\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 1 redundant assignment.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "4.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "4.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "Creating decoders for process `\\counter.$proc$counter.v:2$1'.\n",
            "     1/1: $0\\out[3:0]\n",
            "\n",
            "4.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "4.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "Creating register for signal `\\counter.\\out' using process `\\counter.$proc$counter.v:2$1'.\n",
            "  created $dff cell `$procdff$6' with positive edge clock.\n",
            "\n",
            "4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Found and cleaned up 1 empty switch in `\\counter.$proc$counter.v:2$1'.\n",
            "Removing empty process `counter.$proc$counter.v:2$1'.\n",
            "Cleaned up 1 empty switch.\n",
            "\n",
            "4.11. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  Evaluating internal representation of mux trees.\n",
            "  Analyzing evaluation results.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "Adding SRST signal on $procdff$6 ($dff) from module counter (D = $add$counter.v:6$2_Y [3:0], Q = \\out, rval = 4'0000).\n",
            "\n",
            "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 1 unused cells and 3 unused wires.\n",
            "\n",
            "5.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "yosys> \n",
            "6. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "6.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/techmap.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "6.2. Continuing TECHMAP pass.\n",
            "Using extmapper simplemap for cells of type $sdff.\n",
            "Running \"alumacc\" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.\n",
            "Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.\n",
            "Using template $paramod$a7817265ef3ab2ee43da53bbd8a90f6450d412d9\\_90_alu for cells of type $alu.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using template $paramod\\_90_lcu\\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.\n",
            "Using extmapper simplemap for cells of type $pos.\n",
            "Using extmapper simplemap for cells of type $mux.\n",
            "Using extmapper simplemap for cells of type $not.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "\n",
            "7. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "7.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "7.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "7.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "7.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "7.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 2 unused cells and 139 unused wires.\n",
            "\n",
            "7.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "7.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "7.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "7.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "7.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "7.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "7.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "yosys> \n",
            "9. Generating Graphviz representation of design.\n",
            "Writing dot description to `synth_gate.dot'.\n",
            "Dumping module counter to page 1.\n",
            "\n",
            "yosys> \n",
            "10. Printing statistics.\n",
            "\n",
            "=== counter ===\n",
            "\n",
            "   Number of wires:                  6\n",
            "   Number of wire bits:            102\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       6\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                 10\n",
            "     $_AND_                          2\n",
            "     $_NOT_                          1\n",
            "     $_SDFF_PP0_                     4\n",
            "     $_XOR_                          3\n",
            "\n",
            "\n",
            "yosys> exit\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%%writefile gate2andinv.v\n",
        "module \\$and (input A, B, output Y);\n",
        "  assign Y = A & B;\n",
        "endmodule\n",
        "\n",
        "module \\$not (input A, output Y);\n",
        "  assign Y = ~A;\n",
        "endmodule\n",
        "\n",
        "// Simulating an XOR gate using AND, OR, NOT\n",
        "module \\$xor (input A, B, output Y);\n",
        "  wire nA, nB, a1, a2;\n",
        "  \\$not na(A, nA);\n",
        "  \\$not nb(B, nB);\n",
        "  \\$and a1(A, nB, a1);\n",
        "  \\$and a2(B, nA, a2);\n",
        "  \\$or o1(a1, a2, Y);\n",
        "endmodule\n",
        "\n",
        "// Example of implementing a half-adder using AND and XOR\n",
        "module \\$half_adder(input A, B, output SUM, CARRY);\n",
        "  \\$xor sum_gate(A, B, SUM);\n",
        "  \\$and carry_gate(A, B, CARRY);\n",
        "endmodule\n",
        "\n",
        "\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "VnFsC5TLNAs-",
        "outputId": "7b2df681-2a31-49fb-9703-a58b95ec241b"
      },
      "execution_count": 44,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Overwriting gate2andinv.v\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# Run Yosys script\n",
        "%%script miniconda-synth/bin/yosys -Q -T\n",
        "  read -sv counter.v\n",
        "  hierarchy -top counter\n",
        "\n",
        "  proc; opt\n",
        "\n",
        "  # Ensure the technology mapping file is properly specified and comprehensive\n",
        "  techmap -map gate2andinv.v\n",
        "\n",
        "  opt_clean\n",
        "  show -format dot -prefix synth_gate\n",
        "  stat\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "HE4Zs4xNMNQo",
        "outputId": "d0c8cdc9-ac9f-4a02-d3ed-69f75ae8ac6f"
      },
      "execution_count": 46,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "yosys> \n",
            "\n",
            "1. Executing Verilog-2005 frontend: counter.v\n",
            "Parsing SystemVerilog input from `counter.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\counter'.\n",
            "Storing AST representation for module `$abstract\\counter_tb'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3. Executing AST frontend in derive mode using pre-parsed AST for module `\\counter'.\n",
            "Generating RTLIL representation for module `\\counter'.\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removing unused module `$abstract\\counter_tb'.\n",
            "Removing unused module `$abstract\\counter'.\n",
            "Removed 2 unused modules.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "4. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Marked 1 switch rules as full_case in process $proc$counter.v:2$1 in module counter.\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 1 redundant assignment.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "4.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "4.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "Creating decoders for process `\\counter.$proc$counter.v:2$1'.\n",
            "     1/1: $0\\out[3:0]\n",
            "\n",
            "4.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "4.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "Creating register for signal `\\counter.\\out' using process `\\counter.$proc$counter.v:2$1'.\n",
            "  created $dff cell `$procdff$6' with positive edge clock.\n",
            "\n",
            "4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Found and cleaned up 1 empty switch in `\\counter.$proc$counter.v:2$1'.\n",
            "Removing empty process `counter.$proc$counter.v:2$1'.\n",
            "Cleaned up 1 empty switch.\n",
            "\n",
            "4.11. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  Evaluating internal representation of mux trees.\n",
            "  Analyzing evaluation results.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "Adding SRST signal on $procdff$6 ($dff) from module counter (D = $add$counter.v:6$2_Y [3:0], Q = \\out, rval = 4'0000).\n",
            "\n",
            "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 1 unused cells and 3 unused wires.\n",
            "\n",
            "5.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "yosys> \n",
            "6. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "6.1. Executing Verilog-2005 frontend: gate2andinv.v\n",
            "Parsing Verilog input from `gate2andinv.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\$not'.\n",
            "Generating RTLIL representation for module `\\$and'.\n",
            "Generating RTLIL representation for module `\\$or'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "6.2. Continuing TECHMAP pass.\n",
            "No more expansions possible.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "yosys> \n",
            "8. Generating Graphviz representation of design.\n",
            "Writing dot description to `synth_gate.dot'.\n",
            "Dumping module counter to page 1.\n",
            "\n",
            "yosys> \n",
            "9. Printing statistics.\n",
            "\n",
            "=== counter ===\n",
            "\n",
            "   Number of wires:                  4\n",
            "   Number of wire bits:             38\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       6\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  2\n",
            "     $add                            1\n",
            "     $sdff                           1\n",
            "\n",
            "\n",
            "yosys> exit\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 213
        },
        "id": "O0OKruObup5W",
        "outputId": "51de5943-2a20-4a78-8cf9-38b44cc89d5d"
      },
      "source": [
        "import graphviz\n",
        "graphviz.Source.from_file('synth_gate.dot')"
      ],
      "execution_count": 40,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "image/svg+xml": "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n<!-- Generated by graphviz version 2.43.0 (0)\n -->\n<!-- Title: counter Pages: 1 -->\n<svg width=\"549pt\" height=\"144pt\"\n viewBox=\"0.00 0.00 548.64 144.00\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 140)\">\n<title>counter</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-140 544.64,-140 544.64,4 -4,4\"/>\n<text text-anchor=\"middle\" x=\"270.32\" y=\"-7.8\" font-family=\"Times,serif\" font-size=\"14.00\">counter</text>\n<!-- n2 -->\n<g id=\"node1\" class=\"node\">\n<title>n2</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-87.54 54,-102.46 38.18,-113 15.82,-113 0,-102.46 0,-87.54 15.82,-77 38.18,-77 54,-87.54\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-91.3\" font-family=\"Times,serif\" font-size=\"14.00\">clk</text>\n</g>\n<!-- c13 -->\n<g id=\"node6\" class=\"node\">\n<title>c13</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"90,-33.5 90,-102.5 209,-102.5 209,-33.5 90,-33.5\"/>\n<text text-anchor=\"middle\" x=\"114.5\" y=\"-87.3\" font-family=\"Times,serif\" font-size=\"14.00\">CLK</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-79.5 139,-79.5 \"/>\n<text text-anchor=\"middle\" x=\"114.5\" y=\"-64.3\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-56.5 139,-56.5 \"/>\n<text text-anchor=\"middle\" x=\"114.5\" y=\"-41.3\" font-family=\"Times,serif\" font-size=\"14.00\">SRST</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"139,-33.5 139,-102.5 \"/>\n<text text-anchor=\"middle\" x=\"161\" y=\"-71.8\" font-family=\"Times,serif\" font-size=\"14.00\">$7</text>\n<text text-anchor=\"middle\" x=\"161\" y=\"-56.8\" font-family=\"Times,serif\" font-size=\"14.00\">$sdff</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"183,-33.5 183,-102.5 \"/>\n<text text-anchor=\"middle\" x=\"196\" y=\"-64.3\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n</g>\n<!-- n2&#45;&gt;c13 -->\n<g id=\"edge3\" class=\"edge\">\n<title>n2:e&#45;&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-95C66.07,-95 71.23,-92.75 79.85,-91.62\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"80.23,-95.11 90,-91 79.8,-88.12 80.23,-95.11\"/>\n</g>\n<!-- n3 -->\n<g id=\"node2\" class=\"node\">\n<title>n3</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"299,-110.54 299,-125.46 283.18,-136 260.82,-136 245,-125.46 245,-110.54 260.82,-100 283.18,-100 299,-110.54\"/>\n<text text-anchor=\"middle\" x=\"272\" y=\"-114.3\" font-family=\"Times,serif\" font-size=\"14.00\">out</text>\n</g>\n<!-- c8 -->\n<g id=\"node5\" class=\"node\">\n<title>c8</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"335,-53 335,-99 430,-99 430,-53 335,-53\"/>\n<text text-anchor=\"middle\" x=\"348\" y=\"-83.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"335,-76 361,-76 \"/>\n<text text-anchor=\"middle\" x=\"348\" y=\"-60.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"361,-53 361,-99 \"/>\n<text text-anchor=\"middle\" x=\"382.5\" y=\"-79.8\" font-family=\"Times,serif\" font-size=\"14.00\">$2</text>\n<text text-anchor=\"middle\" x=\"382.5\" y=\"-64.8\" font-family=\"Times,serif\" font-size=\"14.00\">$add</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"404,-53 404,-99 \"/>\n<text text-anchor=\"middle\" x=\"417\" y=\"-72.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n3&#45;&gt;c8 -->\n<g id=\"edge5\" class=\"edge\">\n<title>n3:e&#45;&gt;c8:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M299,-118C315.76,-118 315.37,-98.57 325.43,-90.99\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"326.5,-94.32 335,-88 324.41,-87.64 326.5,-94.32\"/>\n</g>\n<!-- n4 -->\n<g id=\"node3\" class=\"node\">\n<title>n4</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-33.54 54,-48.46 38.18,-59 15.82,-59 0,-48.46 0,-33.54 15.82,-23 38.18,-23 54,-33.54\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-37.3\" font-family=\"Times,serif\" font-size=\"14.00\">rst</text>\n</g>\n<!-- n4&#45;&gt;c13 -->\n<g id=\"edge6\" class=\"edge\">\n<title>n4:e&#45;&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-41C66.07,-41 71.23,-43.25 79.85,-44.38\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"79.8,-47.88 90,-45 80.23,-40.89 79.8,-47.88\"/>\n</g>\n<!-- v0 -->\n<g id=\"node4\" class=\"node\">\n<title>v0</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"272\" cy=\"-64\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"272\" y=\"-60.3\" font-family=\"Times,serif\" font-size=\"14.00\">1</text>\n</g>\n<!-- v0&#45;&gt;c8 -->\n<g id=\"edge7\" class=\"edge\">\n<title>v0:e&#45;&gt;c8:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M299,-64C311,-64 316.25,-64 324.88,-64\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"325,-67.5 335,-64 325,-60.5 325,-67.5\"/>\n</g>\n<!-- x1 -->\n<g id=\"node7\" class=\"node\">\n<title>x1</title>\n<path fill=\"none\" stroke=\"black\" d=\"M478,-29C478,-29 517,-29 517,-29 523,-29 529,-35 529,-41 529,-41 529,-53 529,-53 529,-59 523,-65 517,-65 517,-65 478,-65 478,-65 472,-65 466,-59 466,-53 466,-53 466,-41 466,-41 466,-35 472,-29 478,-29\"/>\n<text text-anchor=\"middle\" x=\"497.5\" y=\"-43.3\" font-family=\"Times,serif\" font-size=\"14.00\">3:0 &#45; 3:0</text>\n</g>\n<!-- c8&#45;&gt;x1 -->\n<g id=\"edge2\" class=\"edge\">\n<title>c8:e&#45;&gt;x1:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M430,-76C446.37,-76 446.46,-57.58 456.22,-50.1\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"457.53,-53.36 466,-47 455.41,-46.69 457.53,-53.36\"/>\n</g>\n<!-- c13&#45;&gt;n3 -->\n<g id=\"edge4\" class=\"edge\">\n<title>c13:e&#45;&gt;n3:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M209,-68C232.1,-68 222.35,-103.6 235.19,-114.72\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"234.41,-118.15 245,-118 236.63,-111.51 234.41,-118.15\"/>\n</g>\n<!-- x1&#45;&gt;c13 -->\n<g id=\"edge1\" class=\"edge\">\n<title>x1:e&#45;&gt;c13:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M540.2,-54.08C541.98,-64.73 523.36,-81.95 466,-65.5 447.86,-60.3 448.01,-48.62 430,-43 362.84,-22.07 265.83,-24.63 245,-37 216.27,-54.06 237.73,-85.94 209,-103 163.33,-130.11 127.59,-140.02 89.5,-103 82.35,-96.05 77.56,-83.64 79.14,-75.62\"/>\n<polygon fill=\"none\" stroke=\"black\" stroke-width=\"3\" points=\"540.19,-54.08 532.99,-53.77 530.5,-47 537.7,-47.31 540.19,-54.08\"/>\n<polygon fill=\"none\" stroke=\"black\" stroke-width=\"3\" points=\"79.19,-75.58 81.32,-68.69 88.5,-68 86.37,-74.89 79.19,-75.58\"/>\n</g>\n</g>\n</svg>\n",
            "text/plain": [
              "<graphviz.sources.Source at 0x7d76c408c550>"
            ]
          },
          "metadata": {},
          "execution_count": 40
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "JbSxNNLGzIKz"
      },
      "source": [
        "### Synth FPGA\n",
        "\n",
        "Synthesize FPGA netlist: map to `IC40` `LUT` gates using a builtin synthesis script."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "WO4xtQYmzIK-",
        "outputId": "2087a80f-7c59-43d7-b8f6-81742461f0bf",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "%%script miniconda-synth/bin/yosys -Q -T\n",
        "\n",
        "read -sv adder.v\n",
        "hierarchy -top adder\n",
        "\n",
        "synth_ice40\n",
        "\n",
        "opt_clean\n",
        "show -format dot -prefix synth_ice40"
      ],
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "yosys> \n",
            "yosys> \n",
            "\n",
            "1. Executing Verilog-2005 frontend: adder.v\n",
            "Parsing SystemVerilog input from `adder.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\adder'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3. Executing AST frontend in derive mode using pre-parsed AST for module `\\adder'.\n",
            "Generating RTLIL representation for module `\\adder'.\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "Removing unused module `$abstract\\adder'.\n",
            "Removed 1 unused modules.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "4. Executing SYNTH_ICE40 pass.\n",
            "\n",
            "4.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\SB_IO'.\n",
            "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
            "Generating RTLIL representation for module `\\SB_GB'.\n",
            "Generating RTLIL representation for module `\\SB_LUT4'.\n",
            "Generating RTLIL representation for module `\\SB_CARRY'.\n",
            "Generating RTLIL representation for module `\\SB_DFF'.\n",
            "Generating RTLIL representation for module `\\SB_DFFE'.\n",
            "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
            "Generating RTLIL representation for module `\\SB_DFFR'.\n",
            "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
            "Generating RTLIL representation for module `\\SB_DFFS'.\n",
            "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
            "Generating RTLIL representation for module `\\SB_DFFER'.\n",
            "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
            "Generating RTLIL representation for module `\\SB_DFFES'.\n",
            "Generating RTLIL representation for module `\\SB_DFFN'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
            "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
            "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
            "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
            "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
            "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
            "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
            "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
            "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
            "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
            "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
            "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
            "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
            "Generating RTLIL representation for module `\\SB_SPRAM256KA'.\n",
            "Generating RTLIL representation for module `\\SB_HFOSC'.\n",
            "Generating RTLIL representation for module `\\SB_LFOSC'.\n",
            "Generating RTLIL representation for module `\\SB_RGBA_DRV'.\n",
            "Generating RTLIL representation for module `\\SB_LED_DRV_CUR'.\n",
            "Generating RTLIL representation for module `\\SB_RGB_DRV'.\n",
            "Generating RTLIL representation for module `\\SB_I2C'.\n",
            "Generating RTLIL representation for module `\\SB_SPI'.\n",
            "Generating RTLIL representation for module `\\SB_LEDDA_IP'.\n",
            "Generating RTLIL representation for module `\\SB_FILTER_50NS'.\n",
            "Generating RTLIL representation for module `\\SB_IO_I3C'.\n",
            "Generating RTLIL representation for module `\\SB_IO_OD'.\n",
            "Generating RTLIL representation for module `\\SB_MAC16'.\n",
            "Generating RTLIL representation for module `\\ICESTORM_RAM'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "4.2.1. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "\n",
            "4.2.2. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "Removed 0 unused modules.\n",
            "\n",
            "4.3. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1386$242 in module SB_DFFNES.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1328$235 in module SB_DFFNESS.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1251$231 in module SB_DFFNER.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1193$224 in module SB_DFFNESR.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1122$221 in module SB_DFFNS.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1072$218 in module SB_DFFNSS.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1001$215 in module SB_DFFNR.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:951$212 in module SB_DFFNSR.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:789$204 in module SB_DFFES.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:731$197 in module SB_DFFESS.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:654$193 in module SB_DFFER.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:596$186 in module SB_DFFESR.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:525$183 in module SB_DFFS.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:475$180 in module SB_DFFSS.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:404$177 in module SB_DFFR.\n",
            "Marked 1 switch rules as full_case in process $proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:354$174 in module SB_DFFSR.\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 8 redundant assignments.\n",
            "Promoted 22 assignments to connections.\n",
            "\n",
            "4.3.4. Executing PROC_INIT pass (extract init attributes).\n",
            "Found init rule in `\\SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$245'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$241'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$234'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$230'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$223'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$220'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$217'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$214'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFNE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$211'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFN.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$209'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$207'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$203'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$196'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$192'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$185'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$182'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$179'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$176'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFFE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$173'.\n",
            "  Set init value: \\Q = 1'0\n",
            "Found init rule in `\\SB_DFF.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$171'.\n",
            "  Set init value: \\Q = 1'0\n",
            "\n",
            "4.3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "Found async reset \\S in `\\SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1386$242'.\n",
            "Found async reset \\R in `\\SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1251$231'.\n",
            "Found async reset \\S in `\\SB_DFFNS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1122$221'.\n",
            "Found async reset \\R in `\\SB_DFFNR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1001$215'.\n",
            "Found async reset \\S in `\\SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:789$204'.\n",
            "Found async reset \\R in `\\SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:654$193'.\n",
            "Found async reset \\S in `\\SB_DFFS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:525$183'.\n",
            "Found async reset \\R in `\\SB_DFFR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:404$177'.\n",
            "\n",
            "4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "Creating decoders for process `\\SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$245'.\n",
            "Creating decoders for process `\\SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1386$242'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$241'.\n",
            "Creating decoders for process `\\SB_DFFNESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1328$235'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$234'.\n",
            "Creating decoders for process `\\SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1251$231'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$230'.\n",
            "Creating decoders for process `\\SB_DFFNESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1193$224'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$223'.\n",
            "Creating decoders for process `\\SB_DFFNS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1122$221'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$220'.\n",
            "Creating decoders for process `\\SB_DFFNSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1072$218'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$217'.\n",
            "Creating decoders for process `\\SB_DFFNR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1001$215'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$214'.\n",
            "Creating decoders for process `\\SB_DFFNSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:951$212'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFNE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$211'.\n",
            "Creating decoders for process `\\SB_DFFNE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:906$210'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFN.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$209'.\n",
            "Creating decoders for process `\\SB_DFFN.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:868$208'.\n",
            "Creating decoders for process `\\SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$207'.\n",
            "Creating decoders for process `\\SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:789$204'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$203'.\n",
            "Creating decoders for process `\\SB_DFFESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:731$197'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$196'.\n",
            "Creating decoders for process `\\SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:654$193'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$192'.\n",
            "Creating decoders for process `\\SB_DFFESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:596$186'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$185'.\n",
            "Creating decoders for process `\\SB_DFFS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:525$183'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$182'.\n",
            "Creating decoders for process `\\SB_DFFSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:475$180'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$179'.\n",
            "Creating decoders for process `\\SB_DFFR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:404$177'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$176'.\n",
            "Creating decoders for process `\\SB_DFFSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:354$174'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFFE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$173'.\n",
            "Creating decoders for process `\\SB_DFFE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:309$172'.\n",
            "     1/1: $0\\Q[0:0]\n",
            "Creating decoders for process `\\SB_DFF.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$171'.\n",
            "Creating decoders for process `\\SB_DFF.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:271$170'.\n",
            "\n",
            "4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "Creating register for signal `\\SB_DFFNES.\\Q' using process `\\SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1386$242'.\n",
            "  created $adff cell `$procdff$426' with negative edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFNESS.\\Q' using process `\\SB_DFFNESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1328$235'.\n",
            "  created $dff cell `$procdff$427' with negative edge clock.\n",
            "Creating register for signal `\\SB_DFFNER.\\Q' using process `\\SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1251$231'.\n",
            "  created $adff cell `$procdff$428' with negative edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFNESR.\\Q' using process `\\SB_DFFNESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1193$224'.\n",
            "  created $dff cell `$procdff$429' with negative edge clock.\n",
            "Creating register for signal `\\SB_DFFNS.\\Q' using process `\\SB_DFFNS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1122$221'.\n",
            "  created $adff cell `$procdff$430' with negative edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFNSS.\\Q' using process `\\SB_DFFNSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1072$218'.\n",
            "  created $dff cell `$procdff$431' with negative edge clock.\n",
            "Creating register for signal `\\SB_DFFNR.\\Q' using process `\\SB_DFFNR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1001$215'.\n",
            "  created $adff cell `$procdff$432' with negative edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFNSR.\\Q' using process `\\SB_DFFNSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:951$212'.\n",
            "  created $dff cell `$procdff$433' with negative edge clock.\n",
            "Creating register for signal `\\SB_DFFNE.\\Q' using process `\\SB_DFFNE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:906$210'.\n",
            "  created $dff cell `$procdff$434' with negative edge clock.\n",
            "Creating register for signal `\\SB_DFFN.\\Q' using process `\\SB_DFFN.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:868$208'.\n",
            "  created $dff cell `$procdff$435' with negative edge clock.\n",
            "Creating register for signal `\\SB_DFFES.\\Q' using process `\\SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:789$204'.\n",
            "  created $adff cell `$procdff$436' with positive edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFESS.\\Q' using process `\\SB_DFFESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:731$197'.\n",
            "  created $dff cell `$procdff$437' with positive edge clock.\n",
            "Creating register for signal `\\SB_DFFER.\\Q' using process `\\SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:654$193'.\n",
            "  created $adff cell `$procdff$438' with positive edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFESR.\\Q' using process `\\SB_DFFESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:596$186'.\n",
            "  created $dff cell `$procdff$439' with positive edge clock.\n",
            "Creating register for signal `\\SB_DFFS.\\Q' using process `\\SB_DFFS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:525$183'.\n",
            "  created $adff cell `$procdff$440' with positive edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFSS.\\Q' using process `\\SB_DFFSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:475$180'.\n",
            "  created $dff cell `$procdff$441' with positive edge clock.\n",
            "Creating register for signal `\\SB_DFFR.\\Q' using process `\\SB_DFFR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:404$177'.\n",
            "  created $adff cell `$procdff$442' with positive edge clock and positive level reset.\n",
            "Creating register for signal `\\SB_DFFSR.\\Q' using process `\\SB_DFFSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:354$174'.\n",
            "  created $dff cell `$procdff$443' with positive edge clock.\n",
            "Creating register for signal `\\SB_DFFE.\\Q' using process `\\SB_DFFE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:309$172'.\n",
            "  created $dff cell `$procdff$444' with positive edge clock.\n",
            "Creating register for signal `\\SB_DFF.\\Q' using process `\\SB_DFF.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:271$170'.\n",
            "  created $dff cell `$procdff$445' with positive edge clock.\n",
            "\n",
            "4.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "4.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Removing empty process `SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$245'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1386$242'.\n",
            "Removing empty process `SB_DFFNES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1386$242'.\n",
            "Removing empty process `SB_DFFNESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$241'.\n",
            "Found and cleaned up 2 empty switches in `\\SB_DFFNESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1328$235'.\n",
            "Removing empty process `SB_DFFNESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1328$235'.\n",
            "Removing empty process `SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$234'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1251$231'.\n",
            "Removing empty process `SB_DFFNER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1251$231'.\n",
            "Removing empty process `SB_DFFNESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$230'.\n",
            "Found and cleaned up 2 empty switches in `\\SB_DFFNESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1193$224'.\n",
            "Removing empty process `SB_DFFNESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1193$224'.\n",
            "Removing empty process `SB_DFFNS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$223'.\n",
            "Removing empty process `SB_DFFNS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1122$221'.\n",
            "Removing empty process `SB_DFFNSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$220'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFNSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1072$218'.\n",
            "Removing empty process `SB_DFFNSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1072$218'.\n",
            "Removing empty process `SB_DFFNR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$217'.\n",
            "Removing empty process `SB_DFFNR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:1001$215'.\n",
            "Removing empty process `SB_DFFNSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$214'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFNSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:951$212'.\n",
            "Removing empty process `SB_DFFNSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:951$212'.\n",
            "Removing empty process `SB_DFFNE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$211'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFNE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:906$210'.\n",
            "Removing empty process `SB_DFFNE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:906$210'.\n",
            "Removing empty process `SB_DFFN.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$209'.\n",
            "Removing empty process `SB_DFFN.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:868$208'.\n",
            "Removing empty process `SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$207'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:789$204'.\n",
            "Removing empty process `SB_DFFES.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:789$204'.\n",
            "Removing empty process `SB_DFFESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$203'.\n",
            "Found and cleaned up 2 empty switches in `\\SB_DFFESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:731$197'.\n",
            "Removing empty process `SB_DFFESS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:731$197'.\n",
            "Removing empty process `SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$196'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:654$193'.\n",
            "Removing empty process `SB_DFFER.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:654$193'.\n",
            "Removing empty process `SB_DFFESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$192'.\n",
            "Found and cleaned up 2 empty switches in `\\SB_DFFESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:596$186'.\n",
            "Removing empty process `SB_DFFESR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:596$186'.\n",
            "Removing empty process `SB_DFFS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$185'.\n",
            "Removing empty process `SB_DFFS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:525$183'.\n",
            "Removing empty process `SB_DFFSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$182'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:475$180'.\n",
            "Removing empty process `SB_DFFSS.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:475$180'.\n",
            "Removing empty process `SB_DFFR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$179'.\n",
            "Removing empty process `SB_DFFR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:404$177'.\n",
            "Removing empty process `SB_DFFSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$176'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:354$174'.\n",
            "Removing empty process `SB_DFFSR.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:354$174'.\n",
            "Removing empty process `SB_DFFE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$173'.\n",
            "Found and cleaned up 1 empty switch in `\\SB_DFFE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:309$172'.\n",
            "Removing empty process `SB_DFFE.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:309$172'.\n",
            "Removing empty process `SB_DFF.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:0$171'.\n",
            "Removing empty process `SB_DFF.$proc$/content/miniconda-synth/bin/../share/yosys/ice40/cells_sim.v:271$170'.\n",
            "Cleaned up 18 empty switches.\n",
            "\n",
            "4.3.11. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.4. Executing FLATTEN pass (flatten design).\n",
            "\n",
            "4.5. Executing TRIBUF pass.\n",
            "\n",
            "4.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
            "\n",
            "4.7. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "Removed 0 unused cells and 1 unused wires.\n",
            "\n",
            "4.9. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module adder...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "4.10. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.10.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.10.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.10.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.10.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.10.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.11. Executing FSM pass (extract and optimize FSM).\n",
            "\n",
            "4.11.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
            "\n",
            "4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
            "\n",
            "4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
            "\n",
            "4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
            "\n",
            "4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
            "\n",
            "4.12. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.12.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.12.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.12.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.12.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.13. Executing WREDUCE pass (reducing word size of cells).\n",
            "\n",
            "4.14. Executing PEEPOPT pass (run peephole optimizers).\n",
            "\n",
            "4.15. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.16. Executing SHARE pass (SAT-based resource sharing).\n",
            "\n",
            "4.17. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.17.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/cmp2lut.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/cmp2lut.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_lut_cmp_'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.17.2. Continuing TECHMAP pass.\n",
            "No more expansions possible.\n",
            "\n",
            "4.18. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.19. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.20. Executing ALUMACC pass (create $alu and $macc cells).\n",
            "Extracting $alu and $macc cells in module adder:\n",
            "  creating $macc model for $add$adder.v:7$1 ($add).\n",
            "  creating $alu model for $macc $add$adder.v:7$1.\n",
            "  creating $alu cell for $add$adder.v:7$1: $auto$alumacc.cc:485:replace_alu$447\n",
            "  created 1 $alu and 0 $macc cells.\n",
            "\n",
            "4.21. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.21.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.21.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.21.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.21.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.21.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.22. Executing MEMORY pass.\n",
            "\n",
            "4.22.1. Executing OPT_MEM pass (optimize memories).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "4.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "4.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
            "\n",
            "4.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
            "\n",
            "4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
            "\n",
            "4.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "4.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
            "\n",
            "4.23. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
            "\n",
            "4.25. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.25.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/ice40/brams_map.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
            "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
            "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.25.2. Continuing TECHMAP pass.\n",
            "No more expansions possible.\n",
            "\n",
            "4.26. Executing ICE40_BRAMINIT pass.\n",
            "\n",
            "4.27. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.27.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.27.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.27.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.27.5. Finished fast OPT passes.\n",
            "\n",
            "4.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
            "\n",
            "4.29. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.29.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.29.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.29.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.29.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.29.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.29.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.30. Executing ICE40_WRAPCARRY pass (wrap carries).\n",
            "\n",
            "4.31. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.31.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/techmap.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.31.2. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/ice40/arith_map.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.31.3. Continuing TECHMAP pass.\n",
            "Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\\_90_alu for cells of type $alu.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using template $paramod\\_90_lcu\\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.\n",
            "Using extmapper simplemap for cells of type $pos.\n",
            "Using extmapper simplemap for cells of type $mux.\n",
            "Using extmapper simplemap for cells of type $not.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "\n",
            "4.32. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.32.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.32.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.32.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "Removed 1 unused cells and 29 unused wires.\n",
            "\n",
            "4.32.5. Finished fast OPT passes.\n",
            "\n",
            "4.33. Executing ICE40_OPT pass (performing simple optimizations).\n",
            "\n",
            "4.33.1. Running ICE40 specific optimizations.\n",
            "\n",
            "4.33.2. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.33.3. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.33.4. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.33.6. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).\n",
            "\n",
            "4.35. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.35.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/ice40/ff_map.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/ice40/ff_map.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_NP0P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_NP1P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_PP0P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_PP1P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_NP0_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_NP1_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_PP0_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_PP1_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_NP0P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_NP1P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_PP0P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_PP1P_'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.35.2. Continuing TECHMAP pass.\n",
            "No more expansions possible.\n",
            "\n",
            "4.36. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
            "\n",
            "4.38. Executing ICE40_OPT pass (performing simple optimizations).\n",
            "\n",
            "4.38.1. Running ICE40 specific optimizations.\n",
            "\n",
            "4.38.2. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.38.3. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.38.4. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.38.6. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.39. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.39.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/ice40/latches_map.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
            "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.39.2. Continuing TECHMAP pass.\n",
            "No more expansions possible.\n",
            "\n",
            "4.40. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "4.40.1. Extracting gate netlist of module `\\adder' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
            "\n",
            "4.40.1.1. Executing ABC.\n",
            "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
            "ABC: + strash \n",
            "ABC: + ifraig \n",
            "ABC: + scorr \n",
            "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
            "ABC: + dc2 \n",
            "ABC: + dretime \n",
            "ABC: + strash \n",
            "ABC: + dch -f \n",
            "ABC: + if \n",
            "ABC: + mfs2 \n",
            "ABC: + lutpack -S 1 \n",
            "ABC: + dress \n",
            "ABC: Total number of equiv classes                =       3.\n",
            "ABC: Participating nodes from both networks       =       4.\n",
            "ABC: Participating nodes from the first network   =       2. (  66.67 % of nodes)\n",
            "ABC: Participating nodes from the second network  =       2. (  66.67 % of nodes)\n",
            "ABC: Node pairs (any polarity)                    =       2. (  66.67 % of names can be moved)\n",
            "ABC: Node pairs (same polarity)                   =       2. (  66.67 % of names can be moved)\n",
            "ABC: Total runtime =     0.00 sec\n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "4.40.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:              $lut cells:        2\n",
            "ABC RESULTS:        internal signals:        0\n",
            "ABC RESULTS:           input signals:        2\n",
            "ABC RESULTS:          output signals:        2\n",
            "Removing temp directory.\n",
            "\n",
            "4.41. Executing ICE40_WRAPCARRY pass (wrap carries).\n",
            "\n",
            "4.42. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.42.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/ice40/ff_map.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/ice40/ff_map.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
            "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_NP0P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_NP1P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_PP0P_'.\n",
            "Generating RTLIL representation for module `\\$_DFFE_PP1P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_NP0_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_NP1_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_PP0_'.\n",
            "Generating RTLIL representation for module `\\$_SDFF_PP1_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_NP0P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_NP1P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_PP0P_'.\n",
            "Generating RTLIL representation for module `\\$_SDFFCE_PP1P_'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.42.2. Continuing TECHMAP pass.\n",
            "No more expansions possible.\n",
            "Removed 0 unused cells and 4 unused wires.\n",
            "\n",
            "4.43. Executing OPT_LUT pass (optimize LUTs).\n",
            "Discovering LUTs.\n",
            "Number of LUTs:        2\n",
            "  2-LUT                2\n",
            "  with \\SB_CARRY    (#0)    0\n",
            "  with \\SB_CARRY    (#1)    0\n",
            "\n",
            "Eliminating LUTs.\n",
            "Number of LUTs:        2\n",
            "  2-LUT                2\n",
            "  with \\SB_CARRY    (#0)    0\n",
            "  with \\SB_CARRY    (#1)    0\n",
            "\n",
            "Combining LUTs.\n",
            "Number of LUTs:        2\n",
            "  2-LUT                2\n",
            "  with \\SB_CARRY    (#0)    0\n",
            "  with \\SB_CARRY    (#1)    0\n",
            "\n",
            "Eliminated 0 LUTs.\n",
            "Combined 0 LUTs.\n",
            "\n",
            "4.44. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.44.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/ice40/cells_map.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\$lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.44.2. Continuing TECHMAP pass.\n",
            "Using template $paramod\\$lut\\WIDTH=32'00000000000000000000000000000010\\LUT=4'0110 for cells of type $lut.\n",
            "Using template $paramod\\$lut\\WIDTH=32'00000000000000000000000000000010\\LUT=4'1000 for cells of type $lut.\n",
            "No more expansions possible.\n",
            "Removed 0 unused cells and 4 unused wires.\n",
            "\n",
            "4.45. Executing AUTONAME pass.\n",
            "Renamed 2 objects in module adder (2 iterations).\n",
            "\n",
            "4.46. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "4.46.1. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "\n",
            "4.46.2. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "Removed 0 unused modules.\n",
            "\n",
            "4.47. Printing statistics.\n",
            "\n",
            "=== adder ===\n",
            "\n",
            "   Number of wires:                  3\n",
            "   Number of wire bits:              4\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       4\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  2\n",
            "     SB_LUT4                         2\n",
            "\n",
            "4.48. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module adder...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "yosys> \n",
            "6. Generating Graphviz representation of design.\n",
            "Writing dot description to `synth_ice40.dot'.\n",
            "Dumping module adder to page 1.\n",
            "\n",
            "yosys> exit\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 470
        },
        "id": "Tp3nbgutzIK_",
        "outputId": "84e686d7-c9f4-42a0-ef80-00cf6262b32f"
      },
      "source": [
        "import graphviz\n",
        "graphviz.Source.from_file('synth_ice40.dot')"
      ],
      "execution_count": null,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "image/svg+xml": "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n<!-- Generated by graphviz version 2.43.0 (0)\n -->\n<!-- Title: adder Pages: 1 -->\n<svg width=\"468pt\" height=\"337pt\"\n viewBox=\"0.00 0.00 468.00 337.00\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 333)\">\n<title>adder</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-333 464,-333 464,4 -4,4\"/>\n<text text-anchor=\"middle\" x=\"230\" y=\"-7.8\" font-family=\"Times,serif\" font-size=\"14.00\">adder</text>\n<!-- n1 -->\n<g id=\"node1\" class=\"node\">\n<title>n1</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-33.54 54,-48.46 38.18,-59 15.82,-59 0,-48.46 0,-33.54 15.82,-23 38.18,-23 54,-33.54\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-37.3\" font-family=\"Times,serif\" font-size=\"14.00\">a</text>\n</g>\n<!-- c9 -->\n<g id=\"node6\" class=\"node\">\n<title>c9</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"97,-174 97,-266 264,-266 264,-174 97,-174\"/>\n<text text-anchor=\"middle\" x=\"111\" y=\"-250.8\" font-family=\"Times,serif\" font-size=\"14.00\">I0</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"97,-243 125,-243 \"/>\n<text text-anchor=\"middle\" x=\"111\" y=\"-227.8\" font-family=\"Times,serif\" font-size=\"14.00\">I1</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"97,-220 125,-220 \"/>\n<text text-anchor=\"middle\" x=\"111\" y=\"-204.8\" font-family=\"Times,serif\" font-size=\"14.00\">I2</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"97,-197 125,-197 \"/>\n<text text-anchor=\"middle\" x=\"111\" y=\"-181.8\" font-family=\"Times,serif\" font-size=\"14.00\">I3</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"125,-174 125,-266 \"/>\n<text text-anchor=\"middle\" x=\"181.5\" y=\"-223.8\" font-family=\"Times,serif\" font-size=\"14.00\">out_SB_LUT4_O</text>\n<text text-anchor=\"middle\" x=\"181.5\" y=\"-208.8\" font-family=\"Times,serif\" font-size=\"14.00\">SB_LUT4</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"238,-174 238,-266 \"/>\n<text text-anchor=\"middle\" x=\"251\" y=\"-216.3\" font-family=\"Times,serif\" font-size=\"14.00\">O</text>\n</g>\n<!-- n1&#45;&gt;c9 -->\n<g id=\"edge4\" class=\"edge\">\n<title>n1:e&#45;&gt;c9:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-41C116.7,-41 39.1,-168.62 85.36,-183.57\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"85.11,-187.07 95.5,-185 86.08,-180.14 85.11,-187.07\"/>\n</g>\n<!-- c10 -->\n<g id=\"node10\" class=\"node\">\n<title>c10</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"90,-63 90,-155 271,-155 271,-63 90,-63\"/>\n<text text-anchor=\"middle\" x=\"104\" y=\"-139.8\" font-family=\"Times,serif\" font-size=\"14.00\">I0</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-132 118,-132 \"/>\n<text text-anchor=\"middle\" x=\"104\" y=\"-116.8\" font-family=\"Times,serif\" font-size=\"14.00\">I1</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-109 118,-109 \"/>\n<text text-anchor=\"middle\" x=\"104\" y=\"-93.8\" font-family=\"Times,serif\" font-size=\"14.00\">I2</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"90,-86 118,-86 \"/>\n<text text-anchor=\"middle\" x=\"104\" y=\"-70.8\" font-family=\"Times,serif\" font-size=\"14.00\">I3</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"118,-63 118,-155 \"/>\n<text text-anchor=\"middle\" x=\"181.5\" y=\"-112.8\" font-family=\"Times,serif\" font-size=\"14.00\">out_SB_LUT4_O_1</text>\n<text text-anchor=\"middle\" x=\"181.5\" y=\"-97.8\" font-family=\"Times,serif\" font-size=\"14.00\">SB_LUT4</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"245,-63 245,-155 \"/>\n<text text-anchor=\"middle\" x=\"258\" y=\"-105.3\" font-family=\"Times,serif\" font-size=\"14.00\">O</text>\n</g>\n<!-- n1&#45;&gt;c10 -->\n<g id=\"edge3\" class=\"edge\">\n<title>n1:e&#45;&gt;c10:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-41C71.47,-41 70.08,-62.37 80.18,-70.72\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"79.41,-74.15 90,-74 81.63,-67.51 79.41,-74.15\"/>\n</g>\n<!-- n2 -->\n<g id=\"node2\" class=\"node\">\n<title>n2</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-195.54 54,-210.46 38.18,-221 15.82,-221 0,-210.46 0,-195.54 15.82,-185 38.18,-185 54,-195.54\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-199.3\" font-family=\"Times,serif\" font-size=\"14.00\">b</text>\n</g>\n<!-- n2&#45;&gt;c9 -->\n<g id=\"edge6\" class=\"edge\">\n<title>n2:e&#45;&gt;c9:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-203C68.66,-203 74.46,-206.11 85.38,-207.43\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"85.32,-210.93 95.5,-208 85.71,-203.94 85.32,-210.93\"/>\n</g>\n<!-- n2&#45;&gt;c10 -->\n<g id=\"edge5\" class=\"edge\">\n<title>n2:e&#45;&gt;c10:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-203C99.67,-203 49.9,-113.68 79.92,-99.02\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"80.88,-102.4 90,-97 79.51,-95.54 80.88,-102.4\"/>\n</g>\n<!-- n3 -->\n<g id=\"node3\" class=\"node\">\n<title>n3</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"460,-156.54 460,-171.46 444.18,-182 421.82,-182 406,-171.46 406,-156.54 421.82,-146 444.18,-146 460,-156.54\"/>\n<text text-anchor=\"middle\" x=\"433\" y=\"-160.3\" font-family=\"Times,serif\" font-size=\"14.00\">out</text>\n</g>\n<!-- v0 -->\n<g id=\"node4\" class=\"node\">\n<title>v0</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"27\" cy=\"-311\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-307.3\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v0&#45;&gt;c9 -->\n<g id=\"edge9\" class=\"edge\">\n<title>v0:e&#45;&gt;c9:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-311C80.86,-311 69.05,-268.89 85.64,-257.7\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"86.78,-261.02 95.5,-255 84.93,-254.27 86.78,-261.02\"/>\n</g>\n<!-- v1 -->\n<g id=\"node5\" class=\"node\">\n<title>v1</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"27\" cy=\"-257\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-253.3\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v1&#45;&gt;c9 -->\n<g id=\"edge10\" class=\"edge\">\n<title>v1:e&#45;&gt;c9:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-257C71.5,-257 73.74,-240.5 85.52,-234.31\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"86.55,-237.66 95.5,-232 84.97,-230.84 86.55,-237.66\"/>\n</g>\n<!-- x2 -->\n<g id=\"node7\" class=\"node\">\n<title>x2</title>\n<path fill=\"none\" stroke=\"black\" d=\"M319,-188C319,-188 358,-188 358,-188 364,-188 370,-194 370,-200 370,-200 370,-212 370,-212 370,-218 364,-224 358,-224 358,-224 319,-224 319,-224 313,-224 307,-218 307,-212 307,-212 307,-200 307,-200 307,-194 313,-188 319,-188\"/>\n<text text-anchor=\"middle\" x=\"338.5\" y=\"-202.3\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 1:1</text>\n</g>\n<!-- c9&#45;&gt;x2 -->\n<g id=\"edge1\" class=\"edge\">\n<title>c9:e&#45;&gt;x2:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M277.46,-217.81C283.92,-215.23 288.34,-210.95 294.73,-208.31\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"277.3,-217.84 272.12,-222.86 265.5,-220 270.68,-214.99 277.3,-217.84\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"295.21,-208.22 300.36,-203.18 307,-206 301.84,-211.04 295.21,-208.22\"/>\n</g>\n<!-- x2&#45;&gt;n3 -->\n<g id=\"edge7\" class=\"edge\">\n<title>x2:e&#45;&gt;n3:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M370,-206C390.36,-206 384.83,-177.2 396.29,-167.3\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"397.65,-170.53 406,-164 395.41,-163.9 397.65,-170.53\"/>\n</g>\n<!-- v3 -->\n<g id=\"node8\" class=\"node\">\n<title>v3</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"27\" cy=\"-149\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-145.3\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v3&#45;&gt;c10 -->\n<g id=\"edge11\" class=\"edge\">\n<title>v3:e&#45;&gt;c10:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-149C66.12,-149 71.22,-146.19 79.83,-144.78\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"80.3,-148.26 90,-144 79.76,-141.28 80.3,-148.26\"/>\n</g>\n<!-- v4 -->\n<g id=\"node9\" class=\"node\">\n<title>v4</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"27\" cy=\"-95\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-91.3\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v4&#45;&gt;c10 -->\n<g id=\"edge12\" class=\"edge\">\n<title>v4:e&#45;&gt;c10:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-95C69.57,-95 70.7,-111.19 80.17,-118.02\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"79.41,-121.44 90,-121 81.45,-114.75 79.41,-121.44\"/>\n</g>\n<!-- x5 -->\n<g id=\"node11\" class=\"node\">\n<title>x5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M319,-119C319,-119 358,-119 358,-119 364,-119 370,-125 370,-131 370,-131 370,-143 370,-143 370,-149 364,-155 358,-155 358,-155 319,-155 319,-155 313,-155 307,-149 307,-143 307,-143 307,-131 307,-131 307,-125 313,-119 319,-119\"/>\n<text text-anchor=\"middle\" x=\"338.5\" y=\"-133.3\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- c10&#45;&gt;x5 -->\n<g id=\"edge2\" class=\"edge\">\n<title>c10:e&#45;&gt;x5:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M282.33,-113.38C287.72,-118.54 290.12,-127.1 295.42,-132.38\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"282.19,-113.32 275.16,-114.89 271,-109 278.04,-107.43 282.19,-113.32\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"295.86,-132.55 302.91,-131.06 307,-137 299.94,-138.49 295.86,-132.55\"/>\n</g>\n<!-- x5&#45;&gt;n3 -->\n<g id=\"edge8\" class=\"edge\">\n<title>x5:e&#45;&gt;n3:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M370,-137C385.94,-137 386.63,-154.15 396.38,-161.11\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"395.42,-164.48 406,-164 397.43,-157.77 395.42,-164.48\"/>\n</g>\n</g>\n</svg>\n",
            "text/plain": [
              "<graphviz.sources.Source at 0x7f24bef5fa00>"
            ]
          },
          "metadata": {},
          "execution_count": 15
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "fuTlMelBwLEo"
      },
      "source": [
        "### Synth CMOS\n",
        "\n",
        "Synthesize CMOS netlist: map to `NOR` and `NOT` gates using CMOS technology mapping from `yosys examples."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "I34dkQ01xSOj",
        "outputId": "045bd3a2-1533-4ff8-dccc-b3a99a03fb63",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "!curl --silent -L https://github.com/YosysHQ/yosys/archive/refs/tags/yosys-0.11.tar.gz | tar xvzf - yosys-yosys-0.11/examples/cmos --strip-components=2"
      ],
      "execution_count": 47,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "yosys-yosys-0.11/examples/cmos/\n",
            "yosys-yosys-0.11/examples/cmos/.gitignore\n",
            "yosys-yosys-0.11/examples/cmos/README\n",
            "yosys-yosys-0.11/examples/cmos/cmos_cells.lib\n",
            "yosys-yosys-0.11/examples/cmos/cmos_cells.sp\n",
            "yosys-yosys-0.11/examples/cmos/cmos_cells.v\n",
            "yosys-yosys-0.11/examples/cmos/cmos_cells_digital.sp\n",
            "yosys-yosys-0.11/examples/cmos/counter.v\n",
            "yosys-yosys-0.11/examples/cmos/counter.ys\n",
            "yosys-yosys-0.11/examples/cmos/counter_digital.ys\n",
            "yosys-yosys-0.11/examples/cmos/counter_tb.gtkw\n",
            "yosys-yosys-0.11/examples/cmos/counter_tb.v\n",
            "yosys-yosys-0.11/examples/cmos/testbench.sh\n",
            "yosys-yosys-0.11/examples/cmos/testbench.sp\n",
            "yosys-yosys-0.11/examples/cmos/testbench_digital.sh\n",
            "yosys-yosys-0.11/examples/cmos/testbench_digital.sp\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "m2cny9dXwLE1",
        "outputId": "4ff92f33-850d-4396-ceb2-f9846581f414",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "%%script miniconda-synth/bin/yosys -Q -T\n",
        "\n",
        "read -sv counter.v\n",
        "hierarchy -top counter\n",
        "\n",
        "read -sv -lib cmos/cmos_cells.v\n",
        "synth\n",
        "dfflibmap -liberty cmos/cmos_cells.lib\n",
        "abc -liberty cmos/cmos_cells.lib\n",
        "\n",
        "opt_clean\n",
        "show -format dot -prefix synth_cmos\n",
        "stat -liberty cmos/cmos_cells.lib"
      ],
      "execution_count": 49,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "yosys> \n",
            "yosys> \n",
            "\n",
            "1. Executing Verilog-2005 frontend: counter.v\n",
            "Parsing SystemVerilog input from `counter.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\counter'.\n",
            "Storing AST representation for module `$abstract\\counter_tb'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3. Executing AST frontend in derive mode using pre-parsed AST for module `\\counter'.\n",
            "Generating RTLIL representation for module `\\counter'.\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removing unused module `$abstract\\counter_tb'.\n",
            "Removing unused module `$abstract\\counter'.\n",
            "Removed 2 unused modules.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "4. Executing Verilog-2005 frontend: cmos/cmos_cells.v\n",
            "Parsing SystemVerilog input from `cmos/cmos_cells.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\BUF'.\n",
            "Storing AST representation for module `$abstract\\NOT'.\n",
            "Storing AST representation for module `$abstract\\NAND'.\n",
            "Storing AST representation for module `$abstract\\NOR'.\n",
            "Storing AST representation for module `$abstract\\DFF'.\n",
            "Storing AST representation for module `$abstract\\DFFSR'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "5. Executing SYNTH pass.\n",
            "\n",
            "5.1. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "5.1.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "5.1.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removing unused module `$abstract\\DFFSR'.\n",
            "Removing unused module `$abstract\\DFF'.\n",
            "Removing unused module `$abstract\\NOR'.\n",
            "Removing unused module `$abstract\\NAND'.\n",
            "Removing unused module `$abstract\\NOT'.\n",
            "Removing unused module `$abstract\\BUF'.\n",
            "Removed 6 unused modules.\n",
            "\n",
            "5.2. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Marked 1 switch rules as full_case in process $proc$counter.v:2$1 in module counter.\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 1 redundant assignment.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "5.2.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "5.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "Creating decoders for process `\\counter.$proc$counter.v:2$1'.\n",
            "     1/1: $0\\out[3:0]\n",
            "\n",
            "5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "Creating register for signal `\\counter.\\out' using process `\\counter.$proc$counter.v:2$1'.\n",
            "  created $dff cell `$procdff$6' with positive edge clock.\n",
            "\n",
            "5.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "5.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Found and cleaned up 1 empty switch in `\\counter.$proc$counter.v:2$1'.\n",
            "Removing empty process `counter.$proc$counter.v:2$1'.\n",
            "Cleaned up 1 empty switch.\n",
            "\n",
            "5.2.11. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.3. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 2 unused wires.\n",
            "\n",
            "5.5. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module counter...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "5.6. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.6.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  Evaluating internal representation of mux trees.\n",
            "  Analyzing evaluation results.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.6.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.6.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.7. Executing FSM pass (extract and optimize FSM).\n",
            "\n",
            "5.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
            "\n",
            "5.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
            "\n",
            "5.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "5.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
            "\n",
            "5.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
            "\n",
            "5.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
            "\n",
            "5.8. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.8.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  Evaluating internal representation of mux trees.\n",
            "  Analyzing evaluation results.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "Adding SRST signal on $procdff$6 ($dff) from module counter (D = $add$counter.v:6$2_Y [3:0], Q = \\out, rval = 4'0000).\n",
            "\n",
            "5.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 1 unused cells and 1 unused wires.\n",
            "\n",
            "5.8.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.8.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "5.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.8.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.8.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.8.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.8.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.9. Executing WREDUCE pass (reducing word size of cells).\n",
            "Removed top 31 bits (of 32) from port B of cell counter.$add$counter.v:6$2 ($add).\n",
            "Removed top 28 bits (of 32) from port Y of cell counter.$add$counter.v:6$2 ($add).\n",
            "Removed top 28 bits (of 32) from wire counter.$add$counter.v:6$2_Y.\n",
            "\n",
            "5.10. Executing PEEPOPT pass (run peephole optimizers).\n",
            "\n",
            "5.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 1 unused wires.\n",
            "\n",
            "5.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
            "Extracting $alu and $macc cells in module counter:\n",
            "  creating $macc model for $add$counter.v:6$2 ($add).\n",
            "  creating $alu model for $macc $add$counter.v:6$2.\n",
            "  creating $alu cell for $add$counter.v:6$2: $auto$alumacc.cc:485:replace_alu$9\n",
            "  created 1 $alu and 0 $macc cells.\n",
            "\n",
            "5.13. Executing SHARE pass (SAT-based resource sharing).\n",
            "\n",
            "5.14. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.14.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.14.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.14.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.15. Executing MEMORY pass.\n",
            "\n",
            "5.15.1. Executing OPT_MEM pass (optimize memories).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "5.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "5.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
            "\n",
            "5.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
            "\n",
            "5.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
            "\n",
            "5.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "5.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
            "\n",
            "5.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.17. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.17.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.17.5. Finished fast OPT passes.\n",
            "\n",
            "5.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
            "\n",
            "5.19. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.19.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.19.6. Executing OPT_SHARE pass.\n",
            "\n",
            "5.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.19.9. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.19.10. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.20. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "5.20.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/techmap.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "5.20.2. Continuing TECHMAP pass.\n",
            "Using extmapper simplemap for cells of type $sdff.\n",
            "Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\\_90_alu for cells of type $alu.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using template $paramod\\_90_lcu\\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.\n",
            "Using extmapper simplemap for cells of type $pos.\n",
            "Using extmapper simplemap for cells of type $mux.\n",
            "Using extmapper simplemap for cells of type $not.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "\n",
            "5.21. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.21.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 1 cells.\n",
            "\n",
            "5.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 5 unused cells and 33 unused wires.\n",
            "\n",
            "5.21.5. Finished fast OPT passes.\n",
            "\n",
            "5.22. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "5.22.1. Extracting gate netlist of module `\\counter' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.\n",
            "\n",
            "5.22.1.1. Executing ABC.\n",
            "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
            "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
            "ABC: + strash \n",
            "ABC: + dretime \n",
            "ABC: + map \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "5.22.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:            ANDNOT cells:        1\n",
            "ABC RESULTS:              NAND cells:        1\n",
            "ABC RESULTS:               NOT cells:        1\n",
            "ABC RESULTS:              XNOR cells:        1\n",
            "ABC RESULTS:               XOR cells:        2\n",
            "ABC RESULTS:        internal signals:        2\n",
            "ABC RESULTS:           input signals:        4\n",
            "ABC RESULTS:          output signals:        4\n",
            "Removing temp directory.\n",
            "\n",
            "5.23. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.23.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 9 unused wires.\n",
            "\n",
            "5.23.5. Finished fast OPT passes.\n",
            "\n",
            "5.24. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "5.24.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "5.24.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removed 0 unused modules.\n",
            "\n",
            "5.25. Printing statistics.\n",
            "\n",
            "=== counter ===\n",
            "\n",
            "   Number of wires:                  7\n",
            "   Number of wire bits:             16\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       6\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                 10\n",
            "     $_ANDNOT_                       1\n",
            "     $_NAND_                         1\n",
            "     $_NOT_                          1\n",
            "     $_SDFF_PP0_                     4\n",
            "     $_XNOR_                         1\n",
            "     $_XOR_                          2\n",
            "\n",
            "5.26. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module counter...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "yosys> \n",
            "6. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).\n",
            "  cell DFF (noninv, pins=3, area=18.00) is a direct match for cell type $_DFF_P_.\n",
            "  cell DFFSR (noninv, pins=5, area=18.00) is a direct match for cell type $_DFFSR_PPP_.\n",
            "  final dff cell mappings:\n",
            "    unmapped dff cell: $_DFF_N_\n",
            "    \\DFF _DFF_P_ (.C( C), .D( D), .Q( Q));\n",
            "    unmapped dff cell: $_DFF_NN0_\n",
            "    unmapped dff cell: $_DFF_NN1_\n",
            "    unmapped dff cell: $_DFF_NP0_\n",
            "    unmapped dff cell: $_DFF_NP1_\n",
            "    unmapped dff cell: $_DFF_PN0_\n",
            "    unmapped dff cell: $_DFF_PN1_\n",
            "    unmapped dff cell: $_DFF_PP0_\n",
            "    unmapped dff cell: $_DFF_PP1_\n",
            "    unmapped dff cell: $_DFFSR_NNN_\n",
            "    unmapped dff cell: $_DFFSR_NNP_\n",
            "    unmapped dff cell: $_DFFSR_NPN_\n",
            "    unmapped dff cell: $_DFFSR_NPP_\n",
            "    unmapped dff cell: $_DFFSR_PNN_\n",
            "    unmapped dff cell: $_DFFSR_PNP_\n",
            "    unmapped dff cell: $_DFFSR_PPN_\n",
            "    \\DFFSR _DFFSR_PPP_ (.C( C), .D( D), .Q( Q), .R( R), .S( S));\n",
            "\n",
            "6.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).\n",
            "Mapping DFF cells in module `\\counter':\n",
            "  mapped 4 $_DFF_P_ cells to \\DFF cells.\n",
            "\n",
            "yosys> \n",
            "7. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "7.1. Extracting gate netlist of module `\\counter' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 10 gates and 16 wires to a netlist network with 5 inputs and 4 outputs.\n",
            "\n",
            "7.1.1. Executing ABC.\n",
            "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_lib -w /content/cmos/cmos_cells.lib \n",
            "ABC: Parsing finished successfully.  Parsing time =     0.00 sec\n",
            "ABC: Warning: Templates are not defined.\n",
            "ABC: Libery parser cannot read \"time_unit\".  Assuming   time_unit : \"1ns\".\n",
            "ABC: Libery parser cannot read \"capacitive_load_unit\". Assuming   capacitive_load_unit(1, pf).\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"DFF\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"DFFSR\".\n",
            "ABC: Library \"demo\" from \"/content/cmos/cmos_cells.lib\" has 4 cells (2 skipped: 2 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec\n",
            "ABC: Memory =    0.00 MB. Time =     0.00 sec\n",
            "ABC: + strash \n",
            "ABC: + ifraig \n",
            "ABC: + scorr \n",
            "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
            "ABC: + dc2 \n",
            "ABC: + dretime \n",
            "ABC: + strash \n",
            "ABC: + &get -n \n",
            "ABC: + &dch -f \n",
            "ABC: + &nf \n",
            "ABC: + &put \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "7.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:              NAND cells:        6\n",
            "ABC RESULTS:               NOR cells:        7\n",
            "ABC RESULTS:               NOT cells:        3\n",
            "ABC RESULTS:        internal signals:        7\n",
            "ABC RESULTS:           input signals:        5\n",
            "ABC RESULTS:          output signals:        4\n",
            "Removing temp directory.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 13 unused wires.\n",
            "\n",
            "yosys> \n",
            "9. Generating Graphviz representation of design.\n",
            "Writing dot description to `synth_cmos.dot'.\n",
            "Dumping module counter to page 1.\n",
            "\n",
            "yosys> \n",
            "10. Printing statistics.\n",
            "\n",
            "=== counter ===\n",
            "\n",
            "   Number of wires:                 19\n",
            "   Number of wire bits:             22\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       6\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                 20\n",
            "     DFF                             4\n",
            "     NAND                            6\n",
            "     NOR                             7\n",
            "     NOT                             3\n",
            "\n",
            "   Chip area for module '\\counter': 133.000000\n",
            "\n",
            "\n",
            "yosys> exit\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 1000
        },
        "id": "8FhBL03awLE2",
        "outputId": "48739032-9b98-4d52-9f7e-eb210ea8f33f"
      },
      "source": [
        "import graphviz\n",
        "graphviz.Source.from_file('synth_cmos.dot')"
      ],
      "execution_count": 50,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "image/svg+xml": "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n<!-- Generated by graphviz version 2.43.0 (0)\n -->\n<!-- Title: counter Pages: 1 -->\n<svg width=\"383pt\" height=\"1747pt\"\n viewBox=\"0.00 0.00 383.07 1746.50\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 1742.5)\">\n<title>counter</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-1742.5 379.07,-1742.5 379.07,4 -4,4\"/>\n<text text-anchor=\"middle\" x=\"187.53\" y=\"-7.8\" font-family=\"Times,serif\" font-size=\"14.00\">counter</text>\n<!-- n17 -->\n<g id=\"node1\" class=\"node\">\n<title>n17</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"190.53,-1383.54 190.53,-1398.46 174.72,-1409 152.35,-1409 136.53,-1398.46 136.53,-1383.54 152.35,-1373 174.72,-1373 190.53,-1383.54\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1387.3\" font-family=\"Times,serif\" font-size=\"14.00\">clk</text>\n</g>\n<!-- c42 -->\n<g id=\"node28\" class=\"node\">\n<title>c42</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"280.57,-1538.5 280.57,-1607.5 367.57,-1607.5 367.57,-1538.5 280.57,-1538.5\"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1592.3\" font-family=\"Times,serif\" font-size=\"14.00\">C</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-1584.5 306.57,-1584.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1569.3\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-1561.5 306.57,-1561.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1546.3\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"306.57,-1538.5 306.57,-1607.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1576.8\" font-family=\"Times,serif\" font-size=\"14.00\">$89</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1561.8\" font-family=\"Times,serif\" font-size=\"14.00\">DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"347.57,-1538.5 347.57,-1607.5 \"/>\n<text text-anchor=\"middle\" x=\"357.57\" y=\"-1569.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n17&#45;&gt;c42 -->\n<g id=\"edge31\" class=\"edge\">\n<title>n17:e&#45;&gt;c42:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M191.53,-1391C215.29,-1391 223.14,-1399.75 237.07,-1419 282.23,-1481.44 206.01,-1585.65 268.77,-1595.28\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.85,-1598.8 279.07,-1596 269.33,-1591.81 268.85,-1598.8\"/>\n</g>\n<!-- c43 -->\n<g id=\"node30\" class=\"node\">\n<title>c43</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"280.57,-1450.5 280.57,-1519.5 367.57,-1519.5 367.57,-1450.5 280.57,-1450.5\"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1504.3\" font-family=\"Times,serif\" font-size=\"14.00\">C</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-1496.5 306.57,-1496.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1481.3\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-1473.5 306.57,-1473.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1458.3\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"306.57,-1450.5 306.57,-1519.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1488.8\" font-family=\"Times,serif\" font-size=\"14.00\">$90</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1473.8\" font-family=\"Times,serif\" font-size=\"14.00\">DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"347.57,-1450.5 347.57,-1519.5 \"/>\n<text text-anchor=\"middle\" x=\"357.57\" y=\"-1481.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n17&#45;&gt;c43 -->\n<g id=\"edge32\" class=\"edge\">\n<title>n17:e&#45;&gt;c43:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M191.53,-1391C215.29,-1391 221.22,-1401.3 237.07,-1419 263.62,-1448.66 240.4,-1498.06 268.99,-1506.69\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.7,-1510.18 279.07,-1508 269.6,-1503.24 268.7,-1510.18\"/>\n</g>\n<!-- c44 -->\n<g id=\"node32\" class=\"node\">\n<title>c44</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"280.57,-857.5 280.57,-926.5 367.57,-926.5 367.57,-857.5 280.57,-857.5\"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-911.3\" font-family=\"Times,serif\" font-size=\"14.00\">C</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-903.5 306.57,-903.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-888.3\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-880.5 306.57,-880.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-865.3\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"306.57,-857.5 306.57,-926.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-895.8\" font-family=\"Times,serif\" font-size=\"14.00\">$91</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-880.8\" font-family=\"Times,serif\" font-size=\"14.00\">DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"347.57,-857.5 347.57,-926.5 \"/>\n<text text-anchor=\"middle\" x=\"357.57\" y=\"-888.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n17&#45;&gt;c44 -->\n<g id=\"edge33\" class=\"edge\">\n<title>n17:e&#45;&gt;c44:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M191.53,-1391C215.06,-1391 224.57,-1383.94 237.07,-1364 261.9,-1324.36 233.3,-967.39 270.16,-920.15\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"272.16,-923.04 279.07,-915 268.66,-916.98 272.16,-923.04\"/>\n</g>\n<!-- c45 -->\n<g id=\"node34\" class=\"node\">\n<title>c45</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"280.57,-1186.5 280.57,-1255.5 367.57,-1255.5 367.57,-1186.5 280.57,-1186.5\"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1240.3\" font-family=\"Times,serif\" font-size=\"14.00\">C</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-1232.5 306.57,-1232.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1217.3\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"280.57,-1209.5 306.57,-1209.5 \"/>\n<text text-anchor=\"middle\" x=\"293.57\" y=\"-1194.3\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"306.57,-1186.5 306.57,-1255.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1224.8\" font-family=\"Times,serif\" font-size=\"14.00\">$92</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1209.8\" font-family=\"Times,serif\" font-size=\"14.00\">DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"347.57,-1186.5 347.57,-1255.5 \"/>\n<text text-anchor=\"middle\" x=\"357.57\" y=\"-1217.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n17&#45;&gt;c45 -->\n<g id=\"edge34\" class=\"edge\">\n<title>n17:e&#45;&gt;c45:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M191.53,-1391C215.06,-1391 222.16,-1382.2 237.07,-1364 270.42,-1323.27 229.03,-1254.28 268.91,-1245.03\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"269.47,-1248.5 279.07,-1244 268.76,-1241.53 269.47,-1248.5\"/>\n</g>\n<!-- n18 -->\n<g id=\"node2\" class=\"node\">\n<title>n18</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-1055.54 54,-1070.46 38.18,-1081 15.82,-1081 0,-1070.46 0,-1055.54 15.82,-1045 38.18,-1045 54,-1055.54\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-1059.3\" font-family=\"Times,serif\" font-size=\"14.00\">out</text>\n</g>\n<!-- x0 -->\n<g id=\"node5\" class=\"node\">\n<title>x0</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-770C144.03,-770 183.03,-770 183.03,-770 189.03,-770 195.03,-776 195.03,-782 195.03,-782 195.03,-794 195.03,-794 195.03,-800 189.03,-806 183.03,-806 183.03,-806 144.03,-806 144.03,-806 138.03,-806 132.03,-800 132.03,-794 132.03,-794 132.03,-782 132.03,-782 132.03,-776 138.03,-770 144.03,-770\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-784.3\" font-family=\"Times,serif\" font-size=\"14.00\">2:2 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x0 -->\n<g id=\"edge35\" class=\"edge\">\n<title>n18:e&#45;&gt;x0:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C109.47,-1063 60.75,-863.13 90,-816 99.56,-800.59 106.07,-791.5 120.46,-788.83\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.85,-792.31 130.53,-788 120.28,-785.33 120.85,-792.31\"/>\n</g>\n<!-- x1 -->\n<g id=\"node8\" class=\"node\">\n<title>x1</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-1264C144.03,-1264 183.03,-1264 183.03,-1264 189.03,-1264 195.03,-1270 195.03,-1276 195.03,-1276 195.03,-1288 195.03,-1288 195.03,-1294 189.03,-1300 183.03,-1300 183.03,-1300 144.03,-1300 144.03,-1300 138.03,-1300 132.03,-1294 132.03,-1288 132.03,-1288 132.03,-1276 132.03,-1276 132.03,-1270 138.03,-1264 144.03,-1264\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1278.3\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x1 -->\n<g id=\"edge38\" class=\"edge\">\n<title>n18:e&#45;&gt;x1:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C97.19,-1063 66.46,-1217.78 90,-1254 99.88,-1269.2 106.18,-1278.43 120.49,-1281.15\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.27,-1284.64 130.53,-1282 120.86,-1277.67 120.27,-1284.64\"/>\n</g>\n<!-- x2 -->\n<g id=\"node10\" class=\"node\">\n<title>x2</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-990C144.03,-990 183.03,-990 183.03,-990 189.03,-990 195.03,-996 195.03,-1002 195.03,-1002 195.03,-1014 195.03,-1014 195.03,-1020 189.03,-1026 183.03,-1026 183.03,-1026 144.03,-1026 144.03,-1026 138.03,-1026 132.03,-1020 132.03,-1014 132.03,-1014 132.03,-1002 132.03,-1002 132.03,-996 138.03,-990 144.03,-990\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1004.3\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x2 -->\n<g id=\"edge39\" class=\"edge\">\n<title>n18:e&#45;&gt;x2:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C74,-1063 73.77,-1047.69 90,-1036 104.58,-1025.51 107.78,-1013.39 120.55,-1009.37\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"121.1,-1012.83 130.53,-1008 120.15,-1005.89 121.1,-1012.83\"/>\n</g>\n<!-- x3 -->\n<g id=\"node11\" class=\"node\">\n<title>x3</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-935C144.03,-935 183.03,-935 183.03,-935 189.03,-935 195.03,-941 195.03,-947 195.03,-947 195.03,-959 195.03,-959 195.03,-965 189.03,-971 183.03,-971 183.03,-971 144.03,-971 144.03,-971 138.03,-971 132.03,-965 132.03,-959 132.03,-959 132.03,-947 132.03,-947 132.03,-941 138.03,-935 144.03,-935\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-949.3\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x3 -->\n<g id=\"edge40\" class=\"edge\">\n<title>n18:e&#45;&gt;x3:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C93.8,-1063 64.67,-1011.7 90,-981 101.43,-967.15 106.65,-957.18 120.24,-954.05\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.94,-957.49 130.53,-953 120.23,-950.53 120.94,-957.49\"/>\n</g>\n<!-- x4 -->\n<g id=\"node13\" class=\"node\">\n<title>x4</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-1702C144.03,-1702 183.03,-1702 183.03,-1702 189.03,-1702 195.03,-1708 195.03,-1714 195.03,-1714 195.03,-1726 195.03,-1726 195.03,-1732 189.03,-1738 183.03,-1738 183.03,-1738 144.03,-1738 144.03,-1738 138.03,-1738 132.03,-1732 132.03,-1726 132.03,-1726 132.03,-1714 132.03,-1714 132.03,-1708 138.03,-1702 144.03,-1702\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1716.3\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x4 -->\n<g id=\"edge41\" class=\"edge\">\n<title>n18:e&#45;&gt;x4:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C124.11,-1063 55.15,-1632.16 90,-1693 98.91,-1708.55 106.01,-1716.86 120.49,-1719.26\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.3,-1722.76 130.53,-1720 120.82,-1715.77 120.3,-1722.76\"/>\n</g>\n<!-- x5 -->\n<g id=\"node14\" class=\"node\">\n<title>x5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-1647C144.03,-1647 183.03,-1647 183.03,-1647 189.03,-1647 195.03,-1653 195.03,-1659 195.03,-1659 195.03,-1671 195.03,-1671 195.03,-1677 189.03,-1683 183.03,-1683 183.03,-1683 144.03,-1683 144.03,-1683 138.03,-1683 132.03,-1677 132.03,-1671 132.03,-1671 132.03,-1659 132.03,-1659 132.03,-1653 138.03,-1647 144.03,-1647\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1661.3\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x5 -->\n<g id=\"edge42\" class=\"edge\">\n<title>n18:e&#45;&gt;x5:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C117.9,-1063 58.56,-1581.37 90,-1637 98.92,-1652.78 105.85,-1661.63 120.4,-1664.2\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.29,-1667.7 130.53,-1665 120.84,-1660.73 120.29,-1667.7\"/>\n</g>\n<!-- x6 -->\n<g id=\"node23\" class=\"node\">\n<title>x6</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-66C144.03,-66 183.03,-66 183.03,-66 189.03,-66 195.03,-72 195.03,-78 195.03,-78 195.03,-90 195.03,-90 195.03,-96 189.03,-102 183.03,-102 183.03,-102 144.03,-102 144.03,-102 138.03,-102 132.03,-96 132.03,-90 132.03,-90 132.03,-78 132.03,-78 132.03,-72 138.03,-66 144.03,-66\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-80.3\" font-family=\"Times,serif\" font-size=\"14.00\">3:3 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x6 -->\n<g id=\"edge43\" class=\"edge\">\n<title>n18:e&#45;&gt;x6:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C106.32,-1063 68.29,-169.6 90,-122 98.65,-103.04 103.98,-89.02 120.27,-85.1\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.96,-88.55 130.53,-84 120.22,-81.59 120.96,-88.55\"/>\n</g>\n<!-- x7 -->\n<g id=\"node25\" class=\"node\">\n<title>x7</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-329C144.03,-329 183.03,-329 183.03,-329 189.03,-329 195.03,-335 195.03,-341 195.03,-341 195.03,-353 195.03,-353 195.03,-359 189.03,-365 183.03,-365 183.03,-365 144.03,-365 144.03,-365 138.03,-365 132.03,-359 132.03,-353 132.03,-353 132.03,-341 132.03,-341 132.03,-335 138.03,-329 144.03,-329\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-343.3\" font-family=\"Times,serif\" font-size=\"14.00\">3:3 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x7 -->\n<g id=\"edge44\" class=\"edge\">\n<title>n18:e&#45;&gt;x7:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C130.22,-1063 54.45,-445.42 90,-378 98.84,-361.23 105.38,-350.83 120.53,-347.88\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.88,-351.36 130.53,-347 120.27,-344.39 120.88,-351.36\"/>\n</g>\n<!-- x8 -->\n<g id=\"node29\" class=\"node\">\n<title>x8</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-1483C144.03,-1483 183.03,-1483 183.03,-1483 189.03,-1483 195.03,-1489 195.03,-1495 195.03,-1495 195.03,-1507 195.03,-1507 195.03,-1513 189.03,-1519 183.03,-1519 183.03,-1519 144.03,-1519 144.03,-1519 138.03,-1519 132.03,-1513 132.03,-1507 132.03,-1507 132.03,-1495 132.03,-1495 132.03,-1489 138.03,-1483 144.03,-1483\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1497.3\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x8 -->\n<g id=\"edge45\" class=\"edge\">\n<title>n18:e&#45;&gt;x8:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C99.84,-1063 66.62,-1434.57 90,-1474 99.14,-1489.42 106.1,-1497.82 120.51,-1500.25\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.3,-1503.74 130.53,-1501 120.82,-1496.76 120.3,-1503.74\"/>\n</g>\n<!-- x9 -->\n<g id=\"node31\" class=\"node\">\n<title>x9</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-1428C144.03,-1428 183.03,-1428 183.03,-1428 189.03,-1428 195.03,-1434 195.03,-1440 195.03,-1440 195.03,-1452 195.03,-1452 195.03,-1458 189.03,-1464 183.03,-1464 183.03,-1464 144.03,-1464 144.03,-1464 138.03,-1464 132.03,-1458 132.03,-1452 132.03,-1452 132.03,-1440 132.03,-1440 132.03,-1434 138.03,-1428 144.03,-1428\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1442.3\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x9 -->\n<g id=\"edge46\" class=\"edge\">\n<title>n18:e&#45;&gt;x9:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C133.29,-1063 49.66,-1349.73 90,-1418 99.22,-1433.61 105.95,-1442.57 120.43,-1445.19\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.28,-1448.69 130.53,-1446 120.85,-1441.71 120.28,-1448.69\"/>\n</g>\n<!-- x10 -->\n<g id=\"node33\" class=\"node\">\n<title>x10</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-880C144.03,-880 183.03,-880 183.03,-880 189.03,-880 195.03,-886 195.03,-892 195.03,-892 195.03,-904 195.03,-904 195.03,-910 189.03,-916 183.03,-916 183.03,-916 144.03,-916 144.03,-916 138.03,-916 132.03,-910 132.03,-904 132.03,-904 132.03,-892 132.03,-892 132.03,-886 138.03,-880 144.03,-880\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-894.3\" font-family=\"Times,serif\" font-size=\"14.00\">2:2 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x10 -->\n<g id=\"edge36\" class=\"edge\">\n<title>n18:e&#45;&gt;x10:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C116.96,-1063 53.85,-977.54 90,-926 100.41,-911.16 106.36,-901.69 120.53,-898.88\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.88,-902.36 130.53,-898 120.26,-895.39 120.88,-902.36\"/>\n</g>\n<!-- x11 -->\n<g id=\"node35\" class=\"node\">\n<title>x11</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-1100C144.03,-1100 183.03,-1100 183.03,-1100 189.03,-1100 195.03,-1106 195.03,-1112 195.03,-1112 195.03,-1124 195.03,-1124 195.03,-1130 189.03,-1136 183.03,-1136 183.03,-1136 144.03,-1136 144.03,-1136 138.03,-1136 132.03,-1130 132.03,-1124 132.03,-1124 132.03,-1112 132.03,-1112 132.03,-1106 138.03,-1100 144.03,-1100\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1114.3\" font-family=\"Times,serif\" font-size=\"14.00\">3:3 &#45; 0:0</text>\n</g>\n<!-- n18&#45;&gt;x11 -->\n<g id=\"edge37\" class=\"edge\">\n<title>n18:e&#45;&gt;x11:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M54,-1063C74,-1063 73.77,-1078.31 90,-1090 104.58,-1100.49 107.78,-1112.61 120.55,-1116.63\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"120.15,-1120.11 130.53,-1118 121.1,-1113.17 120.15,-1120.11\"/>\n</g>\n<!-- n19 -->\n<g id=\"node3\" class=\"node\">\n<title>n19</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"190.53,-1219.54 190.53,-1234.46 174.72,-1245 152.35,-1245 136.53,-1234.46 136.53,-1219.54 152.35,-1209 174.72,-1209 190.53,-1219.54\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1223.3\" font-family=\"Times,serif\" font-size=\"14.00\">rst</text>\n</g>\n<!-- c23 -->\n<g id=\"node6\" class=\"node\">\n<title>c23</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"279.07,-727 279.07,-773 369.07,-773 369.07,-727 279.07,-727\"/>\n<text text-anchor=\"middle\" x=\"292.07\" y=\"-757.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"279.07,-750 305.07,-750 \"/>\n<text text-anchor=\"middle\" x=\"292.07\" y=\"-734.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"305.07,-727 305.07,-773 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-753.8\" font-family=\"Times,serif\" font-size=\"14.00\">$164</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-738.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOT</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.07,-727 349.07,-773 \"/>\n<text text-anchor=\"middle\" x=\"359.07\" y=\"-746.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n19&#45;&gt;c23 -->\n<g id=\"edge47\" class=\"edge\">\n<title>n19:e&#45;&gt;c23:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M191.53,-1227C215.06,-1227 224.55,-1219.92 237.07,-1200 261.34,-1161.36 233.42,-813.11 269.38,-767.03\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"271.16,-770.04 278.07,-762 267.66,-763.98 271.16,-770.04\"/>\n</g>\n<!-- c25 -->\n<g id=\"node7\" class=\"node\">\n<title>c25</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.57,-1362.5 278.57,-1431.5 369.57,-1431.5 369.57,-1362.5 278.57,-1362.5\"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1416.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-1408.5 304.57,-1408.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1393.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-1385.5 304.57,-1385.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1370.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.57,-1362.5 304.57,-1431.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1400.8\" font-family=\"Times,serif\" font-size=\"14.00\">$165</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1385.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOR</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.57,-1362.5 349.57,-1431.5 \"/>\n<text text-anchor=\"middle\" x=\"359.57\" y=\"-1393.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n19&#45;&gt;c25 -->\n<g id=\"edge48\" class=\"edge\">\n<title>n19:e&#45;&gt;c25:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M191.53,-1227C215.29,-1227 222.74,-1236.04 237.07,-1255 274.27,-1304.25 218.77,-1386.62 266.84,-1396.1\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.8,-1399.61 277.07,-1397 267.41,-1392.64 266.8,-1399.61\"/>\n</g>\n<!-- c28 -->\n<g id=\"node15\" class=\"node\">\n<title>c28</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.57,-1274.5 278.57,-1343.5 369.57,-1343.5 369.57,-1274.5 278.57,-1274.5\"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1328.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-1320.5 304.57,-1320.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1305.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-1297.5 304.57,-1297.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1282.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.57,-1274.5 304.57,-1343.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1312.8\" font-family=\"Times,serif\" font-size=\"14.00\">$168</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1297.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOR</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.57,-1274.5 349.57,-1343.5 \"/>\n<text text-anchor=\"middle\" x=\"359.57\" y=\"-1305.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n19&#45;&gt;c28 -->\n<g id=\"edge49\" class=\"edge\">\n<title>n19:e&#45;&gt;c28:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M191.53,-1227C215.29,-1227 220.88,-1237.61 237.07,-1255 260.66,-1280.37 243.02,-1322.31 267.16,-1330.56\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.67,-1334.03 277.07,-1332 267.67,-1327.1 266.67,-1334.03\"/>\n</g>\n<!-- c22 -->\n<g id=\"node4\" class=\"node\">\n<title>c22</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"279.07,-792 279.07,-838 369.07,-838 369.07,-792 279.07,-792\"/>\n<text text-anchor=\"middle\" x=\"292.07\" y=\"-822.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"279.07,-815 305.07,-815 \"/>\n<text text-anchor=\"middle\" x=\"292.07\" y=\"-799.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"305.07,-792 305.07,-838 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-818.8\" font-family=\"Times,serif\" font-size=\"14.00\">$163</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-803.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOT</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.07,-792 349.07,-838 \"/>\n<text text-anchor=\"middle\" x=\"359.07\" y=\"-811.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x0&#45;&gt;c22 -->\n<g id=\"edge1\" class=\"edge\">\n<title>x0:e&#45;&gt;c22:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.8,-789.39C233.89,-795.47 240.83,-819.7 266.04,-825.67\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.46,-789.35 202.04,-792.65 196.53,-788 202.94,-784.7 208.46,-789.35\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"266.14,-825.68 272.54,-822.36 278.07,-827 271.66,-830.32 266.14,-825.68\"/>\n</g>\n<!-- x1&#45;&gt;c25 -->\n<g id=\"edge2\" class=\"edge\">\n<title>x1:e&#45;&gt;c25:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.77,-1283.49C221.12,-1286.99 226.61,-1296.46 237.07,-1310 265.88,-1347.31 232.59,-1407.34 264.82,-1418.26\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.44,-1283.45 202.01,-1286.7 196.53,-1282 202.97,-1278.75 208.44,-1283.45\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"265.18,-1418.32 271.69,-1415.2 277.07,-1420 270.56,-1423.12 265.18,-1418.32\"/>\n</g>\n<!-- c26 -->\n<g id=\"node9\" class=\"node\">\n<title>c26</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"273.07,-945.5 273.07,-1014.5 375.07,-1014.5 375.07,-945.5 273.07,-945.5\"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-999.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-991.5 299.07,-991.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-976.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-968.5 299.07,-968.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-953.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"299.07,-945.5 299.07,-1014.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-983.8\" font-family=\"Times,serif\" font-size=\"14.00\">$166</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-968.8\" font-family=\"Times,serif\" font-size=\"14.00\">NAND</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"355.07,-945.5 355.07,-1014.5 \"/>\n<text text-anchor=\"middle\" x=\"365.07\" y=\"-976.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x2&#45;&gt;c26 -->\n<g id=\"edge3\" class=\"edge\">\n<title>x2:e&#45;&gt;c26:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.54,-1007.77C229.54,-1006.94 240.03,-1004.06 261.02,-1003.23\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.53,-1007.77 202.61,-1011.89 196.53,-1008 202.46,-1003.89 208.53,-1007.77\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"261.07,-1003.23 266.99,-999.11 273.07,-1003 267.14,-1007.11 261.07,-1003.23\"/>\n</g>\n<!-- x3&#45;&gt;c26 -->\n<g id=\"edge4\" class=\"edge\">\n<title>x3:e&#45;&gt;c26:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.7,-954.16C230.61,-958.6 239.09,-974.49 261.07,-978.87\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.48,-954.14 202.13,-957.55 196.53,-953 202.89,-949.59 208.48,-954.14\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"261.12,-978.88 267.47,-975.46 273.07,-980 266.72,-983.42 261.12,-978.88\"/>\n</g>\n<!-- c27 -->\n<g id=\"node12\" class=\"node\">\n<title>c27</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.57,-1630.5 278.57,-1699.5 369.57,-1699.5 369.57,-1630.5 278.57,-1630.5\"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1684.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-1676.5 304.57,-1676.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1661.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-1653.5 304.57,-1653.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-1638.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.57,-1630.5 304.57,-1699.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1668.8\" font-family=\"Times,serif\" font-size=\"14.00\">$167</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1653.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOR</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.57,-1630.5 349.57,-1699.5 \"/>\n<text text-anchor=\"middle\" x=\"359.57\" y=\"-1661.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x4&#45;&gt;c27 -->\n<g id=\"edge5\" class=\"edge\">\n<title>x4:e&#45;&gt;c27:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.74,-1718.78C232.68,-1713.72 240.91,-1694.29 264.85,-1689.22\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.47,-1718.81 202.9,-1723.39 196.53,-1720 202.11,-1715.43 208.47,-1718.81\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"265.12,-1689.19 270.7,-1684.61 277.07,-1688 271.49,-1692.57 265.12,-1689.19\"/>\n</g>\n<!-- x5&#45;&gt;c27 -->\n<g id=\"edge6\" class=\"edge\">\n<title>x5:e&#45;&gt;c27:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.8,-1665C231.3,-1665 242.41,-1665 264.97,-1665\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.53,-1665 202.53,-1669 196.53,-1665 202.53,-1661 208.53,-1665\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"265.07,-1665 271.07,-1661 277.07,-1665 271.07,-1669 265.07,-1665\"/>\n</g>\n<!-- c29 -->\n<g id=\"node16\" class=\"node\">\n<title>c29</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"273.07,-1033.5 273.07,-1102.5 375.07,-1102.5 375.07,-1033.5 273.07,-1033.5\"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-1087.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-1079.5 299.07,-1079.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-1064.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-1056.5 299.07,-1056.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-1041.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"299.07,-1033.5 299.07,-1102.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1071.8\" font-family=\"Times,serif\" font-size=\"14.00\">$169</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1056.8\" font-family=\"Times,serif\" font-size=\"14.00\">NAND</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"355.07,-1033.5 355.07,-1102.5 \"/>\n<text text-anchor=\"middle\" x=\"365.07\" y=\"-1064.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- c30 -->\n<g id=\"node17\" class=\"node\">\n<title>c30</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"279.07,-1121 279.07,-1167 369.07,-1167 369.07,-1121 279.07,-1121\"/>\n<text text-anchor=\"middle\" x=\"292.07\" y=\"-1151.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"279.07,-1144 305.07,-1144 \"/>\n<text text-anchor=\"middle\" x=\"292.07\" y=\"-1128.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"305.07,-1121 305.07,-1167 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1147.8\" font-family=\"Times,serif\" font-size=\"14.00\">$170</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-1132.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOT</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.07,-1121 349.07,-1167 \"/>\n<text text-anchor=\"middle\" x=\"359.07\" y=\"-1140.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- c31 -->\n<g id=\"node18\" class=\"node\">\n<title>c31</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.57,-551.5 278.57,-620.5 369.57,-620.5 369.57,-551.5 278.57,-551.5\"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-605.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-597.5 304.57,-597.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-582.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-574.5 304.57,-574.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-559.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.57,-551.5 304.57,-620.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-589.8\" font-family=\"Times,serif\" font-size=\"14.00\">$171</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-574.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOR</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.57,-551.5 349.57,-620.5 \"/>\n<text text-anchor=\"middle\" x=\"359.57\" y=\"-582.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- c32 -->\n<g id=\"node19\" class=\"node\">\n<title>c32</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"273.07,-639.5 273.07,-708.5 375.07,-708.5 375.07,-639.5 273.07,-639.5\"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-693.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-685.5 299.07,-685.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-670.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-662.5 299.07,-662.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-647.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"299.07,-639.5 299.07,-708.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-677.8\" font-family=\"Times,serif\" font-size=\"14.00\">$172</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-662.8\" font-family=\"Times,serif\" font-size=\"14.00\">NAND</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"355.07,-639.5 355.07,-708.5 \"/>\n<text text-anchor=\"middle\" x=\"365.07\" y=\"-670.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- c33 -->\n<g id=\"node20\" class=\"node\">\n<title>c33</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"273.07,-463.5 273.07,-532.5 375.07,-532.5 375.07,-463.5 273.07,-463.5\"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-517.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-509.5 299.07,-509.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-494.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-486.5 299.07,-486.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-471.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"299.07,-463.5 299.07,-532.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-501.8\" font-family=\"Times,serif\" font-size=\"14.00\">$173</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-486.8\" font-family=\"Times,serif\" font-size=\"14.00\">NAND</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"355.07,-463.5 355.07,-532.5 \"/>\n<text text-anchor=\"middle\" x=\"365.07\" y=\"-494.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- c34 -->\n<g id=\"node21\" class=\"node\">\n<title>c34</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.57,-375.5 278.57,-444.5 369.57,-444.5 369.57,-375.5 278.57,-375.5\"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-429.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-421.5 304.57,-421.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-406.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-398.5 304.57,-398.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-383.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.57,-375.5 304.57,-444.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-413.8\" font-family=\"Times,serif\" font-size=\"14.00\">$174</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-398.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOR</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.57,-375.5 349.57,-444.5 \"/>\n<text text-anchor=\"middle\" x=\"359.57\" y=\"-406.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- c35 -->\n<g id=\"node22\" class=\"node\">\n<title>c35</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.57,-23.5 278.57,-92.5 369.57,-92.5 369.57,-23.5 278.57,-23.5\"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-77.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-69.5 304.57,-69.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-54.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-46.5 304.57,-46.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-31.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.57,-23.5 304.57,-92.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-61.8\" font-family=\"Times,serif\" font-size=\"14.00\">$175</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-46.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOR</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.57,-23.5 349.57,-92.5 \"/>\n<text text-anchor=\"middle\" x=\"359.57\" y=\"-54.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x6&#45;&gt;c35 -->\n<g id=\"edge7\" class=\"edge\">\n<title>x6:e&#45;&gt;c35:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.81,-83.87C231.31,-83.38 242.4,-81.61 264.97,-81.13\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.53,-83.87 202.57,-87.94 196.53,-84 202.49,-79.94 208.53,-83.87\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"265.07,-81.12 271.02,-77.06 277.07,-81 271.11,-85.06 265.07,-81.12\"/>\n</g>\n<!-- c36 -->\n<g id=\"node24\" class=\"node\">\n<title>c36</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"273.07,-287.5 273.07,-356.5 375.07,-356.5 375.07,-287.5 273.07,-287.5\"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-341.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-333.5 299.07,-333.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-318.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-310.5 299.07,-310.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-295.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"299.07,-287.5 299.07,-356.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-325.8\" font-family=\"Times,serif\" font-size=\"14.00\">$176</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-310.8\" font-family=\"Times,serif\" font-size=\"14.00\">NAND</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"355.07,-287.5 355.07,-356.5 \"/>\n<text text-anchor=\"middle\" x=\"365.07\" y=\"-318.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x7&#45;&gt;c36 -->\n<g id=\"edge8\" class=\"edge\">\n<title>x7:e&#45;&gt;c36:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.86,-346.9C229.54,-346.56 240.09,-345.43 260.8,-345.1\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.53,-346.91 202.56,-350.95 196.53,-347 202.5,-342.95 208.53,-346.91\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"261.07,-345.09 267.03,-341.05 273.07,-345 267.1,-349.05 261.07,-345.09\"/>\n</g>\n<!-- c37 -->\n<g id=\"node26\" class=\"node\">\n<title>c37</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"273.07,-199.5 273.07,-268.5 375.07,-268.5 375.07,-199.5 273.07,-199.5\"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-253.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-245.5 299.07,-245.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-230.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-222.5 299.07,-222.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-207.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"299.07,-199.5 299.07,-268.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-237.8\" font-family=\"Times,serif\" font-size=\"14.00\">$177</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-222.8\" font-family=\"Times,serif\" font-size=\"14.00\">NAND</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"355.07,-199.5 355.07,-268.5 \"/>\n<text text-anchor=\"middle\" x=\"365.07\" y=\"-230.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- c38 -->\n<g id=\"node27\" class=\"node\">\n<title>c38</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.57,-111.5 278.57,-180.5 369.57,-180.5 369.57,-111.5 278.57,-111.5\"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-165.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-157.5 304.57,-157.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-142.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.57,-134.5 304.57,-134.5 \"/>\n<text text-anchor=\"middle\" x=\"291.57\" y=\"-119.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.57,-111.5 304.57,-180.5 \"/>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-149.8\" font-family=\"Times,serif\" font-size=\"14.00\">$178</text>\n<text text-anchor=\"middle\" x=\"327.07\" y=\"-134.8\" font-family=\"Times,serif\" font-size=\"14.00\">NOR</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"349.57,-111.5 349.57,-180.5 \"/>\n<text text-anchor=\"middle\" x=\"359.57\" y=\"-142.3\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x8&#45;&gt;c42 -->\n<g id=\"edge9\" class=\"edge\">\n<title>x8:e&#45;&gt;c42:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.62,-1502.52C235.54,-1509.82 240.09,-1541.24 267.04,-1548.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.44,-1502.5 201.99,-1505.72 196.53,-1501 202.98,-1497.78 208.44,-1502.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"267.16,-1548.51 273.61,-1545.29 279.07,-1550 272.62,-1553.23 267.16,-1548.51\"/>\n</g>\n<!-- x9&#45;&gt;c43 -->\n<g id=\"edge10\" class=\"edge\">\n<title>x9:e&#45;&gt;c43:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.55,-1446.61C232.47,-1449.14 243.13,-1458.86 267.05,-1461.39\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.52,-1446.61 202.32,-1450.3 196.53,-1446 202.73,-1442.31 208.52,-1446.61\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"267.08,-1461.39 273.28,-1457.7 279.07,-1462 272.87,-1465.69 267.08,-1461.39\"/>\n</g>\n<!-- x10&#45;&gt;c44 -->\n<g id=\"edge11\" class=\"edge\">\n<title>x10:e&#45;&gt;c44:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.53,-896.97C233.27,-892.47 242.27,-874.59 266.97,-870.05\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.49,-896.97 202.85,-901.47 196.53,-898 202.17,-893.5 208.49,-896.97\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"267.11,-870.04 272.74,-865.53 279.07,-869 273.43,-873.5 267.11,-870.04\"/>\n</g>\n<!-- x11&#45;&gt;c45 -->\n<g id=\"edge12\" class=\"edge\">\n<title>x11:e&#45;&gt;c45:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.47,-1119.76C220.2,-1123.82 224.53,-1134.37 237.07,-1146 255.27,-1162.89 251.63,-1187.88 267.3,-1195.62\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.4,-1119.75 201.88,-1122.83 196.53,-1118 203.05,-1114.92 208.4,-1119.75\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"267.3,-1195.63 273.98,-1192.89 279.07,-1198 272.39,-1200.73 267.3,-1195.63\"/>\n</g>\n<!-- n1 -->\n<g id=\"node36\" class=\"node\">\n<title>n1</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-1628 123.15,-1610 163.53,-1592 203.92,-1610 163.53,-1628\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1606.3\" font-family=\"Times,serif\" font-size=\"14.00\">$155</text>\n</g>\n<!-- n1&#45;&gt;c25 -->\n<g id=\"edge13\" class=\"edge\">\n<title>n1:e&#45;&gt;c25:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-1610C223.32,-1610 227.51,-1599.18 237.07,-1583 259.24,-1545.47 234.34,-1399.52 267.36,-1376.94\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.51,-1380.25 277.07,-1374 266.48,-1373.55 268.51,-1380.25\"/>\n</g>\n<!-- n1&#45;&gt;c42 -->\n<g id=\"edge14\" class=\"edge\">\n<title>n1:e&#45;&gt;c42:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-1610C237.76,-1610 241.59,-1580.13 268.85,-1574.07\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"269.48,-1577.52 279.07,-1573 268.76,-1570.56 269.48,-1577.52\"/>\n</g>\n<!-- n10 -->\n<g id=\"node37\" class=\"node\">\n<title>n10</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-1081 89.97,-1063 163.53,-1045 237.1,-1063 163.53,-1081\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1059.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n16_</text>\n</g>\n<!-- n10&#45;&gt;c29 -->\n<g id=\"edge15\" class=\"edge\">\n<title>n10:e&#45;&gt;c29:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-1063C250.9,-1063 254.17,-1052.23 263.22,-1047.35\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"264.15,-1050.73 273.07,-1045 262.53,-1043.92 264.15,-1050.73\"/>\n</g>\n<!-- n10&#45;&gt;c30 -->\n<g id=\"edge16\" class=\"edge\">\n<title>n10:e&#45;&gt;c30:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-1063C278.18,-1063 241,-1140.04 268.04,-1153.88\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"267.56,-1157.36 278.07,-1156 269,-1150.51 267.56,-1157.36\"/>\n</g>\n<!-- n11 -->\n<g id=\"node38\" class=\"node\">\n<title>n11</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-423 89.97,-405 163.53,-387 237.1,-405 163.53,-423\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-401.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n18_</text>\n</g>\n<!-- n11&#45;&gt;c31 -->\n<g id=\"edge17\" class=\"edge\">\n<title>n11:e&#45;&gt;c31:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-405C305.68,-405 215.2,-546.78 267.03,-561.73\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.7,-565.21 277.07,-563 267.58,-558.27 266.7,-565.21\"/>\n</g>\n<!-- n11&#45;&gt;c34 -->\n<g id=\"edge18\" class=\"edge\">\n<title>n11:e&#45;&gt;c34:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-405C254.7,-405 255.76,-423.48 267.18,-430.42\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.51,-433.86 277.07,-433 268.27,-427.09 266.51,-433.86\"/>\n</g>\n<!-- n11&#45;&gt;c35 -->\n<g id=\"edge19\" class=\"edge\">\n<title>n11:e&#45;&gt;c35:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-405C310.9,-405 210.24,-91.06 267.03,-60.4\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.15,-63.73 277.07,-58 266.53,-56.92 268.15,-63.73\"/>\n</g>\n<!-- n11&#45;&gt;c36 -->\n<g id=\"edge20\" class=\"edge\">\n<title>n11:e&#45;&gt;c36:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-405C273.19,-405 241.01,-338 263.26,-324.39\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"264.18,-327.77 273.07,-322 262.52,-320.97 264.18,-327.77\"/>\n</g>\n<!-- n12 -->\n<g id=\"node39\" class=\"node\">\n<title>n12</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-642 89.97,-624 163.53,-606 237.1,-624 163.53,-642\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-620.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n19_</text>\n</g>\n<!-- n12&#45;&gt;c32 -->\n<g id=\"edge21\" class=\"edge\">\n<title>n12:e&#45;&gt;c32:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-624C253,-624 253.7,-641.15 263.45,-648.11\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.48,-651.48 273.07,-651 264.49,-644.77 262.48,-651.48\"/>\n</g>\n<!-- n12&#45;&gt;c33 -->\n<g id=\"edge22\" class=\"edge\">\n<title>n12:e&#45;&gt;c33:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-624C291.21,-624 225.46,-515.1 262.74,-499.78\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"263.81,-503.15 273.07,-498 262.62,-496.25 263.81,-503.15\"/>\n</g>\n<!-- n13 -->\n<g id=\"node40\" class=\"node\">\n<title>n13</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-479 89.97,-461 163.53,-443 237.1,-461 163.53,-479\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-457.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n20_</text>\n</g>\n<!-- n13&#45;&gt;c33 -->\n<g id=\"edge23\" class=\"edge\">\n<title>n13:e&#45;&gt;c33:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-461C250.21,-461 254.27,-469.21 263.15,-473.05\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.58,-476.51 273.07,-475 263.93,-469.64 262.58,-476.51\"/>\n</g>\n<!-- n13&#45;&gt;c34 -->\n<g id=\"edge24\" class=\"edge\">\n<title>n13:e&#45;&gt;c34:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-461C261.82,-461 252.29,-423.34 267.41,-412.74\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.4,-416.1 277.07,-410 266.49,-409.36 268.4,-416.1\"/>\n</g>\n<!-- n14 -->\n<g id=\"node41\" class=\"node\">\n<title>n14</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-167 89.97,-149 163.53,-131 237.1,-149 163.53,-167\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-145.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n22_</text>\n</g>\n<!-- n14&#45;&gt;c35 -->\n<g id=\"edge25\" class=\"edge\">\n<title>n14:e&#45;&gt;c35:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-149C286.78,-149 232.71,-51.29 267.01,-36.79\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"267.83,-40.2 277.07,-35 266.61,-33.31 267.83,-40.2\"/>\n</g>\n<!-- n14&#45;&gt;c38 -->\n<g id=\"edge26\" class=\"edge\">\n<title>n14:e&#45;&gt;c38:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-149C252.9,-149 256.28,-161.7 267.05,-166.86\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.55,-170.33 277.07,-169 268.02,-163.49 266.55,-170.33\"/>\n</g>\n<!-- n15 -->\n<g id=\"node42\" class=\"node\">\n<title>n15</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-298 89.97,-280 163.53,-262 237.1,-280 163.53,-298\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-276.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n23_</text>\n</g>\n<!-- n15&#45;&gt;c36 -->\n<g id=\"edge27\" class=\"edge\">\n<title>n15:e&#45;&gt;c36:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-280C251.06,-280 254.12,-291.37 263.16,-296.52\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.51,-299.96 273.07,-299 264.22,-293.17 262.51,-299.96\"/>\n</g>\n<!-- n15&#45;&gt;c37 -->\n<g id=\"edge28\" class=\"edge\">\n<title>n15:e&#45;&gt;c37:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-280C258.77,-280 251.2,-247.86 263.3,-237.31\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"264.72,-240.52 273.07,-234 262.47,-233.89 264.72,-240.52\"/>\n</g>\n<!-- n16 -->\n<g id=\"node43\" class=\"node\">\n<title>n16</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-226 89.97,-208 163.53,-190 237.1,-208 163.53,-226\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-204.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n24_</text>\n</g>\n<!-- n16&#45;&gt;c37 -->\n<g id=\"edge29\" class=\"edge\">\n<title>n16:e&#45;&gt;c37:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-208C249.11,-208 254.3,-209.69 262.92,-210.53\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.91,-214.03 273.07,-211 263.24,-207.04 262.91,-214.03\"/>\n</g>\n<!-- n16&#45;&gt;c38 -->\n<g id=\"edge30\" class=\"edge\">\n<title>n16:e&#45;&gt;c38:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-208C265.76,-208 249.76,-160.53 267.28,-148.66\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.34,-152 277.07,-146 266.5,-145.25 268.34,-152\"/>\n</g>\n<!-- n2 -->\n<g id=\"node44\" class=\"node\">\n<title>n2</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-1355 123.15,-1337 163.53,-1319 203.92,-1337 163.53,-1355\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1333.3\" font-family=\"Times,serif\" font-size=\"14.00\">$157</text>\n</g>\n<!-- n2&#45;&gt;c30 -->\n<g id=\"edge50\" class=\"edge\">\n<title>n2:e&#45;&gt;c30:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-1337C297.55,-1337 190.32,-1147.7 267.69,-1132.91\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.41,-1136.36 278.07,-1132 267.8,-1129.39 268.41,-1136.36\"/>\n</g>\n<!-- n2&#45;&gt;c43 -->\n<g id=\"edge51\" class=\"edge\">\n<title>n2:e&#45;&gt;c43:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-1337C274.44,-1337 212.43,-1470.35 268.94,-1483.89\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.74,-1487.39 279.07,-1485 269.5,-1480.43 268.74,-1487.39\"/>\n</g>\n<!-- n3 -->\n<g id=\"node45\" class=\"node\">\n<title>n3</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-696 123.15,-678 163.53,-660 203.92,-678 163.53,-696\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-674.3\" font-family=\"Times,serif\" font-size=\"14.00\">$159</text>\n</g>\n<!-- n3&#45;&gt;c34 -->\n<g id=\"edge52\" class=\"edge\">\n<title>n3:e&#45;&gt;c34:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-678C223.32,-678 227.82,-667.36 237.07,-651 264.43,-602.57 223.49,-412.91 267.16,-389.4\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.17,-392.75 277.07,-387 266.52,-385.95 268.17,-392.75\"/>\n</g>\n<!-- n3&#45;&gt;c44 -->\n<g id=\"edge53\" class=\"edge\">\n<title>n3:e&#45;&gt;c44:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-678C301.51,-678 187.46,-876.41 268.77,-891.14\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.81,-894.65 279.07,-892 269.39,-887.68 268.81,-894.65\"/>\n</g>\n<!-- n4 -->\n<g id=\"node46\" class=\"node\">\n<title>n4</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-588 123.15,-570 163.53,-552 203.92,-570 163.53,-588\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-566.3\" font-family=\"Times,serif\" font-size=\"14.00\">$161</text>\n</g>\n<!-- n4&#45;&gt;c38 -->\n<g id=\"edge54\" class=\"edge\">\n<title>n4:e&#45;&gt;c38:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-570C223.32,-570 228.28,-559.61 237.07,-543 257.44,-504.48 233.99,-174.57 268.26,-128.37\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"270.35,-131.19 277.07,-123 266.7,-125.21 270.35,-131.19\"/>\n</g>\n<!-- n4&#45;&gt;c45 -->\n<g id=\"edge55\" class=\"edge\">\n<title>n4:e&#45;&gt;c45:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M204.53,-570C223.32,-570 228.56,-580.25 237.07,-597 295.55,-712.13 260.33,-1048.49 273.07,-1177 274.51,-1191.58 266.24,-1208.75 269.95,-1216.64\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.53,-1219.84 279.07,-1221 271.55,-1213.53 268.53,-1219.84\"/>\n</g>\n<!-- n5 -->\n<g id=\"node47\" class=\"node\">\n<title>n5</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-750 89.97,-732 163.53,-714 237.1,-732 163.53,-750\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-728.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n10_</text>\n</g>\n<!-- n5&#45;&gt;c22 -->\n<g id=\"edge56\" class=\"edge\">\n<title>n5:e&#45;&gt;c22:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-732C269.38,-732 247.97,-787.83 268.11,-800.47\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"267.51,-803.93 278.07,-803 269.23,-797.15 267.51,-803.93\"/>\n</g>\n<!-- n5&#45;&gt;c31 -->\n<g id=\"edge57\" class=\"edge\">\n<title>n5:e&#45;&gt;c31:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-732C290.51,-732 229.47,-625.69 266.81,-610.74\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"267.79,-614.12 277.07,-609 266.62,-607.22 267.79,-614.12\"/>\n</g>\n<!-- n5&#45;&gt;c32 -->\n<g id=\"edge58\" class=\"edge\">\n<title>n5:e&#45;&gt;c32:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-732C255.2,-732 252.9,-708.89 263.37,-700.23\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"264.68,-703.48 273.07,-697 262.47,-696.84 264.68,-703.48\"/>\n</g>\n<!-- n6 -->\n<g id=\"node48\" class=\"node\">\n<title>n6</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-534 89.97,-516 163.53,-498 237.1,-516 163.53,-534\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-512.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n11_</text>\n</g>\n<!-- n6&#45;&gt;c23 -->\n<g id=\"edge59\" class=\"edge\">\n<title>n6:e&#45;&gt;c23:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-516C333.68,-516 189.22,-721.83 267.94,-737.11\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"267.8,-740.61 278.07,-738 268.41,-733.63 267.8,-740.61\"/>\n</g>\n<!-- n6&#45;&gt;c33 -->\n<g id=\"edge60\" class=\"edge\">\n<title>n6:e&#45;&gt;c33:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-516C249.18,-516 254.29,-518.81 262.9,-520.22\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.83,-523.72 273.07,-521 263.36,-516.74 262.83,-523.72\"/>\n</g>\n<!-- n6&#45;&gt;c37 -->\n<g id=\"edge61\" class=\"edge\">\n<title>n6:e&#45;&gt;c37:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-516C291.32,-516 225,-290.26 263.24,-260.27\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"264.68,-263.48 273.07,-257 262.47,-256.84 264.68,-263.48\"/>\n</g>\n<!-- n7 -->\n<g id=\"node49\" class=\"node\">\n<title>n7</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-861 89.97,-843 163.53,-825 237.1,-843 163.53,-861\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-839.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n13_</text>\n</g>\n<!-- n7&#45;&gt;c26 -->\n<g id=\"edge62\" class=\"edge\">\n<title>n7:e&#45;&gt;c26:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-843C286.25,-843 229.68,-940.71 263.17,-955.21\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.6,-958.66 273.07,-957 263.85,-951.77 262.6,-958.66\"/>\n</g>\n<!-- n7&#45;&gt;c29 -->\n<g id=\"edge63\" class=\"edge\">\n<title>n7:e&#45;&gt;c29:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-843C288.84,-843 227.33,-1057.35 263.17,-1087.49\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.47,-1090.96 273.07,-1091 264.81,-1084.36 262.47,-1090.96\"/>\n</g>\n<!-- n7&#45;&gt;c31 -->\n<g id=\"edge64\" class=\"edge\">\n<title>n7:e&#45;&gt;c31:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-843C291.03,-843 228.72,-619 267.24,-589.25\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.67,-592.46 277.07,-586 266.47,-585.82 268.67,-592.46\"/>\n</g>\n<!-- n7&#45;&gt;c32 -->\n<g id=\"edge65\" class=\"edge\">\n<title>n7:e&#45;&gt;c32:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-843C309.96,-843 207.71,-690.73 262.82,-675.26\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"263.57,-678.7 273.07,-674 262.71,-671.75 263.57,-678.7\"/>\n</g>\n<!-- n8 -->\n<g id=\"node50\" class=\"node\">\n<title>n8</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-1574 89.97,-1556 163.53,-1538 237.1,-1556 163.53,-1574\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1552.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n14_</text>\n</g>\n<!-- n8&#45;&gt;c27 -->\n<g id=\"edge66\" class=\"edge\">\n<title>n8:e&#45;&gt;c27:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-1556C275.1,-1556 242.74,-1626.02 267.03,-1639.7\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.54,-1643.18 277.07,-1642 268.1,-1636.35 266.54,-1643.18\"/>\n</g>\n<!-- n8&#45;&gt;c28 -->\n<g id=\"edge67\" class=\"edge\">\n<title>n8:e&#45;&gt;c28:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-1556C288.76,-1556 230.85,-1342.51 267.13,-1312.49\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"268.79,-1315.62 277.07,-1309 266.47,-1309.01 268.79,-1315.62\"/>\n</g>\n<!-- n9 -->\n<g id=\"node51\" class=\"node\">\n<title>n9</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-1191 89.97,-1173 163.53,-1155 237.1,-1173 163.53,-1191\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-1169.3\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n15_</text>\n</g>\n<!-- n9&#45;&gt;c28 -->\n<g id=\"edge68\" class=\"edge\">\n<title>n9:e&#45;&gt;c28:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-1173C286.39,-1173 233.01,-1269.85 267.09,-1284.23\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.61,-1287.69 277.07,-1286 267.83,-1280.8 266.61,-1287.69\"/>\n</g>\n<!-- n9&#45;&gt;c29 -->\n<g id=\"edge69\" class=\"edge\">\n<title>n9:e&#45;&gt;c29:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-1173C282.35,-1173 233.26,-1084.52 263.06,-1070\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"263.95,-1073.4 273.07,-1068 262.57,-1066.53 263.95,-1073.4\"/>\n</g>\n</g>\n</svg>\n",
            "text/plain": [
              "<graphviz.sources.Source at 0x7d76c4155210>"
            ]
          },
          "metadata": {},
          "execution_count": 50
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "NIEm0b5h0Bej"
      },
      "source": [
        "### Synth 74xx\n",
        "\n",
        "Synthesize 74xx netlist: map to `74AC08` a nd `74AC86` discrete gate ICs using community provided technology mapping."
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "ap3OuVzD1omG",
        "outputId": "3124ace5-d6b6-4cd4-8888-27a20be7cfa3",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "!git clone https://github.com/Ravenslofty/74xx-liberty"
      ],
      "execution_count": 52,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Cloning into '74xx-liberty'...\n",
            "remote: Enumerating objects: 238, done.\u001b[K\n",
            "remote: Counting objects: 100% (68/68), done.\u001b[K\n",
            "remote: Compressing objects: 100% (10/10), done.\u001b[K\n",
            "remote: Total 238 (delta 59), reused 58 (delta 58), pack-reused 170\u001b[K\n",
            "Receiving objects: 100% (238/238), 112.96 KiB | 3.64 MiB/s, done.\n",
            "Resolving deltas: 100% (128/128), done.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%%writefile adder.v\n",
        "\n",
        "module adder(\n",
        "  input wire a,\n",
        "  input wire b,\n",
        "  output wire [1:0] out\n",
        ");\n",
        "  assign out = a + b;\n",
        "endmodule"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "HDatFx0bayed",
        "outputId": "1cb615f2-f539-4eef-bd61-0c9199adc96d"
      },
      "execution_count": 76,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Writing adder.v\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "%%script miniconda-synth/bin/yosys -Q -T\n",
        "\n",
        "read -sv adder.v\n",
        "hierarchy -top adder\n",
        "\n",
        "synth -flatten -top adder\n",
        "abc -g AND\n",
        "write_aiger -ascii adder.aag"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "ooceu4oyZoGt",
        "outputId": "2b3586fd-7f89-4c17-8bce-7604a0658232"
      },
      "execution_count": 83,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "yosys> \n",
            "yosys> \n",
            "\n",
            "1. Executing Verilog-2005 frontend: adder.v\n",
            "Parsing SystemVerilog input from `adder.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\adder'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3. Executing AST frontend in derive mode using pre-parsed AST for module `\\adder'.\n",
            "Generating RTLIL representation for module `\\adder'.\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "Removing unused module `$abstract\\adder'.\n",
            "Removed 1 unused modules.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "4. Executing SYNTH pass.\n",
            "\n",
            "4.1. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "4.1.1. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "\n",
            "4.1.2. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "Removed 0 unused modules.\n",
            "\n",
            "4.2. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 0 redundant assignments.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "4.2.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "4.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "4.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "\n",
            "4.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "4.2.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "\n",
            "4.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "4.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.2.11. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.3. Executing FLATTEN pass (flatten design).\n",
            "\n",
            "4.4. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "Removed 0 unused cells and 1 unused wires.\n",
            "\n",
            "4.6. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module adder...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "4.7. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.7.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.7.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.7.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.7.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.7.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.7.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.8. Executing FSM pass (extract and optimize FSM).\n",
            "\n",
            "4.8.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
            "\n",
            "4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
            "\n",
            "4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
            "\n",
            "4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
            "\n",
            "4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
            "\n",
            "4.9. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.9.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.9.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.9.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.9.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.10. Executing WREDUCE pass (reducing word size of cells).\n",
            "\n",
            "4.11. Executing PEEPOPT pass (run peephole optimizers).\n",
            "\n",
            "4.12. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.13. Executing ALUMACC pass (create $alu and $macc cells).\n",
            "Extracting $alu and $macc cells in module adder:\n",
            "  creating $macc model for $add$adder.v:7$1 ($add).\n",
            "  creating $alu model for $macc $add$adder.v:7$1.\n",
            "  creating $alu cell for $add$adder.v:7$1: $auto$alumacc.cc:485:replace_alu$2\n",
            "  created 1 $alu and 0 $macc cells.\n",
            "\n",
            "4.14. Executing SHARE pass (SAT-based resource sharing).\n",
            "\n",
            "4.15. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.15.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.15.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.15.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.15.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.15.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.15.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.16. Executing MEMORY pass.\n",
            "\n",
            "4.16.1. Executing OPT_MEM pass (optimize memories).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
            "\n",
            "4.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
            "\n",
            "4.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
            "\n",
            "4.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "4.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
            "\n",
            "4.17. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.18. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.18.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.18.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.18.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.18.5. Finished fast OPT passes.\n",
            "\n",
            "4.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
            "\n",
            "4.20. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.20.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.20.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\adder..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\adder.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.20.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.20.6. Executing OPT_SHARE pass.\n",
            "\n",
            "4.20.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "\n",
            "4.20.9. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.20.10. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "4.21. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "4.21.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/techmap.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "4.21.2. Continuing TECHMAP pass.\n",
            "Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\\_90_alu for cells of type $alu.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using template $paramod\\_90_lcu\\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.\n",
            "Using extmapper simplemap for cells of type $pos.\n",
            "Using extmapper simplemap for cells of type $mux.\n",
            "Using extmapper simplemap for cells of type $not.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "\n",
            "4.22. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.22.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.22.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.22.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "Removed 1 unused cells and 29 unused wires.\n",
            "\n",
            "4.22.5. Finished fast OPT passes.\n",
            "\n",
            "4.23. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "4.23.1. Extracting gate netlist of module `\\adder' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
            "\n",
            "4.23.1.1. Executing ABC.\n",
            "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
            "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
            "ABC: + strash \n",
            "ABC: + dretime \n",
            "ABC: + map \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "4.23.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:               AND cells:        1\n",
            "ABC RESULTS:               XOR cells:        1\n",
            "ABC RESULTS:        internal signals:        0\n",
            "ABC RESULTS:           input signals:        2\n",
            "ABC RESULTS:          output signals:        2\n",
            "Removing temp directory.\n",
            "\n",
            "4.24. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.24.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module adder.\n",
            "\n",
            "4.24.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\adder'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.24.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\adder..\n",
            "Removed 0 unused cells and 4 unused wires.\n",
            "\n",
            "4.24.5. Finished fast OPT passes.\n",
            "\n",
            "4.25. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "4.25.1. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "\n",
            "4.25.2. Analyzing design hierarchy..\n",
            "Top module:  \\adder\n",
            "Removed 0 unused modules.\n",
            "\n",
            "4.26. Printing statistics.\n",
            "\n",
            "=== adder ===\n",
            "\n",
            "   Number of wires:                  3\n",
            "   Number of wire bits:              4\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       4\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  2\n",
            "     $_AND_                          1\n",
            "     $_XOR_                          1\n",
            "\n",
            "4.27. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module adder...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "yosys> \n",
            "5. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "5.1. Extracting gate netlist of module `\\adder' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs.\n",
            "\n",
            "5.1.1. Executing ABC.\n",
            "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
            "ABC: Entered genlib library with 5 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
            "ABC: + strash \n",
            "ABC: + ifraig \n",
            "ABC: + scorr \n",
            "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
            "ABC: + dc2 \n",
            "ABC: + dretime \n",
            "ABC: + strash \n",
            "ABC: + &get -n \n",
            "ABC: + &dch -f \n",
            "ABC: + &nf \n",
            "ABC: + &put \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "5.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:               AND cells:        3\n",
            "ABC RESULTS:               NOT cells:        4\n",
            "ABC RESULTS:        internal signals:        0\n",
            "ABC RESULTS:           input signals:        2\n",
            "ABC RESULTS:          output signals:        2\n",
            "Removing temp directory.\n",
            "\n",
            "yosys> \n",
            "6. Executing AIGER backend.\n",
            "\n",
            "yosys> exit\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "id": "8FDlOsUe0Bet",
        "outputId": "99bfc074-d798-43e6-e367-8787f469ede4",
        "colab": {
          "base_uri": "https://localhost:8080/"
        }
      },
      "source": [
        "%%script miniconda-synth/bin/yosys -Q -T\n",
        "\n",
        "read -sv counter.v\n",
        "hierarchy -top counter\n",
        "\n",
        "read -sv -lib 74xx-liberty/74_models.v\n",
        "synth\n",
        "abc -liberty 74xx-liberty/74ac.lib\n",
        "dfflibmap -liberty 74xx-liberty/74ac.lib\n",
        "\n",
        "write_verilog -noattr -renameprefix syn_ synth_netlist.v\n",
        "\n",
        "\n",
        "opt_clean\n",
        "show -format dot -prefix synth_74\n",
        "stat -liberty 74xx-liberty/74ac.lib"
      ],
      "execution_count": 72,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "yosys> \n",
            "yosys> \n",
            "\n",
            "1. Executing Verilog-2005 frontend: counter.v\n",
            "Parsing SystemVerilog input from `counter.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\counter'.\n",
            "Storing AST representation for module `$abstract\\counter_tb'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3. Executing AST frontend in derive mode using pre-parsed AST for module `\\counter'.\n",
            "Generating RTLIL representation for module `\\counter'.\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removing unused module `$abstract\\counter_tb'.\n",
            "Removing unused module `$abstract\\counter'.\n",
            "Removed 2 unused modules.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "4. Executing Verilog-2005 frontend: 74xx-liberty/74_models.v\n",
            "Parsing SystemVerilog input from `74xx-liberty/74_models.v' to AST representation.\n",
            "Storing AST representation for module `$abstract\\74HC85_1x1CMP4'.\n",
            "Storing AST representation for module `$abstract\\74AC283_1x1ADD4'.\n",
            "Storing AST representation for module `$abstract\\74AC377_8x1DFFE'.\n",
            "Storing AST representation for module `$abstract\\74HC688_1x1EQ8'.\n",
            "Storing AST representation for module `$abstract\\74AC161_1x1COUNT4'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "yosys> \n",
            "5. Executing SYNTH pass.\n",
            "\n",
            "5.1. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "5.1.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "5.1.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removing unused module `$abstract\\74AC161_1x1COUNT4'.\n",
            "Removing unused module `$abstract\\74HC688_1x1EQ8'.\n",
            "Removing unused module `$abstract\\74AC377_8x1DFFE'.\n",
            "Removing unused module `$abstract\\74AC283_1x1ADD4'.\n",
            "Removing unused module `$abstract\\74HC85_1x1CMP4'.\n",
            "Removed 5 unused modules.\n",
            "\n",
            "5.2. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Marked 1 switch rules as full_case in process $proc$counter.v:2$1 in module counter.\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 1 redundant assignment.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "5.2.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "5.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "5.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "Creating decoders for process `\\counter.$proc$counter.v:2$1'.\n",
            "     1/1: $0\\out[3:0]\n",
            "\n",
            "5.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "5.2.8. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "Creating register for signal `\\counter.\\out' using process `\\counter.$proc$counter.v:2$1'.\n",
            "  created $dff cell `$procdff$6' with positive edge clock.\n",
            "\n",
            "5.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "5.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Found and cleaned up 1 empty switch in `\\counter.$proc$counter.v:2$1'.\n",
            "Removing empty process `counter.$proc$counter.v:2$1'.\n",
            "Cleaned up 1 empty switch.\n",
            "\n",
            "5.2.11. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.3. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 2 unused wires.\n",
            "\n",
            "5.5. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module counter...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "5.6. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.6.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.6.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  Evaluating internal representation of mux trees.\n",
            "  Analyzing evaluation results.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.6.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.6.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.6.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.7. Executing FSM pass (extract and optimize FSM).\n",
            "\n",
            "5.7.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
            "\n",
            "5.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
            "\n",
            "5.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
            "\n",
            "5.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
            "\n",
            "5.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
            "\n",
            "5.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
            "\n",
            "5.8. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.8.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  Evaluating internal representation of mux trees.\n",
            "  Analyzing evaluation results.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.8.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "Adding SRST signal on $procdff$6 ($dff) from module counter (D = $add$counter.v:6$2_Y [3:0], Q = \\out, rval = 4'0000).\n",
            "\n",
            "5.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 1 unused cells and 1 unused wires.\n",
            "\n",
            "5.8.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.8.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "5.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.8.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.8.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.8.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.8.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.9. Executing WREDUCE pass (reducing word size of cells).\n",
            "Removed top 31 bits (of 32) from port B of cell counter.$add$counter.v:6$2 ($add).\n",
            "Removed top 28 bits (of 32) from port Y of cell counter.$add$counter.v:6$2 ($add).\n",
            "Removed top 28 bits (of 32) from wire counter.$add$counter.v:6$2_Y.\n",
            "\n",
            "5.10. Executing PEEPOPT pass (run peephole optimizers).\n",
            "\n",
            "5.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 1 unused wires.\n",
            "\n",
            "5.12. Executing ALUMACC pass (create $alu and $macc cells).\n",
            "Extracting $alu and $macc cells in module counter:\n",
            "  creating $macc model for $add$counter.v:6$2 ($add).\n",
            "  creating $alu model for $macc $add$counter.v:6$2.\n",
            "  creating $alu cell for $add$counter.v:6$2: $auto$alumacc.cc:485:replace_alu$9\n",
            "  created 1 $alu and 0 $macc cells.\n",
            "\n",
            "5.13. Executing SHARE pass (SAT-based resource sharing).\n",
            "\n",
            "5.14. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.14.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.14.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.14.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.14.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.14.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.14.9. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.15. Executing MEMORY pass.\n",
            "\n",
            "5.15.1. Executing OPT_MEM pass (optimize memories).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "5.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "5.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
            "\n",
            "5.15.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).\n",
            "\n",
            "5.15.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.15.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
            "\n",
            "5.15.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
            "Performed a total of 0 transformations.\n",
            "\n",
            "5.15.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.15.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
            "\n",
            "5.16. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.17. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.17.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.17.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.17.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.17.5. Finished fast OPT passes.\n",
            "\n",
            "5.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).\n",
            "\n",
            "5.19. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.19.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.19.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\counter..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\counter.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.19.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.19.6. Executing OPT_SHARE pass.\n",
            "\n",
            "5.19.7. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "\n",
            "5.19.9. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.19.10. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5.20. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "5.20.1. Executing Verilog-2005 frontend: /content/miniconda-synth/bin/../share/yosys/techmap.v\n",
            "Parsing Verilog input from `/content/miniconda-synth/bin/../share/yosys/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "5.20.2. Continuing TECHMAP pass.\n",
            "Using extmapper simplemap for cells of type $sdff.\n",
            "Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\\_90_alu for cells of type $alu.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using template $paramod\\_90_lcu\\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.\n",
            "Using extmapper simplemap for cells of type $pos.\n",
            "Using extmapper simplemap for cells of type $mux.\n",
            "Using extmapper simplemap for cells of type $not.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "\n",
            "5.21. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.21.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.21.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 1 cells.\n",
            "\n",
            "5.21.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 5 unused cells and 33 unused wires.\n",
            "\n",
            "5.21.5. Finished fast OPT passes.\n",
            "\n",
            "5.22. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "5.22.1. Extracting gate netlist of module `\\counter' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.\n",
            "\n",
            "5.22.1.1. Executing ABC.\n",
            "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_library <abc-temp-dir>/stdcells.genlib \n",
            "ABC: Entered genlib library with 13 gates from file \"<abc-temp-dir>/stdcells.genlib\".\n",
            "ABC: + strash \n",
            "ABC: + dretime \n",
            "ABC: + map \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "5.22.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:            ANDNOT cells:        1\n",
            "ABC RESULTS:              NAND cells:        1\n",
            "ABC RESULTS:               NOT cells:        1\n",
            "ABC RESULTS:              XNOR cells:        1\n",
            "ABC RESULTS:               XOR cells:        2\n",
            "ABC RESULTS:        internal signals:        2\n",
            "ABC RESULTS:           input signals:        4\n",
            "ABC RESULTS:          output signals:        4\n",
            "Removing temp directory.\n",
            "\n",
            "5.23. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.23.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module counter.\n",
            "\n",
            "5.23.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\counter'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.23.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 9 unused wires.\n",
            "\n",
            "5.23.5. Finished fast OPT passes.\n",
            "\n",
            "5.24. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "5.24.1. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "\n",
            "5.24.2. Analyzing design hierarchy..\n",
            "Top module:  \\counter\n",
            "Removed 0 unused modules.\n",
            "\n",
            "5.25. Printing statistics.\n",
            "\n",
            "=== counter ===\n",
            "\n",
            "   Number of wires:                  7\n",
            "   Number of wire bits:             16\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       6\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                 10\n",
            "     $_ANDNOT_                       1\n",
            "     $_NAND_                         1\n",
            "     $_NOT_                          1\n",
            "     $_SDFF_PP0_                     4\n",
            "     $_XNOR_                         1\n",
            "     $_XOR_                          2\n",
            "\n",
            "5.26. Executing CHECK pass (checking for obvious problems).\n",
            "Checking module counter...\n",
            "Found and reported 0 problems.\n",
            "\n",
            "yosys> \n",
            "6. Executing ABC pass (technology mapping using ABC).\n",
            "\n",
            "6.1. Extracting gate netlist of module `\\counter' to `<abc-temp-dir>/input.blif'..\n",
            "Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.\n",
            "\n",
            "6.1.1. Executing ABC.\n",
            "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
            "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
            "ABC: \n",
            "ABC: + read_blif <abc-temp-dir>/input.blif \n",
            "ABC: + read_lib -w /content/74xx-liberty/74ac.lib \n",
            "ABC: Parsing finished successfully.  Parsing time =     0.00 sec\n",
            "ABC: Warning: Templates are not defined.\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"74AC74_2x1DFFSR\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"74AC273_8x1DFFR\".\n",
            "ABC: Scl_LibertyReadGenlib() skipped sequential cell \"74AC374_8x1DFF\".\n",
            "ABC: Library \"74series\" from \"/content/74xx-liberty/74ac.lib\" has 13 cells (3 skipped: 3 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec\n",
            "ABC: Memory =    0.02 MB. Time =     0.00 sec\n",
            "ABC: + strash \n",
            "ABC: + ifraig \n",
            "ABC: + scorr \n",
            "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
            "ABC: + dc2 \n",
            "ABC: + dretime \n",
            "ABC: + strash \n",
            "ABC: + &get -n \n",
            "ABC: + &dch -f \n",
            "ABC: + &nf \n",
            "ABC: + &put \n",
            "ABC: + write_blif <abc-temp-dir>/output.blif \n",
            "\n",
            "6.1.2. Re-integrating ABC results.\n",
            "ABC RESULTS:    \\74AC04_6x1NOT cells:        2\n",
            "ABC RESULTS:   \\74AC08_4x1AND2 cells:        1\n",
            "ABC RESULTS:   \\74AC10_3x1NAND3 cells:        1\n",
            "ABC RESULTS:   \\74AC86_4x1XOR2 cells:        3\n",
            "ABC RESULTS:        internal signals:        2\n",
            "ABC RESULTS:           input signals:        4\n",
            "ABC RESULTS:          output signals:        4\n",
            "Removing temp directory.\n",
            "\n",
            "yosys> \n",
            "7. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).\n",
            "  cell 74AC374_8x1DFF (noninv, pins=3, area=2.06) is a direct match for cell type $_DFF_P_.\n",
            "  cell 74AC273_8x1DFFR (noninv, pins=4, area=2.25) is a direct match for cell type $_DFF_PN0_.\n",
            "  cell 74AC74_2x1DFFSR (noninv, pins=5, area=5.00) is a direct match for cell type $_DFFSR_PNN_.\n",
            "  final dff cell mappings:\n",
            "    unmapped dff cell: $_DFF_N_\n",
            "    \\74AC374_8x1DFF _DFF_P_ (.CLK( C), .D( D), .Q( Q));\n",
            "    unmapped dff cell: $_DFF_NN0_\n",
            "    unmapped dff cell: $_DFF_NN1_\n",
            "    unmapped dff cell: $_DFF_NP0_\n",
            "    unmapped dff cell: $_DFF_NP1_\n",
            "    \\74AC273_8x1DFFR _DFF_PN0_ (.C( R), .CLK( C), .D( D), .Q( Q));\n",
            "    unmapped dff cell: $_DFF_PN1_\n",
            "    unmapped dff cell: $_DFF_PP0_\n",
            "    unmapped dff cell: $_DFF_PP1_\n",
            "    unmapped dff cell: $_DFFSR_NNN_\n",
            "    unmapped dff cell: $_DFFSR_NNP_\n",
            "    unmapped dff cell: $_DFFSR_NPN_\n",
            "    unmapped dff cell: $_DFFSR_NPP_\n",
            "    \\74AC74_2x1DFFSR _DFFSR_PNN_ (.C( R), .CLK( C), .D( D), .P( S), .Q( Q));\n",
            "    unmapped dff cell: $_DFFSR_PNP_\n",
            "    unmapped dff cell: $_DFFSR_PPN_\n",
            "    unmapped dff cell: $_DFFSR_PPP_\n",
            "\n",
            "7.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).\n",
            "Mapping DFF cells in module `\\counter':\n",
            "  mapped 4 $_DFF_P_ cells to \\74AC374_8x1DFF cells.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "8. Executing Verilog backend.\n",
            "\n",
            "8.1. Executing BMUXMAP pass.\n",
            "\n",
            "8.2. Executing DEMUXMAP pass.\n",
            "Dumping module `\\counter'.\n",
            "\n",
            "yosys> \n",
            "yosys> \n",
            "yosys> \n",
            "9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\counter..\n",
            "Removed 0 unused cells and 10 unused wires.\n",
            "\n",
            "yosys> \n",
            "10. Generating Graphviz representation of design.\n",
            "Writing dot description to `synth_74.dot'.\n",
            "Dumping module counter to page 1.\n",
            "\n",
            "yosys> \n",
            "11. Printing statistics.\n",
            "\n",
            "=== counter ===\n",
            "\n",
            "   Number of wires:                 12\n",
            "   Number of wire bits:             21\n",
            "   Number of public wires:           3\n",
            "   Number of public wire bits:       6\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                 15\n",
            "     $_MUX_                          4\n",
            "     \\74AC04_6x1NOT                  2\n",
            "     \\74AC08_4x1AND2                 1\n",
            "     \\74AC10_3x1NAND3                1\n",
            "     \\74AC374_8x1DFF                 4\n",
            "     \\74AC86_4x1XOR2                 3\n",
            "\n",
            "   Area for cell type $_MUX_ is unknown!\n",
            "\n",
            "   Chip area for module '\\counter': 28.250000\n",
            "\n",
            "\n",
            "yosys> exit\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 1000
        },
        "id": "JNsm6Rxa0Beu",
        "outputId": "54f1594c-3e86-4eb9-849c-118e0710398a"
      },
      "source": [
        "import graphviz\n",
        "graphviz.Source.from_file('synth_74.dot')"
      ],
      "execution_count": 54,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "image/svg+xml": "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"no\"?>\n<!DOCTYPE svg PUBLIC \"-//W3C//DTD SVG 1.1//EN\"\n \"http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd\">\n<!-- Generated by graphviz version 2.43.0 (0)\n -->\n<!-- Title: counter Pages: 1 -->\n<svg width=\"1485pt\" height=\"1130pt\"\n viewBox=\"0.00 0.00 1485.07 1130.00\" xmlns=\"http://www.w3.org/2000/svg\" xmlns:xlink=\"http://www.w3.org/1999/xlink\">\n<g id=\"graph0\" class=\"graph\" transform=\"scale(1 1) rotate(0) translate(4 1126)\">\n<title>counter</title>\n<polygon fill=\"white\" stroke=\"transparent\" points=\"-4,4 -4,-1126 1481.07,-1126 1481.07,4 -4,4\"/>\n<text text-anchor=\"middle\" x=\"738.53\" y=\"-7.8\" font-family=\"Times,serif\" font-size=\"14.00\">counter</text>\n<!-- n10 -->\n<g id=\"node1\" class=\"node\">\n<title>n10</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1197.57,-576.04 1197.57,-590.96 1181.75,-601.5 1159.38,-601.5 1143.57,-590.96 1143.57,-576.04 1159.38,-565.5 1181.75,-565.5 1197.57,-576.04\"/>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-579.8\" font-family=\"Times,serif\" font-size=\"14.00\">clk</text>\n</g>\n<!-- c27 -->\n<g id=\"node25\" class=\"node\">\n<title>c27</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1292.07,-620 1292.07,-689 1477.07,-689 1477.07,-620 1292.07,-620\"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-673.8\" font-family=\"Times,serif\" font-size=\"14.00\">CLK</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-666 1336.07,-666 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-650.8\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-643 1336.07,-643 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-627.8\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1336.07,-620 1336.07,-689 \"/>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-658.3\" font-family=\"Times,serif\" font-size=\"14.00\">$89</text>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-643.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC374_8x1DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1457.07,-620 1457.07,-689 \"/>\n<text text-anchor=\"middle\" x=\"1467.07\" y=\"-650.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n10&#45;&gt;c27 -->\n<g id=\"edge27\" class=\"edge\">\n<title>n10:e&#45;&gt;c27:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1198.57,-583.5C1226.8,-583.5 1235.57,-591.08 1256.07,-610.5 1277.63,-630.93 1262.99,-667.2 1282.07,-675.69\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1281.6,-679.16 1292.07,-677.5 1282.85,-672.27 1281.6,-679.16\"/>\n</g>\n<!-- c28 -->\n<g id=\"node27\" class=\"node\">\n<title>c28</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1292.07,-367 1292.07,-436 1477.07,-436 1477.07,-367 1292.07,-367\"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-420.8\" font-family=\"Times,serif\" font-size=\"14.00\">CLK</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-413 1336.07,-413 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-397.8\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-390 1336.07,-390 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-374.8\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1336.07,-367 1336.07,-436 \"/>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-405.3\" font-family=\"Times,serif\" font-size=\"14.00\">$90</text>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-390.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC374_8x1DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1457.07,-367 1457.07,-436 \"/>\n<text text-anchor=\"middle\" x=\"1467.07\" y=\"-397.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n10&#45;&gt;c28 -->\n<g id=\"edge28\" class=\"edge\">\n<title>n10:e&#45;&gt;c28:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1198.57,-583.5C1226.8,-583.5 1237.9,-578.11 1256.07,-556.5 1292.75,-512.86 1238.85,-435.03 1282.07,-425.47\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1282.45,-428.95 1292.07,-424.5 1281.77,-421.98 1282.45,-428.95\"/>\n</g>\n<!-- c29 -->\n<g id=\"node29\" class=\"node\">\n<title>c29</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1292.07,-257 1292.07,-326 1477.07,-326 1477.07,-257 1292.07,-257\"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-310.8\" font-family=\"Times,serif\" font-size=\"14.00\">CLK</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-303 1336.07,-303 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-287.8\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-280 1336.07,-280 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-264.8\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1336.07,-257 1336.07,-326 \"/>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-295.3\" font-family=\"Times,serif\" font-size=\"14.00\">$91</text>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-280.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC374_8x1DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1457.07,-257 1457.07,-326 \"/>\n<text text-anchor=\"middle\" x=\"1467.07\" y=\"-287.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n10&#45;&gt;c29 -->\n<g id=\"edge29\" class=\"edge\">\n<title>n10:e&#45;&gt;c29:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1198.57,-583.5C1226.8,-583.5 1239.21,-579.15 1256.07,-556.5 1286.24,-515.95 1244.43,-341.63 1282.09,-317.32\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1283.39,-320.59 1292.07,-314.5 1281.49,-313.85 1283.39,-320.59\"/>\n</g>\n<!-- c30 -->\n<g id=\"node31\" class=\"node\">\n<title>c30</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1292.07,-526 1292.07,-595 1477.07,-595 1477.07,-526 1292.07,-526\"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-579.8\" font-family=\"Times,serif\" font-size=\"14.00\">CLK</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-572 1336.07,-572 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-556.8\" font-family=\"Times,serif\" font-size=\"14.00\">D</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1292.07,-549 1336.07,-549 \"/>\n<text text-anchor=\"middle\" x=\"1314.07\" y=\"-533.8\" font-family=\"Times,serif\" font-size=\"14.00\">Q</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1336.07,-526 1336.07,-595 \"/>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-564.3\" font-family=\"Times,serif\" font-size=\"14.00\">$92</text>\n<text text-anchor=\"middle\" x=\"1396.57\" y=\"-549.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC374_8x1DFF</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1457.07,-526 1457.07,-595 \"/>\n<text text-anchor=\"middle\" x=\"1467.07\" y=\"-556.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- n10&#45;&gt;c30 -->\n<g id=\"edge30\" class=\"edge\">\n<title>n10:e&#45;&gt;c30:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1198.57,-583.5C1236.55,-583.5 1248.49,-583.5 1282,-583.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1282.07,-587 1292.07,-583.5 1282.07,-580 1282.07,-587\"/>\n</g>\n<!-- n11 -->\n<g id=\"node2\" class=\"node\">\n<title>n11</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"54,-652.04 54,-666.96 38.18,-677.5 15.82,-677.5 0,-666.96 0,-652.04 15.82,-641.5 38.18,-641.5 54,-652.04\"/>\n<text text-anchor=\"middle\" x=\"27\" y=\"-655.8\" font-family=\"Times,serif\" font-size=\"14.00\">out</text>\n</g>\n<!-- x0 -->\n<g id=\"node5\" class=\"node\">\n<title>x0</title>\n<path fill=\"none\" stroke=\"black\" d=\"M502.07,-603.5C502.07,-603.5 541.07,-603.5 541.07,-603.5 547.07,-603.5 553.07,-609.5 553.07,-615.5 553.07,-615.5 553.07,-627.5 553.07,-627.5 553.07,-633.5 547.07,-639.5 541.07,-639.5 541.07,-639.5 502.07,-639.5 502.07,-639.5 496.07,-639.5 490.07,-633.5 490.07,-627.5 490.07,-627.5 490.07,-615.5 490.07,-615.5 490.07,-609.5 496.07,-603.5 502.07,-603.5\"/>\n<text text-anchor=\"middle\" x=\"521.57\" y=\"-617.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x0 -->\n<g id=\"edge31\" class=\"edge\">\n<title>n11:e&#45;&gt;x0:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C71.17,-659.5 73.23,-649.17 90,-645.5 260.7,-608.15 310.07,-620.98 480.03,-621.49\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"480.06,-624.99 490.07,-621.5 480.07,-617.99 480.06,-624.99\"/>\n</g>\n<!-- x2 -->\n<g id=\"node8\" class=\"node\">\n<title>x2</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-742.5C144.03,-742.5 183.03,-742.5 183.03,-742.5 189.03,-742.5 195.03,-748.5 195.03,-754.5 195.03,-754.5 195.03,-766.5 195.03,-766.5 195.03,-772.5 189.03,-778.5 183.03,-778.5 183.03,-778.5 144.03,-778.5 144.03,-778.5 138.03,-778.5 132.03,-772.5 132.03,-766.5 132.03,-766.5 132.03,-754.5 132.03,-754.5 132.03,-748.5 138.03,-742.5 144.03,-742.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-756.8\" font-family=\"Times,serif\" font-size=\"14.00\">3:3 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x2 -->\n<g id=\"edge39\" class=\"edge\">\n<title>n11:e&#45;&gt;x2:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C90.18,-659.5 66.36,-705.12 90,-732.5 101.74,-746.09 106.76,-756.23 120.27,-759.43\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"120.22,-762.94 130.53,-760.5 120.95,-755.98 120.22,-762.94\"/>\n</g>\n<!-- x3 -->\n<g id=\"node10\" class=\"node\">\n<title>x3</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-283.5C144.03,-283.5 183.03,-283.5 183.03,-283.5 189.03,-283.5 195.03,-289.5 195.03,-295.5 195.03,-295.5 195.03,-307.5 195.03,-307.5 195.03,-313.5 189.03,-319.5 183.03,-319.5 183.03,-319.5 144.03,-319.5 144.03,-319.5 138.03,-319.5 132.03,-313.5 132.03,-307.5 132.03,-307.5 132.03,-295.5 132.03,-295.5 132.03,-289.5 138.03,-283.5 144.03,-283.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-297.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x3 -->\n<g id=\"edge40\" class=\"edge\">\n<title>n11:e&#45;&gt;x3:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C126.66,-659.5 55.23,-398.31 90,-334.5 99.29,-317.45 105.14,-305.84 120.38,-302.5\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"120.92,-305.96 130.53,-301.5 120.24,-298.99 120.92,-305.96\"/>\n</g>\n<!-- x4 -->\n<g id=\"node11\" class=\"node\">\n<title>x4</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-228.5C144.03,-228.5 183.03,-228.5 183.03,-228.5 189.03,-228.5 195.03,-234.5 195.03,-240.5 195.03,-240.5 195.03,-252.5 195.03,-252.5 195.03,-258.5 189.03,-264.5 183.03,-264.5 183.03,-264.5 144.03,-264.5 144.03,-264.5 138.03,-264.5 132.03,-258.5 132.03,-252.5 132.03,-252.5 132.03,-240.5 132.03,-240.5 132.03,-234.5 138.03,-228.5 144.03,-228.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-242.8\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x4 -->\n<g id=\"edge41\" class=\"edge\">\n<title>n11:e&#45;&gt;x4:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C97.08,-659.5 67.92,-310.49 90,-273.5 99.19,-258.11 106.11,-249.69 120.51,-247.25\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"120.82,-250.74 130.53,-246.5 120.3,-243.76 120.82,-250.74\"/>\n</g>\n<!-- x5 -->\n<g id=\"node13\" class=\"node\">\n<title>x5</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-962.5C144.03,-962.5 183.03,-962.5 183.03,-962.5 189.03,-962.5 195.03,-968.5 195.03,-974.5 195.03,-974.5 195.03,-986.5 195.03,-986.5 195.03,-992.5 189.03,-998.5 183.03,-998.5 183.03,-998.5 144.03,-998.5 144.03,-998.5 138.03,-998.5 132.03,-992.5 132.03,-986.5 132.03,-986.5 132.03,-974.5 132.03,-974.5 132.03,-968.5 138.03,-962.5 144.03,-962.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-976.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x5 -->\n<g id=\"edge42\" class=\"edge\">\n<title>n11:e&#45;&gt;x5:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C119.82,-659.5 55.46,-897.47 90,-953.5 99.41,-968.76 106.19,-977.26 120.53,-979.73\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"120.29,-983.23 130.53,-980.5 120.83,-976.25 120.29,-983.23\"/>\n</g>\n<!-- x6 -->\n<g id=\"node14\" class=\"node\">\n<title>x6</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-907.5C144.03,-907.5 183.03,-907.5 183.03,-907.5 189.03,-907.5 195.03,-913.5 195.03,-919.5 195.03,-919.5 195.03,-931.5 195.03,-931.5 195.03,-937.5 189.03,-943.5 183.03,-943.5 183.03,-943.5 144.03,-943.5 144.03,-943.5 138.03,-943.5 132.03,-937.5 132.03,-931.5 132.03,-931.5 132.03,-919.5 132.03,-919.5 132.03,-913.5 138.03,-907.5 144.03,-907.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-921.8\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x6 -->\n<g id=\"edge43\" class=\"edge\">\n<title>n11:e&#45;&gt;x6:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C107.71,-659.5 61.18,-853.18 90,-898.5 99.62,-913.63 106.26,-922.22 120.55,-924.72\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"120.29,-928.21 130.53,-925.5 120.83,-921.23 120.29,-928.21\"/>\n</g>\n<!-- x7 -->\n<g id=\"node15\" class=\"node\">\n<title>x7</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-852.5C144.03,-852.5 183.03,-852.5 183.03,-852.5 189.03,-852.5 195.03,-858.5 195.03,-864.5 195.03,-864.5 195.03,-876.5 195.03,-876.5 195.03,-882.5 189.03,-888.5 183.03,-888.5 183.03,-888.5 144.03,-888.5 144.03,-888.5 138.03,-888.5 132.03,-882.5 132.03,-876.5 132.03,-876.5 132.03,-864.5 132.03,-864.5 132.03,-858.5 138.03,-852.5 144.03,-852.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-866.8\" font-family=\"Times,serif\" font-size=\"14.00\">2:2 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x7 -->\n<g id=\"edge44\" class=\"edge\">\n<title>n11:e&#45;&gt;x7:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C95.45,-659.5 67.28,-807.84 90,-842.5 99.94,-857.66 106.2,-866.91 120.49,-869.65\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"120.27,-873.14 130.53,-870.5 120.86,-866.17 120.27,-873.14\"/>\n</g>\n<!-- x8 -->\n<g id=\"node17\" class=\"node\">\n<title>x8</title>\n<path fill=\"none\" stroke=\"black\" d=\"M750.07,-117.5C750.07,-117.5 789.07,-117.5 789.07,-117.5 795.07,-117.5 801.07,-123.5 801.07,-129.5 801.07,-129.5 801.07,-141.5 801.07,-141.5 801.07,-147.5 795.07,-153.5 789.07,-153.5 789.07,-153.5 750.07,-153.5 750.07,-153.5 744.07,-153.5 738.07,-147.5 738.07,-141.5 738.07,-141.5 738.07,-129.5 738.07,-129.5 738.07,-123.5 744.07,-117.5 750.07,-117.5\"/>\n<text text-anchor=\"middle\" x=\"769.57\" y=\"-131.8\" font-family=\"Times,serif\" font-size=\"14.00\">2:2 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x8 -->\n<g id=\"edge45\" class=\"edge\">\n<title>n11:e&#45;&gt;x8:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C115.85,-659.5 46.22,-427.19 90,-383.5 176.45,-297.22 240.43,-348.5 362.57,-348.5 362.57,-348.5 362.57,-348.5 522.57,-348.5 653.22,-348.5 605.11,-146.58 726.34,-135.94\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"726.72,-139.42 736.57,-135.5 726.43,-132.43 726.72,-139.42\"/>\n</g>\n<!-- x11 -->\n<g id=\"node22\" class=\"node\">\n<title>x11</title>\n<path fill=\"none\" stroke=\"black\" d=\"M899.07,-1085.5C899.07,-1085.5 938.07,-1085.5 938.07,-1085.5 944.07,-1085.5 950.07,-1091.5 950.07,-1097.5 950.07,-1097.5 950.07,-1109.5 950.07,-1109.5 950.07,-1115.5 944.07,-1121.5 938.07,-1121.5 938.07,-1121.5 899.07,-1121.5 899.07,-1121.5 893.07,-1121.5 887.07,-1115.5 887.07,-1109.5 887.07,-1109.5 887.07,-1097.5 887.07,-1097.5 887.07,-1091.5 893.07,-1085.5 899.07,-1085.5\"/>\n<text text-anchor=\"middle\" x=\"918.57\" y=\"-1099.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x11 -->\n<g id=\"edge32\" class=\"edge\">\n<title>n11:e&#45;&gt;x11:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C144.13,-659.5 28.1,-997.98 90,-1063.5 174.08,-1152.5 240.13,-1103.5 362.57,-1103.5 362.57,-1103.5 362.57,-1103.5 621.57,-1103.5 736.11,-1103.5 767.26,-1103.5 876.92,-1103.5\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"877.07,-1107 887.07,-1103.5 877.07,-1100 877.07,-1107\"/>\n</g>\n<!-- x12 -->\n<g id=\"node23\" class=\"node\">\n<title>x12</title>\n<path fill=\"none\" stroke=\"black\" d=\"M502.07,-1038.5C502.07,-1038.5 541.07,-1038.5 541.07,-1038.5 547.07,-1038.5 553.07,-1044.5 553.07,-1050.5 553.07,-1050.5 553.07,-1062.5 553.07,-1062.5 553.07,-1068.5 547.07,-1074.5 541.07,-1074.5 541.07,-1074.5 502.07,-1074.5 502.07,-1074.5 496.07,-1074.5 490.07,-1068.5 490.07,-1062.5 490.07,-1062.5 490.07,-1050.5 490.07,-1050.5 490.07,-1044.5 496.07,-1038.5 502.07,-1038.5\"/>\n<text text-anchor=\"middle\" x=\"521.57\" y=\"-1052.8\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x12 -->\n<g id=\"edge33\" class=\"edge\">\n<title>n11:e&#45;&gt;x12:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C137.27,-659.5 30.06,-974.69 90,-1032.5 151.79,-1092.09 383.4,-1059.1 479.81,-1056.64\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"480.11,-1060.14 490.07,-1056.5 480.02,-1053.14 480.11,-1060.14\"/>\n</g>\n<!-- x14 -->\n<g id=\"node26\" class=\"node\">\n<title>x14</title>\n<path fill=\"none\" stroke=\"black\" d=\"M502.07,-964.5C502.07,-964.5 541.07,-964.5 541.07,-964.5 547.07,-964.5 553.07,-970.5 553.07,-976.5 553.07,-976.5 553.07,-988.5 553.07,-988.5 553.07,-994.5 547.07,-1000.5 541.07,-1000.5 541.07,-1000.5 502.07,-1000.5 502.07,-1000.5 496.07,-1000.5 490.07,-994.5 490.07,-988.5 490.07,-988.5 490.07,-976.5 490.07,-976.5 490.07,-970.5 496.07,-964.5 502.07,-964.5\"/>\n<text text-anchor=\"middle\" x=\"521.57\" y=\"-978.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x14 -->\n<g id=\"edge34\" class=\"edge\">\n<title>n11:e&#45;&gt;x14:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C131.97,-659.5 32.11,-956.27 90,-1008.5 138.53,-1052.28 171.79,-1011.85 237.07,-1008.5 346.54,-1002.89 375.31,-983.71 480.03,-982.55\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"480.08,-986.05 490.07,-982.5 480.05,-979.05 480.08,-986.05\"/>\n</g>\n<!-- x15 -->\n<g id=\"node28\" class=\"node\">\n<title>x15</title>\n<path fill=\"none\" stroke=\"black\" d=\"M899.07,-308.5C899.07,-308.5 938.07,-308.5 938.07,-308.5 944.07,-308.5 950.07,-314.5 950.07,-320.5 950.07,-320.5 950.07,-332.5 950.07,-332.5 950.07,-338.5 944.07,-344.5 938.07,-344.5 938.07,-344.5 899.07,-344.5 899.07,-344.5 893.07,-344.5 887.07,-338.5 887.07,-332.5 887.07,-332.5 887.07,-320.5 887.07,-320.5 887.07,-314.5 893.07,-308.5 899.07,-308.5\"/>\n<text text-anchor=\"middle\" x=\"918.57\" y=\"-322.8\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x15 -->\n<g id=\"edge35\" class=\"edge\">\n<title>n11:e&#45;&gt;x15:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C114.38,-659.5 48.11,-571.99 90,-528.5 178.12,-437.01 235.54,-442.5 362.57,-442.5 362.57,-442.5 362.57,-442.5 621.57,-442.5 730.65,-442.5 756.41,-409.72 851.07,-355.5 865.27,-347.36 866.65,-333.78 877.02,-328.6\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"877.99,-331.97 887.07,-326.5 876.56,-325.12 877.99,-331.97\"/>\n</g>\n<!-- x16 -->\n<g id=\"node30\" class=\"node\">\n<title>x16</title>\n<path fill=\"none\" stroke=\"black\" d=\"M601.07,-377.5C601.07,-377.5 640.07,-377.5 640.07,-377.5 646.07,-377.5 652.07,-383.5 652.07,-389.5 652.07,-389.5 652.07,-401.5 652.07,-401.5 652.07,-407.5 646.07,-413.5 640.07,-413.5 640.07,-413.5 601.07,-413.5 601.07,-413.5 595.07,-413.5 589.07,-407.5 589.07,-401.5 589.07,-401.5 589.07,-389.5 589.07,-389.5 589.07,-383.5 595.07,-377.5 601.07,-377.5\"/>\n<text text-anchor=\"middle\" x=\"620.57\" y=\"-391.8\" font-family=\"Times,serif\" font-size=\"14.00\">2:2 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x16 -->\n<g id=\"edge36\" class=\"edge\">\n<title>n11:e&#45;&gt;x16:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C105.95,-659.5 51.67,-463.57 90,-428.5 169.59,-355.66 460.19,-393.14 578.81,-395.4\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"579.03,-398.9 589.07,-395.5 579.1,-391.9 579.03,-398.9\"/>\n</g>\n<!-- x17 -->\n<g id=\"node32\" class=\"node\">\n<title>x17</title>\n<path fill=\"none\" stroke=\"black\" d=\"M750.07,-685.5C750.07,-685.5 789.07,-685.5 789.07,-685.5 795.07,-685.5 801.07,-691.5 801.07,-697.5 801.07,-697.5 801.07,-709.5 801.07,-709.5 801.07,-715.5 795.07,-721.5 789.07,-721.5 789.07,-721.5 750.07,-721.5 750.07,-721.5 744.07,-721.5 738.07,-715.5 738.07,-709.5 738.07,-709.5 738.07,-697.5 738.07,-697.5 738.07,-691.5 744.07,-685.5 750.07,-685.5\"/>\n<text text-anchor=\"middle\" x=\"769.57\" y=\"-699.8\" font-family=\"Times,serif\" font-size=\"14.00\">3:3 &#45; 0:0</text>\n</g>\n<!-- n11&#45;&gt;x17 -->\n<g id=\"edge37\" class=\"edge\">\n<title>n11:e&#45;&gt;x17:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C354.58,-659.5 430.87,-702.52 726.41,-703.48\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"726.56,-706.98 736.57,-703.5 726.57,-699.98 726.56,-706.98\"/>\n</g>\n<!-- x26 -->\n<g id=\"node45\" class=\"node\">\n<title>x26</title>\n<path fill=\"none\" stroke=\"black\" d=\"M144.03,-537.5C144.03,-537.5 183.03,-537.5 183.03,-537.5 189.03,-537.5 195.03,-543.5 195.03,-549.5 195.03,-549.5 195.03,-561.5 195.03,-561.5 195.03,-567.5 189.03,-573.5 183.03,-573.5 183.03,-573.5 144.03,-573.5 144.03,-573.5 138.03,-573.5 132.03,-567.5 132.03,-561.5 132.03,-561.5 132.03,-549.5 132.03,-549.5 132.03,-543.5 138.03,-537.5 144.03,-537.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-551.8\" font-family=\"Times,serif\" font-size=\"14.00\">3:1 &#45; 2:0</text>\n</g>\n<!-- n11&#45;&gt;x26 -->\n<g id=\"edge38\" class=\"edge\">\n<title>n11:e&#45;&gt;x26:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M54,-659.5C82.11,-659.5 73.35,-630.15 90,-607.5 105.05,-587.02 102.44,-562.96 120.59,-556.92\"/>\n<polygon fill=\"black\" stroke=\"black\" stroke-width=\"3\" points=\"121.13,-560.38 130.53,-555.5 120.14,-553.45 121.13,-560.38\"/>\n</g>\n<!-- n12 -->\n<g id=\"node3\" class=\"node\">\n<title>n12</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1044.57,-472.04 1044.57,-486.96 1028.75,-497.5 1006.38,-497.5 990.57,-486.96 990.57,-472.04 1006.38,-461.5 1028.75,-461.5 1044.57,-472.04\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-475.8\" font-family=\"Times,serif\" font-size=\"14.00\">rst</text>\n</g>\n<!-- c32 -->\n<g id=\"node34\" class=\"node\">\n<title>c32</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1110.07,-620 1110.07,-689 1231.07,-689 1231.07,-620 1110.07,-620\"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-673.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-666 1136.07,-666 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-650.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-643 1136.07,-643 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-627.8\" font-family=\"Times,serif\" font-size=\"14.00\">S</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1136.07,-620 1136.07,-689 \"/>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-658.3\" font-family=\"Times,serif\" font-size=\"14.00\">$162</text>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-643.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_MUX_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1205.07,-620 1205.07,-689 \"/>\n<text text-anchor=\"middle\" x=\"1218.07\" y=\"-650.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n12&#45;&gt;c32 -->\n<g id=\"edge46\" class=\"edge\">\n<title>n12:e&#45;&gt;c32:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-479.5C1114.98,-479.5 1043.49,-616.45 1098.59,-630.36\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1098.23,-633.85 1108.57,-631.5 1099.03,-626.89 1098.23,-633.85\"/>\n</g>\n<!-- c33 -->\n<g id=\"node37\" class=\"node\">\n<title>c33</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1110.07,-367 1110.07,-436 1231.07,-436 1231.07,-367 1110.07,-367\"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-420.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-413 1136.07,-413 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-397.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-390 1136.07,-390 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-374.8\" font-family=\"Times,serif\" font-size=\"14.00\">S</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1136.07,-367 1136.07,-436 \"/>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-405.3\" font-family=\"Times,serif\" font-size=\"14.00\">$164</text>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-390.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_MUX_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1205.07,-367 1205.07,-436 \"/>\n<text text-anchor=\"middle\" x=\"1218.07\" y=\"-397.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n12&#45;&gt;c33 -->\n<g id=\"edge47\" class=\"edge\">\n<title>n12:e&#45;&gt;c33:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-479.5C1094.54,-479.5 1061.49,-392.94 1098.29,-380.09\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1099.22,-383.48 1108.57,-378.5 1098.15,-376.57 1099.22,-383.48\"/>\n</g>\n<!-- c34 -->\n<g id=\"node40\" class=\"node\">\n<title>c34</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1110.07,-257 1110.07,-326 1231.07,-326 1231.07,-257 1110.07,-257\"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-310.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-303 1136.07,-303 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-287.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-280 1136.07,-280 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-264.8\" font-family=\"Times,serif\" font-size=\"14.00\">S</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1136.07,-257 1136.07,-326 \"/>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-295.3\" font-family=\"Times,serif\" font-size=\"14.00\">$166</text>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-280.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_MUX_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1205.07,-257 1205.07,-326 \"/>\n<text text-anchor=\"middle\" x=\"1218.07\" y=\"-287.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n12&#45;&gt;c34 -->\n<g id=\"edge48\" class=\"edge\">\n<title>n12:e&#45;&gt;c34:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-479.5C1139.8,-479.5 1020.23,-283.87 1098.6,-269.35\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1098.9,-272.84 1108.57,-268.5 1098.3,-265.86 1098.9,-272.84\"/>\n</g>\n<!-- c35 -->\n<g id=\"node43\" class=\"node\">\n<title>c35</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1110.07,-478 1110.07,-547 1231.07,-547 1231.07,-478 1110.07,-478\"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-531.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-524 1136.07,-524 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-508.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1110.07,-501 1136.07,-501 \"/>\n<text text-anchor=\"middle\" x=\"1123.07\" y=\"-485.8\" font-family=\"Times,serif\" font-size=\"14.00\">S</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1136.07,-478 1136.07,-547 \"/>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-516.3\" font-family=\"Times,serif\" font-size=\"14.00\">$168</text>\n<text text-anchor=\"middle\" x=\"1170.57\" y=\"-501.3\" font-family=\"Times,serif\" font-size=\"14.00\">$_MUX_</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1205.07,-478 1205.07,-547 \"/>\n<text text-anchor=\"middle\" x=\"1218.07\" y=\"-508.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n</g>\n<!-- n12&#45;&gt;c35 -->\n<g id=\"edge49\" class=\"edge\">\n<title>n12:e&#45;&gt;c35:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-479.5C1070.15,-479.5 1078.15,-487.02 1098.33,-489.02\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1098.41,-492.53 1108.57,-489.5 1098.74,-485.53 1098.41,-492.53\"/>\n</g>\n<!-- c15 -->\n<g id=\"node4\" class=\"node\">\n<title>c15</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"688.07,-584.5 688.07,-630.5 851.07,-630.5 851.07,-584.5 688.07,-584.5\"/>\n<text text-anchor=\"middle\" x=\"701.07\" y=\"-615.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"688.07,-607.5 714.07,-607.5 \"/>\n<text text-anchor=\"middle\" x=\"701.07\" y=\"-592.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"714.07,-584.5 714.07,-630.5 \"/>\n<text text-anchor=\"middle\" x=\"772.57\" y=\"-611.3\" font-family=\"Times,serif\" font-size=\"14.00\">$155</text>\n<text text-anchor=\"middle\" x=\"772.57\" y=\"-596.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC04_6x1NOT</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"831.07,-584.5 831.07,-630.5 \"/>\n<text text-anchor=\"middle\" x=\"841.07\" y=\"-603.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x0&#45;&gt;c15 -->\n<g id=\"edge1\" class=\"edge\">\n<title>x0:e&#45;&gt;c15:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M565.09,-621.47C611.57,-621.25 629.51,-619.75 675.96,-619.53\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"565.07,-621.47 559.07,-625.49 553.07,-621.5 559.06,-617.49 565.07,-621.47\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"676.07,-619.53 682.06,-615.51 688.07,-619.5 682.07,-623.51 676.07,-619.53\"/>\n</g>\n<!-- x1 -->\n<g id=\"node6\" class=\"node\">\n<title>x1</title>\n<path fill=\"none\" stroke=\"black\" d=\"M601.07,-565.5C601.07,-565.5 640.07,-565.5 640.07,-565.5 646.07,-565.5 652.07,-571.5 652.07,-577.5 652.07,-577.5 652.07,-589.5 652.07,-589.5 652.07,-595.5 646.07,-601.5 640.07,-601.5 640.07,-601.5 601.07,-601.5 601.07,-601.5 595.07,-601.5 589.07,-595.5 589.07,-589.5 589.07,-589.5 589.07,-577.5 589.07,-577.5 589.07,-571.5 595.07,-565.5 601.07,-565.5\"/>\n<text text-anchor=\"middle\" x=\"620.57\" y=\"-579.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- x1&#45;&gt;c15 -->\n<g id=\"edge2\" class=\"edge\">\n<title>x1:e&#45;&gt;c15:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M663.99,-586.04C668.37,-588.08 671.77,-590.92 676.15,-592.96\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"663.8,-586 657.1,-588.66 652.07,-583.5 658.77,-580.84 663.8,-586\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"676.33,-593 683.03,-590.34 688.07,-595.5 681.36,-598.16 676.33,-593\"/>\n</g>\n<!-- c16 -->\n<g id=\"node7\" class=\"node\">\n<title>c16</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"282.07,-746.5 282.07,-792.5 445.07,-792.5 445.07,-746.5 282.07,-746.5\"/>\n<text text-anchor=\"middle\" x=\"295.07\" y=\"-777.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"282.07,-769.5 308.07,-769.5 \"/>\n<text text-anchor=\"middle\" x=\"295.07\" y=\"-754.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"308.07,-746.5 308.07,-792.5 \"/>\n<text text-anchor=\"middle\" x=\"366.57\" y=\"-773.3\" font-family=\"Times,serif\" font-size=\"14.00\">$156</text>\n<text text-anchor=\"middle\" x=\"366.57\" y=\"-758.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC04_6x1NOT</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"425.07,-746.5 425.07,-792.5 \"/>\n<text text-anchor=\"middle\" x=\"435.07\" y=\"-765.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x2&#45;&gt;c16 -->\n<g id=\"edge3\" class=\"edge\">\n<title>x2:e&#45;&gt;c16:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.87,-761.3C233.47,-764.64 243.83,-777.49 268.55,-780.75\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.51,-761.27 202.26,-764.88 196.53,-760.5 202.78,-756.9 208.51,-761.27\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"268.59,-780.75 274.83,-777.13 280.57,-781.5 274.33,-785.12 268.59,-780.75\"/>\n</g>\n<!-- c18 -->\n<g id=\"node9\" class=\"node\">\n<title>c18</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"278.07,-212 278.07,-281 449.07,-281 449.07,-212 278.07,-212\"/>\n<text text-anchor=\"middle\" x=\"291.07\" y=\"-265.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.07,-258 304.07,-258 \"/>\n<text text-anchor=\"middle\" x=\"291.07\" y=\"-242.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"278.07,-235 304.07,-235 \"/>\n<text text-anchor=\"middle\" x=\"291.07\" y=\"-219.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"304.07,-212 304.07,-281 \"/>\n<text text-anchor=\"middle\" x=\"366.57\" y=\"-250.3\" font-family=\"Times,serif\" font-size=\"14.00\">$157</text>\n<text text-anchor=\"middle\" x=\"366.57\" y=\"-235.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC08_4x1AND2</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"429.07,-212 429.07,-281 \"/>\n<text text-anchor=\"middle\" x=\"439.07\" y=\"-242.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x3&#45;&gt;c18 -->\n<g id=\"edge4\" class=\"edge\">\n<title>x3:e&#45;&gt;c18:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.68,-300.28C232.48,-295.22 240.62,-275.79 264.42,-270.72\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.47,-300.3 202.9,-304.88 196.53,-301.5 202.1,-296.92 208.47,-300.3\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"264.62,-270.7 270.2,-266.12 276.57,-269.5 270.99,-274.08 264.62,-270.7\"/>\n</g>\n<!-- x4&#45;&gt;c18 -->\n<g id=\"edge5\" class=\"edge\">\n<title>x4:e&#45;&gt;c18:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.73,-246.5C231.08,-246.5 242.13,-246.5 264.55,-246.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.53,-246.5 202.53,-250.5 196.53,-246.5 202.53,-242.5 208.53,-246.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"264.57,-246.5 270.57,-242.5 276.57,-246.5 270.57,-250.5 264.57,-246.5\"/>\n</g>\n<!-- c20 -->\n<g id=\"node12\" class=\"node\">\n<title>c20</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"273.07,-861.5 273.07,-953.5 454.07,-953.5 454.07,-861.5 273.07,-861.5\"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-938.3\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-930.5 299.07,-930.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-915.3\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-907.5 299.07,-907.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-892.3\" font-family=\"Times,serif\" font-size=\"14.00\">C</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"273.07,-884.5 299.07,-884.5 \"/>\n<text text-anchor=\"middle\" x=\"286.07\" y=\"-869.3\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"299.07,-861.5 299.07,-953.5 \"/>\n<text text-anchor=\"middle\" x=\"366.57\" y=\"-911.3\" font-family=\"Times,serif\" font-size=\"14.00\">$158</text>\n<text text-anchor=\"middle\" x=\"366.57\" y=\"-896.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC10_3x1NAND3</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"434.07,-861.5 434.07,-953.5 \"/>\n<text text-anchor=\"middle\" x=\"444.07\" y=\"-903.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x5&#45;&gt;c20 -->\n<g id=\"edge6\" class=\"edge\">\n<title>x5:e&#45;&gt;c20:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.46,-979.06C231.61,-973.04 237.98,-949.97 261.13,-943.94\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.45,-979.06 202.97,-983.75 196.53,-980.5 202.01,-975.81 208.45,-979.06\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"261.15,-943.94 266.63,-939.25 273.07,-942.5 267.59,-947.19 261.15,-943.94\"/>\n</g>\n<!-- x6&#45;&gt;c20 -->\n<g id=\"edge7\" class=\"edge\">\n<title>x6:e&#45;&gt;c20:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.55,-925.23C229.56,-924.23 240.02,-920.78 261.01,-919.78\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.53,-925.23 202.62,-929.36 196.53,-925.5 202.44,-921.36 208.53,-925.23\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"261.07,-919.77 266.98,-915.64 273.07,-919.5 267.16,-923.64 261.07,-919.77\"/>\n</g>\n<!-- x7&#45;&gt;c20 -->\n<g id=\"edge8\" class=\"edge\">\n<title>x7:e&#45;&gt;c20:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M208.63,-871.57C230.37,-875.67 239.15,-890.27 260.84,-894.4\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"208.49,-871.56 202.16,-875.02 196.53,-870.5 202.86,-867.05 208.49,-871.56\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"261.11,-894.43 267.45,-890.98 273.07,-895.5 266.73,-898.95 261.11,-894.43\"/>\n</g>\n<!-- c21 -->\n<g id=\"node16\" class=\"node\">\n<title>c21</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1085.07,-54 1085.07,-123 1256.07,-123 1256.07,-54 1085.07,-54\"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-107.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1085.07,-100 1111.07,-100 \"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-84.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1085.07,-77 1111.07,-77 \"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-61.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1111.07,-54 1111.07,-123 \"/>\n<text text-anchor=\"middle\" x=\"1173.57\" y=\"-92.3\" font-family=\"Times,serif\" font-size=\"14.00\">$159</text>\n<text text-anchor=\"middle\" x=\"1173.57\" y=\"-77.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC86_4x1XOR2</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1236.07,-54 1236.07,-123 \"/>\n<text text-anchor=\"middle\" x=\"1246.07\" y=\"-84.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x8&#45;&gt;c21 -->\n<g id=\"edge9\" class=\"edge\">\n<title>x8:e&#45;&gt;c21:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M814.81,-135.42C926.74,-133.98 960.92,-113.01 1072.88,-111.58\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"814.56,-135.42 808.59,-139.46 802.57,-135.5 808.54,-131.46 814.56,-135.42\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1073.07,-111.58 1079.04,-107.54 1085.07,-111.5 1079.09,-115.54 1073.07,-111.58\"/>\n</g>\n<!-- x9 -->\n<g id=\"node18\" class=\"node\">\n<title>x9</title>\n<path fill=\"none\" stroke=\"black\" d=\"M998.07,-23.5C998.07,-23.5 1037.07,-23.5 1037.07,-23.5 1043.07,-23.5 1049.07,-29.5 1049.07,-35.5 1049.07,-35.5 1049.07,-47.5 1049.07,-47.5 1049.07,-53.5 1043.07,-59.5 1037.07,-59.5 1037.07,-59.5 998.07,-59.5 998.07,-59.5 992.07,-59.5 986.07,-53.5 986.07,-47.5 986.07,-47.5 986.07,-35.5 986.07,-35.5 986.07,-29.5 992.07,-23.5 998.07,-23.5\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-37.8\" font-family=\"Times,serif\" font-size=\"14.00\">2:2 &#45; 0:0</text>\n</g>\n<!-- x9&#45;&gt;c21 -->\n<g id=\"edge10\" class=\"edge\">\n<title>x9:e&#45;&gt;c21:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1060.61,-45.68C1065.68,-50.09 1068.49,-56.98 1073.57,-61.37\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1060.35,-45.59 1053.34,-47.3 1049.07,-41.5 1056.07,-39.78 1060.35,-45.59\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1073.77,-61.44 1080.77,-59.71 1085.07,-65.5 1078.07,-67.23 1073.77,-61.44\"/>\n</g>\n<!-- c22 -->\n<g id=\"node19\" class=\"node\">\n<title>c22</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1085.07,-787 1085.07,-856 1256.07,-856 1256.07,-787 1085.07,-787\"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-840.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1085.07,-833 1111.07,-833 \"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-817.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1085.07,-810 1111.07,-810 \"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-794.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1111.07,-787 1111.07,-856 \"/>\n<text text-anchor=\"middle\" x=\"1173.57\" y=\"-825.3\" font-family=\"Times,serif\" font-size=\"14.00\">$160</text>\n<text text-anchor=\"middle\" x=\"1173.57\" y=\"-810.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC86_4x1XOR2</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1236.07,-787 1236.07,-856 \"/>\n<text text-anchor=\"middle\" x=\"1246.07\" y=\"-817.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x10 -->\n<g id=\"node20\" class=\"node\">\n<title>x10</title>\n<path fill=\"none\" stroke=\"black\" d=\"M998.07,-756.5C998.07,-756.5 1037.07,-756.5 1037.07,-756.5 1043.07,-756.5 1049.07,-762.5 1049.07,-768.5 1049.07,-768.5 1049.07,-780.5 1049.07,-780.5 1049.07,-786.5 1043.07,-792.5 1037.07,-792.5 1037.07,-792.5 998.07,-792.5 998.07,-792.5 992.07,-792.5 986.07,-786.5 986.07,-780.5 986.07,-780.5 986.07,-768.5 986.07,-768.5 986.07,-762.5 992.07,-756.5 998.07,-756.5\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-770.8\" font-family=\"Times,serif\" font-size=\"14.00\">3:3 &#45; 0:0</text>\n</g>\n<!-- x10&#45;&gt;c22 -->\n<g id=\"edge11\" class=\"edge\">\n<title>x10:e&#45;&gt;c22:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1060.61,-778.68C1065.68,-783.09 1068.49,-789.98 1073.57,-794.37\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1060.35,-778.59 1053.34,-780.3 1049.07,-774.5 1056.07,-772.78 1060.35,-778.59\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1073.77,-794.44 1080.77,-792.71 1085.07,-798.5 1078.07,-800.23 1073.77,-794.44\"/>\n</g>\n<!-- c23 -->\n<g id=\"node21\" class=\"node\">\n<title>c23</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"1085.07,-1022 1085.07,-1091 1256.07,-1091 1256.07,-1022 1085.07,-1022\"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-1075.8\" font-family=\"Times,serif\" font-size=\"14.00\">A</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1085.07,-1068 1111.07,-1068 \"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-1052.8\" font-family=\"Times,serif\" font-size=\"14.00\">B</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1085.07,-1045 1111.07,-1045 \"/>\n<text text-anchor=\"middle\" x=\"1098.07\" y=\"-1029.8\" font-family=\"Times,serif\" font-size=\"14.00\">Y</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1111.07,-1022 1111.07,-1091 \"/>\n<text text-anchor=\"middle\" x=\"1173.57\" y=\"-1060.3\" font-family=\"Times,serif\" font-size=\"14.00\">$161</text>\n<text text-anchor=\"middle\" x=\"1173.57\" y=\"-1045.3\" font-family=\"Times,serif\" font-size=\"14.00\">74AC86_4x1XOR2</text>\n<polyline fill=\"none\" stroke=\"black\" points=\"1236.07,-1022 1236.07,-1091 \"/>\n<text text-anchor=\"middle\" x=\"1246.07\" y=\"-1052.8\" font-family=\"Times,serif\" font-size=\"14.00\"> </text>\n</g>\n<!-- x11&#45;&gt;c23 -->\n<g id=\"edge12\" class=\"edge\">\n<title>x11:e&#45;&gt;c23:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M962.24,-1103.16C1009.21,-1100.47 1025.87,-1082.56 1072.8,-1079.84\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"962.06,-1103.17 956.17,-1107.33 950.07,-1103.5 955.95,-1099.33 962.06,-1103.17\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1073.07,-1079.84 1078.96,-1075.67 1085.07,-1079.5 1079.18,-1083.67 1073.07,-1079.84\"/>\n</g>\n<!-- x12&#45;&gt;c23 -->\n<g id=\"edge13\" class=\"edge\">\n<title>x12:e&#45;&gt;c23:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M565.29,-1056.5C651.09,-1056.5 677,-1056.5 768.57,-1056.5 768.57,-1056.5 768.57,-1056.5 919.57,-1056.5 988.81,-1056.5 1009.17,-1056.5 1072.68,-1056.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"565.07,-1056.5 559.07,-1060.5 553.07,-1056.5 559.07,-1052.5 565.07,-1056.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1073.07,-1056.5 1079.07,-1052.5 1085.07,-1056.5 1079.07,-1060.5 1073.07,-1056.5\"/>\n</g>\n<!-- x13 -->\n<g id=\"node24\" class=\"node\">\n<title>x13</title>\n<path fill=\"none\" stroke=\"black\" d=\"M998.07,-976.5C998.07,-976.5 1037.07,-976.5 1037.07,-976.5 1043.07,-976.5 1049.07,-982.5 1049.07,-988.5 1049.07,-988.5 1049.07,-1000.5 1049.07,-1000.5 1049.07,-1006.5 1043.07,-1012.5 1037.07,-1012.5 1037.07,-1012.5 998.07,-1012.5 998.07,-1012.5 992.07,-1012.5 986.07,-1006.5 986.07,-1000.5 986.07,-1000.5 986.07,-988.5 986.07,-988.5 986.07,-982.5 992.07,-976.5 998.07,-976.5\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-990.8\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- x13&#45;&gt;c23 -->\n<g id=\"edge14\" class=\"edge\">\n<title>x13:e&#45;&gt;c23:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1060.28,-999.28C1066.86,-1006.77 1067.26,-1021.17 1073.81,-1028.68\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1060.1,-999.21 1053.02,-1000.53 1049.07,-994.5 1056.15,-993.17 1060.1,-999.21\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1074.04,-1028.77 1081.13,-1027.46 1085.07,-1033.5 1077.97,-1034.81 1074.04,-1028.77\"/>\n</g>\n<!-- x14&#45;&gt;c27 -->\n<g id=\"edge15\" class=\"edge\">\n<title>x14:e&#45;&gt;c27:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M565.22,-982.17C654.44,-977.24 672.85,-918.5 768.57,-918.5 768.57,-918.5 768.57,-918.5 1018.57,-918.5 1126.72,-918.5 1182.19,-944.49 1256.07,-865.5 1288.91,-830.38 1247.83,-663.95 1280.71,-635.61\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"565.06,-982.18 559.17,-986.34 553.07,-982.5 558.95,-978.34 565.06,-982.18\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1280.78,-635.58 1285.06,-629.78 1292.07,-631.5 1287.78,-637.3 1280.78,-635.58\"/>\n</g>\n<!-- x15&#45;&gt;c28 -->\n<g id=\"edge16\" class=\"edge\">\n<title>x15:e&#45;&gt;c28:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M962.04,-324.02C985.53,-311.5 953.38,-254.98 986.07,-232.5 1036.2,-198.02 1144.54,-155.93 1256.07,-247.5 1298.9,-282.67 1242.55,-363.66 1279.72,-376.71\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"961.82,-324.07 956.75,-329.2 950.07,-326.5 955.13,-321.37 961.82,-324.07\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1280.19,-376.78 1286.7,-373.68 1292.07,-378.5 1285.55,-381.6 1280.19,-376.78\"/>\n</g>\n<!-- x16&#45;&gt;c29 -->\n<g id=\"edge17\" class=\"edge\">\n<title>x16:e&#45;&gt;c29:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M664.38,-395.25C824.39,-388.52 826.04,-250.08 986.07,-198.5 1100.34,-161.67 1155.09,-124.55 1256.07,-189.5 1284.21,-207.6 1261.6,-253.72 1280.26,-265.65\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"664.06,-395.25 658.15,-399.38 652.07,-395.5 657.98,-391.38 664.06,-395.25\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1280.4,-265.68 1287.17,-263.2 1292.07,-268.5 1285.29,-270.98 1280.4,-265.68\"/>\n</g>\n<!-- x17&#45;&gt;c30 -->\n<g id=\"edge18\" class=\"edge\">\n<title>x17:e&#45;&gt;c30:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M814.82,-703.74C923.97,-707.77 1180.74,-759.53 1256.07,-698.5 1309.36,-655.32 1230.27,-552.02 1279.89,-538.88\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"814.56,-703.74 808.48,-707.62 802.57,-703.5 808.64,-699.62 814.56,-703.74\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1280.14,-538.85 1285.65,-534.2 1292.07,-537.5 1286.55,-542.15 1280.14,-538.85\"/>\n</g>\n<!-- v19 -->\n<g id=\"node33\" class=\"node\">\n<title>v19</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"1017.57\" cy=\"-643.5\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-639.8\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v19&#45;&gt;c32 -->\n<g id=\"edge69\" class=\"edge\">\n<title>v19:e&#45;&gt;c32:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-643.5C1070.21,-643.5 1078.11,-651.77 1098.31,-653.97\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1098.4,-657.48 1108.57,-654.5 1098.76,-650.49 1098.4,-657.48\"/>\n</g>\n<!-- c32&#45;&gt;c27 -->\n<g id=\"edge65\" class=\"edge\">\n<title>c32:e&#45;&gt;c27:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1232.57,-654.5C1255.29,-654.5 1263.37,-654.5 1281.98,-654.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1282.07,-658 1292.07,-654.5 1282.07,-651 1282.07,-658\"/>\n</g>\n<!-- x18 -->\n<g id=\"node35\" class=\"node\">\n<title>x18</title>\n<path fill=\"none\" stroke=\"black\" d=\"M899.07,-593.5C899.07,-593.5 938.07,-593.5 938.07,-593.5 944.07,-593.5 950.07,-599.5 950.07,-605.5 950.07,-605.5 950.07,-617.5 950.07,-617.5 950.07,-623.5 944.07,-629.5 938.07,-629.5 938.07,-629.5 899.07,-629.5 899.07,-629.5 893.07,-629.5 887.07,-623.5 887.07,-617.5 887.07,-617.5 887.07,-605.5 887.07,-605.5 887.07,-599.5 893.07,-593.5 899.07,-593.5\"/>\n<text text-anchor=\"middle\" x=\"918.57\" y=\"-607.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- x18&#45;&gt;c32 -->\n<g id=\"edge19\" class=\"edge\">\n<title>x18:e&#45;&gt;c32:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M961.82,-614.97C974.94,-625.54 964.25,-657.42 986.07,-670.5 1029.18,-696.35 1050.56,-680.49 1096.37,-677.85\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"961.57,-614.9 954.69,-617.04 950.07,-611.5 956.95,-609.36 961.57,-614.9\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1096.57,-677.85 1102.45,-673.67 1108.57,-677.5 1102.68,-681.67 1096.57,-677.85\"/>\n</g>\n<!-- v21 -->\n<g id=\"node36\" class=\"node\">\n<title>v21</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"1017.57\" cy=\"-369.5\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-365.8\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v21&#45;&gt;c33 -->\n<g id=\"edge70\" class=\"edge\">\n<title>v21:e&#45;&gt;c33:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-369.5C1073.17,-369.5 1076.66,-394.22 1098.42,-400.21\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1098.2,-403.71 1108.57,-401.5 1099.09,-396.76 1098.2,-403.71\"/>\n</g>\n<!-- c33&#45;&gt;c28 -->\n<g id=\"edge66\" class=\"edge\">\n<title>c33:e&#45;&gt;c28:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1232.57,-401.5C1255.29,-401.5 1263.37,-401.5 1281.98,-401.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1282.07,-405 1292.07,-401.5 1282.07,-398 1282.07,-405\"/>\n</g>\n<!-- x20 -->\n<g id=\"node38\" class=\"node\">\n<title>x20</title>\n<path fill=\"none\" stroke=\"black\" d=\"M998.07,-406.5C998.07,-406.5 1037.07,-406.5 1037.07,-406.5 1043.07,-406.5 1049.07,-412.5 1049.07,-418.5 1049.07,-418.5 1049.07,-430.5 1049.07,-430.5 1049.07,-436.5 1043.07,-442.5 1037.07,-442.5 1037.07,-442.5 998.07,-442.5 998.07,-442.5 992.07,-442.5 986.07,-436.5 986.07,-430.5 986.07,-430.5 986.07,-418.5 986.07,-418.5 986.07,-412.5 992.07,-406.5 998.07,-406.5\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-420.8\" font-family=\"Times,serif\" font-size=\"14.00\">1:1 &#45; 0:0</text>\n</g>\n<!-- x20&#45;&gt;c33 -->\n<g id=\"edge20\" class=\"edge\">\n<title>x20:e&#45;&gt;c33:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1061.14,-424.5C1074.73,-424.5 1082.77,-424.5 1096.31,-424.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1061.07,-424.5 1055.07,-428.5 1049.07,-424.5 1055.07,-420.5 1061.07,-424.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1096.57,-424.5 1102.57,-420.5 1108.57,-424.5 1102.57,-428.5 1096.57,-424.5\"/>\n</g>\n<!-- v23 -->\n<g id=\"node39\" class=\"node\">\n<title>v23</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"1017.57\" cy=\"-259.5\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-255.8\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v23&#45;&gt;c34 -->\n<g id=\"edge71\" class=\"edge\">\n<title>v23:e&#45;&gt;c34:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-259.5C1073.17,-259.5 1076.66,-284.22 1098.42,-290.21\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1098.2,-293.71 1108.57,-291.5 1099.09,-286.76 1098.2,-293.71\"/>\n</g>\n<!-- c34&#45;&gt;c29 -->\n<g id=\"edge67\" class=\"edge\">\n<title>c34:e&#45;&gt;c29:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1232.57,-291.5C1255.29,-291.5 1263.37,-291.5 1281.98,-291.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1282.07,-295 1292.07,-291.5 1282.07,-288 1282.07,-295\"/>\n</g>\n<!-- x22 -->\n<g id=\"node41\" class=\"node\">\n<title>x22</title>\n<path fill=\"none\" stroke=\"black\" d=\"M998.07,-296.5C998.07,-296.5 1037.07,-296.5 1037.07,-296.5 1043.07,-296.5 1049.07,-302.5 1049.07,-308.5 1049.07,-308.5 1049.07,-320.5 1049.07,-320.5 1049.07,-326.5 1043.07,-332.5 1037.07,-332.5 1037.07,-332.5 998.07,-332.5 998.07,-332.5 992.07,-332.5 986.07,-326.5 986.07,-320.5 986.07,-320.5 986.07,-308.5 986.07,-308.5 986.07,-302.5 992.07,-296.5 998.07,-296.5\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-310.8\" font-family=\"Times,serif\" font-size=\"14.00\">2:2 &#45; 0:0</text>\n</g>\n<!-- x22&#45;&gt;c34 -->\n<g id=\"edge21\" class=\"edge\">\n<title>x22:e&#45;&gt;c34:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1061.14,-314.5C1074.73,-314.5 1082.77,-314.5 1096.31,-314.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1061.07,-314.5 1055.07,-318.5 1049.07,-314.5 1055.07,-310.5 1061.07,-314.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1096.57,-314.5 1102.57,-310.5 1108.57,-314.5 1102.57,-318.5 1096.57,-314.5\"/>\n</g>\n<!-- v25 -->\n<g id=\"node42\" class=\"node\">\n<title>v25</title>\n<ellipse fill=\"none\" stroke=\"black\" cx=\"1017.57\" cy=\"-533.5\" rx=\"27\" ry=\"18\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-529.8\" font-family=\"Times,serif\" font-size=\"14.00\">1&#39;0</text>\n</g>\n<!-- v25&#45;&gt;c35 -->\n<g id=\"edge72\" class=\"edge\">\n<title>v25:e&#45;&gt;c35:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1045.57,-533.5C1071.39,-533.5 1077.66,-517.42 1098.59,-513.4\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1098.92,-516.89 1108.57,-512.5 1098.29,-509.92 1098.92,-516.89\"/>\n</g>\n<!-- c35&#45;&gt;c30 -->\n<g id=\"edge68\" class=\"edge\">\n<title>c35:e&#45;&gt;c30:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1232.57,-512.5C1262.69,-512.5 1259.46,-550.24 1282.03,-558.79\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1281.62,-562.27 1292.07,-560.5 1282.79,-555.37 1281.62,-562.27\"/>\n</g>\n<!-- x24 -->\n<g id=\"node44\" class=\"node\">\n<title>x24</title>\n<path fill=\"none\" stroke=\"black\" d=\"M998.07,-570.5C998.07,-570.5 1037.07,-570.5 1037.07,-570.5 1043.07,-570.5 1049.07,-576.5 1049.07,-582.5 1049.07,-582.5 1049.07,-594.5 1049.07,-594.5 1049.07,-600.5 1043.07,-606.5 1037.07,-606.5 1037.07,-606.5 998.07,-606.5 998.07,-606.5 992.07,-606.5 986.07,-600.5 986.07,-594.5 986.07,-594.5 986.07,-582.5 986.07,-582.5 986.07,-576.5 992.07,-570.5 998.07,-570.5\"/>\n<text text-anchor=\"middle\" x=\"1017.57\" y=\"-584.8\" font-family=\"Times,serif\" font-size=\"14.00\">3:3 &#45; 0:0</text>\n</g>\n<!-- x24&#45;&gt;c35 -->\n<g id=\"edge22\" class=\"edge\">\n<title>x24:e&#45;&gt;c35:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M1060.92,-585.94C1079.04,-576.97 1078.61,-546.96 1096.76,-538.03\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1060.8,-585.97 1055.77,-591.15 1049.07,-588.5 1054.09,-583.33 1060.8,-585.97\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"1096.83,-538.02 1101.86,-532.85 1108.57,-535.5 1103.54,-540.67 1096.83,-538.02\"/>\n</g>\n<!-- x27 -->\n<g id=\"node46\" class=\"node\">\n<title>x27</title>\n<path fill=\"none\" stroke=\"black\" d=\"M344.07,-528.5C344.07,-528.5 383.07,-528.5 383.07,-528.5 389.07,-528.5 395.07,-534.5 395.07,-540.5 395.07,-540.5 395.07,-552.5 395.07,-552.5 395.07,-558.5 389.07,-564.5 383.07,-564.5 383.07,-564.5 344.07,-564.5 344.07,-564.5 338.07,-564.5 332.07,-558.5 332.07,-552.5 332.07,-552.5 332.07,-540.5 332.07,-540.5 332.07,-534.5 338.07,-528.5 344.07,-528.5\"/>\n<text text-anchor=\"middle\" x=\"363.57\" y=\"-542.8\" font-family=\"Times,serif\" font-size=\"14.00\">2:0 &#45; 3:1</text>\n</g>\n<!-- x26&#45;&gt;x27 -->\n<g id=\"edge23\" class=\"edge\">\n<title>x26:e&#45;&gt;x27:w</title>\n<path fill=\"none\" stroke=\"black\" stroke-width=\"3\" d=\"M208.8,-555.37C254.79,-554.33 272.46,-547.64 318.55,-546.63\"/>\n<polygon fill=\"none\" stroke=\"black\" stroke-width=\"3\" points=\"208.53,-555.37 202.58,-559.43 196.53,-555.5 202.49,-551.43 208.53,-555.37\"/>\n<polygon fill=\"none\" stroke=\"black\" stroke-width=\"3\" points=\"318.57,-546.63 324.52,-542.56 330.57,-546.5 324.61,-550.56 318.57,-546.63\"/>\n</g>\n<!-- n4 -->\n<g id=\"node52\" class=\"node\">\n<title>n4</title>\n<ellipse fill=\"black\" stroke=\"black\" cx=\"521.57\" cy=\"-541.5\" rx=\"1.8\" ry=\"1.8\"/>\n</g>\n<!-- x27&#45;&gt;n4 -->\n<g id=\"edge54\" class=\"edge\">\n<title>x27:e&#45;&gt;n4:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M396.57,-546.5C447.34,-546.5 462.39,-542.12 508.56,-541.56\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"508.59,-545.06 518.57,-541.5 508.54,-538.06 508.59,-545.06\"/>\n</g>\n<!-- x28 -->\n<g id=\"node47\" class=\"node\">\n<title>x28</title>\n<path fill=\"none\" stroke=\"black\" d=\"M601.07,-471.5C601.07,-471.5 640.07,-471.5 640.07,-471.5 646.07,-471.5 652.07,-477.5 652.07,-483.5 652.07,-483.5 652.07,-495.5 652.07,-495.5 652.07,-501.5 646.07,-507.5 640.07,-507.5 640.07,-507.5 601.07,-507.5 601.07,-507.5 595.07,-507.5 589.07,-501.5 589.07,-495.5 589.07,-495.5 589.07,-483.5 589.07,-483.5 589.07,-477.5 595.07,-471.5 601.07,-471.5\"/>\n<text text-anchor=\"middle\" x=\"620.57\" y=\"-485.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- x29 -->\n<g id=\"node48\" class=\"node\">\n<title>x29</title>\n<path fill=\"none\" stroke=\"black\" d=\"M750.07,-471.5C750.07,-471.5 789.07,-471.5 789.07,-471.5 795.07,-471.5 801.07,-477.5 801.07,-483.5 801.07,-483.5 801.07,-495.5 801.07,-495.5 801.07,-501.5 795.07,-507.5 789.07,-507.5 789.07,-507.5 750.07,-507.5 750.07,-507.5 744.07,-507.5 738.07,-501.5 738.07,-495.5 738.07,-495.5 738.07,-483.5 738.07,-483.5 738.07,-477.5 744.07,-471.5 750.07,-471.5\"/>\n<text text-anchor=\"middle\" x=\"769.57\" y=\"-485.8\" font-family=\"Times,serif\" font-size=\"14.00\">0:0 &#45; 0:0</text>\n</g>\n<!-- x28&#45;&gt;x29 -->\n<g id=\"edge24\" class=\"edge\">\n<title>x28:e&#45;&gt;x29:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M664.2,-489.5C688.49,-489.5 700.14,-489.5 724.43,-489.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"664.07,-489.5 658.07,-493.5 652.07,-489.5 658.07,-485.5 664.07,-489.5\"/>\n<polygon fill=\"none\" stroke=\"black\" points=\"724.57,-489.5 730.57,-485.5 736.57,-489.5 730.57,-493.5 724.57,-489.5\"/>\n</g>\n<!-- n5 -->\n<g id=\"node53\" class=\"node\">\n<title>n5</title>\n<ellipse fill=\"black\" stroke=\"black\" cx=\"918.57\" cy=\"-489.5\" rx=\"1.8\" ry=\"1.8\"/>\n</g>\n<!-- x29&#45;&gt;n5 -->\n<g id=\"edge58\" class=\"edge\">\n<title>x29:e&#45;&gt;n5:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M802.57,-489.5C849.26,-489.5 863.39,-489.5 905.5,-489.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"905.57,-493 915.57,-489.5 905.57,-486 905.57,-493\"/>\n</g>\n<!-- n1 -->\n<g id=\"node49\" class=\"node\">\n<title>n1</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-723.5 89.97,-705.5 163.53,-687.5 237.1,-705.5 163.53,-723.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-701.8\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n10_</text>\n</g>\n<!-- n1&#45;&gt;c16 -->\n<g id=\"edge25\" class=\"edge\">\n<title>n1:e&#45;&gt;c16:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-705.5C263.19,-705.5 254.06,-744.6 270.82,-754.99\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"270.01,-758.4 280.57,-757.5 271.75,-751.62 270.01,-758.4\"/>\n</g>\n<!-- n1&#45;&gt;c22 -->\n<g id=\"edge26\" class=\"edge\">\n<title>n1:e&#45;&gt;c22:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-705.5C334.55,-705.5 359.81,-712.6 454.07,-737.5 599.02,-775.79 618.64,-859.5 768.57,-859.5 768.57,-859.5 768.57,-859.5 919.57,-859.5 989.96,-859.5 1009.42,-845.87 1075.04,-844.6\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1075.1,-848.1 1085.07,-844.5 1075.03,-841.1 1075.1,-848.1\"/>\n</g>\n<!-- n2 -->\n<g id=\"node50\" class=\"node\">\n<title>n2</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-170.5 89.97,-152.5 163.53,-134.5 237.1,-152.5 163.53,-170.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-148.8\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n11_</text>\n</g>\n<!-- n2&#45;&gt;c18 -->\n<g id=\"edge50\" class=\"edge\">\n<title>n2:e&#45;&gt;c18:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-152.5C269.08,-152.5 246.98,-208.33 266.74,-220.97\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"266.01,-224.4 276.57,-223.5 267.75,-217.62 266.01,-224.4\"/>\n</g>\n<!-- n2&#45;&gt;c21 -->\n<g id=\"edge51\" class=\"edge\">\n<title>n2:e&#45;&gt;c21:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-152.5C366.24,-152.5 391.39,-88.5 520.57,-88.5 520.57,-88.5 520.57,-88.5 919.57,-88.5 989.53,-88.5 1009.58,-88.5 1074.67,-88.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1075.07,-92 1085.07,-88.5 1075.07,-85 1075.07,-92\"/>\n</g>\n<!-- n3 -->\n<g id=\"node51\" class=\"node\">\n<title>n3</title>\n<polygon fill=\"none\" stroke=\"black\" points=\"163.53,-833.5 89.97,-815.5 163.53,-797.5 237.1,-815.5 163.53,-833.5\"/>\n<text text-anchor=\"middle\" x=\"163.53\" y=\"-811.8\" font-family=\"Times,serif\" font-size=\"14.00\">$new_n12_</text>\n</g>\n<!-- n3&#45;&gt;c20 -->\n<g id=\"edge52\" class=\"edge\">\n<title>n3:e&#45;&gt;c20:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-815.5C262.81,-815.5 248.77,-857.6 263.32,-869.44\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"262.48,-872.84 273.07,-872.5 264.58,-866.16 262.48,-872.84\"/>\n</g>\n<!-- n3&#45;&gt;c22 -->\n<g id=\"edge53\" class=\"edge\">\n<title>n3:e&#45;&gt;c22:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M237.07,-815.5C363.09,-815.5 394.54,-821.5 520.57,-821.5 520.57,-821.5 520.57,-821.5 919.57,-821.5 989.53,-821.5 1009.58,-821.5 1074.67,-821.5\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"1075.07,-825 1085.07,-821.5 1075.07,-818 1075.07,-825\"/>\n</g>\n<!-- n4&#45;&gt;x1 -->\n<g id=\"edge56\" class=\"edge\">\n<title>n4:e&#45;&gt;x1:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M524.57,-541.5C555.03,-541.5 555.26,-574.81 579.11,-582.1\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"578.68,-585.58 589.07,-583.5 579.65,-578.64 578.68,-585.58\"/>\n</g>\n<!-- n4&#45;&gt;x18 -->\n<g id=\"edge55\" class=\"edge\">\n<title>n4:e&#45;&gt;x18:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M524.57,-541.5C670.46,-541.5 719.35,-512.75 851.07,-575.5 867.66,-583.41 866.12,-602.23 877.09,-609.01\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"876.52,-612.48 887.07,-611.5 878.21,-605.68 876.52,-612.48\"/>\n</g>\n<!-- n4&#45;&gt;x28 -->\n<g id=\"edge57\" class=\"edge\">\n<title>n4:e&#45;&gt;x28:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M524.57,-541.5C557.65,-541.5 553.63,-499.53 579.17,-491\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"579.7,-494.46 589.07,-489.5 578.65,-487.54 579.7,-494.46\"/>\n</g>\n<!-- n5&#45;&gt;x9 -->\n<g id=\"edge64\" class=\"edge\">\n<title>n5:e&#45;&gt;x9:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M921.57,-489.5C968.61,-489.5 940.07,-97.39 977.37,-46.84\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"979.38,-49.72 986.07,-41.5 975.71,-43.75 979.38,-49.72\"/>\n</g>\n<!-- n5&#45;&gt;x10 -->\n<g id=\"edge59\" class=\"edge\">\n<title>n5:e&#45;&gt;x10:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M921.57,-489.5C982.82,-489.5 928.12,-743.13 976.24,-771.86\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"975.5,-775.29 986.07,-774.5 977.32,-768.53 975.5,-775.29\"/>\n</g>\n<!-- n5&#45;&gt;x13 -->\n<g id=\"edge60\" class=\"edge\">\n<title>n5:e&#45;&gt;x13:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M921.57,-489.5C965.65,-489.5 941.76,-541.21 950.07,-584.5 958.07,-626.25 942.78,-944.74 977.34,-989.32\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"975.68,-992.41 986.07,-994.5 979.25,-986.39 975.68,-992.41\"/>\n</g>\n<!-- n5&#45;&gt;x20 -->\n<g id=\"edge61\" class=\"edge\">\n<title>n5:e&#45;&gt;x20:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M921.57,-489.5C958.45,-489.5 948.03,-436.12 976.04,-426.11\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"976.75,-429.54 986.07,-424.5 975.64,-422.63 976.75,-429.54\"/>\n</g>\n<!-- n5&#45;&gt;x22 -->\n<g id=\"edge62\" class=\"edge\">\n<title>n5:e&#45;&gt;x22:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M921.57,-489.5C1000.73,-489.5 911.9,-329.87 975.98,-315.53\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"976.47,-319 986.07,-314.5 975.76,-312.03 976.47,-319\"/>\n</g>\n<!-- n5&#45;&gt;x24 -->\n<g id=\"edge63\" class=\"edge\">\n<title>n5:e&#45;&gt;x24:w</title>\n<path fill=\"none\" stroke=\"black\" d=\"M921.57,-489.5C970.18,-489.5 939.05,-574.35 975.83,-586.94\"/>\n<polygon fill=\"black\" stroke=\"black\" points=\"975.65,-590.46 986.07,-588.5 976.7,-583.54 975.65,-590.46\"/>\n</g>\n</g>\n</svg>\n",
            "text/plain": [
              "<graphviz.sources.Source at 0x7d76c4157880>"
            ]
          },
          "metadata": {},
          "execution_count": 54
        }
      ]
    }
  ]
}