# Verilog-Half-adder
This trove consists of verilog code,RTL,simulation output,testbench of Half adder gate in all three levels of modeling(gate level,data flow and behavioral model) 

ghalfadd - gate level verilog code

ghalfaddtest - gate level testbench

ghalfadd simulation - gate level simulation output

ghalfadd.pdf - gate level RTL structure

dhalfadd - data flow verilog code

dhalfaddtest - data flow testbench

dhalfadd simulation - data flow simulation output

dhalfadd.pdf - data flow RTL structure

bhalfadd - behavioral level verilog code

bhalfaddtest - behavioral level testbench

bhalfadd simulation - behavioral level simulation output

bhalfadd.pdf - behavioral level RTL structure
