// Seed: 642480668
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output wand id_2,
    output wand id_3,
    output uwire id_4,
    input supply1 id_5,
    output supply0 id_6
);
  wire id_8, id_9;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5
    , id_14,
    input uwire id_6,
    input tri id_7,
    input wand id_8
    , id_15,
    output wire id_9,
    input wor id_10,
    input supply0 id_11,
    input supply1 id_12
);
  always @(id_1 or posedge -1) begin : LABEL_0
    begin : LABEL_1
      $unsigned(98);
      ;
      assign id_9 = 1;
    end
  end
  module_0 modCall_1 (
      id_8,
      id_3,
      id_9,
      id_3,
      id_9,
      id_4,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
