<profile>

<section name = "Vitis HLS Report for 'txEngMemAccessBreakdown'" level="0">
<item name = "Date">Sat Mar 18 14:39:08 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 3.271 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 6.542 ns, 6.542 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 221, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 70, -</column>
<column name="Register">-, -, 163, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_fu_142_p2">+, 0, 0, 31, 24, 24</column>
<column name="len_V_1_fu_164_p2">-, 0, 0, 23, 1, 16</column>
<column name="len_V_fu_215_p2">-, 0, 0, 23, 16, 16</column>
<column name="ap_condition_189">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_197">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_218">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op18_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op36_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op50_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op52_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_66_p3">and, 0, 0, 32, 1, 0</column>
<column name="icmp_ln1080_fu_148_p2">icmp, 0, 0, 16, 24, 19</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln173_fu_196_p2">or, 0, 0, 64, 64, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="m_axis_txread_cmd_TDATA_blk_n">9, 2, 1, 2</column>
<column name="m_axis_txread_cmd_TDATA_int_regslice">20, 4, 72, 288</column>
<column name="memAccessBreakdown2txPkgStitcher_blk_n">9, 2, 1, 2</column>
<column name="memAccessBreakdown2txPkgStitcher_din">14, 3, 1, 3</column>
<column name="txMetaloader2memAccessBreakdown_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="cmd_bbt_V_1">16, 0, 16, 0</column>
<column name="icmp_ln1080_reg_256">1, 0, 1, 0</column>
<column name="icmp_ln1080_reg_256_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="len_V_1_reg_260">16, 0, 16, 0</column>
<column name="lengthFirstAccess_V">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_251">32, 0, 32, 0</column>
<column name="tmp_i_reg_242">1, 0, 1, 0</column>
<column name="tmp_i_reg_242_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="txEngBreakdownState_V">1, 0, 1, 0</column>
<column name="txEngBreakdownState_V_load_reg_238">1, 0, 1, 0</column>
<column name="txEngBreakdownState_V_load_reg_238_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="txMetaloader2memAccessBreakdown_read_reg_246">72, 0, 72, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, txEngMemAccessBreakdown, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, txEngMemAccessBreakdown, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, txEngMemAccessBreakdown, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, txEngMemAccessBreakdown, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, txEngMemAccessBreakdown, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, txEngMemAccessBreakdown, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, txEngMemAccessBreakdown, return value</column>
<column name="txMetaloader2memAccessBreakdown_dout">in, 72, ap_fifo, txMetaloader2memAccessBreakdown, pointer</column>
<column name="txMetaloader2memAccessBreakdown_empty_n">in, 1, ap_fifo, txMetaloader2memAccessBreakdown, pointer</column>
<column name="txMetaloader2memAccessBreakdown_read">out, 1, ap_fifo, txMetaloader2memAccessBreakdown, pointer</column>
<column name="memAccessBreakdown2txPkgStitcher_din">out, 1, ap_fifo, memAccessBreakdown2txPkgStitcher, pointer</column>
<column name="memAccessBreakdown2txPkgStitcher_full_n">in, 1, ap_fifo, memAccessBreakdown2txPkgStitcher, pointer</column>
<column name="memAccessBreakdown2txPkgStitcher_write">out, 1, ap_fifo, memAccessBreakdown2txPkgStitcher, pointer</column>
<column name="m_axis_txread_cmd_TREADY">in, 1, axis, m_axis_txread_cmd, pointer</column>
<column name="m_axis_txread_cmd_TDATA">out, 72, axis, m_axis_txread_cmd, pointer</column>
<column name="m_axis_txread_cmd_TVALID">out, 1, axis, m_axis_txread_cmd, pointer</column>
</table>
</item>
</section>
</profile>
