Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Fri Nov  6 14:40:49 2020
| Host         : Caydens-Razer-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             151 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                  Enable Signal                 |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                  |                                                | reset_cond/M_reset_cond_in                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                  |                                                |                                                 |                8 |             15 |         1.88 |
|  clk_IBUF_BUFG                  | valuestorer/conditionerA/E[0]                  | rstCond/M_valuestorer_rst                       |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                  | valuestorer/conditionerB/E[0]                  | rstCond/M_valuestorer_rst                       |                6 |             16 |         2.67 |
|  autotester/out_reg[19]_i_2_n_0 |                                                |                                                 |                8 |             19 |         2.38 |
|  autotester/M_counter_q_reg[25] | autotester/FSM_onehot_M_state_q[18]_i_1_n_0    | reset_cond/Q[0]                                 |               10 |             19 |         1.90 |
|  M_seg_values__0                |                                                |                                                 |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG                  | compCond/M_ctr_q[0]_i_2__1_n_0                 | compCond/sync/clear                             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                  | errorCond/M_ctr_q[0]_i_2__2_n_0                | errorCond/sync/M_pipe_q_reg[1]_0                |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                  | rstCond/M_ctr_q[0]_i_2__3_n_0                  | rstCond/sync/M_pipe_q_reg[1]_0                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                  | valuestorer/conditionerA/sel                   | valuestorer/conditionerA/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                  | valuestorer/conditionerB/M_ctr_q[0]_i_2__0_n_0 | valuestorer/conditionerB/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                  |                                                | reset_cond/Q[0]                                 |               14 |             47 |         3.36 |
+---------------------------------+------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


